////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.40xd
//  \   \         Application: netgen
//  /   /         Filename: triple_mac.v
// /___/   /\     Timestamp: Fri Aug 30 18:02:47 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/huangrui/Desktop/0530/src_v2.1.15/xilinx_ipcore/inst_core/core/tmp/_cg/triple_mac.ngc C:/Users/huangrui/Desktop/0530/src_v2.1.15/xilinx_ipcore/inst_core/core/tmp/_cg/triple_mac.v 
// Device	: 7k325tffg676-2
// Input file	: C:/Users/huangrui/Desktop/0530/src_v2.1.15/xilinx_ipcore/inst_core/core/tmp/_cg/triple_mac.ngc
// Output file	: C:/Users/huangrui/Desktop/0530/src_v2.1.15/xilinx_ipcore/inst_core/core/tmp/_cg/triple_mac.v
// # of Modules	: 1
// Design Name	: triple_mac
// Xilinx        : C:\Xilinx\14.3\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module triple_mac (
  glbl_rstn, rx_axi_rstn, tx_axi_rstn, rx_axi_clk, tx_axi_clk, tx_axis_mac_tvalid, tx_axis_mac_tlast, tx_axis_mac_tuser, pause_req, gmii_rx_dv, 
gmii_rx_er, mdio_in, bus2ip_clk, bus2ip_reset, bus2ip_cs, bus2ip_rdce, bus2ip_wrce, rx_reset_out, rx_axis_mac_tvalid, rx_axis_mac_tlast, 
rx_axis_mac_tuser, rx_statistics_valid, tx_reset_out, tx_axis_mac_tready, tx_statistics_valid, speed_is_100, speed_is_10_100, gmii_tx_en, gmii_tx_er, 
mdc_out, mdio_out, mdio_tri, ip2bus_wrack, ip2bus_rdack, ip2bus_error, mac_irq, tx_axis_mac_tdata, tx_ifg_delay, pause_val, gmii_rxd, bus2ip_addr, 
bus2ip_data, rx_axis_mac_tdata, rx_statistics_vector, rx_axis_filter_tuser, tx_statistics_vector, gmii_txd, ip2bus_data
)/* synthesis syn_black_box syn_noprune=1 */;
  input glbl_rstn;
  input rx_axi_rstn;
  input tx_axi_rstn;
  input rx_axi_clk;
  input tx_axi_clk;
  input tx_axis_mac_tvalid;
  input tx_axis_mac_tlast;
  input tx_axis_mac_tuser;
  input pause_req;
  input gmii_rx_dv;
  input gmii_rx_er;
  input mdio_in;
  input bus2ip_clk;
  input bus2ip_reset;
  input bus2ip_cs;
  input bus2ip_rdce;
  input bus2ip_wrce;
  output rx_reset_out;
  output rx_axis_mac_tvalid;
  output rx_axis_mac_tlast;
  output rx_axis_mac_tuser;
  output rx_statistics_valid;
  output tx_reset_out;
  output tx_axis_mac_tready;
  output tx_statistics_valid;
  output speed_is_100;
  output speed_is_10_100;
  output gmii_tx_en;
  output gmii_tx_er;
  output mdc_out;
  output mdio_out;
  output mdio_tri;
  output ip2bus_wrack;
  output ip2bus_rdack;
  output ip2bus_error;
  output mac_irq;
  input [7 : 0] tx_axis_mac_tdata;
  input [7 : 0] tx_ifg_delay;
  input [15 : 0] pause_val;
  input [7 : 0] gmii_rxd;
  input [31 : 0] bus2ip_addr;
  input [31 : 0] bus2ip_data;
  output [7 : 0] rx_axis_mac_tdata;
  output [27 : 0] rx_statistics_vector;
  output [4 : 0] rx_axis_filter_tuser;
  output [31 : 0] tx_statistics_vector;
  output [7 : 0] gmii_txd;
  output [31 : 0] ip2bus_data;
  
  // synthesis translate_off
  
  wire \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch ;
  wire \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3_136 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2_137 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1_138 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0_139 ;
  wire \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_141 ;
  wire \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid_203 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast_204 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser_205 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID_206 ;
  wire \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ;
  wire \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ;
  wire \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_210 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_211 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT_213 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_214 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_215 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_216 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq_217 ;
  wire N0;
  wire NlwRenamedSig_OI_N1;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2_220 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1_221 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3_222 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3_PWR_20_o_MUX_31_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2_224 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1_225 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3_226 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3_PWR_20_o_MUX_31_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2_228 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1_229 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3_230 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3_PWR_20_o_MUX_31_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_WRACK_238 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PS_LT_DISABLE_241 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_LT_DISABLE_242 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_VLAN_243 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_EN_244 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST_245 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_CRC_MODE_246 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_JUMBO_EN_247 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_DEL_EN_249 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_VLAN_250 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_EN_251 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST_252 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_CRC_MODE_253 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_JUMBO_EN_254 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_368 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_369 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT_370 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL_372 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack_428 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_430 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_431 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_432 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicastaddressmatch_433 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid_434 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_0_467 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_1_468 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_2_469 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_3_470 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_4_471 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_wrack_473 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_VLAN_ENABLE_OUT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_UNDERRUN_OUT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_VALID_OUT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT_479 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TX_EN ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_END_OF_TX ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_ACK_IN ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_509 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_510 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9_520 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In_521 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6-In ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7-In_523 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_ack_tx_state[3]_OR_38_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_527 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_528 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_529 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_530 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun_531 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_532 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_23_o_equal_72_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_70_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_69_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_68_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_enable_reg_AND_32_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_27_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3_541 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6_542 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8_543 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7_547 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd5_548 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg_549 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_550 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_551 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Reset_OR_DriverANDClockEnable ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_MODE_INV_83_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS_570 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_IFG_DEL_EN_572 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_VLAN_ENABLE_573 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE_574 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE_575 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_HALF_DUPLEX_576 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRC_MODE_577 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_FCS_GND_36_o_MUX_369_o11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0964_inv11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n07922 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_FRAME_GOOD_GND_36_o_MUX_377_o11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<7>11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT51_586 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o1_587 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0988_inv1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<4>_604 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<3>_605 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<3>_606 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<2>_607 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<2>_608 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<1>_609 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<1>_610 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<0>_611 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<0>_612 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<7>1_637 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<6>1_638 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<4>1_639 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<2>1_640 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<0>1_641 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT<3>1_642 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1074_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0980_inv_645 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0910_inv_646 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0902_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0894_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_BROADCAST ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[2] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[4] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[5] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[6] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[7] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_687 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_688 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_689 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_690 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_691 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_692 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_693 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_694 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_695 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_696 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_697 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_698 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_699 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_700 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_701 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_702 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID_703 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_704 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE_705 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_708 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_709 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_710 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_712 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_714 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_715 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_716 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK_718 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_719 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_720 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_725 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_728 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE_730 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_746 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_748 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_749 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_GND_36_o_MUX_520_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_GND_36_o_MUX_518_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_GND_36_o_MUX_516_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_GND_36_o_MUX_511_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_36_o_MUX_509_o_762 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_GND_36_o_MUX_507_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_GND_36_o_MUX_505_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_GND_36_o_MUX_503_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_GND_36_o_MUX_501_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_GND_36_o_MUX_485_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID_GND_36_o_MUX_480_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_GND_36_o_MUX_478_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE_GND_36_o_MUX_476_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_GND_36_o_MUX_460_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_GND_36_o_MUX_426_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_GND_36_o_MUX_424_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_GND_36_o_MUX_422_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_GND_36_o_MUX_420_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_GND_36_o_MUX_418_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_GND_36_o_MUX_395_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_GND_36_o_MUX_389_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_GND_36_o_MUX_357_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_GND_36_o_MUX_354_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_GND_36_o_MUX_346_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE_GND_36_o_MUX_330_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<8> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<9> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<10> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<11> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<12> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<13> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<14> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_GND_36_o_MUX_326_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_GND_36_o_MUX_322_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_GND_36_o_MUX_320_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_GND_36_o_MUX_318_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2_842 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3_843 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_844 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[0] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[1] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[3] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[4] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[5] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<2>_933 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<3>_934 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<4>_935 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<6>_937 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<7>_938 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<8> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<9> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<10> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<11> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>_943 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<13> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_945 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<15> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<16>_947 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<17> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<18>_949 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<19> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<20> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<21> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<22> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<23> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<24>_955 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<25> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<26>_957 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<27> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<28>_959 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<29> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<30> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<31> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_991 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT_992 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_996 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_997 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/CONTROL_COMPLETE ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_REQ_LOCAL ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_COMB ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_COMB ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_1078 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_1079 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o11_1088 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_val ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv_1093 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In_1095 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_Mux_26_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0147_1107 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0141_1108 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_INV_44_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_COMB ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_1118 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_REG_1119 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_1120 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT_1129 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_1131 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_92_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_1197 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3_1198 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2_1199 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o12_1200 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT15 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT14 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT13 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT12 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT10 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT9 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT8 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT7 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT6 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT5 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT4 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT3 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA5 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA4 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA3 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG_1264 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1_1282 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_1283 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/GND_51_o_bus2ip_rdce_int_MUX_1129_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_550_o_1294 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/GND_51_o_bus2ip_wrce_int_MUX_1130_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_542_o_1296 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_1297 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0_1298 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0_1299 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0_1300 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_1301 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/intr_sync_reg_0_1302 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int_1303 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int_1304 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/_n0188_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_pat_msk_slt_comb ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<8> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<9> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<10> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<11> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<12> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<13> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<14> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<15> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<16> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<17> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<18> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<19> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<20> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<21> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<22> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<23> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<24> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<25> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<26> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<27> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<28> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<29> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<30> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<31> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_565_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_563_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_comb_bus2ip_ce_AND_557_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_1363 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack_1396 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack_1397 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n05161 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0585_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter5 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter4 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter3 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0597_inv_1455 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0576_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0681 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe[2]_GND_54_o_MUX_1237_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match_address_match_MUX_1285_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/bus2ip_ce_bus2ip_wrce_AND_628_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0516 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_1259_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int_pauseaddressmatch_int_MUX_1247_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1202_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match_rx_data[7]_MUX_1194_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[3]_configurable_match_cap[3]_MUX_1281_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[2]_configurable_match_cap[2]_MUX_1276_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[1]_configurable_match_cap[1]_MUX_1271_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[0]_configurable_match_cap[0]_MUX_1266_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_1496 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_1506 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_reg_1543 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_1552 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_1553 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_1554 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match_1555 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_1556 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match_1557 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_3_1558 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_2_1559 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_1_1560 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_0_1561 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_1562 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int_1563 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap_1567 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_1568 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat_1576 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2_1578 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1_1579 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_reg_1580 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_1581 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match_1586 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<8> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<9> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<10> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<11> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<12> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<13> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<14> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<15> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<16> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<17> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<18> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<19> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<20> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<21> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<22> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<23> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<24> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<25> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<26> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<27> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<28> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<29> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<30> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<31> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_1649 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_1666 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_1683 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_1700 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_1717 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_0_1734 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_7_1735 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_6_1736 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_5_1737 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_4_1738 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_3_1739 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_2_1740 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_1_1741 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_0_1766 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_7_1767 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_6_1768 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_5_1769 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_4_1770 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_3_1771 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_2_1772 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_1_1773 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_0_1798 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_7_1799 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_6_1800 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_5_1801 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_4_1802 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_3_1803 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_2_1804 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_1_1805 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_0_1830 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_7_1831 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_6_1832 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_5_1833 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_4_1834 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_3_1835 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_2_1836 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_1_1837 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[7]_compare_mac_data[7]_OR_401_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[6]_compare_mac_data[6]_OR_400_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[5]_compare_mac_data[5]_OR_399_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[4]_compare_mac_data[4]_OR_398_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[3]_compare_mac_data[3]_OR_397_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[2]_compare_mac_data[2]_OR_396_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[1]_compare_mac_data[1]_OR_395_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[0]_compare_mac_data[0]_OR_394_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_0_1862 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_7_1863 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_6_1864 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_5_1865 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_4_1866 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_3_1867 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_2_1868 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_1_1869 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<8> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<9> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<10> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<11> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<12> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<13> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<14> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<15> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<16> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<17> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<18> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<19> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<20> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<21> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<22> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<23> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<24> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<25> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<26> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<27> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<28> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<29> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<30> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<31> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_stats_ip2bus_wrack_af_OR_478_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_reg_1925 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_reg_1926 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2-In ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_next_rx_state[1]_OR_10_o_0 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state[1]_rx_enable_AND_7_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<31> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<30> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<29> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<28>_1970 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<27> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<26>_1972 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<25> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<24>_1974 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<22> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<21> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<20> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<19> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<18>_1980 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<17> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<16>_1982 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<15> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_1984 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<13> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>_1986 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<11> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<10> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<9> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<8> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<7>_1991 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<6>_1992 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<4>_1994 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<3>_1995 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<2>_1996 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_RX_DV_REG6_AND_328_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PWR_43_o_RX_ERR_REG6_AND_326_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_SUCCESS_FRAME_FAILURE_MUX_873_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_FRAME_SUCCESS_MUX_872_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_IFG_FLAG ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_FILTER_MATCH_UNICASTADDRESSMATCH_OR_280_o_2010 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED_2026 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT_2028 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG_2029 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/IFG_FLAG_2030 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/EXTENSION_FLAG_2031 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD_2033 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD_2034 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD_2035 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_MODE_HELD_2036 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD_2037 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD_2038 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7_2056 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6_2057 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1_2058 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7_2059 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3_2061 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_2063 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_2064 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR_2065 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERR_2066 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR_2067 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_2068 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME_2077 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_2078 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_2079 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_2081 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_2082 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_2083 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_2113 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_2115 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_2117 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_2118 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS_2120 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_2121 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG5 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG5 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BROADCASTADDRESSMATCH_DELAY ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<8> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<9> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<10> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<11> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<12> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<13> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<14> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/GND_44_o_FIELD_CONTROL[0]_MUX_688_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PWR_46_o_FIELD_CONTROL[5]_MUX_689_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_ERR_REG5_END_EXT_AND_337_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_END_DATA_OR_211_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[1]_GND_44_o_MUX_693_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[2]_GND_44_o_MUX_692_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[3]_GND_44_o_MUX_691_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[4]_GND_44_o_MUX_690_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_RX_DV_REG6_MUX_666_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_DAT_FIELD_AND_357_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_LEN_FIELD_AND_354_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_DEST_ADDRESS_FIELD_AND_348_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT_2167 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<9>_2184 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>_2185 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>_2186 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>_2187 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>_2188 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>_2189 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>_2190 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>_2191 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>_2192 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<0>_2193 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_lut<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<10>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<9>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<8>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<7>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<6>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<5>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<4>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<3>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<2>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<1>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<0>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0369_inv11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0477_inv1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/GND_45_o_RXD[7]_equal_9_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH[1]_GND_45_o_MUX_821_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<8> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<9> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<10> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/SFD_FLAG_DATA_NO_FCS_OR_238_o_2240 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/SFD_FLAG_CRC_COMPUTE_OR_223_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_379_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o_2244 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PWR_47_o_RXD[7]_equal_15_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_FIELD_COUNTER[1]_AND_380_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_DATA_WITH_FCS_MUX_785_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PWR_47_o_AND_415_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_2260 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_2261 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_2262 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_2276 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT_2277 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_2278 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_2279 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_2280 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_2281 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_2282 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_2283 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/END_OF_FRAME_SFD_FLAG_AND_423_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_EXTENSION_FIELD_OR_266_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_CRC_ENGINE_ERR_OR_276_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_246_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GND_46_o_FRAME_COUNTER[7]_equal_1_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_2292 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_2293 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_2294 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR_2295 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_2296 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_2297 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_2298 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_2307 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_2308 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_GND_39_o_MUX_586_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_GND_39_o_MUX_584_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_GND_39_o_MUX_570_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_GND_39_o_MUX_568_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_val ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_CE_0 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT_2323 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC_2324 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0_2333 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1_2334 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2_2335 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3_2336 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4_2337 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5_2338 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6_2339 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7_2340 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8_2341 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9_2342 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10_2343 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11_2344 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12_2345 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13_2346 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14_2347 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15_2348 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT_2349 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_2350 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv1_2434 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1_2436 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0496_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0474_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Reset_OR_DriverANDClockEnable_2442 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0367_inv ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_REG_2495 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_517_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<0> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<1> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<2> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<3> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<4> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<5> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<6> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<8> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<9> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<10> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<11> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<12> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<13> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<14> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT_2514 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT_2515 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT5_2532 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT4 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT3 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_COMB_2538 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_483_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT_RISING ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_487_o ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_2564 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1_2567 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o1_2568 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o2_2569 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o3_2570 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o4_2571 ;
  wire N2;
  wire N4;
  wire N6;
  wire N8;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_33_o1_2576 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_33_o2_2577 ;
  wire N10;
  wire N14;
  wire N16;
  wire N18;
  wire N20;
  wire N24;
  wire N28;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o111_2585 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o112_2586 ;
  wire N32;
  wire N34;
  wire N36;
  wire N38;
  wire N40;
  wire N42;
  wire N44;
  wire N46;
  wire N48;
  wire N50;
  wire N52;
  wire N54;
  wire N56;
  wire N58;
  wire N60;
  wire N62;
  wire N64;
  wire N66;
  wire N68;
  wire N70;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT5 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT51_2608 ;
  wire N72;
  wire N74;
  wire N76;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT28 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT281_2613 ;
  wire N80;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<7> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<7>1_2616 ;
  wire N84;
  wire N86;
  wire N88;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In1_2620 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In2_2621 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT10 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT101_2623 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT102_2624 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT103_2625 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT7 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT71_2627 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT14 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT141_2629 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT12 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT121_2631 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT3 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT31_2633 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT32_2634 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT5 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT51_2636 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT52_2637 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT53_2638 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT16 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT161_2640 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT162_2641 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT163_2642 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT19 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT191_2644 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT192_2645 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT193_2646 ;
  wire N92;
  wire N94;
  wire N96;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o11_2651 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o13_2652 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o<15> ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o<15>1_2654 ;
  wire N98;
  wire N102;
  wire N106;
  wire N108;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT7 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT71_2660 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT6 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT61_2662 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT5 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51_2664 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT4 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT41_2666 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT3 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT31_2668 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT21_2670 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT11_2672 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb8 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb81_2674 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o8 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o81_2676 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT8 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT81_2678 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT6 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT61_2680 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT4 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT41_2682 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT21_2684 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT16 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT161_2686 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT14 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT141_2688 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT12 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT121_2690 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT10 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT101_2692 ;
  wire N110;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT11_2695 ;
  wire N194;
  wire N196;
  wire N198;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT28 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT281_2700 ;
  wire N200;
  wire N202;
  wire N204;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT5 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT51_2705 ;
  wire N208;
  wire N210;
  wire N212;
  wire N214;
  wire N216;
  wire N218;
  wire N220;
  wire N222;
  wire N224;
  wire N226;
  wire N228;
  wire N230;
  wire N232;
  wire N234;
  wire N236;
  wire N238;
  wire N244;
  wire N252;
  wire N254;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o11 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o111_2726 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o113 ;
  wire N258;
  wire N260;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv11_2730 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv12_2731 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv13_2732 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv14_2733 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o1_2734 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o2_2735 ;
  wire N262;
  wire N264;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o6 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o61_2739 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<16>1_2741 ;
  wire N268;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>1_2744 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>2_2745 ;
  wire N270;
  wire N272;
  wire N274;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>1_2750 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>2_2751 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>1_2753 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>2_2754 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>1_2756 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>2_2757 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>2_2759 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>3_2760 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>4_2761 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>1_2763 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>2_2764 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>1_2766 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>2_2767 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>1_2769 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>2_2770 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>1_2772 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>2_2773 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<17>2 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0677<7>1_2777 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0675<5>1_2779 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674<4>1_2781 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>2_2783 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>3_2784 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>2_2786 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>3_2787 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>2_2789 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>3_2790 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>2_2792 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>3_2793 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>2_2795 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>3_2796 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>1 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>2_2799 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>3_2800 ;
  wire N276;
  wire N278;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING10 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING101_2804 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING104 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING106 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING107_2807 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1010 ;
  wire N280;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_glue_set_2810 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_2811 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_glue_set_2812 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_glue_set_2813 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun_glue_set_2814 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set_2815 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_glue_set_2816 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg_glue_set ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_glue_set ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2_glue_rst_2819 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3_glue_rst_2820 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_glue_set_2821 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_glue_set_2822 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_glue_set_2823 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_glue_set_2824 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_glue_set_2825 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_glue_set_2826 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_glue_set_2827 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_glue_set_2828 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_glue_set_2829 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_glue_set_2830 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_glue_set_2831 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_glue_set_2832 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_glue_set_2833 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_glue_set_2834 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_glue_set_2835 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0_glue_set_2836 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_glue_set_2837 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_glue_set_2838 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0_glue_rst_2839 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4_glue_rst_2840 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1_glue_rst_2841 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_glue_set_2842 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_glue_ce_2843 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_glue_set_2844 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_glue_set_2845 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_glue_set_2846 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_glue_set_2847 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack_glue_set_2848 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_0_glue_rst_2849 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_1_glue_rst_2850 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_glue_set_2851 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_glue_set_2852 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match_glue_set_2853 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat_glue_set_2854 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_glue_set_2855 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_glue_set_2856 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_glue_set_2857 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_glue_set_2858 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_glue_set_2859 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_glue_set_2860 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_glue_set_2861 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_glue_set_2862 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_glue_set_2863 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_glue_set_2864 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch_glue_set_2865 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_glue_set_2866 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_glue_set_2867 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_glue_set_2868 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_glue_set_2869 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_glue_set_2870 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED_glue_set_2871 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_glue_set_2872 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_glue_set_2873 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_glue_set_2874 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set_2875 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC_glue_set_2876 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC_glue_set_2877 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT_glue_set_2878 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_glue_rst_2879 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<13>_rt_2880 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<12>_rt_2881 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<11>_rt_2882 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<10>_rt_2883 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<9>_rt_2884 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<8>_rt_2885 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<7>_rt_2886 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<6>_rt_2887 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<5>_rt_2888 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<4>_rt_2889 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<3>_rt_2890 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<2>_rt_2891 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<1>_rt_2892 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<13>_rt_2893 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<12>_rt_2894 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<11>_rt_2895 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<10>_rt_2896 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<9>_rt_2897 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<8>_rt_2898 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<7>_rt_2899 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<6>_rt_2900 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<5>_rt_2901 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<4>_rt_2902 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<3>_rt_2903 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<2>_rt_2904 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<1>_rt_2905 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<9>_rt_2906 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>_rt_2907 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>_rt_2908 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>_rt_2909 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>_rt_2910 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>_rt_2911 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>_rt_2912 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>_rt_2913 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>_rt_2914 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<14>_rt_2915 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<14>_rt_2916 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<10>_rt_2917 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_rstpot_2918 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_rstpot_2919 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_rstpot_2920 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_rstpot_2921 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_rstpot_2922 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_rstpot_2923 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_rstpot_2924 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_rstpot ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_rstpot_2926 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_rstpot_2927 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK_rstpot_2928 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_rstpot_2929 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_rstpot_2930 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_rstpot_2931 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_rstpot_2932 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_rstpot_2933 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_rstpot_2934 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_rstpot_2935 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_rstpot_2936 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_rstpot_2937 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_rstpot_2938 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_rstpot_2939 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_rstpot_2940 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_rstpot_2941 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot_2942 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data_0_rstpot_2943 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0_rstpot_2944 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0_rstpot_2945 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0_rstpot_2946 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_1_rstpot_2947 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_2_rstpot_2948 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_0_rstpot_2949 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_3_rstpot_2950 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap_rstpot_2951 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_rstpot_2952 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_rstpot_2953 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4_rstpot_2954 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT_rstpot_2955 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_rstpot_2956 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_rstpot ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_rstpot_2959 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT_rstpot_2960 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST_rstpot_2961 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST_rstpot_2962 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/UPDATE_PAUSE_AD_INT_rstpot_2963 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_rstpot_2964 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_rstpot_2965 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1_rstpot_2966 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2_rstpot_2967 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0_rstpot_2968 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3_rstpot_2969 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4_rstpot_2970 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5_rstpot_2971 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6_rstpot_2972 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8_rstpot_2973 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9_rstpot_2974 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7_rstpot_2975 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10_rstpot_2976 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11_rstpot_2977 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12_rstpot_2978 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13_rstpot_2979 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15_rstpot_2980 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14_rstpot_2981 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_rstpot_2982 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_rstpot_2983 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_rstpot_2984 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq_rstpot_2985 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_rstpot_2986 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_rstpot_2987 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_rstpot_2988 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_rstpot_2989 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack_rstpot_2990 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack_rstpot_2991 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid_rstpot_2992 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_rstpot_2993 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_rstpot_2994 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_rstpot_2995 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid_rstpot ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_rstpot_2997 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2_rstpot ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_rstpot_2999 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2_rstpot1_3000 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1_3001 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_rstpot1_3002 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL_rstpot1_3003 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_rstpot1_3004 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_rstpot1_3005 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS_rstpot1_3006 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_rstpot1_3007 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_rstpot1_3008 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_rstpot1_3009 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_rstpot1_3010 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_rstpot1_3011 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_rstpot1_3012 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR_rstpot1_3013 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_rstpot1_3014 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_rstpot1_3015 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_rstpot1_3016 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR_rstpot1_3017 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_rstpot1_3018 ;
  wire N282;
  wire N283;
  wire N287;
  wire N289;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_rstpot_lut_3023 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_l1 ;
  wire N293;
  wire N295;
  wire N297;
  wire N299;
  wire N301;
  wire N303;
  wire N305;
  wire N307;
  wire N309;
  wire N311;
  wire N313;
  wire N315;
  wire N317;
  wire N319;
  wire N321;
  wire N323;
  wire N325;
  wire N327;
  wire N329;
  wire N331;
  wire N333;
  wire N335;
  wire N337;
  wire N339;
  wire N341;
  wire N343;
  wire N345;
  wire N347;
  wire N349;
  wire N351;
  wire N353;
  wire N355;
  wire N359;
  wire N361;
  wire N362;
  wire N364;
  wire N365;
  wire N366;
  wire N368;
  wire N372;
  wire N374;
  wire N382;
  wire N396;
  wire N398;
  wire N400;
  wire N402;
  wire N404;
  wire N406;
  wire N408;
  wire N410;
  wire N412;
  wire N414;
  wire N416;
  wire N418;
  wire N420;
  wire N422;
  wire N426;
  wire N428;
  wire N430;
  wire N432;
  wire N434;
  wire N436;
  wire N438;
  wire N440;
  wire N442;
  wire N444;
  wire N446;
  wire N448;
  wire N450;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0_rstpot_3094 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1_rstpot_3095 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2_rstpot_3096 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3_rstpot_3097 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast_rstpot ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2_1_3099 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1_1_3100 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0_1_3101 ;
  wire N452;
  wire N453;
  wire N454;
  wire N455;
  wire N456;
  wire N457;
  wire N458;
  wire N459;
  wire N460;
  wire N461;
  wire N462;
  wire N463;
  wire N464;
  wire N465;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_7_3122 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13_3123 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131_3124 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22_3125 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_6_3126 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_5_3127 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_2_3128 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_4_3129 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_3_3130 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_1_3131 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_0_3132 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift1_3133 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift2_3134 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift3_3135 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift4_3136 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift5_3137 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift6_3138 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift7_3139 ;
  wire \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1311_3140 ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[2].delay_configurable_match_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram_SPO_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_7_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_6_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_5_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_2_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_4_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_3_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_1_Q15_UNCONNECTED ;
  wire \NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_0_Q15_UNCONNECTED ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata ;
  wire [23 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR ;
  wire [19 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY ;
  wire [31 : 0] \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data ;
  wire [31 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH ;
  wire [47 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 ;
  wire [31 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int ;
  wire [3 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int ;
  wire [31 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data ;
  wire [0 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold ;
  wire [13 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy ;
  wire [0 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_lut ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH ;
  wire [31 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 ;
  wire [1 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD ;
  wire [7 : 2] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED ;
  wire [13 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 ;
  wire [1 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT ;
  wire [2 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN ;
  wire [1 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE ;
  wire [4 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 ;
  wire [4 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY ;
  wire [4 : 2] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Result ;
  wire [4 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL ;
  wire [47 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy ;
  wire [5 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 ;
  wire [5 : 4] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_comb ;
  wire [1 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg ;
  wire [8 : 2] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int ;
  wire [31 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int ;
  wire [31 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data ;
  wire [1 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> ;
  wire [2 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut ;
  wire [31 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte ;
  wire [2 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count ;
  wire [5 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter ;
  wire [2 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data ;
  wire [3 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_srl16 ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data ;
  wire [0 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state ;
  wire [0 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0 ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg ;
  wire [31 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER ;
  wire [13 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH ;
  wire [5 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 ;
  wire [13 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy ;
  wire [0 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut ;
  wire [14 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result ;
  wire [10 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> ;
  wire [10 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE ;
  wire [1 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH ;
  wire [7 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 ;
  wire [5 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result ;
  wire [5 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA ;
  wire [1 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP ;
  wire [4 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD ;
  wire [4 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD ;
  wire [5 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG ;
  wire [31 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT ;
  wire [47 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA ;
  wire [15 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 ;
  wire [5 : 0] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT ;
  wire [25 : 16] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 ;
  wire [30 : 30] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 ;
  wire [7 : 7] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0677 ;
  wire [5 : 5] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0675 ;
  wire [4 : 4] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674 ;
  wire [26 : 26] \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686 ;
  assign
    rx_axis_mac_tdata[7] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [7],
    rx_axis_mac_tdata[6] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [6],
    rx_axis_mac_tdata[5] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [5],
    rx_axis_mac_tdata[4] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [4],
    rx_axis_mac_tdata[3] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [3],
    rx_axis_mac_tdata[2] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [2],
    rx_axis_mac_tdata[1] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [1],
    rx_axis_mac_tdata[0] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [0],
    rx_statistics_vector[27] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch ,
    rx_statistics_vector[26] = NlwRenamedSig_OI_N1,
    rx_statistics_vector[25] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [23],
    rx_statistics_vector[22] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [22],
    rx_statistics_vector[21] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [21],
    rx_statistics_vector[20] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [20],
    rx_statistics_vector[19] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [19],
    rx_statistics_vector[18] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [18],
    rx_statistics_vector[17] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [17],
    rx_statistics_vector[16] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [16],
    rx_statistics_vector[15] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [15],
    rx_statistics_vector[14] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [14],
    rx_statistics_vector[13] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [13],
    rx_statistics_vector[12] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [12],
    rx_statistics_vector[11] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [11],
    rx_statistics_vector[10] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [10],
    rx_statistics_vector[9] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [9],
    rx_statistics_vector[8] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [8],
    rx_statistics_vector[7] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [7],
    rx_statistics_vector[6] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [6],
    rx_statistics_vector[5] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [5],
    rx_statistics_vector[4] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [4],
    rx_statistics_vector[3] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [3],
    rx_statistics_vector[2] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [2],
    rx_statistics_vector[1] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [1],
    rx_statistics_vector[0] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [0],
    rx_axis_filter_tuser[4] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4 ,
    rx_axis_filter_tuser[3] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3_136 ,
    rx_axis_filter_tuser[2] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2_137 ,
    rx_axis_filter_tuser[1] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1_138 ,
    rx_axis_filter_tuser[0] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0_139 ,
    tx_statistics_vector[31] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0 ,
    tx_statistics_vector[30] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_141 ,
    tx_statistics_vector[29] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[28] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[27] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[26] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[25] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[24] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[23] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[22] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[21] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[20] = NlwRenamedSig_OI_N1,
    tx_statistics_vector[19] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [19],
    tx_statistics_vector[18] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [18],
    tx_statistics_vector[17] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [17],
    tx_statistics_vector[16] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [16],
    tx_statistics_vector[15] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [15],
    tx_statistics_vector[14] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [14],
    tx_statistics_vector[13] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [13],
    tx_statistics_vector[12] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [12],
    tx_statistics_vector[11] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [11],
    tx_statistics_vector[10] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [10],
    tx_statistics_vector[9] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [9],
    tx_statistics_vector[8] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [8],
    tx_statistics_vector[7] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [7],
    tx_statistics_vector[6] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [6],
    tx_statistics_vector[5] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [5],
    tx_statistics_vector[4] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [4],
    tx_statistics_vector[3] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [3],
    tx_statistics_vector[2] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [2],
    tx_statistics_vector[1] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [1],
    tx_statistics_vector[0] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [0],
    gmii_txd[7] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [7],
    gmii_txd[6] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [6],
    gmii_txd[5] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [5],
    gmii_txd[4] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [4],
    gmii_txd[3] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [3],
    gmii_txd[2] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [2],
    gmii_txd[1] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [1],
    gmii_txd[0] = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [0],
    ip2bus_data[31] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [31],
    ip2bus_data[30] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [30],
    ip2bus_data[29] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [29],
    ip2bus_data[28] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [28],
    ip2bus_data[27] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [27],
    ip2bus_data[26] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [26],
    ip2bus_data[25] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [25],
    ip2bus_data[24] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [24],
    ip2bus_data[23] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [23],
    ip2bus_data[22] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [22],
    ip2bus_data[21] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [21],
    ip2bus_data[20] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [20],
    ip2bus_data[19] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [19],
    ip2bus_data[18] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [18],
    ip2bus_data[17] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [17],
    ip2bus_data[16] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [16],
    ip2bus_data[15] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [15],
    ip2bus_data[14] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [14],
    ip2bus_data[13] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [13],
    ip2bus_data[12] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [12],
    ip2bus_data[11] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [11],
    ip2bus_data[10] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [10],
    ip2bus_data[9] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [9],
    ip2bus_data[8] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [8],
    ip2bus_data[7] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [7],
    ip2bus_data[6] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [6],
    ip2bus_data[5] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [5],
    ip2bus_data[4] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [4],
    ip2bus_data[3] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [3],
    ip2bus_data[2] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [2],
    ip2bus_data[1] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [1],
    ip2bus_data[0] = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [0],
    rx_reset_out = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ,
    rx_axis_mac_tvalid = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid_203 ,
    rx_axis_mac_tlast = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast_204 ,
    rx_axis_mac_tuser = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser_205 ,
    rx_statistics_valid = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID_206 ,
    tx_reset_out = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ,
    tx_axis_mac_tready = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ,
    tx_statistics_valid = \NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID ,
    speed_is_100 = NlwRenamedSig_OI_N1,
    speed_is_10_100 = NlwRenamedSig_OI_N1,
    gmii_tx_en = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_210 ,
    gmii_tx_er = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_211 ,
    mdio_out = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT_213 ,
    mdio_tri = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_214 ,
    ip2bus_wrack = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_215 ,
    ip2bus_rdack = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_216 ,
    ip2bus_error = NlwRenamedSig_OI_N1,
    mac_irq = \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq_217 ;
  VCC   XST_VCC (
    .P(N0)
  );
  GND   XST_GND (
    .G(NlwRenamedSig_OI_N1)
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1  (
    .C(rx_axi_clk),
    .D(NlwRenamedSig_OI_N1),
    .PRE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1_221 )
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1_221 ),
    .PRE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2_220 )
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1  (
    .C(tx_axi_clk),
    .D(NlwRenamedSig_OI_N1),
    .PRE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1_225 )
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1_225 ),
    .PRE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2_224 )
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1  (
    .C(bus2ip_clk),
    .D(NlwRenamedSig_OI_N1),
    .PRE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1_229 )
  );
  FDP #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R1_229 ),
    .PRE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2_228 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_70_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_23_o_equal_72_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd5  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_69_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd5_548 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In_521 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3_541 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6-In ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6_542 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7-In_523 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7_547 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_27_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9_520 )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_enable_reg_AND_32_o ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_68_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8_543 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<7> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_6  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<6> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<5> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<4> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<3> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_2  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<2> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_1  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<1> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_0  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<0> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7  (
    .C(tx_axi_clk),
    .CE(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .D(tx_axis_mac_tdata[7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_6  (
    .C(tx_axi_clk),
    .CE(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .D(tx_axis_mac_tdata[6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5  (
    .C(tx_axi_clk),
    .CE(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .D(tx_axis_mac_tdata[5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4  (
    .C(tx_axi_clk),
    .CE(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .D(tx_axis_mac_tdata[4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_3  (
    .C(tx_axi_clk),
    .CE(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .D(tx_axis_mac_tdata[3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2  (
    .C(tx_axi_clk),
    .CE(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .D(tx_axis_mac_tdata[2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_1  (
    .C(tx_axi_clk),
    .CE(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .D(tx_axis_mac_tdata[1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_0  (
    .C(tx_axi_clk),
    .CE(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .D(tx_axis_mac_tdata[0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/BYTECNTSRL  (
    .A0(N0),
    .A1(N0),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TX_EN ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS  (
    .C(tx_axi_clk),
    .D(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS_570 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_141 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_IFG_DEL_EN  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_DEL_EN_249 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_IFG_DEL_EN_572 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_EN_251 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE_574 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_JUMBO_EN_254 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE_575 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_VLAN_ENABLE  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_VLAN_ENABLE_OUT ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_VLAN_ENABLE_573 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_HALF_DUPLEX  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(NlwRenamedSig_OI_N1),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_HALF_DUPLEX_576 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRC_MODE  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_MODE_INV_83_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRC_MODE_577 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<14>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [13]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<14>_rt_2915 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [14])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<13>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [12]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<13>_rt_2880 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [13])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<13>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [12]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<13>_rt_2880 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [13])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<12>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [11]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<12>_rt_2881 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [12])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<12>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [11]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<12>_rt_2881 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [12])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<11>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [10]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<11>_rt_2882 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [11])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<11>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [10]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<11>_rt_2882 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [11])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<10>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [9]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<10>_rt_2883 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [10])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<10>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [9]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<10>_rt_2883 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [10])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<9>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [8]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<9>_rt_2884 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [9])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<9>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [8]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<9>_rt_2884 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [9])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<8>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [7]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<8>_rt_2885 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [8])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<8>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [7]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<8>_rt_2885 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [8])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<7>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [6]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<7>_rt_2886 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [7])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<7>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [6]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<7>_rt_2886 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [7])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<6>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [5]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<6>_rt_2887 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [6])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<6>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [5]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<6>_rt_2887 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [6])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<5>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [4]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<5>_rt_2888 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [5])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<5>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [4]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<5>_rt_2888 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [5])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<4>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [3]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<4>_rt_2889 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [4])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<4>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [3]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<4>_rt_2889 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [4])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<3>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [2]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<3>_rt_2890 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [3])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<3>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [2]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<3>_rt_2890 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [3])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<2>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [1]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<2>_rt_2891 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [2])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<2>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [1]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<2>_rt_2891 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [2])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<1>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [0]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<1>_rt_2892 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [1])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<1>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [0]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<1>_rt_2892 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [1])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<0>  (
    .CI(NlwRenamedSig_OI_N1),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_lut [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [0])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<0>  (
    .CI(NlwRenamedSig_OI_N1),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_lut [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy [0])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<4>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<3>_605 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<4>_604 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<4>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [12]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [12]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [13]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [13]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<4>_604 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<3>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<2>_607 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<3>_606 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<3>_605 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<3>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [9]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [9]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [10]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [10]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [11]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<3>_606 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<2>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<1>_609 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<2>_608 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<2>_607 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<2>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [8]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<2>_608 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<1>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<0>_611 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<1>_610 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<1>_609 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<1>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3_843 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_844 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<1>_610 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<0>  (
    .CI(N0),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<0>_612 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_cy<0>_611 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<0>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2_842 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcompar_FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_lut<0>_612 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_6  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_14  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_13  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [13]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_11  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [11]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_10  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [10]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_12  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [12]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_9  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [9]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_8  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [8]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_5  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_7  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_4  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [0])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT1 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [1])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT2 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT1 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_15  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_14  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_13  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_12  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_11  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_10  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_9  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_8  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_7  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_6  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_5  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_4  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_2  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_1  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_0  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_19  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_691 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [19])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_18  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [13]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [18])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_17  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [12]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [17])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [11]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [16])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_15  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [10]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [9]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_13  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [8]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_12  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_9  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_8  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_692 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_701 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_BROADCAST ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_700 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<7>1_637 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<6>1_638 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<5> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<4>1_639 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<3> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<2>1_640 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<1> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<0>1_641 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [0])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_14  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<14> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [14])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_13  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<13> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [13])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_12  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<12> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [12])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_11  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<11> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [11])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_10  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<10> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [10])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_9  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<9> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [9])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_8  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<8> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [8])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_7  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<7> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [7])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_6  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<6> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [6])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_5  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<5> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [5])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_4  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<4> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [4])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<3> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [3])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_2  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<2> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [2])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_1  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<1> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [1])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_0  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<0> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[7] ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[6] ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[5] ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[4] ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT<3>1_642 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[2] ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_709 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[4] ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[5] )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[3] ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[4] )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[3] )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[1] ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[0] ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[1] )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[0] )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [13]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [12]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [11]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [10]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [9]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [8]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_7  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<7> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_6  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<6> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_5  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<5> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_4  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<4> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<3> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_2  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<2> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_1  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<1> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT_0  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<0> ),
    .S(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_7  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .D(tx_ifg_delay[7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_6  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .D(tx_ifg_delay[6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_5  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .D(tx_ifg_delay[5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_4  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .D(tx_ifg_delay[4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .D(tx_ifg_delay[3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_2  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .D(tx_ifg_delay[2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_1  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .D(tx_ifg_delay[1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_0  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .D(tx_ifg_delay[0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_31  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<31> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_30  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<30> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_29  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<29> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_28  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<28>_959 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_27  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<27> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_26  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<26>_957 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_25  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<25> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_24  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<24>_955 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_23  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<23> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [23])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_22  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<22> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [22])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_21  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<21> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [21])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_20  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<20> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [20])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_19  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<19> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [19])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_18  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<18>_949 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [18])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_17  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<17> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [17])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_16  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<16>_947 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [16])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_15  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<15> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_14  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_945 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_13  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<13> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_12  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>_943 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_11  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<11> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_10  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<10> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_9  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<9> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_8  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<8> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<7>_938 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<6>_937 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<5> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<4>_935 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<3>_934 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<2>_933 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<1> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<0> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [0])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync2 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync  (
    .C(rx_axi_clk),
    .D(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync2 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync_reg  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync2 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync  (
    .C(tx_axi_clk),
    .D(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync_reg  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync2 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_COMB ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_COMB ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_509 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT_992 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL_372 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT_479 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_15  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_14  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [8]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [9]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [10]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [11]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [12]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [13]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [15]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [0])
  );
  MUXF5   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_ACK_OUT  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_ACK_IN ),
    .I1(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_COMB )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv_1093 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Result [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_2  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv_1093 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Result [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In_1095 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_1131 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<7> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<6> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<5> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<4> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<3> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<2> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<1> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<0> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_Mux_26_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_1120 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_COMB ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 )
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_REG  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_INV_44_o ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_REG_1119 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_ACK_IN ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT_1129 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_510 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_15  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[15]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[14]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[13]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_12  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[12]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[11]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_10  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[10]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[9]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_8  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[8]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_7  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_6  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_5  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0  (
    .C(tx_axi_clk),
    .CE(pause_req),
    .D(pause_val[0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_47  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [47]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [47])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_46  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [46]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [46])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_45  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [45]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [45])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_44  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [44]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [44])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_43  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [43]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [43])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_42  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [42]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [42])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_41  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [41]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [41])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_40  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [40]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [40])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_39  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [39]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [39])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_38  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [38]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [38])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_37  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [37]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [37])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_36  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [36]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [36])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_35  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [35]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [35])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_34  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [34]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [34])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_33  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [33]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [33])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_32  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [32]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [32])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_31  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [31]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [31])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_30  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [30]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [30])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_29  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [29]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [29])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_28  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [28]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [28])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_27  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [27]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [27])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_26  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [26]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [26])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_25  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [25]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [25])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_24  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [24]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [24])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_23  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [23]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [23])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_22  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [22]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [22])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_21  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [21]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [21])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_20  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [20]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [20])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_19  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [19]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [19])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_18  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [18]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [18])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_17  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [17]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [17])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [16]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [16])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_15  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [15]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_14  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [14]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_13  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [13]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_12  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [12]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [11]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_10  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [10]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_9  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [9]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_8  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [8]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_7  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_6  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_5  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_4  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_2  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_1  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_0  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2_1199 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3_1198 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_1197 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2_1199 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_REQ_LOCAL ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_92_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_in )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_1197 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [15]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_14  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [14]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_13  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [13]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_12  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [12]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [11]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [10]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [9]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [8]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA5 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA4 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA3 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA2 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA1 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_15  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT15 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_14  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT14 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_13  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT13 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_12  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT12 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_11  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT11 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_10  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT10 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_9  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT9 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_8  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT8 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_7  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT7 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_6  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT6 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_5  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT5 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT4 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_3  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT3 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_2  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT2 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_1  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT1 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_0  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [0])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<15>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [14]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [15]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT15 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<14>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [13]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT14 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<14>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [13]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [14])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<13>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [12]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT13 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<13>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [12]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [13])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<12>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [11]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT12 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<12>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [11]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [12])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<11>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [10]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT11 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<11>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [10]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [11])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<10>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [9]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT10 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<10>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [9]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [10])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<9>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [8]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT9 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<9>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [8]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [9])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<8>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [7]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT8 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<8>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [7]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [8])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<7>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [6]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT7 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<7>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [6]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [7])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<6>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [5]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT6 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<6>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [5]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [6])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<5>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [4]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT5 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<5>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [4]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [5])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<4>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [3]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT4 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<4>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [3]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [4])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<3>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [2]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT3 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<3>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [2]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [3])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<2>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [1]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT2 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<2>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [1]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [2])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<1>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [0]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<1>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [0]),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [1])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_xor<0>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o12_1200 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy<0>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o12_1200 ),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_cy [0])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync_reg  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG_1264 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1  (
    .C(rx_axi_clk),
    .D(gmii_rx_er),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1_1282 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_7  (
    .C(rx_axi_clk),
    .D(gmii_rxd[7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_6  (
    .C(rx_axi_clk),
    .D(gmii_rxd[6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_5  (
    .C(rx_axi_clk),
    .D(gmii_rxd[5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_4  (
    .C(rx_axi_clk),
    .D(gmii_rxd[4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3  (
    .C(rx_axi_clk),
    .D(gmii_rxd[3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_2  (
    .C(rx_axi_clk),
    .D(gmii_rxd[2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_1  (
    .C(rx_axi_clk),
    .D(gmii_rxd[1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_0  (
    .C(rx_axi_clk),
    .D(gmii_rxd[0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1  (
    .C(rx_axi_clk),
    .D(gmii_rx_dv),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_1283 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync_reg  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync2 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_wrack  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/GND_51_o_bus2ip_wrce_int_MUX_1130_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_wrack_473 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/GND_51_o_bus2ip_rdce_int_MUX_1129_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/intr_sync_reg_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync2 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/intr_sync_reg_0_1302 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_1301 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int_1304 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int_1303 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_31  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<31> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [31])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_30  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<30> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [30])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_29  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<29> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [29])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_28  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<28> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [28])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_27  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<27> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [27])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_26  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<26> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [26])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_25  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<25> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [25])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_24  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<24> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [24])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_23  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<23> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [23])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_22  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<22> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [22])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_21  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<21> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [21])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_20  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<20> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [20])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_19  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<19> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [19])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_18  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<18> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [18])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_17  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<17> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [17])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_16  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<16> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [16])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_15  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<15> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [15])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_14  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<14> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [14])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_13  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<13> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [13])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_12  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<12> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [12])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_11  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<11> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [11])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_10  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<10> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [10])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_9  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<9> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [9])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_8  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<8> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [8])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_7  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<7> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [7])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_6  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<6> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [6])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_5  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<5> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<4> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<3> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<2> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<1> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<0> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_8  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_7  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_6  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_pat_msk_slt_comb ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_5  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_comb [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_comb [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_3  (
    .C(bus2ip_clk),
    .D(bus2ip_addr[3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_2  (
    .C(bus2ip_clk),
    .D(bus2ip_addr[2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [2])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/promiscuous_mode_reg  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/_n0188_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [31]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/_n0188_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/_n0188_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_comb_bus2ip_ce_AND_557_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_31  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [31]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [31])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_30  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [30]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [30])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_29  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [29]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [29])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_28  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [28]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [28])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_27  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [27]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [27])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_26  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [26]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [26])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_25  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [25]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [25])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_24  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [24]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [24])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_23  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [23]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [23])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_22  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [22]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [22])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_21  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [21]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [21])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_20  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [20]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [20])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_19  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [19]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [19])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_18  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [18]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [18])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_17  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [17]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [17])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_16  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [16]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [16])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_15  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [15]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [15])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_14  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [14])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_13  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [13]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [13])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_12  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [12]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [12])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_11  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [11]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [11])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_10  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [10]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [10])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_9  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [9]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [9])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_8  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [8]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [8])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_7  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [7])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_6  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [6])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_5  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [0])
  );
  LUT3 #(
    .INIT ( 8'h06 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_address[7].LUT3_special_pause_inst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [7])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_address[6].LUT3_special_pause_inst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [6])
  );
  LUT3 #(
    .INIT ( 8'h00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_address[5].LUT3_special_pause_inst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0_1_3101 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1_1_3100 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2_1_3099 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [5])
  );
  LUT3 #(
    .INIT ( 8'h00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_address[4].LUT3_special_pause_inst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [4])
  );
  LUT3 #(
    .INIT ( 8'h00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_address[3].LUT3_special_pause_inst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [3])
  );
  LUT3 #(
    .INIT ( 8'h00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_address[2].LUT3_special_pause_inst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [2])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_address[1].LUT3_special_pause_inst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [1])
  );
  LUT3 #(
    .INIT ( 8'h21 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_address[0].LUT3_special_pause_inst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [0])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(N0),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_3_1558 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_srl16 [3]),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match_Q15_UNCONNECTED )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[2].delay_configurable_match  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(N0),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_2_1559 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_srl16 [2]),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[2].delay_configurable_match_Q15_UNCONNECTED )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(N0),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_1_1560 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_srl16 [1]),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match_Q15_UNCONNECTED )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(N0),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_0_1561 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_srl16 [0]),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match_Q15_UNCONNECTED )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/delay_rx_data_valid_Q15_UNCONNECTED )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2]),
    .A3(NlwRenamedSig_OI_N1),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(rx_axi_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 ),
    .SPO(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram_SPO_UNCONNECTED ),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [7])
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2]),
    .A3(NlwRenamedSig_OI_N1),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(rx_axi_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 ),
    .SPO(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram_SPO_UNCONNECTED ),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [6])
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2]),
    .A3(NlwRenamedSig_OI_N1),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(rx_axi_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 ),
    .SPO(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram_SPO_UNCONNECTED ),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [5])
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2]),
    .A3(NlwRenamedSig_OI_N1),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(rx_axi_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 ),
    .SPO(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram_SPO_UNCONNECTED ),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [4])
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2]),
    .A3(NlwRenamedSig_OI_N1),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(rx_axi_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 ),
    .SPO(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram_SPO_UNCONNECTED ),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [3])
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2]),
    .A3(NlwRenamedSig_OI_N1),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(rx_axi_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 ),
    .SPO(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram_SPO_UNCONNECTED ),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [2])
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2]),
    .A3(NlwRenamedSig_OI_N1),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(rx_axi_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 ),
    .SPO(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram_SPO_UNCONNECTED ),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [1])
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2]),
    .A3(NlwRenamedSig_OI_N1),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(rx_axi_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 ),
    .SPO(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram_SPO_UNCONNECTED ),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0585_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count2 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0585_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count1 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0585_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter5 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter4 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter3 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter2 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter1 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0])
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync2 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync2 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync2 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync2 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync1 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync2 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int_1563 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_431 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0576_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int_pauseaddressmatch_int_MUX_1247_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int_1563 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_1581 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_1562 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_430 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_31  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [31])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_30  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [30])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_29  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [29])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_28  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [28])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_27  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [27])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_26  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [26])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_25  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [25])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_24  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [24])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_23  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [31]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [23])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_22  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [30]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [22])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_21  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [29]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [21])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_20  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [28]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [20])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_19  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [27]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [19])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_18  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [26]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [18])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_17  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [25]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [17])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_16  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [24]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [16])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_15  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [23]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [15])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_14  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [22]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [14])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_13  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [21]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [13])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_12  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [20]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [12])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_11  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [19]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [11])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_10  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [18]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [10])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_9  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [17]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [9])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_8  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [16]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [8])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_7  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [15]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [7])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_6  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [6])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_5  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [13]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [12]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [11]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [10]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [9]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [8]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0576_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_1259_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_1562 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_3  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_srl16 [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_3_470 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_2  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_srl16 [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_2_469 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_1  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_srl16 [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_1_468 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_0  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_srl16 [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_0_467 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe[2]_GND_54_o_MUX_1237_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_1582 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicastaddressmatch  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap_1567 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicastaddressmatch_433 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_7  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<7> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [7])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_6  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<6> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [6])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_5  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<5> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<4> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<3> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<2> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<1> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<0> ),
    .R(NlwRenamedSig_OI_N1),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_byte [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0597_inv_1455 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[3]_configurable_match_cap[3]_MUX_1281_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_3_1558 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0597_inv_1455 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[2]_configurable_match_cap[2]_MUX_1276_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_2_1559 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0597_inv_1455 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[1]_configurable_match_cap[1]_MUX_1271_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_1_1560 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0597_inv_1455 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[0]_configurable_match_cap[0]_MUX_1266_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap_0_1561 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_1568 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_432 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0576_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1202_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_1568 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_reg_1580 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_1506 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_1552 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1_1579 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2_1578 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_2  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_0  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_4  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_1556 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_4_471 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_7  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<7> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [7])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_6  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<6> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [6])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_5  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<5> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [5])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_4  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<4> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [4])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_3  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<3> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [3])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_2  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<2> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [2])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_1  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<1> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [1])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data_0  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<0> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_wr_data [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_31  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<31> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [31])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_30  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<30> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [30])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_29  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<29> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [29])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_28  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<28> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [28])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_27  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<27> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [27])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_26  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<26> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [26])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_25  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<25> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [25])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_24  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<24> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [24])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_23  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<23> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [23])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_22  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<22> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [22])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_21  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<21> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [21])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_20  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<20> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [20])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_19  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<19> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [19])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_18  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<18> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [18])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_17  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<17> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [17])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_16  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<16> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [16])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_15  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<15> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_14  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<14> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_13  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<13> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_12  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<12> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_11  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<11> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_10  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<10> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_9  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<9> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_8  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<8> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_7  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<7> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_6  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<6> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<5> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<4> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<3> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<2> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<1> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<0> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_reg  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_1496 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_reg_1543 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0576_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match_address_match_MUX_1285_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match_1557 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1_1579 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/bus2ip_ce_bus2ip_wrce_AND_628_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/bus2ip_ce_bus2ip_wrce_AND_628_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/bus2ip_ce_bus2ip_wrce_AND_628_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/bus2ip_ce_bus2ip_wrce_AND_628_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match_rx_data[7]_MUX_1194_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match_1586 )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [7]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[7].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [7]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [6]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[6].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [6]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [5]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[5].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [5]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [4]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[4].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [4]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [3]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[3].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [3]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [2]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [2]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [1]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [1]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [0]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<0> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [0]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<0> )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_0_1734 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_7_1735 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_6_1736 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_5_1737 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_4_1738 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_3_1739 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_2_1740 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_1_1741 )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [7]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[7].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [7]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [6]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[6].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [6]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [5]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [5]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [4]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [4]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [3]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[3].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [3]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [2]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[2].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [2]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [1]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [1]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [0]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<0> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [0]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<0> )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_0_1766 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_7_1767 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_6_1768 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_5_1769 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_4_1770 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_3_1771 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_2_1772 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_1_1773 )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [7]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[7].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [7]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [6]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[6].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [6]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [5]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[5].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [5]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [4]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[4].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [4]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [3]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[3].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [3]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [2]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[2].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [2]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [1]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [1]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [0]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<0> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [0]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<0> )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_0_1798 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_7_1799 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_6_1800 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_5_1801 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_4_1802 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_3_1803 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_2_1804 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_1_1805 )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [7]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[7].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [7]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [6]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[6].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [6]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [5]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[5].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [5]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [4]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[4].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [4]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [3]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[3].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [3]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [2]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[2].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [2]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [1]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[1].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [1]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [0]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<0> )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_4_1509 ),
    .A5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_5_1510 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [0]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<0> )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_0_1830 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_7_1831 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_6_1832 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_5_1833 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_4_1834 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_3_1835 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_2_1836 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_1_1837 )
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(NlwRenamedSig_OI_N1),
    .SPO
(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram_SPO_UNCONNECTED )
,
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [7])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [7]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [7]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [7])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(NlwRenamedSig_OI_N1),
    .SPO
(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram_SPO_UNCONNECTED )
,
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [6])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [6]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [6]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [6])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(NlwRenamedSig_OI_N1),
    .SPO
(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram_SPO_UNCONNECTED )
,
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [5])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [5]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [5]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [5])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(NlwRenamedSig_OI_N1),
    .SPO
(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram_SPO_UNCONNECTED )
,
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [4])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [4]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [4]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [4])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(NlwRenamedSig_OI_N1),
    .SPO
(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram_SPO_UNCONNECTED )
,
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [3])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [3]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [3]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [3])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(NlwRenamedSig_OI_N1),
    .SPO
(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram_SPO_UNCONNECTED )
,
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [2])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [2]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [2]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [2])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(NlwRenamedSig_OI_N1),
    .SPO
(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram_SPO_UNCONNECTED )
,
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [1])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [1]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [1]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [1])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000003F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(NlwRenamedSig_OI_N1),
    .SPO
(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram_SPO_UNCONNECTED )
,
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [0])
  );
  RAM64X1D #(
    .INIT ( 64'h000000000000103F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram  (
    .A0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .A1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .A2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_2_1507 ),
    .A3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr_3_1508 ),
    .A4(NlwRenamedSig_OI_N1),
    .A5(NlwRenamedSig_OI_N1),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [0]),
    .DPRA0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .DPRA1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .DPRA2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .DPRA3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .DPRA4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .DPRA5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .WCLK(bus2ip_clk),
    .WE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ),
    .SPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [0]),
    .DPO(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_0_1862 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_7_1863 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_6_1864 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_5_1865 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_4_1866 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_3_1867 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_2_1868 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )
,
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_1_1869 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<3> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<2> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<1> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<0> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_31  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<31> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [31])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_30  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<30> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [30])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_29  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<29> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [29])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_28  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<28> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [28])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_27  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<27> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [27])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_26  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<26> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [26])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_25  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<25> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [25])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_24  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<24> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [24])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_23  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<23> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [23])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_22  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<22> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [22])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_21  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<21> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [21])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_20  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<20> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [20])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_19  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<19> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [19])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_18  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<18> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [18])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_17  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<17> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [17])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_16  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<16> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [16])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_15  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<15> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [15])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_14  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<14> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [14])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_13  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<13> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [13])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_12  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<12> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [12])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_11  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<11> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [11])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_10  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<10> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [10])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_9  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<9> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [9])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_8  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<8> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [8])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_7  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<7> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [7])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_6  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<6> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [6])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_5  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<5> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<4> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<3> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<2> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<1> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<0> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_reg  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_stats_ip2bus_wrack_af_OR_478_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_reg_1925 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_reg  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_reg_1926 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int  (
    .C(bus2ip_clk),
    .D(bus2ip_wrce),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int  (
    .C(bus2ip_clk),
    .D(bus2ip_rdce),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_31  (
    .C(bus2ip_clk),
    .D(bus2ip_data[31]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [31])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_30  (
    .C(bus2ip_clk),
    .D(bus2ip_data[30]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [30])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_29  (
    .C(bus2ip_clk),
    .D(bus2ip_data[29]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [29])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_28  (
    .C(bus2ip_clk),
    .D(bus2ip_data[28]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [28])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_27  (
    .C(bus2ip_clk),
    .D(bus2ip_data[27]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [27])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_26  (
    .C(bus2ip_clk),
    .D(bus2ip_data[26]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [26])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_25  (
    .C(bus2ip_clk),
    .D(bus2ip_data[25]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [25])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_24  (
    .C(bus2ip_clk),
    .D(bus2ip_data[24]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [24])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_23  (
    .C(bus2ip_clk),
    .D(bus2ip_data[23]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [23])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_22  (
    .C(bus2ip_clk),
    .D(bus2ip_data[22]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [22])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_21  (
    .C(bus2ip_clk),
    .D(bus2ip_data[21]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [21])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_20  (
    .C(bus2ip_clk),
    .D(bus2ip_data[20]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [20])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_19  (
    .C(bus2ip_clk),
    .D(bus2ip_data[19]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [19])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_18  (
    .C(bus2ip_clk),
    .D(bus2ip_data[18]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [18])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_17  (
    .C(bus2ip_clk),
    .D(bus2ip_data[17]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [17])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_16  (
    .C(bus2ip_clk),
    .D(bus2ip_data[16]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [16])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_15  (
    .C(bus2ip_clk),
    .D(bus2ip_data[15]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [15])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_14  (
    .C(bus2ip_clk),
    .D(bus2ip_data[14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [14])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_13  (
    .C(bus2ip_clk),
    .D(bus2ip_data[13]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [13])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_12  (
    .C(bus2ip_clk),
    .D(bus2ip_data[12]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [12])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_11  (
    .C(bus2ip_clk),
    .D(bus2ip_data[11]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [11])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_10  (
    .C(bus2ip_clk),
    .D(bus2ip_data[10]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [10])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_9  (
    .C(bus2ip_clk),
    .D(bus2ip_data[9]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [9])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_8  (
    .C(bus2ip_clk),
    .D(bus2ip_data[8]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [8])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_7  (
    .C(bus2ip_clk),
    .D(bus2ip_data[7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [7])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_6  (
    .C(bus2ip_clk),
    .D(bus2ip_data[6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [6])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_5  (
    .C(bus2ip_clk),
    .D(bus2ip_data[5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_4  (
    .C(bus2ip_clk),
    .D(bus2ip_data[4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_3  (
    .C(bus2ip_clk),
    .D(bus2ip_data[3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_2  (
    .C(bus2ip_clk),
    .D(bus2ip_data[2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_1  (
    .C(bus2ip_clk),
    .D(bus2ip_data[1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_0  (
    .C(bus2ip_clk),
    .D(bus2ip_data[0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2-In ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0 [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state[1]_rx_enable_AND_7_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tuser_205 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [7]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [7])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [6]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [6])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [5]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [5])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [4]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [4])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [3]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [3])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [2]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [2])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [1]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [1])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_INT [0]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_data_reg [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<0> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<1> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<2>_1996 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<3>_1995 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<4>_1994 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<5> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<6>_1992 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<7>_1991 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<8> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_9  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<9> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_10  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<10> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_11  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<11> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_12  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>_1986 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_13  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<13> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_14  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_1984 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_15  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<15> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_16  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<16>_1982 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [16])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_17  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<17> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [17])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_18  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<18>_1980 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [18])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<19> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [19])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_20  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<20> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [20])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_21  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<21> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [21])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<22> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [22])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_23  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [23])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_24  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<24>_1974 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_25  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<25> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_26  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<26>_1972 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_27  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<27> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<28>_1970 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_29  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<29> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_30  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<30> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_31  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<31> ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_ERR  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1_2058 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG5 )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(N0),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3_2061 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG5 )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV1  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG2 )
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[0].DELAY_RXD  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [0])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[1].DELAY_RXD  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [1])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[2].DELAY_RXD  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [2])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[3].DELAY_RXD  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [3])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[4].DELAY_RXD  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [4])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[5].DELAY_RXD  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [5])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[6].DELAY_RXD  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [6])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [7])
  );
  SRL16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_BROADCASTADDRESSMATCH  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_432 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BROADCASTADDRESSMATCH_DELAY )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_SUCCESS_FRAME_FAILURE_MUX_873_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT_370 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_FRAME_SUCCESS_MUX_872_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable1 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_23  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR_2065 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_21  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_2078 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_20  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERR_2066 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_19  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_368 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_18  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [13]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_17  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [12]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_16  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [11]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_15  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [10]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_14  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [9]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_13  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [8]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_12  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [7]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_11  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [6]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_10  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [5]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_9  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [4]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_8  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [3]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [2]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [1]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [0]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME_2077 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BROADCASTADDRESSMATCH_DELAY ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR_2067 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_2063 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_2064 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_2068 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID_206 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7_2059 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG5 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [7]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [6]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [5]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [4]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [3]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [2]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [1]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [0]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6_2057 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7_2056 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [7]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [6]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [5]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [4]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [3]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [2]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [1]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [0]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG5 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6_2057 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG2 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3_2061 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_14  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<14> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_13  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<13> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_12  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<12> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_11  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<11> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [11])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_10  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<10> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_9  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<9> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [9])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<8> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [8])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<7> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [7])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<6> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [6])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<5> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<4> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [4])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<3> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [3])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<2> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [2])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<1> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<0> ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG_2029 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/IFG_FLAG  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_IFG_FLAG ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/IFG_FLAG_2030 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/EXTENSION_FLAG  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_RX_DV_REG6_AND_328_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/EXTENSION_FLAG_2031 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD_2033 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PWR_43_o_RX_ERR_REG6_AND_326_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PS_LT_DISABLE_241 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD_2034 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_LT_DISABLE_242 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD_2035 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_MODE_HELD  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_CRC_MODE_246 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_MODE_HELD_2036 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_VLAN_243 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD_2037 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_EN_244 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_JUMBO_EN_247 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD_2038 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_ER_REG1_1282 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1_2058 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RX_DV_REG1_1283 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [7]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [6]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [5]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [4]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [3]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [2]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [1]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1 [0]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[4]_GND_44_o_MUX_690_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[3]_GND_44_o_MUX_691_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[2]_GND_44_o_MUX_692_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[1]_GND_44_o_MUX_693_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/GND_44_o_FIELD_CONTROL[0]_MUX_688_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PWR_46_o_FIELD_CONTROL[5]_MUX_689_o ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_END_DATA_OR_211_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_DAT_FIELD_AND_357_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_2115 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_LEN_FIELD_AND_354_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_DEST_ADDRESS_FIELD_AND_348_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_2118 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_ERR_REG5_END_EXT_AND_337_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT_2167 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_RX_DV_REG6_MUX_666_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<14>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [13]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<14>_rt_2916 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [14])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<13>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [12]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<13>_rt_2893 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [13])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<13>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [12]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<13>_rt_2893 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [13])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<12>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [11]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<12>_rt_2894 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [12])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<12>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [11]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<12>_rt_2894 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [12])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<11>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [10]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<11>_rt_2895 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [11])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<11>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [10]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<11>_rt_2895 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [11])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<10>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [9]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<10>_rt_2896 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [10])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<10>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [9]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<10>_rt_2896 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [10])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<9>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [8]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<9>_rt_2897 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [9])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<9>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [8]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<9>_rt_2897 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [9])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<8>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [7]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<8>_rt_2898 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [8])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<8>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [7]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<8>_rt_2898 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [8])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<7>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [6]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<7>_rt_2899 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [7])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<7>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [6]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<7>_rt_2899 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [7])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<6>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [5]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<6>_rt_2900 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [6])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<6>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [5]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<6>_rt_2900 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [6])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<5>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [4]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<5>_rt_2901 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [5])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<5>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [4]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<5>_rt_2901 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [5])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<4>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [3]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<4>_rt_2902 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [4])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<4>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [3]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<4>_rt_2902 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [4])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<3>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [2]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<3>_rt_2903 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [3])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<3>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [2]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<3>_rt_2903 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [3])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<2>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [1]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<2>_rt_2904 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [2])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<2>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [1]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<2>_rt_2904 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [2])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<1>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [0]),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<1>_rt_2905 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [1])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<1>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [0]),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<1>_rt_2905 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [1])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<0>  (
    .CI(NlwRenamedSig_OI_N1),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [0])
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<0>  (
    .CI(NlwRenamedSig_OI_N1),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy [0])
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<10>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<9>_2184 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<10>_rt_2917 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<10>1 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<9>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>_2185 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<9>_rt_2906 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<9>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<9>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>_2185 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<9>_rt_2906 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<9>_2184 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<8>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>_2186 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>_rt_2907 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<8>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>_2186 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>_rt_2907 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>_2185 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<7>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>_2187 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>_rt_2908 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<7>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>_2187 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>_rt_2908 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>_2186 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<6>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>_2188 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>_rt_2909 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<6>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>_2188 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>_rt_2909 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>_2187 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<5>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>_2189 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>_rt_2910 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<5>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>_2189 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>_rt_2910 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>_2188 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<4>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>_2190 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>_rt_2911 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<4>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>_2190 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>_rt_2911 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>_2189 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<3>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>_2191 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>_rt_2912 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<3>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>_2191 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>_rt_2912 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>_2190 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<2>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>_2192 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>_rt_2913 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<2>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>_2192 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>_rt_2913 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>_2191 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<1>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<0>_2193 ),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>_rt_2914 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<1>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<0>_2193 ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>_rt_2914 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>_2192 )
  );
  XORCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<0>  (
    .CI(NlwRenamedSig_OI_N1),
    .LI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_lut<0> ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<0>1 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<0>  (
    .CI(NlwRenamedSig_OI_N1),
    .DI(N0),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_lut<0> ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<0>_2193 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<0>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_10  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<10>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_9  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<9>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<7>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<6>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_8  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<8>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<5>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<4>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<3>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<2>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0>_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result<1>1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_14  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_13  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [13]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_12  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [12]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_11  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [11]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_9  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [9]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_8  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [8]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_10  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [10]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Result [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_2078 )
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_10  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<10> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [10])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_9  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<9> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [9])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_8  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<8> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [8])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<7> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [7])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<6> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [6])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<5> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [5])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<4> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [4])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<3> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [3])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<2> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [2])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<1> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [1])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<0> ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH[1]_GND_45_o_MUX_821_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PWR_47_o_AND_415_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT_2277 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_369 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_2260 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_368 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_2261 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME_2077 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_2262 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_INT_2277 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_13  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [13]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [13])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_12  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [12]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [12])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_11  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [11]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [11])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_10  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [10]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [10])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_9  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [9]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [9])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_8  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [8]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [8])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_7  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [7]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [7])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_6  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [6]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [6])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_5  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [5]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [5])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_4  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [4]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [4])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_3  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [3]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [3])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_2  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [2]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [2])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [1]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [1])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH_0  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [0]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENGTH [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/SFD_FLAG_CRC_COMPUTE_OR_223_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7_2059 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_2276 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PWR_47_o_RXD[7]_equal_15_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_2278 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/SFD_FLAG_DATA_NO_FCS_OR_238_o_2240 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_2279 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_DATA_WITH_FCS_MUX_785_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_2081 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o_2244 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_2281 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_379_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_2282 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/GND_45_o_RXD[7]_equal_9_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_2283 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERR  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_2292 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_ERR_2066 )
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/END_OF_FRAME_SFD_FLAG_AND_423_o ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_2293 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_CRC_ENGINE_ERR_OR_276_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR_2067 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_EXTENSION_FIELD_OR_266_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_2294 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_2296 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GND_46_o_FRAME_COUNTER[7]_equal_1_o ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_2298 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_246_o ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_2297 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [7]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [6]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [5]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [4]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [3]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [2]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [1]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1_0  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [0]),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TXD_REG1 [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_5  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_val ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_31  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [31]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [31])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_30  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [30]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [30])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_29  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [29]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [29])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_28  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [28]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [28])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_27  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [27]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [27])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_26  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [26]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [26])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_25  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [25]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [25])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_24  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [24]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [24])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_23  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [23]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [23])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_22  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [22]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [22])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_21  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [21]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [21])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_20  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [20]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [20])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_19  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [19]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [19])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_18  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [18]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [18])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_17  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [17]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [17])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_16  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [16]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [16])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_15  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [15]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [15])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_14  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [14])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_13  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [13]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [13])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_12  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [12]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [12])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_11  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [11]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [11])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_10  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [10]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [10])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_9  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [9]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [9])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_8  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [8]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [8])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_7  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [7])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_6  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [6])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_5  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_WRACK  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_CE_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_WRACK_238 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_CE_0 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_14  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<14> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [14])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_13  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<13> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [13])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_12  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<12> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [12])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_11  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<11> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [11])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_10  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<10> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [10])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_9  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<9> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [9])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_8  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<8> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [8])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_7  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<7> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [7])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_6  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<6> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [6])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<5> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [5])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<4> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [4])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<3> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [3])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<2> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [2])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<1> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [1])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<0> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [0])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_14  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<14> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [14])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_13  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<13> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [13])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_12  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<12> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [12])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_11  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<11> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [11])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_10  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<10> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [10])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_9  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<9> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [9])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_8  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<8> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [8])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_7  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<7> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [7])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_6  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<6> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [6])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<5> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [5])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<4> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [4])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<3> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [3])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<2> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [2])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<1> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [1])
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<0> ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [0])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_47  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [0]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [47])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_46  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [1]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [46])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_45  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [2]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [45])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_44  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [3]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [44])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_43  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [4]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [43])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_42  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [5]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [42])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_41  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [6]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [41])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_40  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [7]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [40])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_39  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [8]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [39])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_38  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [9]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [38])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_37  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [10]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [37])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_36  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [11]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [36])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_35  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [12]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [35])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_34  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [13]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [34])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_33  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [14]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [33])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_32  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [15]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [32])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_31  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [16]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [31])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_30  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [17]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [30])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_29  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [18]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [29])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_28  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [19]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [28])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_27  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [20]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [27])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_26  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [21]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [26])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_25  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [22]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [25])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_24  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [23]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [24])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_23  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [24]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [23])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_22  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [25]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [22])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_21  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [26]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [21])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_20  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [27]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [20])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_19  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [28]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [19])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_18  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [29]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [18])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_17  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [30]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [17])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_16  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [31]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [16])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_15  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [32]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [15])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_14  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [33]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [14])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_13  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [34]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [13])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_12  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [35]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [12])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_11  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [36]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [11])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_10  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [37]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [10])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_9  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [38]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [9])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_8  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [39]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [8])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_7  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [40]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [7])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_6  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [41]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [6])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [42]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [5])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [43]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [4])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [44]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [3])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [45]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [2])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [46]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [1])
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [47]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [0])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_REG  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_REG_2495 )
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_EN  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_517_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [28]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_EN_251 )
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_EN  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [28]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_EN_244 )
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0474_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [30]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_in )
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0474_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [29]),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_in )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_15  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [15]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_14  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_13  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [13]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_12  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [12]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_11  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [11]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_10  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [10]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_9  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [9]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_8  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [8]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_7  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_6  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [15]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [20]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [19]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [18]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [17]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [16]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [28]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [27]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [26]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [25]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [24]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_15  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [15]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_14  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [14]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_13  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [13]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_12  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [12]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_11  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [11]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_10  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [10]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_9  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [9]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_8  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [8]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_7  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [7]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_6  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [6]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [5]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [4]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [3]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [2]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_DEL_EN  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_517_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [25]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_DEL_EN_249 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_VLAN  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_517_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [27]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_VLAN_250 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_CRC_MODE  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_517_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [29]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_CRC_MODE_253 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_JUMBO_EN  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_517_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [30]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_JUMBO_EN_254 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_CRC_MODE  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [29]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_CRC_MODE_246 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_VLAN  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [27]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_VLAN_243 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_JUMBO_EN  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [30]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_JUMBO_EN_247 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PS_LT_DISABLE  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [24]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PS_LT_DISABLE_241 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT_2515 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_LT_DISABLE  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [25]),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_LT_DISABLE_242 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_15  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15_2348 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [15])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_14  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14_2347 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [14])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_13  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13_2346 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [13])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_12  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12_2345 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [12])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_11  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11_2344 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [11])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_10  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10_2343 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [10])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_9  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9_2342 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [9])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_8  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8_2341 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [8])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_7  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7_2340 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [7])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_6  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6_2339 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [6])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5_2338 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4_2337 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3_2336 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2_2335 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1_2334 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0_2333 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_5  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_487_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT5_2532 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_4  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_487_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT4 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_3  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_487_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT3 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_2  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_487_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT2 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_1  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_487_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT1 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT_0  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_487_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_483_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT_RISING ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT_213 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1_2567 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 )
  );
  FDSE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE  (
    .C(bus2ip_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_483_o ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_COMB_2538 ),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_214 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1  (
    .C(bus2ip_clk),
    .D(mdio_in),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1_2567 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/Mmux_R3_PWR_20_o_MUX_31_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2_220 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3_222 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3_PWR_20_o_MUX_31_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/Mmux_R3_PWR_20_o_MUX_31_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2_224 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3_226 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3_PWR_20_o_MUX_31_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/Mmux_R3_PWR_20_o_MUX_31_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2_228 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3_230 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3_PWR_20_o_MUX_31_o )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH1  (
    .I0(tx_axi_rstn),
    .I1(glbl_rstn),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST_252 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_RST_ASYNCH )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH1  (
    .I0(rx_axi_rstn),
    .I1(glbl_rstn),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST_245 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_RX_RST_ASYNCH )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT1  (
    .I0(bus2ip_reset),
    .I1(glbl_rstn),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_MGMT_HOST_RESET_INPUT )
  );
  LUT6 #(
    .INIT ( 64'h4444F5F4F5F4F5F4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6-In1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8_543 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6_542 ),
    .I4(tx_axis_mac_tlast),
    .I5(tx_axis_mac_tuser),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6-In )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8-In1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9_520 ),
    .I1(tx_axis_mac_tlast),
    .I2(tx_axis_mac_tuser),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_68_o )
  );
  LUT5 #(
    .INIT ( 32'h00000040 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9-In1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_532 ),
    .I1(tx_axis_mac_tvalid),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .I3(tx_axis_mac_tuser),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_551 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_27_o )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd5-In1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I1(tx_axis_mac_tlast),
    .I2(tx_axis_mac_tuser),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6_542 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_69_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [0]),
    .I2(tx_axis_mac_tdata[0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT71  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [1]),
    .I2(tx_axis_mac_tdata[1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [2]),
    .I2(tx_axis_mac_tdata[2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [3]),
    .I2(tx_axis_mac_tdata[3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [4]),
    .I2(tx_axis_mac_tdata[4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [5]),
    .I2(tx_axis_mac_tdata[5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [6]),
    .I2(tx_axis_mac_tdata[6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT12  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold [7]),
    .I2(tx_axis_mac_tdata[7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT11 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0267_inv )
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2-In1  (
    .I0(tx_axis_mac_tvalid),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7_547 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_GND_24_o_equal_70_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_ack_tx_state[3]_OR_38_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_ack_tx_state[3]_OR_38_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tlast_tx_mac_tready_int_AND_26_o1  (
    .I0(tx_axis_mac_tlast),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg_glue_set )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_MODE_INV_83_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_CRC_MODE_253 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_MODE_INV_83_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_TX_GND_36_o_MUX_354_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_GND_36_o_MUX_354_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_PREAMBLE_DONE_GND_36_o_MUX_395_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_GND_36_o_MUX_395_o )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<5>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[5] )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<7>111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<7>11 )
  );
  LUT5 #(
    .INIT ( 32'hFFF3FFF7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable331  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_746 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<7>11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable )
  );
  LUT5 #(
    .INIT ( 32'hFFF8FFF0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0894_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE_574 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0894_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFF8FFF0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0902_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE_574 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0902_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0988_inv11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0988_inv1 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT511  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT51_586 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_TRANSMIT_GND_36_o_MUX_422_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_GND_36_o_MUX_422_o )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable131  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_715 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<7>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_715 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<7>1_637 )
  );
  LUT6 #(
    .INIT ( 64'h5554545411101010 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_GND_36_o_MUX_389_o1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_687 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_714 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0964_inv11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_GND_36_o_MUX_389_o )
  );
  LUT6 #(
    .INIT ( 64'hA888A888A8880000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_FCS_GND_36_o_MUX_369_o111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_687 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_714 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_FCS_GND_36_o_MUX_369_o11 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n079221  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE_730 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [11]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_748 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n07922 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_VLAN_GND_36_o_MUX_518_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [11]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_748 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_GND_36_o_MUX_518_o )
  );
  LUT4 #(
    .INIT ( 16'hA9FF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT_xor<2>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT2 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<4>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[4] )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_CRC_COMPUTE_GND_36_o_MUX_460_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_708 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_GND_36_o_MUX_460_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF54 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_EN1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_704 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE_705 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TX_EN )
  );
  LUT6 #(
    .INIT ( 64'h2EEE0CCC22220000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_FRAME_GOOD_GND_36_o_MUX_377_o111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_714 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_687 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_712 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0964_inv11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_FRAME_GOOD_GND_36_o_MUX_377_o11 )
  );
  LUT4 #(
    .INIT ( 16'hF9FF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT<3>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_746 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT<3>1_642 )
  );
  LUT6 #(
    .INIT ( 64'h0000C3C3000000AA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I4(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h00CC0033000A000A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT51_586 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h5554 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1186_inv )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0964_inv111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0964_inv11 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable1611  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_699 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_698 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_697 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_696 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_695 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_693 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_BROADCAST )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o12  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [11]),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_GND_36_o_MUX_516_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT51_586 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o1_587 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n080111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_690 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08011 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_TX_STATUS_VALID_GND_36_o_MUX_480_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_716 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID_GND_36_o_MUX_480_o )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_CR178124_FIX_GND_36_o_MUX_478_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_712 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_GND_36_o_MUX_478_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_PAD_GND_36_o_MUX_424_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_GND_36_o_MUX_424_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_CRC_GND_36_o_MUX_426_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_GND_36_o_MUX_426_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_PREAMBLE_GND_36_o_MUX_418_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_GND_36_o_MUX_418_o )
  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT_xor<1>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT1 )
  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT_xor<1>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT1 )
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable171  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_709 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_710 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<6>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<6>1_638 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<2>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<2>1_640 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<0>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<0>1_641 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<4>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<4>1_639 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT_xor<0>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_CRC_COUNT )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT_xor<0>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_PRE_COUNT )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG_OUT71  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG_OUT81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_GMII_TXD [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_GND_36_o_MUX_485_o1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID_703 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_GND_36_o_MUX_485_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG[0][7]_GND_36_o_mux_59_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG[0][7]_GND_36_o_mux_59_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DATA_REG[0][7]_GND_36_o_mux_59_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG[0][7]_GND_36_o_mux_59_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_SCSH_GND_36_o_MUX_520_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_GND_36_o_MUX_520_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_MULTI_MATCH_GND_36_o_MUX_511_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_GND_36_o_MUX_511_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_PAD_PIPE_GND_36_o_MUX_476_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_708 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE_GND_36_o_MUX_476_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_PREAMBLE_GND_36_o_MUX_420_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_GND_36_o_MUX_420_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_ENABLE_GND_36_o_MUX_330_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE_GND_36_o_MUX_330_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_IFG_DEL_EN_GND_36_o_MUX_326_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_IFG_DEL_EN_572 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_GND_36_o_MUX_326_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_VLAN_EN_GND_36_o_MUX_322_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_VLAN_ENABLE_573 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_GND_36_o_MUX_322_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_CRC_MODE_GND_36_o_MUX_318_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRC_MODE_577 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_GND_36_o_MUX_318_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT16  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT21  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [10]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT71  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT81  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT91  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT111  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT121  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT131  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT141  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT151  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_36_o_mux_7_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_JUMBO_EN_GND_36_o_MUX_320_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE_575 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_GND_36_o_MUX_320_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable251  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_708 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1074_inv1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[4] ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1074_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_ACK1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_ACK_IN )
  );
  LUT4 #(
    .INIT ( 16'h6CC6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<21>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [13]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h6CC6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<31>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [23]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 )
  );
  LUT4 #(
    .INIT ( 16'h6CC6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<20>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [12]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h6CC6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<22>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [14]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<23>21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2 )
  );
  LUT5 #(
    .INIT ( 32'hD7287D82 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<17>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [9]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<23>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [15]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<29>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [21]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT13  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [11]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT181  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [17]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT241  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [22]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_VLAN_ENABLE_OUT1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_VLAN_250 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_VLAN_ENABLE_OUT )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<3>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [3])
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<4>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [4])
  );
  LUT6 #(
    .INIT ( 64'h0000000000400000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n008111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT_370 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<2>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [2])
  );
  LUT4 #(
    .INIT ( 16'hAA2A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux_GOOD_FRAME_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_369 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_997 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_1078 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_COMB )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAA8AAAAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL_372 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF2000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux_BAD_FRAME_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_1078 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_369 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_997 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT_370 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_COMB )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT_370 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEEEEEFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT_370 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<1>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010517  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [15]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010521  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010531  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010541  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010551  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010561  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010571  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010581  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010591  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105121  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105131  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105141  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105151  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105161  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105 [9])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_1078 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_368 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .O(rx_statistics_vector[24])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_369 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_997 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_1079 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_REQ_LOCAL )
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_xor<4>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Result [4])
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_xor<3>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Result [3])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_xor<2>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Result [2])
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o11_1088 )
  );
  LUT6 #(
    .INIT ( 64'h5557555755575556 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_REG_1119 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_Mux_26_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_AVAIL_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_1120 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_VALID_OUT )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_UNDERRUN_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_UNDERRUN_INT_992 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_UNDERRUN_OUT )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_OUT71  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_OUT81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_DATA_INT [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_OUT [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0163_inv )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/CONTROL_COMPLETE<1>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/CONTROL_COMPLETE )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_92_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2_1199 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3_1198 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_1197 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_GOOD_FRAME_IN3_OR_92_o )
  );
  LUT6 #(
    .INIT ( 64'h7F807F8000007F80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<3>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA3 )
  );
  LUT5 #(
    .INIT ( 32'h78780078 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<2>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA2 )
  );
  LUT4 #(
    .INIT ( 16'h6606 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<1>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA1 )
  );
  LUT3 #(
    .INIT ( 8'h45 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<0>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o121  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o12_1200 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/Mmux_GND_51_o_bus2ip_rdce_int_MUX_1129_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_1301 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int_1303 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/GND_51_o_bus2ip_rdce_int_MUX_1129_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/Mmux_GND_51_o_bus2ip_wrce_int_MUX_1130_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_1301 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int_1304 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/GND_51_o_bus2ip_wrce_int_MUX_1130_o )
  );
  LUT5 #(
    .INIT ( 32'h22222228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_comb_bus2ip_ce_AND_557_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [3]),
    .I1(bus2ip_addr[7]),
    .I2(bus2ip_addr[4]),
    .I3(bus2ip_addr[5]),
    .I4(bus2ip_addr[6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_comb_bus2ip_ce_AND_557_o )
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb1  (
    .I0(bus2ip_addr[5]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[6]),
    .I3(bus2ip_addr[7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_pat_msk_slt_comb1  (
    .I0(bus2ip_addr[6]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[5]),
    .I3(bus2ip_addr[7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_pat_msk_slt_comb )
  );
  LUT3 #(
    .INIT ( 8'h15 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_comb<4>1  (
    .I0(bus2ip_addr[4]),
    .I1(bus2ip_addr[5]),
    .I2(bus2ip_addr[7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_comb [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_comb<5>1  (
    .I0(bus2ip_addr[4]),
    .I1(bus2ip_addr[5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_comb [5])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_565_o<3>1  (
    .I0(bus2ip_addr[3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_565_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_563_o<3>1  (
    .I0(bus2ip_addr[3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_563_o )
  );
  LUT6 #(
    .INIT ( 64'h444444444444444F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0576_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0576_inv )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_1259_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_1553 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int_specialpauseaddressmatch_int_MUX_1259_o )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1202_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match_1555 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_broadcastaddressmatch_int_MUX_1202_o )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_pauseaddressmatch_int_pauseaddressmatch_int_MUX_1247_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_1554 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int_pauseaddressmatch_int_MUX_1247_o )
  );
  LUT6 #(
    .INIT ( 64'h7878780078007878 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_xor<2>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count2 )
  );
  LUT6 #(
    .INIT ( 64'h00EB00EB00EBEBEB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count_pipe[2]_GND_54_o_MUX_1237_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count_pipe[2]_GND_54_o_MUX_1237_o )
  );
  LUT6 #(
    .INIT ( 64'hF0780000F078F078 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<5>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>11 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAA3FFFAAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT91  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [17]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [16]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [24]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT71  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [15]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [23]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [14]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [22]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [13]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [21]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [12]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [20]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT321  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [9]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [17]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT311  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [16]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT301  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [15]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [11]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [19]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT291  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT281  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT271  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT261  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT231  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT23  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [10]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [18]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT161  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [23]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [31]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT151  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [22]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [30]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT141  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [21]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [29]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT131  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [20]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [28]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT121  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [19]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [27]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [18]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [26]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hBBBF8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h00FF0FFF66FF6FFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0585_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0585_inv )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>11 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n051611  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n05161 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0681<1>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0681 )
  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<7> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<7> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<6> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<6> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<4> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<4> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<3> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<3> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<5> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<5> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<2> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<2> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<1> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<1> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data<0> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/compare_mac_data<0> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<7> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<7> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<6> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<6> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<4> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<4> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<3> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<3> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<5> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<5> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<2> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<2> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<1> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<1> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<0> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/compare_mac_data<0> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<7> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<7> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<6> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<6> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<4> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<4> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<3> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<3> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<5> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<5> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<2> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<2> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<1> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<1> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<0> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/compare_mac_data<0> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<7> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<7> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<6> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<6> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<4> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<4> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<3> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<3> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<5> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<5> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<2> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<2> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<1> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<1> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data<0> ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/compare_mac_data<0> ),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[7]_compare_mac_data[7]_OR_401_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [7]),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[7]_compare_mac_data[7]_OR_401_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[6]_compare_mac_data[6]_OR_400_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [6]),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[6]_compare_mac_data[6]_OR_400_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[4]_compare_mac_data[4]_OR_398_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [4]),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[4]_compare_mac_data[4]_OR_398_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[3]_compare_mac_data[3]_OR_397_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [3]),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[3]_compare_mac_data[3]_OR_397_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[5]_compare_mac_data[5]_OR_399_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [5]),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[5]_compare_mac_data[5]_OR_399_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[2]_compare_mac_data[2]_OR_396_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [2]),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[2]_compare_mac_data[2]_OR_396_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[1]_compare_mac_data[1]_OR_395_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [1]),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[1]_compare_mac_data[1]_OR_395_o )

  );
  LUT3 #(
    .INIT ( 8'h9F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[0]_compare_mac_data[0]_OR_394_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/compare_mac_data [0]),
    .O
(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/expected_mac_data[0]_compare_mac_data[0]_OR_394_o )

  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_bus2ip_addr[10]_mux_4_OUT31  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[10]),
    .I2(bus2ip_addr[9]),
    .I3(bus2ip_cs),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_bus2ip_addr[10]_mux_4_OUT41  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[10]),
    .I2(bus2ip_addr[9]),
    .I3(bus2ip_cs),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_bus2ip_addr[10]_mux_4_OUT11  (
    .I0(bus2ip_cs),
    .I1(bus2ip_addr[10]),
    .I2(bus2ip_addr[9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_bus2ip_addr[10]_mux_4_OUT21  (
    .I0(bus2ip_addr[10]),
    .I1(bus2ip_addr[9]),
    .I2(bus2ip_cs),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_bus2ip_addr[10]_mux_4_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_stats_ip2bus_wrack_af_OR_478_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_wrack_473 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack_428 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_WRACK_238 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_stats_ip2bus_wrack_af_OR_478_o )
  );
  LUT6 #(
    .INIT ( 64'hBBBABBBABBBAB990 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/Mmux_next_rx_state11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT_479 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state [0])
  );
  LUT5 #(
    .INIT ( 32'h040404AE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2-In1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT_479 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_rx_state[1]_GND_23_o_equal_28_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_GND_23_o_equal_28_o )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT241  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [22]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT181  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [17]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [11]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<29>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [21]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [15]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hD7287D82 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<17>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [9]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2 )
  );
  LUT4 #(
    .INIT ( 16'h6CC6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<22>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [14]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h6CC6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<20>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [12]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 )
  );
  LUT4 #(
    .INIT ( 16'h6CC6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<31>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [23]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h6CC6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<21>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [13]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_FRAME_SUCCESS_FRAME_FAILURE_MUX_873_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_2064 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT_2028 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_2063 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_SUCCESS_FRAME_FAILURE_MUX_873_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_FRAME_SUCCESS_MUX_872_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT_2028 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_2064 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_FRAME_SUCCESS_MUX_872_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT16  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [10]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT71  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT91  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT121  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT131  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT141  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT151  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED_2026 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable1 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG )
  );
  LUT5 #(
    .INIT ( 32'h44444000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_DAT_FIELD_AND_357_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_2121 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_2115 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_DAT_FIELD_AND_357_o )
  );
  LUT5 #(
    .INIT ( 32'h44444000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_LEN_FIELD_AND_354_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_2117 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_LEN_FIELD_AND_354_o )
  );
  LUT6 #(
    .INIT ( 64'h4444444440004040 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_DEST_ADDRESS_FIELD_AND_348_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7_2059 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_2118 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_DEST_ADDRESS_FIELD_AND_348_o )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_GND_44_o_FIELD_CONTROL[0]_MUX_688_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_2118 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_2117 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/GND_44_o_FIELD_CONTROL[0]_MUX_688_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_PWR_46_o_FIELD_CONTROL[5]_MUX_689_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_2117 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_2118 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PWR_46_o_FIELD_CONTROL[5]_MUX_689_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_FIELD_CONTROL[1]_GND_44_o_MUX_693_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[1]_GND_44_o_MUX_693_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_FIELD_CONTROL[3]_GND_44_o_MUX_691_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[3]_GND_44_o_MUX_691_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_FIELD_CONTROL[4]_GND_44_o_MUX_690_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[4]_GND_44_o_MUX_690_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_FIELD_CONTROL[2]_GND_44_o_MUX_692_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL[2]_GND_44_o_MUX_692_o )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_END_DATA_OR_211_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS_2120 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_2121 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_END_DATA_OR_211_o )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PWR_47_o_RXD[7]_equal_15_o<7>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PWR_47_o_RXD[7]_equal_15_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF444E4444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0477_inv11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_2118 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_432 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_2121 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0477_inv1 )
  );
  LUT6 #(
    .INIT ( 64'h8888888D88888888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_DATA_NO_FCS_DATA_WITH_FCS_MUX_785_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_MODE_HELD_2036 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_2280 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_2113 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_2282 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_2279 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_DATA_WITH_FCS_MUX_785_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/GND_45_o_RXD[7]_equal_9_o<7>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/GND_45_o_RXD[7]_equal_9_o )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o1 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_2115 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_2113 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [14]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_2276 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/RX_DV_REG_FRAME_COUNTER[14]_AND_408_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_FIELD_COUNTER[1]_AND_380_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_FIELD_COUNTER[1]_AND_380_o )
  );
  LUT4 #(
    .INIT ( 16'h0EEE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/END_OF_FRAME_SFD_FLAG_AND_423_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_2293 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/END_OF_FRAME_SFD_FLAG_AND_423_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF4040FF40 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_EXTENSION_FIELD_OR_266_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7_2059 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7_2056 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_2113 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/EXTENSION_FLAG_2031 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_CRC_ENGINE_ERR_OR_276_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_EXTENSION_FIELD_OR_266_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_CRC_ENGINE_ERR_OR_276_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_2294 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR_2295 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_CRC_ENGINE_ERR_OR_276_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_CRC_ENGINE_ERR_OR_271_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR_2295 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR_2294 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_2296 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_2292 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_rstpot )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_246_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_2297 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_2298 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_2115 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_EXCEEDED_MIN_LEN_OR_246_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TX_ER_TO_PHY_GND_39_o_MUX_586_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_2307 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_GND_39_o_MUX_586_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_GMII_TX_EN_TO_PHY_GND_39_o_MUX_584_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_2308 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_GND_39_o_MUX_584_o )
  );
  LUT5 #(
    .INIT ( 32'h6CCCCCCC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_xor<4>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [4])
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_xor<5>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [5])
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_xor<3>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [3])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_xor<2>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_xor<1>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [1])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_01  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_RD_INT_inv_0 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_CE_01  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_CE_0 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0474_inv1  (
    .I0(bus2ip_addr[4]),
    .I1(bus2ip_addr[8]),
    .I2(bus2ip_addr[2]),
    .I3(bus2ip_addr[3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0474_inv )
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv1  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[2]),
    .I3(bus2ip_addr[3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0424_inv )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0367_inv1  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[8]),
    .I2(bus2ip_addr[4]),
    .I3(bus2ip_addr[3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0367_inv )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_517_o1  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[8]),
    .I3(bus2ip_addr[3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_517_o )
  );
  LUT6 #(
    .INIT ( 64'hD5D5848055550400 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<15>1  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [17]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1_2436 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [17])
  );
  LUT6 #(
    .INIT ( 64'hD5D5848055550400 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0676<6>1  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [26]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1_2436 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [26])
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[8]),
    .I3(bus2ip_addr[4]),
    .I4(bus2ip_addr[2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0448_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000008000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv11  (
    .I0(bus2ip_addr[4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I2(bus2ip_addr[2]),
    .I3(bus2ip_addr[3]),
    .I4(bus2ip_addr[8]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv1_2434 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0367_inv ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0369_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv1_2434 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv )
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<14>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [18]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [18])
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<13>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [19]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [19])
  );
  LUT5 #(
    .INIT ( 32'h82800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<12>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [20]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [20])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0671<1>11  (
    .I0(bus2ip_addr[10]),
    .I1(bus2ip_addr[9]),
    .I2(bus2ip_addr[7]),
    .I3(bus2ip_addr[6]),
    .I4(bus2ip_addr[5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<0>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<10>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<11>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<12>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<13>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<14>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<1>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<2>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<3>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<4>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<5>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<6>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<7>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<8>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<9>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_MAX_FRAME_LENGTH[14]_mux_55_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475110  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [47]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [15]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475210  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [37]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475310  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [36]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n047549  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [35]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n047551  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [34]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n047561  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [33]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n047571  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [32]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n047581  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [31]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n047591  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [30]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [30]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475101  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [29]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [29]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475111  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [28]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475121  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [46]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475131  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [27]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [27]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475141  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [26]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [26]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475151  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [25]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475161  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [24]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [24]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475171  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [23]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [23]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475181  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [22]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [22]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475191  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [21]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [21]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475201  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [20]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [20]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475211  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [19]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [19]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475221  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [18]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [18]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475231  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [45]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475241  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [17]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [17]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475251  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [16]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [16]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475261  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [15]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [15]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [32])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475271  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [14]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [33])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475281  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [13]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [34])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475291  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [12]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [35])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475301  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [11]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [36])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475311  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [10]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [37])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475321  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [9]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [38])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475331  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [39])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475341  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [44]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475351  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [40])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475361  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [41])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475371  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [42])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475381  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [43])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475391  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [44])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475401  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [45])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475411  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [46])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475421  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [47])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475431  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [43]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475441  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [42]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475451  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [41]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475461  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [40]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475471  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [39]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Mmux__n0475481  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [38]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0475 [9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT_2515 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_EDGE_INT )
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT3 )
  );
  LUT6 #(
    .INIT ( 64'h1230303030303030 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT4 )
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT_xor<1>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT1 )
  );
  LUT4 #(
    .INIT ( 16'h1444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT_xor<2>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT2 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT_xor<0>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_483_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_483_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_487_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_487_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDC1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_2564 ),
    .O(mdc_out)
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6_542 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7_547 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o1_2568 )
  );
  LUT6 #(
    .INIT ( 64'h1111111100101010 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_530 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ),
    .I3(tx_axis_mac_tlast),
    .I4(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o1_2568 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o2_2569 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8A8AAA8A8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o3  (
    .I0(tx_axis_mac_tvalid),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7_547 ),
    .I3(tx_axis_mac_tuser),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_551 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o3_2570 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF54444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .I2(tx_axis_mac_tlast),
    .I3(tx_axis_mac_tuser),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6_542 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_532 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o4_2571 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o5  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o4_2571 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o3_2570 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9_520 ),
    .I3(tx_axis_mac_tlast),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o2_2569 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_57_o )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7-In_SW0  (
    .I0(tx_axis_mac_tlast),
    .I1(tx_axis_mac_tuser),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8_543 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd9_520 ),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEEEEEFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7-In  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd5_548 ),
    .I1(N2),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7_547 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_550 ),
    .I5(tx_axis_mac_tvalid),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7-In_523 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_550 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7_547 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I3(tx_axis_mac_tvalid),
    .O(N4)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .I3(tx_axis_mac_tlast),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_530 ),
    .I5(N4),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3-In_521 )
  );
  LUT5 #(
    .INIT ( 32'h00040404 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_530 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .I4(tx_axis_mac_tlast),
    .O(N6)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA88A8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7_547 ),
    .I3(tx_axis_mac_tvalid),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6_542 ),
    .I5(N6),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_23_o_equal_72_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10-In_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_551 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_532 ),
    .I2(tx_axis_mac_tuser),
    .O(N8)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFB3A2A2A2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10-In  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .I1(tx_axis_mac_tvalid),
    .I2(N8),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3_541 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_enable_reg_AND_32_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_33_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_33_o1_2576 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF88A8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_33_o2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_530 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .I3(tx_axis_mac_tvalid),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3_541 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_33_o1_2576 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_33_o2_2577 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int_tx_ack_OR_41_o_SW0  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .I1(tx_axis_mac_tvalid),
    .I2(tx_axis_mac_tuser),
    .O(N10)
  );
  LUT6 #(
    .INIT ( 64'hFFFF444044404440 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int_tx_ack_OR_41_o  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun_531 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_550 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ),
    .I5(N10),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_glue_set )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0910_inv_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .O(N14)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFBFFFFFFFA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0910_inv  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_728 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I4(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I5(N14),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0910_inv_646 )
  );
  LUT6 #(
    .INIT ( 64'h00CC0033000A000A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT7  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(N16),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT6_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [5]),
    .O(N18)
  );
  LUT6 #(
    .INIT ( 64'h0A0A0909000F000F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT6  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I3(N18),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT51_586 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT8_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT51_586 ),
    .O(N20)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT4_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .O(N24)
  );
  LUT6 #(
    .INIT ( 64'h00CC003300FA00FA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(N24),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT3_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [2]),
    .O(N28)
  );
  LUT6 #(
    .INIT ( 64'hFFA9FFA9FFFFFF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(N28),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [12]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [13]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [14]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [15]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o111_2585 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o112  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [10]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [9]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o112_2586 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o113  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o111_2585 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o112_2586 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GND_36_o_MUX_516_o11 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<7>1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .O(N32)
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCD00000001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<7>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .I4(N32),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<7>11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[7] )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_36_o_MUX_509_o_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_725 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [5]),
    .O(N34)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_36_o_MUX_509_o  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_0 [3]),
    .I5(N34),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_36_o_MUX_509_o_762 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE3_MATCH_GND_36_o_MUX_507_o1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_725 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [5]),
    .O(N36)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE3_MATCH_GND_36_o_MUX_507_o1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_1 [3]),
    .I5(N36),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_GND_36_o_MUX_507_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE2_MATCH_GND_36_o_MUX_505_o1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_725 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [5]),
    .O(N38)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE2_MATCH_GND_36_o_MUX_505_o1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_2 [3]),
    .I5(N38),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_GND_36_o_MUX_505_o )
  );
  LUT5 #(
    .INIT ( 32'hF7FFFFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE1_MATCH_GND_36_o_MUX_503_o1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_725 ),
    .O(N40)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE1_MATCH_GND_36_o_MUX_503_o1  (
    .I0(N40),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_GND_36_o_MUX_503_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE0_MATCH_GND_36_o_MUX_501_o1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_725 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [5]),
    .O(N42)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE0_MATCH_GND_36_o_MUX_501_o1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4 [3]),
    .I5(N42),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_GND_36_o_MUX_501_o )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I5(N44),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>_943 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<26>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<26>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [18]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I5(N46),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<26>_957 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<2>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .O(N48)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<2>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I5(N48),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<2>_933 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<4>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<4>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I5(N50),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<4>_935 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<6>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<6>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I5(N52),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<6>_937 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<7>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<7>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I5(N54),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<7>_938 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<16>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<16>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I5(N56),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<16>_947 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<18>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .O(N58)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<18>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [10]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I5(N58),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<18>_949 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<24>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .O(N60)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<24>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [16]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I5(N60),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<24>_955 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<28>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<28>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [20]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I5(N62),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<28>_959 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<3>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<3>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I5(N64),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<3>_934 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .O(N66)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [6]),
    .I5(N66),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<14>_945 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT2_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [2]),
    .I5(N68),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT3_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .O(N70)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [3]),
    .I5(N70),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT52  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT51_2608 )
  );
  LUT5 #(
    .INIT ( 32'h69FF6900 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT53  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT51_2608 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT5 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT7_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .O(N72)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT7  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [7]),
    .I5(N72),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT12_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .O(N74)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT12  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I5(N74),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT20_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .O(N76)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT20  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [19]),
    .I5(N76),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT281  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [30]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [24]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT28 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT282  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [27]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT281_2613 )
  );
  LUT6 #(
    .INIT ( 64'h6996FFFF69960000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT283  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT281_2613 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [31]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT28 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [0]),
    .I5(N70),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT32_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [28]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [29]),
    .O(N80)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/Mmux_CALC[23]_CALC[23]_mux_3_OUT32  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_3 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [26]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC [1]),
    .I5(N80),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRCGEN/CALC[23]_CALC[23]_mux_3_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<7>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<7> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<7>2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<7>1_2616 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<7>3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<7> ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<7>1_2616 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0141_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_996 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .O(N84)
  );
  LUT6 #(
    .INIT ( 64'h0000131300001353 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0141  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_1118 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I4(N84),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_END_OF_TX ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0141_1108 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(N86)
  );
  LUT6 #(
    .INIT ( 64'h8888880008080800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT_1129 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_1131 ),
    .I5(N86),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv_1093 )
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0147_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(N88)
  );
  LUT6 #(
    .INIT ( 64'h0004444444444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0147  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_1131 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT_1129 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I5(N88),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0147_1107 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0010 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_996 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_1118 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In1_2620 )
  );
  LUT5 #(
    .INIT ( 32'h7474FE74 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_1131 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In1_2620 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In2_2621 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/CONTROL_COMPLETE ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [11]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o11_1088 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT10 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT102  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [43]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [35]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT101_2623 )
  );
  LUT6 #(
    .INIT ( 64'h7776676655544544 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT103  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [19]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [27]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT101_2623 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT102_2624 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT104  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT103_2625 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT105  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT102_2624 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT103_2625 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT10 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT71  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [18]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [34]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [42]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [26]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT7 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT72  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT71_2627 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT141  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [21]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [37]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [45]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [29]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT14 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT142  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT141_2629 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT121  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [20]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [36]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [44]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT12 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT122  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT121_2631 )
  );
  LUT6 #(
    .INIT ( 64'hDDA2DD8099A29980 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [40]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [24]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h5499109954111011 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT32  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [16]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [32]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT31_2633 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT33  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT32_2634 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF514051405140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT34  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT3 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT31_2633 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o11_1088 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT32_2634 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [9]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o11_1088 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h4440040004000400 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT52  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [9]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT51_2636 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT53  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [41]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [25]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT52_2637 )
  );
  LUT6 #(
    .INIT ( 64'hFB44EA4451444044 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT54  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [33]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [17]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT52_2637 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT53_2638 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5504 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT55  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT53_2638 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT51_2636 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT5 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT161  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [14]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o11_1088 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT16 )
  );
  LUT6 #(
    .INIT ( 64'h4440040004000400 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT162  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [14]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT161_2640 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT163  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [46]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [30]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT162_2641 )
  );
  LUT6 #(
    .INIT ( 64'hFB44EA4451444044 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT164  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [38]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [22]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT162_2641 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT163_2642 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5504 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT165  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT163_2642 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT161_2640 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT16 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT191  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [15]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o11_1088 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT19 )
  );
  LUT4 #(
    .INIT ( 16'hA0CF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT192  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [47]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [39]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT191_2644 )
  );
  LUT6 #(
    .INIT ( 64'h54FF10FF54101010 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT193  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [15]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT191_2644 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT192_2645 )
  );
  LUT5 #(
    .INIT ( 32'h75226422 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT194  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [31]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD [23]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT193_2646 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT195  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT192_2645 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT193_2646 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT19 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<4>1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .O(N92)
  );
  LUT6 #(
    .INIT ( 64'h2888888888888888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<4>1  (
    .I0(N92),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA4 )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<5>1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .O(N94)
  );
  LUT6 #(
    .INIT ( 64'hF0780000F078F078 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA_xor<5>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [5]),
    .I3(N94),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_QUANTA5 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_996 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .O(N96)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFF8000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_QUANTA [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o12_1200 ),
    .I5(N96),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv_1248 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [8]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o12  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [14]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [15]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o11_2651 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o13  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [10]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [11]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [12]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [13]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o11_2651 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o13_2652 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o<15>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o<15> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o<15>2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [9]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [10]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o<15>1_2654 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o<15>3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [13]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [12]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [14]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [15]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o<15>1_2654 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o<15> ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_550_o_SW0  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[1]),
    .I2(bus2ip_addr[0]),
    .O(N98)
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_550_o  (
    .I0(bus2ip_addr[7]),
    .I1(bus2ip_addr[6]),
    .I2(bus2ip_addr[3]),
    .I3(N98),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_1301 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int_1303 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_550_o_1294 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_542_o  (
    .I0(bus2ip_addr[7]),
    .I1(bus2ip_addr[6]),
    .I2(bus2ip_addr[3]),
    .I3(N98),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int_1304 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_1301 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_542_o_1296 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT2_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_in ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_in ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_in ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_in ),
    .O(N102)
  );
  LUT5 #(
    .INIT ( 32'hFA50CCCC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT2  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [0]),
    .I3(N102),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_563_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_address_match_address_match_MUX_1285_o1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_1666 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match_1555 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_1556 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_1554 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_1717 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_1553 ),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFC55555554 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_address_match_address_match_MUX_1285_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_1683 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_1700 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_1649 ),
    .I4(N106),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match_address_match_MUX_1285_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0597_inv_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .O(N108)
  );
  LUT6 #(
    .INIT ( 64'hFF00FF007F00FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0597_inv  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat_1576 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .I4(N108),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0597_inv_1455 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT71  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [14]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [46]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [38]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT72  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [30]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [22]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT71_2660 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT73  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT7 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT71_2660 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [13]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [45]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [37]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT62  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [29]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [21]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT61_2662 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT63  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT6 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT61_2662 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [12]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [44]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [36]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT52  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [28]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [20]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51_2664 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT53  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT5 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT51_2664 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [11]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [43]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [35]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT42  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [27]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [19]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT41_2666 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT43  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT41_2666 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [10]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [42]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [34]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT32  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [26]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [18]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT31_2668 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT33  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT3 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT31_2668 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [9]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [41]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [33]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT22  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [25]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [17]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT21_2670 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT23  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT2 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT21_2670 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [40]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [32]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT12  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [24]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [16]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT11_2672 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT13  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT1 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT11_2672 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb8 )
  );
  LUT6 #(
    .INIT ( 64'h8008400420021001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb82  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb81_2674 )
  );
  LUT6 #(
    .INIT ( 64'h8421000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb83  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_addr_lut [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb8 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb81_2674 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_comb )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o8 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o82  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o81_2676 )
  );
  LUT6 #(
    .INIT ( 64'h8421000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o83  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/expected_pause_data [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o8 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o81_2676 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_rx_data[7]_MUX_1241_o )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT82  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT81_2678 )
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT83  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT81_2678 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT8 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT62  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT61_2680 )
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT63  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT61_2680 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT6 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT42  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT41_2682 )
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT43  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT41_2682 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT22  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT21_2684 )
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT23  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT21_2684 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT2 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT161  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT16 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT162  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT161_2686 )
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT163  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT161_2686 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT16 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT141  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT14 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT142  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT141_2688 )
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT143  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT141_2688 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT14 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT121  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT122  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT121_2690 )
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT123  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT121_2690 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT12 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<1> [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<3> [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<2> [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_data<0> [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT102  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<1> [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<3> [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<2> [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_field_data<0> [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT101_2692 )
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT103  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/uc_ram_data [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT101_2692 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_GND_54_o_uc_ram_data[7]_mux_134_OUT10 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/GND_54_o_uc_ram_data[7]_mux_134_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match_rx_data[7]_MUX_1194_o<7>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .O(N110)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match_rx_data[7]_MUX_1194_o<7>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I5(N110),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match_rx_data[7]_MUX_1194_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT11_2695 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA8080AA80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT112  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT11_2695 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state[1]_rx_enable_AND_7_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT_479 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0 [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state[1]_rx_enable_AND_7_o )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_next_rx_state[1]_OR_10_o1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .O(N194)
  );
  LUT6 #(
    .INIT ( 64'hFFFF17FFFFFF00FF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_next_rx_state[1]_OR_10_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT_479 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ),
    .I4(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I5(N194),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_next_rx_state[1]_OR_10_o_0 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT32_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .O(N196)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT32  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [1]),
    .I5(N196),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT31_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .O(N198)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [0]),
    .I5(N198),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT281  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT28 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT282  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT281_2700 )
  );
  LUT6 #(
    .INIT ( 64'h6996FFFF69960000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT283  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT281_2700 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT28 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT20_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .O(N200)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT20  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [19]),
    .I5(N200),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT12_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .O(N202)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT12  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I5(N202),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT7_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .O(N204)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT7  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [7]),
    .I5(N204),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6996966996696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT52  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT51_2705 )
  );
  LUT5 #(
    .INIT ( 32'h69FF6900 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT53  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT51_2705 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT5 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [3]),
    .I5(N198),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT2_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .O(N208)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/Mmux_CALC[23]_CALC[23]_mux_3_OUT2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [2]),
    .I5(N208),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .O(N210)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [6]),
    .I5(N210),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_1984 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<3>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .O(N212)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<3>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I5(N212),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<3>_1995 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<28>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .O(N214)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<28>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [20]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I5(N214),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<28>_1970 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<24>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .O(N216)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<24>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [16]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I5(N216),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<24>_1974 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<18>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .O(N218)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<18>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [10]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I5(N218),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<18>_1980 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<16>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .O(N220)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<16>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I5(N220),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<16>_1982 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<7>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .O(N222)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<7>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I5(N222),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<7>_1991 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<6>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .O(N224)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<6>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I5(N224),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<6>_1992 )
  );
  LUT4 #(
    .INIT ( 16'h9669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<4>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .O(N226)
  );
  LUT6 #(
    .INIT ( 64'hD77D28827DD78228 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<4>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I5(N226),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<4>_1994 )
  );
  LUT5 #(
    .INIT ( 32'h96696996 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<2>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .O(N228)
  );
  LUT6 #(
    .INIT ( 64'hE44E4EE44EE4E44E ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<2>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<23>_bdd2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I5(N228),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<2>_1996 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<26>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .O(N230)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<26>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<14>_bdd6 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [18]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I5(N230),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<26>_1972 )
  );
  LUT6 #(
    .INIT ( 64'h9669699669969669 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .O(N232)
  );
  LUT6 #(
    .INIT ( 64'h6996FF009669FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>_bdd6 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I5(N232),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC[23]_CALC[23]_mux_3_OUT<12>_1986 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_RX_DV_REG6_AND_328_o2_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [5]),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_RX_DV_REG6_AND_328_o2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [7]),
    .I2(N234),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6_2057 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_41_o_RX_DV_REG6_AND_328_o )
  );
  LUT5 #(
    .INIT ( 32'hF7FFFFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PWR_43_o_RX_ERR_REG6_AND_326_o1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [0]),
    .O(N236)
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PWR_43_o_RX_ERR_REG6_AND_326_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6_2057 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [1]),
    .I3(N236),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG6 [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PWR_43_o_RX_ERR_REG6_AND_326_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG2_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG5 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [0]),
    .O(N238)
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG5 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [7]),
    .I5(N238),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG )
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_IFG_FLAG1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG5 ),
    .I5(N238),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_IFG_FLAG )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_FILTER_MATCH_UNICASTADDRESSMATCH_OR_280_o_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_4_471 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_3_470 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_1_468 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_0_467 ),
    .O(N244)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_FILTER_MATCH_UNICASTADDRESSMATCH_OR_280_o  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_431 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_432 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicastaddressmatch_433 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_430 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_2_469 ),
    .I5(N244),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_FILTER_MATCH_UNICASTADDRESSMATCH_OR_280_o_2010 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5755 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/SFD_FLAG_DATA_NO_FCS_OR_238_o_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS_2279 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_2079 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD_2035 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_2082 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ONE_2281 ),
    .O(N252)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00010101 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/SFD_FLAG_DATA_NO_FCS_OR_238_o  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_ZERO_2282 ),
    .I2(N252),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_2121 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_2115 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/SFD_FLAG_DATA_NO_FCS_OR_238_o_2240 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD_2035 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_2283 ),
    .O(N254)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(N254),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_FIELD_COUNTER[1]_AND_380_o ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o_2244 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [9]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [9]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [8]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o11 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o112  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [10]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [10]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o111_2726 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o114  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o113 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PWR_47_o_AND_415_o<0>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD_2037 ),
    .O(N258)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PWR_47_o_AND_415_o<0>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o1 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I5(N258),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PWR_47_o_AND_415_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7F5FBFA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0139_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD_2033 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD_2038 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_FRAME_2078 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .O(N260)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [13]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [13]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [14]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv11_2730 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv12  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [9]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [9]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [8]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv12_2731 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv13  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [12]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [12]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [11]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv13_2732 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv14  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [10]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [10]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv14_2733 )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv15  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_2113 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv12_2731 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv13_2732 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv14_2733 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv11_2730 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv1 )
  );
  LUT6 #(
    .INIT ( 64'h00B000B0BBBB00B0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_2297 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MIN_LENGTH_MATCH_2298 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_368 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD_2034 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_2083 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD_2035 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o1_2734 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_2083 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_2079 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD_2035 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_2082 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o2_2735 )
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFFFFFA8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_2121 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o2_2735 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o1_2734 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_2296 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN_2297 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_END_OF_DATA_OR_252_o )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GND_46_o_FRAME_COUNTER[7]_equal_1_o<7>_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [2]),
    .O(N262)
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GND_46_o_FRAME_COUNTER[7]_equal_1_o<7>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [0]),
    .I3(N262),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GND_46_o_FRAME_COUNTER[7]_equal_1_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_TX_ER_REG1_GND_39_o_MUX_570_o1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_COUNT [0]),
    .O(N264)
  );
  LUT6 #(
    .INIT ( 64'h5055404440444044 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_TX_ER_REG1_GND_39_o_MUX_570_o1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_UNDERRUN_OUT ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I3(N264),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_GND_39_o_MUX_570_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o6 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o62  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o61_2739 )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<16>1  (
    .I0(bus2ip_addr[4]),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[8]),
    .I3(bus2ip_addr[3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [16])
  );
  LUT6 #(
    .INIT ( 64'h6160212041400100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<16>2  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [16]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<16>1_2741 )
  );
  LUT6 #(
    .INIT ( 64'hAA08AA08FFFFAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<16>3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<16>1_2741 ),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [16]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1_2436 ),
    .I5(bus2ip_addr[2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [16])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Reset_OR_DriverANDClockEnable_SW0  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .O(N268)
  );
  LUT6 #(
    .INIT ( 64'hFF02FF00FF00FF00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Reset_OR_DriverANDClockEnable  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ),
    .I5(N268),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Reset_OR_DriverANDClockEnable_2442 )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>1  (
    .I0(bus2ip_addr[4]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[8]),
    .I3(bus2ip_addr[2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [10]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [22])
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>2  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [10]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [42]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>1_2744 )
  );
  LUT6 #(
    .INIT ( 64'hEAAFEAAA40054000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>3  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [10]),
    .I2(bus2ip_addr[3]),
    .I3(bus2ip_addr[4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [10]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>1_2744 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>2_2745 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [22]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<22>2_2745 ),
    .I3(bus2ip_addr[8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1_2436 ),
    .I5(bus2ip_addr[2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [10])
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0673<3>_SW0  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_CRC_MODE_246 ),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_in ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_CRC_MODE_253 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [29]),
    .O(N270)
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0673<3>  (
    .I0(bus2ip_addr[8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I2(bus2ip_addr[4]),
    .I3(N270),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [29])
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0672<2>_SW0  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_JUMBO_EN_247 ),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_in ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_JUMBO_EN_254 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [30]),
    .O(N272)
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0672<2>  (
    .I0(bus2ip_addr[8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I2(bus2ip_addr[4]),
    .I3(N272),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [30])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1_SW0  (
    .I0(bus2ip_addr[4]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[10]),
    .O(N274)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1  (
    .I0(bus2ip_addr[9]),
    .I1(bus2ip_addr[8]),
    .I2(bus2ip_addr[7]),
    .I3(bus2ip_addr[6]),
    .I4(bus2ip_addr[5]),
    .I5(N274),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1_2436 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>1  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [39]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [25])
  );
  LUT6 #(
    .INIT ( 64'h7D5D755528082000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>2  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [25]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>1_2750 )
  );
  LUT6 #(
    .INIT ( 64'h6160212041400100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>3  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [7]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>2_2751 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>2_2751 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<25>1_2750 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [7])
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>1  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [11]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [43]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT_2514 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [21])
  );
  LUT6 #(
    .INIT ( 64'h7D5D755528082000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>2  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [11]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [11]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [21]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>1_2753 )
  );
  LUT6 #(
    .INIT ( 64'h6160212041400100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>3  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [11]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [11]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>2_2754 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>2_2754 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<21>1_2753 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [11])
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>1  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [14]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [46]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [18])
  );
  LUT6 #(
    .INIT ( 64'h7D5D755528082000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>2  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [14]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [14]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [18]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>1_2756 )
  );
  LUT6 #(
    .INIT ( 64'h6160212041400100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>3  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [14]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [14]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>2_2757 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>2_2757 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<18>1_2756 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>2  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686 [26])
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686 [26]),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>2_2759 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>4  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>3_2760 )
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>5  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [34]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>3_2760 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>4_2761 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>6  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>2_2759 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<30>4_2761 ),
    .I3(bus2ip_addr[4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1_2436 ),
    .I5(bus2ip_addr[2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [2])
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>1  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [40]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [24])
  );
  LUT6 #(
    .INIT ( 64'hEAAFEAAA40054000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>2  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [8]),
    .I2(bus2ip_addr[3]),
    .I3(bus2ip_addr[4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [8]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [24]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>1_2763 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>3  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>2_2764 )
  );
  LUT6 #(
    .INIT ( 64'h2020A82020202020 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>1_2763 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<24>2_2764 ),
    .I4(bus2ip_addr[4]),
    .I5(bus2ip_addr[3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [8])
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>1  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [9]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [41]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [23])
  );
  LUT6 #(
    .INIT ( 64'hEAAFEAAA40054000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>2  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [9]),
    .I2(bus2ip_addr[3]),
    .I3(bus2ip_addr[4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [9]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [23]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>1_2766 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>3  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [9]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>2_2767 )
  );
  LUT6 #(
    .INIT ( 64'h2020A82020202020 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>1_2766 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<23>2_2767 ),
    .I4(bus2ip_addr[4]),
    .I5(bus2ip_addr[3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [9])
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>1  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [12]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [44]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [20])
  );
  LUT6 #(
    .INIT ( 64'hEAAFEAAA40054000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>2  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [12]),
    .I2(bus2ip_addr[3]),
    .I3(bus2ip_addr[4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [12]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [20]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>1_2769 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>3  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [12]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>2_2770 )
  );
  LUT6 #(
    .INIT ( 64'h2020A82020202020 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>1_2769 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<20>2_2770 ),
    .I4(bus2ip_addr[4]),
    .I5(bus2ip_addr[3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [12])
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>1  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [13]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [45]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [19])
  );
  LUT6 #(
    .INIT ( 64'hEAAFEAAA40054000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>2  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [13]),
    .I2(bus2ip_addr[3]),
    .I3(bus2ip_addr[4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [13]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [19]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>1_2772 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>3  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [13]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>2_2773 )
  );
  LUT6 #(
    .INIT ( 64'h2020A82020202020 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>1_2772 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<19>2_2773 ),
    .I4(bus2ip_addr[4]),
    .I5(bus2ip_addr[3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [13])
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<17>1  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [47]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [15]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0677<7>1  (
    .I0(bus2ip_addr[8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_LT_DISABLE_242 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0677 [7])
  );
  LUT6 #(
    .INIT ( 64'h1B1A0B0A11100100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0677<7>2  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[8]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [25]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG_DEL_EN_249 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0677 [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0677<7>1_2777 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0677<7>3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0677<7>1_2777 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0675<5>1  (
    .I0(bus2ip_addr[8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_VLAN_243 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0675 [5])
  );
  LUT6 #(
    .INIT ( 64'h1B1A0B0A11100100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0675<5>2  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[8]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [27]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_VLAN_250 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0675 [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0675<5>1_2779 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0675<5>3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0675<5>1_2779 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674<4>1  (
    .I0(bus2ip_addr[8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_EN_244 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674 [4])
  );
  LUT6 #(
    .INIT ( 64'h1B1A0B0A11100100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674<4>2  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[8]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [28]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_EN_251 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674 [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674<4>1_2781 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674<4>3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674<4>1_2781 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [28])
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686 [26]),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>1 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>3  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>2_2783 )
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>4  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [32]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>2_2783 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>3_2784 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>5  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>3_2784 ),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<32>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [0])
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686 [26]),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>1 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>3  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>2_2786 )
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>4  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [33]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>2_2786 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>3_2787 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>5  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>3_2787 ),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<31>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [1])
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686 [26]),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>1 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>3  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>2_2789 )
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>4  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [35]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>2_2789 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>3_2790 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>5  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>3_2790 ),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<29>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [3])
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686 [26]),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>1 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>3  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>2_2792 )
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>4  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [36]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>2_2792 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>3_2793 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>5  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>3_2793 ),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<28>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [4])
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686 [26]),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>1 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>3  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_CLK_DIVIDE [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>2_2795 )
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>4  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [37]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>2_2795 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>3_2796 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>5  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>3_2796 ),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688<27>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [5])
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686 [26]),
    .I1(bus2ip_addr[2]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>1 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>3  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_2350 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>2_2799 )
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>4  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[3]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [38]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_RX_DATA [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>2_2799 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>3_2800 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>5  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>3_2800 ),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0686<26>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [6])
  );
  LUT6 #(
    .INIT ( 64'hE8EAF8FAE9EBF9FB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0671<1>_SW0  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST_245 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST_252 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [31]),
    .O(N276)
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0671<1>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I1(bus2ip_addr[8]),
    .I2(N276),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [31])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT5_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .O(N278)
  );
  LUT6 #(
    .INIT ( 64'h4444444414444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT5  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(N278),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mcount_STATE_COUNT5_2532 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [12]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING10 )
  );
  LUT6 #(
    .INIT ( 64'h2B230B0328200800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING102  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING101_2804 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0CCCCFF00AAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING107  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [15]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [11]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING106 )
  );
  LUT6 #(
    .INIT ( 64'h88EC006488A80020 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING108  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING107_2807 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_COMB_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .O(N280)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_COMB  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I3(N280),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_COMB_2538 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_glue_set_2810 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_527 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_2811 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_529 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_glue_set_2812 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_528 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_glue_set_2813 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_530 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun_glue_set_2814 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun_531 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set_2815 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_510 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_glue_set_2816 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_532 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg_glue_set ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg_549 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_glue_set ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_underrun_509 )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2_glue_rst_2819 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2_842 )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3_glue_rst_2820 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3_843 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_glue_set_2821 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_844 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n07922 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_glue_set_2821 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_glue_set_2822 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [13])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_glue_set_2823 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [12])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_glue_set_2824 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [11])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_glue_set_2825 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [10])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_glue_set_2826 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [9])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_glue_set_2827 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [8])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_glue_set_2828 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [7])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_glue_set_2829 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [6])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_glue_set_2830 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [5])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_glue_set_2831 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [4])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_glue_set_2832 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [3])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_glue_set_2833 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [2])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_glue_set_2834 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_glue_set_2835 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0_glue_set_2836 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_glue_set_2837 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_1079 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_glue_set_2838 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_1078 )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0_glue_rst_2839 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0])
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4_glue_rst_2840 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4])
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1_glue_rst_2841 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_glue_set_2842 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_glue_set_2844 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_1118 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_glue_set_2845 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_996 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_glue_set_2846 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_1297 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_glue_set_2847 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack_glue_set_2848 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack_428 )
  );
  FDS #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_0_glue_rst_2849 ),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0])
  );
  FDS #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_1_glue_rst_2850 ),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_glue_set_2851 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_1554 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_glue_set_2852 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_1553 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match_glue_set_2853 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match_1555 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat_glue_set_2854 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat_1576 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_glue_set_2855 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_1496 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_glue_set_2856 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_glue_set_2857 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_glue_set_2858 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_glue_set_2859 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_glue_set_2860 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_glue_set_2861 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_glue_set_2862 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_glue_set_2863 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_glue_set_2864 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch_glue_set_2865 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_glue_set_2866 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_1649 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_glue_set_2867 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_1666 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_glue_set_2868 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_1683 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_glue_set_2869 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_1700 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_glue_set_2870 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_1717 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED_glue_set_2871 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED_2026 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_glue_set_2872 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_glue_set_2873 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_2113 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_glue_set_2874 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set_2875 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_2292 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC_glue_set_2876 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC_glue_set_2877 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC_2324 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT_2323 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT_glue_set_2878 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT_2514 )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_glue_rst_2879 ),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<13>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<13>_rt_2880 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<12>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<12>_rt_2881 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<11>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<11>_rt_2882 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<10>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<10>_rt_2883 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<9>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<9>_rt_2884 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<8>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<8>_rt_2885 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<7>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<7>_rt_2886 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<6>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<6>_rt_2887 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<5>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<5>_rt_2888 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<4>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<4>_rt_2889 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<3>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<3>_rt_2890 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<2>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<2>_rt_2891 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<1>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_cy<1>_rt_2892 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<13>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<13>_rt_2893 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<12>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<12>_rt_2894 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<11>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<11>_rt_2895 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<10>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<10>_rt_2896 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<9>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<9>_rt_2897 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<8>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<8>_rt_2898 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<7>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<7>_rt_2899 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<6>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<6>_rt_2900 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<5>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<5>_rt_2901 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<4>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<4>_rt_2902 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<3>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<3>_rt_2903 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<2>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<2>_rt_2904 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<1>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_cy<1>_rt_2905 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<9>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<9>_rt_2906 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<8>_rt_2907 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<7>_rt_2908 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<6>_rt_2909 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<5>_rt_2910 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<4>_rt_2911 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<3>_rt_2912 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<2>_rt_2913 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_cy<1>_rt_2914 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<14>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_xor<14>_rt_2915 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<14>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_xor<14>_rt_2916 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<10>_rt  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_xor<10>_rt_2917 )
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_GND_36_o_MUX_389_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0980_inv_645 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_rstpot_2927 )
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_GND_36_o_MUX_354_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0910_inv_646 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_rstpot_2936 )
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_GND_36_o_MUX_346_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0902_inv ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_rstpot_2937 )
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_728 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_GND_36_o_MUX_346_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0894_inv ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_rstpot_2938 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_rstpot_2941 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot_2942 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data_0_rstpot_2943 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data [0])
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0_rstpot_2944 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0_1299 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0_rstpot_2945 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0_1300 )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0_rstpot_2946 ),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0_1298 )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_1_rstpot_2947 ),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_in )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_2_rstpot_2948 ),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_in )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_0_rstpot_2949 ),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_in )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_3_rstpot_2950 ),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_in )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap_rstpot_2951 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap_1567 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_rstpot_2952 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_1506 )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_rstpot_2953 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_1556 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4_rstpot_2954 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS_2120 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT_2028 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_FILTER_MATCH_UNICASTADDRESSMATCH_OR_280_o_2010 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT_rstpot_2955 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT_rstpot_2955 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MATCH_FRAME_INT_2028 )
  );
  FDS   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_rstpot_2956 ),
    .S(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_2079 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_rstpot_2959 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT_rstpot_2960 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT_2349 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST_rstpot_2961 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST_252 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST_rstpot_2962 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST_245 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/UPDATE_PAUSE_AD_INT  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/UPDATE_PAUSE_AD_INT_rstpot_2963 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_in )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0367_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [16]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_rstpot_2964 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_rstpot_2964 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_ENABLE_239 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0363_inv1_2434 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [16]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_rstpot_2965 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_rstpot_2965 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_ENABLE_240 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1_rstpot_2966 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1_2334 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2_rstpot_2967 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2_2335 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0_rstpot_2968 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0_2333 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3_rstpot_2969 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3_2336 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4_rstpot_2970 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4_2337 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5_rstpot_2971 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5_2338 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6_rstpot_2972 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6_2339 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8_rstpot_2973 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8_2341 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9_rstpot_2974 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9_2342 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7_rstpot_2975 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7_2340 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10_rstpot_2976 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10_2343 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11_rstpot_2977 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11_2344 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12_rstpot_2978 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12_2345 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13_rstpot_2979 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13_2346 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15_rstpot_2980 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15_2348 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14_rstpot_2981 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14_2347 )
  );
  FDR   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_rstpot_2982 ),
    .R(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_2564 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_rstpot_2983 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_rstpot_2984 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_551 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq_rstpot_2985 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq_217 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_rstpot_2986 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_rstpot_2987 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_rstpot_2988 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_1363 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_rstpot_2989 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack_rstpot_2990 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack_1396 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack_rstpot_2991 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack_1397 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid_rstpot_2992 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid_434 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_rstpot_2993 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_215 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_rstpot_2994 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_216 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_rstpot_2995 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid_rstpot ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid_203 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_rstpot_2997 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_550 )
  );
  FD #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2_rstpot ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [2])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_rstpot_2999 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2_rstpot1_3000 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR [2])
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1_3001 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_991 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_rstpot1_3002 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_997 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL_rstpot1_3003 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL_372 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_rstpot1_3004 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_2121 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_rstpot1_3005 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_2117 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS_rstpot1_3006 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS_2120 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_rstpot1_3007 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_2082 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_rstpot1_3008 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_2260 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_rstpot1_3009 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_2262 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_rstpot1_3010 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_2261 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_rstpot1_3011 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_2280 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_rstpot1_3012 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_2083 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR_rstpot1_3013 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR_2065 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_rstpot1_3014 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_2068 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_rstpot1_3015 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_2063 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_rstpot1_3016 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_2064 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR_rstpot1_3017 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR_2295 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_rstpot1_3018 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_2350 )
  );
  LUT6 #(
    .INIT ( 64'hAAA2FFE2AAA2FFF3 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_RX_DV_REG6_RX_DV_REG6_MUX_666_o1_SW0_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7_2059 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6_2057 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT_2167 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7_2056 ),
    .O(N282)
  );
  LUT6 #(
    .INIT ( 64'hFFFF333354551011 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_RX_DV_REG6_RX_DV_REG6_MUX_666_o1_SW0_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT_2167 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7_2059 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6_2057 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG7_2056 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .O(N283)
  );
  LUT3 #(
    .INIT ( 8'h32 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0141_1108 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_glue_ce_2843 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_rstpot_2999 )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/END_OF_TX1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_712 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_688 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_1120 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_END_OF_TX )
  );
  LUT3 #(
    .INIT ( 8'h8A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2_glue_rst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [2]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n07922 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_2_glue_rst_2819 )
  );
  LUT3 #(
    .INIT ( 8'h8A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3_glue_rst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH [3]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n07922 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_3_glue_rst_2820 )
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_RX_DV_REG6_RX_DV_REG6_MUX_666_o1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [1]),
    .O(N287)
  );
  LUT6 #(
    .INIT ( 64'h3333333335333333 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/Mmux_RX_DV_REG6_RX_DV_REG6_MUX_666_o1  (
    .I0(N283),
    .I1(N282),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG5 ),
    .I4(N287),
    .I5(N238),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_DV_REG6_RX_DV_REG6_MUX_666_o )
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PRE_FALSE_CARR_FLAG2_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG5 [1]),
    .O(N289)
  );
  LUT6 #(
    .INIT ( 64'h4044404440444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_ERR_REG5_END_EXT_AND_337_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_EXT_2167 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_2113 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG5 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG5 ),
    .I4(N289),
    .I5(N238),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/RX_ERR_REG5_END_EXT_AND_337_o )
  );
  LUT4 #(
    .INIT ( 16'hBBB0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg1_1579 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid_434 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rxstatsaddressmatch_glue_set_2865 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3_2061 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG2 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_rstpot1_3004 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG5 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS_rstpot1_3006 )
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<0>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [0])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<1>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [1])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_rstpot_lut  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_749 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_rstpot_lut_3023 )
  );
  MUXCY   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_rstpot_cy  (
    .CI(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o ),
    .DI(NlwRenamedSig_OI_N1),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_rstpot_lut_3023 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_l1 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3_PWR_20_o_MUX_31_o ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2_220 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3_222 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3_PWR_20_o_MUX_31_o ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2_224 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3_226 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3_PWR_20_o_MUX_31_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3  (
    .C(bus2ip_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R2_228 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R3_230 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1074_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_GND_36_o_MUX_511_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_694 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_GND_36_o_MUX_485_o ),
    .Q(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_GND_36_o_MUX_520_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_690 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE_GND_36_o_MUX_476_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE_705 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_GND_36_o_MUX_420_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_710 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_GND_36_o_MUX_318_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_687 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_GND_36_o_MUX_357_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_688 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_GND_36_o_MUX_518_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_691 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_GND_36_o_MUX_516_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_692 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1074_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_36_o_MUX_509_o_762 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_695 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1074_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_GND_36_o_MUX_507_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_696 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1074_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_GND_36_o_MUX_505_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_697 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1074_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_GND_36_o_MUX_503_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_698 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1074_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_GND_36_o_MUX_501_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_699 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID_GND_36_o_MUX_480_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID_703 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_GND_36_o_MUX_478_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_704 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_GND_36_o_MUX_460_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COMPUTE_706 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_GND_36_o_MUX_426_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_GND_36_o_MUX_424_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_708 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_GND_36_o_MUX_422_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_709 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_GND_36_o_MUX_418_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_711 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_GND_36_o_MUX_395_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_PREAMBLE_DONE_715 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE_GND_36_o_MUX_330_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE_730 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_GND_36_o_MUX_326_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_746 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_GND_36_o_MUX_322_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_748 )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN  (
    .C(tx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0839_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_GND_36_o_MUX_320_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_749 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_GND_39_o_MUX_586_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_ER_TO_PHY_211 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_GND_39_o_MUX_584_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY_210 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_GND_39_o_MUX_570_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_ER_REG1_2307 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_GND_39_o_MUX_568_o ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_2308 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_rstpot_2918 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_702 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_rstpot_2919 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_689 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_rstpot_2920 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_712 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_rstpot_2921 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_714 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_rstpot_2922 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_693 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_rstpot_2923 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_700 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_rstpot_2924 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_701 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_rstpot ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_rstpot_2926 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_716 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_rstpot_2927 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK_rstpot_2928 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK_718 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_rstpot_2929 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_720 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_rstpot_2930 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_rstpot_2931 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_719 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_rstpot_2932 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_rstpot_2933 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_rstpot_2934 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_rstpot_2935 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_725 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_rstpot_2936 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_rstpot_2937 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_rstpot_2938 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_728 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_rstpot_2939 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX  (
    .C(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_rstpot_2940 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [14]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Result [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_687 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2_rstpot )
  );
  LUT6 #(
    .INIT ( 64'hFFFF3030FFFFBA30 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_716 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_728 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I4(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o1_587 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_rstpot_2939 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_517_o ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [31]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_RST_rstpot_2961 )
  );
  LUT4 #(
    .INIT ( 16'h00CE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_REG_1264 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_996 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT[15]_GND_31_o_equal_8_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_glue_set_2845 )
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_720 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_FRAME_GOOD_GND_36_o_MUX_377_o11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_rstpot_2929 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [13]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_glue_set_2822 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [12]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_glue_set_2823 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [11]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_glue_set_2824 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [10]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_glue_set_2825 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [9]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_glue_set_2826 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_glue_set_2827 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_glue_set_2828 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_glue_set_2829 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_glue_set_2830 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_glue_set_2831 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_glue_set_2832 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_glue_set_2833 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_glue_set_2834 )
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_glue_set_2835 )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4_glue_rst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Result [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv_1093 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0147_1107 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_4_glue_rst_2840 )
  );
  LUT4 #(
    .INIT ( 16'hF0E4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK_718 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_GND_36_o_MUX_389_o ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0980_inv_645 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_rstpot_2930 )
  );
  LUT6 #(
    .INIT ( 64'hCECCC4CCCCCCCCCC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_1_rstpot  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_in ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_565_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_1_rstpot_2947 )
  );
  LUT6 #(
    .INIT ( 64'hCECCC4CCCCCCCCCC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_2_rstpot  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_in ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_565_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_2_rstpot_2948 )
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_0_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_in ),
    .I1(bus2ip_addr[2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_565_o ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_0_rstpot_2949 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_3_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_in ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [0]),
    .I2(bus2ip_addr[2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb_bus2ip_addr[3]_AND_565_o ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/filter_enable_reg_3_rstpot_2950 )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_2350 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/Reset_OR_DriverANDClockEnable_2442 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_rstpot1_3018 )
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT_2349 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT_2514 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0496_inv ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/HOLD_MA_INIT_glue_set_2878 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/RXD_REG[7]_INV_458_o3_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [24]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [31]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [30]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .O(N293)
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT2_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [10]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [10]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N295)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [10]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N295),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT3_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [11]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [11]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N297)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT3  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [11]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N297),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT4_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [12]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [12]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N299)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT4  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [12]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N299),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT5_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [13]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [13]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N301)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT5  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [13]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N301),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT6_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [14]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [14]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N303)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT6  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [14]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N303),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT7_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [15]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [15]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N305)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT7  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [15]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N305),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT8_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [16]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [16]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N307)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT8  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [16]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N307),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT9_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [17]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [17]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N309)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT9  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [17]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N309),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT10_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [18]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [18]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N311)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT10  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [18]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N311),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT11_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [19]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [19]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N313)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [19]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N313),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT12_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [1]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N315)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT12  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N315),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT13_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [20]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [20]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N317)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT13  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [20]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N317),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT14_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [21]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [21]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N319)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT14  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [21]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N319),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT15_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [22]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [22]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N321)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT15  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [22]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N321),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT16_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [23]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [23]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N323)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT16  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [23]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N323),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT17_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [24]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [24]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N325)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT17  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [24]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N325),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT18_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [25]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [25]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N327)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT18  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [25]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N327),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT19_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [26]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [26]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N329)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT19  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N329),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT20_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [27]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [27]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N331)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT20  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [27]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N331),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT21_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [28]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N333)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [28]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N333),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT22_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [29]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [29]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N335)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT22  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [29]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N335),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT23_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [2]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N337)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT23  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N337),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT24_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [30]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [30]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N339)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT24  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N339),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT25_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [31]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [31]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N341)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT25  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [31]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N341),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT26_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [3]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N343)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT26  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N343),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT27_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [4]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N345)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT27  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N345),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT28_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [5]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N347)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT28  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N347),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT29_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [6]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N349)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT29  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N349),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT30_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [7]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N351)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT30  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N351),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT31_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [8]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N353)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT31  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N353),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT32_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [9]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [9]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(N355)
  );
  LUT4 #(
    .INIT ( 16'hF080 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT32  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA [9]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I3(N355),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h00F2000200F20022 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT8  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(N20),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o1_587 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF330AFFFF0A0A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I4(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o1_587 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_36_o_mux_33_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCC0CCC0C0AC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT110  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data [0]),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/IP2BUS_RDACK_STATS_INT ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_64_o_ip2bus_data_mux_sel[3]_mux_21_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF10F0FFFFF0F0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_val1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT_1129 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_1131 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I4(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I5(N88),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_val )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_val1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o6 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o61_2739 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_val )
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<2>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [2])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<3>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [3])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<4>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [4])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_690 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [14]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_689 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1167_inv )
  );
  LUT5 #(
    .INIT ( 32'h00040404 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o<3>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_mux_sel[3]_GND_64_o_equal_17_o )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0369_inv111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0369_inv11 )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv1  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0428_inv )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o1  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_W_R_AND_518_o )
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<5>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [5])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<6>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [6])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<7>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<8>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [8])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<9>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [9]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [9])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<10>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [10]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [10])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<11>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [11]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [11])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<12>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [12]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [12]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [12])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<13>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [13]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [13]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [13])
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<14>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [14]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [14]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<17>4  (
    .I0(bus2ip_addr[9]),
    .I1(bus2ip_addr[7]),
    .I2(bus2ip_addr[6]),
    .I3(bus2ip_addr[5]),
    .I4(bus2ip_addr[10]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<17>2 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [15])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/RXD_REG[7]_INV_458_o5_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [29]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [28]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .O(N359)
  );
  LUT6 #(
    .INIT ( 64'h00000F0088442F11 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [3]),
    .I5(N260),
    .O(N361)
  );
  LUT5 #(
    .INIT ( 32'hFFFF6FF6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [3]),
    .I4(N260),
    .O(N362)
  );
  LUT6 #(
    .INIT ( 64'h0504FFFE04040404 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD_2038 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_2292 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I3(N361),
    .I4(N362),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/_n0165_inv1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/MAX_LENGTH_ERR_glue_set_2875 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFE0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [7]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [6]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT51_586 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o )
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<17>3  (
    .I0(N364),
    .I1(N365),
    .S(bus2ip_addr[4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<17>2 )
  );
  LUT6 #(
    .INIT ( 64'hEAAFEAAA40054000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<17>3_F  (
    .I0(bus2ip_addr[2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [15]),
    .I2(bus2ip_addr[3]),
    .I3(bus2ip_addr[8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [15]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684 [17]),
    .O(N364)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<17>3_G  (
    .I0(bus2ip_addr[8]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_IFG [15]),
    .I3(bus2ip_addr[2]),
    .O(N365)
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_FCS_GND_36_o_MUX_369_o11 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_rstpot_2932 )
  );
  LUT6 #(
    .INIT ( 64'hA8802A0228002800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_542_o_1296 ),
    .I1(bus2ip_addr[5]),
    .I2(bus2ip_addr[4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0_1299 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_1297 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0_rstpot_2944 )
  );
  LUT6 #(
    .INIT ( 64'hCEEECEEE02220AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_1506 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n05161 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_1363 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_rstpot_2952 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBBBF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_rstpot1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_431 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_430 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .O(N366)
  );
  LUT6 #(
    .INIT ( 64'h0100010051500100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_rstpot1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_2278 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_2262 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o1 ),
    .I5(N366),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENABLE_rstpot1_3009 )
  );
  LUT6 #(
    .INIT ( 64'h02000200FFFF0200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun_glue_set  (
    .I0(tx_axis_mac_tuser),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun_531 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_ack_tx_state[3]_OR_38_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_underrun_glue_set_2814 )
  );
  LUT6 #(
    .INIT ( 64'h8880888A88808880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_542_o_1296 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0_1300 ),
    .I2(bus2ip_addr[4]),
    .I3(bus2ip_addr[5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_1297 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0_rstpot_2945 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o6 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT[5]_CLK_DIVIDE_INT[5]_equal_6_o61_2739 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_rstpot_2959 )
  );
  LUT6 #(
    .INIT ( 64'h0415040404040404 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK_718 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_719 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_GOOD_720 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK_rstpot_2928 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_HALF_DUPLEX_576 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_728 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_rstpot_2940 )
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_reg_1543 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_1496 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_1552 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack_rstpot_2990 )
  );
  LUT5 #(
    .INIT ( 32'h44444044 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT_479 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_rstpot_2995 )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_2081 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED_2026 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid_434 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_FINAL_rstpot1_3003 )
  );
  LUT5 #(
    .INIT ( 32'h22022000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_2118 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_2117 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/SRC_ADDRESS_FIELD_rstpot1_3005 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_rstpot_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .O(N368)
  );
  LUT6 #(
    .INIT ( 64'h1111111110101000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_702 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_UNDERRUN_OUT ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I4(N368),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_701 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_rstpot_2924 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .O(N372)
  );
  LUT6 #(
    .INIT ( 64'hAAAA2000FFFF2000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>11 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .I3(N372),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat_1576 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_sat_glue_set_2854 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .O(N374)
  );
  LUT6 #(
    .INIT ( 64'hF444444444444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_1497 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I5(N374),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_3_glue_set_2856 )
  );
  LUT6 #(
    .INIT ( 64'h4F44444444444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_1498 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I5(N374),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_3_glue_set_2857 )
  );
  LUT6 #(
    .INIT ( 64'h4F44444444444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_1499 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I5(N374),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_2_glue_set_2858 )
  );
  LUT6 #(
    .INIT ( 64'h02000200FFFF0200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_glue_set  (
    .I0(N374),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_1500 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_2_glue_set_2859 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .O(N382)
  );
  LUT6 #(
    .INIT ( 64'h02000200FFFF0200 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(N382),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_1501 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_1_glue_set_2860 )
  );
  LUT6 #(
    .INIT ( 64'h00020002FFFF0002 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I1(N382),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_1502 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_1_glue_set_2861 )
  );
  LUT6 #(
    .INIT ( 64'h00020002FFFF0002 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I1(N382),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_1503 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_compare_wr_0_glue_set_2862 )
  );
  LUT6 #(
    .INIT ( 64'h444444444444444F ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0638_inv ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_1504 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int [8]),
    .I5(N382),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_0_glue_set_2863 )
  );
  LUT4 #(
    .INIT ( 16'h0004 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_rstpot ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_2293 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_rstpot1_3016 )
  );
  LUT5 #(
    .INIT ( 32'h44544444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID_703 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_HALF_DUPLEX_747 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_702 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_rstpot_2918 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0_1298 ),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_542_o_1296 ),
    .I3(bus2ip_addr[5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0_rstpot_2946 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1_2334 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [15]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_1_rstpot_2966 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2_2335 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [14]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_2_rstpot_2967 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3_2336 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [13]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_3_rstpot_2969 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4_2337 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [12]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_4_rstpot_2970 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5_2338 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [11]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_5_rstpot_2971 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6_2339 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [10]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_6_rstpot_2972 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8_2341 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_8_rstpot_2973 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9_2342 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [7]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_9_rstpot_2974 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7_2340 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [9]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_7_rstpot_2975 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10_2343 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_10_rstpot_2976 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11_2344 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_11_rstpot_2977 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12_2345 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_12_rstpot_2978 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13_2346 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_13_rstpot_2979 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15_2348 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_15_rstpot_2980 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14_2347 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_14_rstpot_2981 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_694 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_BROADCAST ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2_rstpot1_3000 )
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_1556 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync2 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_rstpot_2953 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_2564 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_2350 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_rstpot_2982 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_rstpot  (
    .I0(tx_axis_mac_tvalid),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_rstpot_2983 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd3_541 ),
    .I1(tx_axis_mac_tvalid),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_rstpot_2984 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0_1298 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_1297 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq_rstpot_2985 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_wrce_int_1304 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_rstpot_2987 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_rdce_int_1303 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_rstpot_2988 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_reg_1543 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_1552 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_1496 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack_rstpot_2991 )
  );
  LUT4 #(
    .INIT ( 16'h2220 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_srl16_reg2_1578 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_match_1557 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/promiscuous_mode_sample_1556 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid_rstpot_2992 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync2 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync2 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1_3001 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync2 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync2 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_rstpot1_3002 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR_2296 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_2079 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR_rstpot1_3013 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_2293 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALID_rstpot1_3014 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set_SW0  (
    .I0(tx_axis_mac_tvalid),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/no_burst_551 ),
    .I2(tx_axis_mac_tuser),
    .O(N396)
  );
  LUT6 #(
    .INIT ( 64'hAFAAAAAAAFEEAAEE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_529 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_510 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_532 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .I4(N396),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_33_o2_2577 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set_2815 )
  );
  LUT6 #(
    .INIT ( 64'h555511515555DD5D ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_rstpot  (
    .I0(N398),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_UNDERRUN_OUT ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 ),
    .I5(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_rstpot_2934 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_3_1739 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_6_1736 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_7_1735 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync2 ),
    .I4(N400),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_glue_set_2866 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_3_1771 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_6_1768 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_7_1767 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync2 ),
    .I4(N402),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_glue_set_2867 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_3_1803 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_6_1800 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_7_1799 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync2 ),
    .I4(N404),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_glue_set_2868 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_3_1835 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_6_1832 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_7_1831 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync2 ),
    .I4(N406),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_glue_set_2869 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_4_1866 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_5_1865 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_6_1864 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_7_1863 ),
    .I4(N408),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_glue_set_2870 )
  );
  LUT5 #(
    .INIT ( 32'h84210000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR_rstpot1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [27]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [26]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I4(N359),
    .O(N410)
  );
  LUT6 #(
    .INIT ( 64'h2222022022222222 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC [25]),
    .I4(N293),
    .I5(N410),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ENGINE_ERR_rstpot1_3017 )
  );
  LUT5 #(
    .INIT ( 32'hF4444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_528 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg_549 ),
    .I3(tx_axis_mac_tvalid),
    .I4(N412),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_glue_set_2812 )
  );
  LUT6 #(
    .INIT ( 64'h0100010011100100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DAT_FIELD_2115 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_2082 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o11 ),
    .I5(N414),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_rstpot1_3007 )
  );
  LUT5 #(
    .INIT ( 32'h3FFF1555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_rstpot_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_712 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0964_inv11 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_687 ),
    .O(N416)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_rstpot1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(N420),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0477_inv1 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_2261 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_rstpot1_3010 )
  );
  LUT5 #(
    .INIT ( 32'hFFDFFFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_rstpot1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_MATCH_2278 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_375_o1 ),
    .O(N422)
  );
  LUT6 #(
    .INIT ( 64'h0020002230203322 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_2260 ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_FIELD_COUNTER[1]_AND_380_o ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0369_inv11 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .I5(N422),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CONTROL_FRAME_INT_rstpot1_3008 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_rstpot_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .O(N426)
  );
  LUT6 #(
    .INIT ( 64'h1000100010005555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I5(N426),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_rstpot_2933 )
  );
  LUT6 #(
    .INIT ( 64'h66F644F4FFFFFFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_528 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_527 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_529 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_510 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I5(N428),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_2811 )
  );
  LUT3 #(
    .INIT ( 8'h9A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/UPDATE_PAUSE_AD_INT_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_in ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_REG_2495 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/UPDATE_PAUSE_AD_INT_rstpot_2963 )
  );
  LUT3 #(
    .INIT ( 8'h06 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0_glue_rst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv_1093 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0147_1107 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_0_glue_rst_2839 )
  );
  LUT4 #(
    .INIT ( 16'h006A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1_glue_rst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv_1093 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0147_1107 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT_1_glue_rst_2841 )
  );
  LUT4 #(
    .INIT ( 16'hFE02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_693 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[5] ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_36_o_MUX_509_o_762 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_rstpot_2922 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_reg_1926 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_rdack_rstpot_2994 )
  );
  LUT6 #(
    .INIT ( 64'hFF02020202020202 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_1079 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT_370 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_glue_set_2837 )
  );
  LUT6 #(
    .INIT ( 64'h02020202FF020202 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_1078 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BAD_FRAME_INT_370 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_glue_set_2838 )
  );
  LUT6 #(
    .INIT ( 64'h4EEE444E4E444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data_0_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/bus2ip_cs_int_bus2ip_addr[3]_AND_550_o_1294 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data [0]),
    .I2(bus2ip_addr[4]),
    .I3(bus2ip_addr[5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_ier_0_1298 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_1297 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_data_0_rstpot_2943 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_rstpot_2986 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_stats_ip2bus_wrack_af_OR_478_o ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_reg_1925 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_wrack_rstpot_2993 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_glue_rst_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC_2324 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/ENABLE_REG_2564 ),
    .O(N430)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFAAAAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_glue_rst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I2(N430),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_glue_rst_2879 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o11  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[8]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o1 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/_n0188_inv1  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/_n0188_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA2AA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In2  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_688 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_712 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2-In2_2621 )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_GND_36_o_MUX_346_o1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_ENABLE_574 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_1120 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CDS_GND_36_o_MUX_346_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08012  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0 [14]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_689 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_690 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0801 )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT34  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [10]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT41  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [11]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT51  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [12]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT61  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [13]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT71  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [14]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [15]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT91  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [16]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [17]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [18]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT121  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [19]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT131  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [1]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .I4(bus2ip_addr[2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_select_reg [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT141  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [20]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT151  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [21]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT161  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [22]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT171  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [23]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT181  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [24]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT191  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [25]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT201  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [26]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT211  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [27]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT221  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [28]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT231  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [29]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT241  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [2]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT251  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [30]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT261  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [31]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .I4(bus2ip_addr[2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT271  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [3]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT281  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [4]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT291  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [5]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT301  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [6]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT311  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [7]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT321  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [8]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h2AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT331  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_data [9]),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux_21_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h0E0E0E00 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n05162  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_SYNC_MGMT_RESET.SYNC_MGMT_RESET_HOST_I/R4_236 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_1363 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0516 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFFFC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_RDACK_237 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_429 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ip2bus_rdack_472 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_clk_en )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_36_o_mux_33_OUT7_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_COUNT [4]),
    .O(N16)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_glue_set  (
    .I0(bus2ip_addr[3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_rdce_int_391 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_rdack_1397 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_rdack_glue_set_2847 )
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack_glue_set  (
    .I0(bus2ip_addr[3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_local_comb ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ip2bus_wrack_1396 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_wrack_glue_set_2848 )
  );
  LUT5 #(
    .INIT ( 32'hBAAA8AAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0_2333 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_REG_2565 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_CLK_INT_2325 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2_2566 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/RD_DATA_0_rstpot_2968 )
  );
  LUT6 #(
    .INIT ( 64'h4440400044444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid_rstpot1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT_479 ),
    .I5(N194),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid_rstpot )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10101011 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Reset_OR_DriverANDClockEnable1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE_705 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_704 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [1]),
    .I5(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Reset_OR_DriverANDClockEnable )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val )
  );
  LUT5 #(
    .INIT ( 32'hA8FFFFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0620_inv )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv )
  );
  LUT5 #(
    .INIT ( 32'h45557555 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut<15>  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT [15]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX [15]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mcount_PAUSE_COUNT_lut [15])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<6>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [6]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[6] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF77F77FFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_INV_44_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_DATA_VALID_688 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_1120 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_712 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_INV_44_o )
  );
  LUT6 #(
    .INIT ( 64'h0000F88FF88F0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_xor<1>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count1 )
  );
  LUT5 #(
    .INIT ( 32'h55414141 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_xor<0>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count )
  );
  LUT5 #(
    .INIT ( 32'hAA828282 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut<2>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut [2])
  );
  LUT5 #(
    .INIT ( 32'hAA828282 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut<1>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut [1])
  );
  LUT5 #(
    .INIT ( 32'hAA828282 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut<0>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h7878007800780078 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<2>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter2 )
  );
  LUT5 #(
    .INIT ( 32'h66060606 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<1>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter1 )
  );
  LUT4 #(
    .INIT ( 16'h5111 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<0>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter )
  );
  LUT4 #(
    .INIT ( 16'hAA2A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_configurable_match_cap[3]_configurable_match_cap[3]_MUX_1281_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_1649 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[3]_configurable_match_cap[3]_MUX_1281_o )
  );
  LUT4 #(
    .INIT ( 16'hAA2A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_configurable_match_cap[2]_configurable_match_cap[2]_MUX_1276_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_1666 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[2]_configurable_match_cap[2]_MUX_1276_o )
  );
  LUT4 #(
    .INIT ( 16'hAA2A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_configurable_match_cap[1]_configurable_match_cap[1]_MUX_1271_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_1683 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[1]_configurable_match_cap[1]_MUX_1271_o )
  );
  LUT4 #(
    .INIT ( 16'hAA2A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_configurable_match_cap[0]_configurable_match_cap[0]_MUX_1266_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_1700 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/configurable_match_cap[0]_configurable_match_cap[0]_MUX_1266_o )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT171  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [24]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT181  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [25]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT191  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [26]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT201  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [27]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT211  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [28]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT221  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [29]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT241  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [30]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT251  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int [31]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]_bus2ip_data[31]_mux_77_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT17  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT21  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [10]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT81  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT91  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [3]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT121  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT131  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT141  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [7]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT151  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [8]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hFF8FF888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT161  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [9]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE[15]_PWR_47_o_mux_2_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h888888F8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/SFD_FLAG_CRC_COMPUTE_OR_223_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/CRC_COMPUTE_2080 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_2121 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/SFD_FLAG_CRC_COMPUTE_OR_223_o )
  );
  LUT6 #(
    .INIT ( 64'h5555555555551110 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/Mmux_TX_EN_REG1_GND_39_o_MUX_568_o11  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CR178124_FIX_704 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_707 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TRANSMIT_PIPE [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2] ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PAD_PIPE_705 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_TX_GEN/TX_EN_REG1_GND_39_o_MUX_568_o )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_rstpot  (
    .I0(tx_axis_mac_tlast),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8_543 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_rstpot_2941 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT_rstpot  (
    .I0(bus2ip_addr[2]),
    .I1(bus2ip_addr[8]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [11]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT_rstpot_2960 )
  );
  LUT4 #(
    .INIT ( 16'hFEFC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o1_587 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1180_inv )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_379_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_2283 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD_2035 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/GND_45_o_RXD[7]_equal_9_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_LT_CHECK_DISABLE_AND_379_o )
  );
  LUT6 #(
    .INIT ( 64'hF444044404440444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mmux_VLAN_MATCH[1]_GND_45_o_MUX_821_o11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/GND_45_o_RXD[7]_equal_9_o ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH[1]_GND_45_o_MUX_821_o )
  );
  LUT6 #(
    .INIT ( 64'h0444444444444444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0496_inv1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/MA_MIIM_READY_D1_INT_2515 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in ),
    .I2(bus2ip_addr[2]),
    .I3(bus2ip_addr[8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/BUS2IP_WR_INT ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0496_inv )
  );
  LUT6 #(
    .INIT ( 64'hC6000000C6C6C6C6 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<4>11  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>11 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter4 )
  );
  LUT6 #(
    .INIT ( 64'h7F807F8000007F80 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>12  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/DATA_VALID_EARLY ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter3 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0501<23>1  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[2]),
    .I3(bus2ip_addr[8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [23]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [23])
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0501<22>1  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[2]),
    .I3(bus2ip_addr[8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [22]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [22])
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0501<21>1  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(bus2ip_addr[2]),
    .I3(bus2ip_addr[8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [21]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [21])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR<1>1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME_369 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_997 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_1079 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GOOD_FRAME_INT_371 ),
    .O(rx_statistics_vector[23])
  );
  LUT6 #(
    .INIT ( 64'hF0F030F0FAFA32FA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_END_OF_TX ),
    .O(N432)
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1_1131 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_INT_1129 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2_1094 ),
    .I3(N432),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1-In_1095 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFDFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_glue_set_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [6]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [7]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG1_2058 ),
    .O(N434)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA00000800 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1 [2]),
    .I4(N434),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_glue_set_2872 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_0_glue_rst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0516 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_0_glue_rst_2849 )
  );
  LUT3 #(
    .INIT ( 8'h45 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_1_glue_rst  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0516 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0>_1_glue_rst_2850 )
  );
  LUT6 #(
    .INIT ( 64'h0004000400040000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FALSE_CARR_FLAG_2029 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_ERR_REG6_2057 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/IFG_FLAG_2030 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_2113 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD_glue_set_2873 )
  );
  LUT5 #(
    .INIT ( 32'h11101010 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/GOOD_FRAME_2064 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_2063 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED_2026 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filtered_data_valid_434 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_VALID_2081 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED_glue_set_2871 )
  );
  LUT5 #(
    .INIT ( 32'h888888F8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/ACK_OUT_475 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd5_548 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_550 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd7_547 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_end_rstpot_2997 )
  );
  LUT6 #(
    .INIT ( 64'h00080808EEEEEEEE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_in ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC_2324 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_2350 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT_2349 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT_2323 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_READY_INT_REC_glue_set_2876 )
  );
  LUT4 #(
    .INIT ( 16'h1011 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_719 ),
    .I3(N416),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_BAD_rstpot_2931 )
  );
  LUT5 #(
    .INIT ( 32'hA0AAC0CC ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap_1567 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_1717 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I4(N418),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap_rstpot_2951 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_1118 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_END_OF_TX ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/END_OF_TX_HELD_glue_set_2844 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_reg_1581 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_1554 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/pause_match_glue_set_2851 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_reg_1580 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_1553 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_match_glue_set_2852 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_byte_match_1586 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match_1555 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcast_match_glue_set_2853 )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG6_2060 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG_2039 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG7_2059 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_glue_set_2874 )
  );
  LUT5 #(
    .INIT ( 32'hF4FFF4F4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/clear_isr_0_1299 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_1297 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/set_isr_0_1300 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/intr_sync_reg_0_1302 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request/data_sync2 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/ipic_isr_0_glue_set_2846 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFEFFFFAAFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_glue_ce  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_996 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_END_OF_TX ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_glue_ce_2843 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF800080008000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tlast_reg_549 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6_542 ),
    .I3(tx_axis_mac_tvalid),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_528 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_527 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst2_glue_set_2810 )
  );
  LUT5 #(
    .INIT ( 32'hFFA2A2A2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC_2324 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/READY_INT_2332 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/STATE_VAR_INT_2323 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MIIM_ENABLE_2350 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_INIT_2349 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/MIIM_REQ_INT_REC_glue_set_2877 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_rstpot ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/INHIBIT_FRAME_2293 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/BAD_FRAME_rstpot1_3015 )
  );
  LUT4 #(
    .INIT ( 16'hFFFB ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_rstpot_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/SCSH_721 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .O(N398)
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_burst1_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_530 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd1_544 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd8_543 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6_542 ),
    .O(N412)
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFFFFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH_rstpot1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_TYPE [4]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o111_2726 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER[10]_LENGTH_TYPE[10]_equal_8_o113 ),
    .O(N414)
  );
  LUT6 #(
    .INIT ( 64'hA8AAFFFFA8AAAAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH_rstpot1_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME_2957 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_DATA_2121 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/DEST_ADDRESS_FIELD_2118 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_432 ),
    .O(N420)
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_glue_set_SW0_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_1649 ),
    .O(N436)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/match_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_0_1734 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_1_1741 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_2_1740 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_4_1738 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/bit_match_5_1737 ),
    .I5(N436),
    .O(N400)
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_glue_set_SW0_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_1666 ),
    .O(N438)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/match_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_0_1766 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_1_1773 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_2_1772 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_4_1770 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/bit_match_5_1769 ),
    .I5(N438),
    .O(N402)
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_glue_set_SW0_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_1683 ),
    .O(N440)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/match_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_0_1798 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_1_1805 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_2_1804 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_4_1802 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/bit_match_5_1801 ),
    .I5(N440),
    .O(N404)
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_glue_set_SW0_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_1700 ),
    .O(N442)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/match_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_0_1830 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_1_1837 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_2_1836 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_4_1834 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/bit_match_5_1833 ),
    .I5(N442),
    .O(N406)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_glue_set_SW0_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2_1587 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg1_1577 ),
    .O(N444)
  );
  LUT6 #(
    .INIT ( 64'h8000800080000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_0_1862 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_1_1869 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_2_1868 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/bit_match_3_1867 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/match_1717 ),
    .I5(N444),
    .O(N408)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEEE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_rstpot_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .O(N446)
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFF7FFF78880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/FIELD_CONTROL [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/LEN_FIELD_2116 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I3(N446),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_2079 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/TYPE_PACKET_rstpot_2956 )
  );
  LUT4 #(
    .INIT ( 16'hEFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_glue_set_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4_546 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .I3(tx_axis_mac_tlast),
    .O(N448)
  );
  LUT6 #(
    .INIT ( 64'h00202020FFFF2020 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_510 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/two_byte_tx_533 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_530 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .I4(tx_axis_mac_tvalid),
    .I5(N448),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_glue_set_2813 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8888888 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_rstpot1_SW1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .O(N450)
  );
  LUT6 #(
    .INIT ( 64'h1010101010105410 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_rstpot1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_FIELD_FIELD_COUNTER[1]_AND_380_o ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_2083 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LESS_THAN_256_2283 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .I5(N450),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/PADDED_FRAME_rstpot1_3012 )
  );
  LUT4 #(
    .INIT ( 16'h5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_GND_36_o_MUX_357_o1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_1120 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_GND_36_o_MUX_357_o )
  );
  LUT4 #(
    .INIT ( 16'hEEE0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/bus2ip_ce_bus2ip_wrce_AND_628_o1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_1363 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/bus2ip_ce_bus2ip_wrce_AND_628_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o2  (
    .I0(bus2ip_addr[8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .I3(bus2ip_addr[2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/W_R_PWR_52_o_AND_516_o )
  );
  LUT5 #(
    .INIT ( 32'h04550404 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_OK_718 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_701 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_700 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_rstpot_2923 )
  );
  LUT5 #(
    .INIT ( 32'hF4FFF4F4 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_716 ),
    .I2(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_DATA_VALID_OUT ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0988_inv1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CLIENT_FRAME_DONE_rstpot_2926 )
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_689 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_rstpot_2919 )
  );
  LUT5 #(
    .INIT ( 32'h55550100 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_712 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_SEEN_rstpot_2920 )
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PRE_727 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_714 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [6]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_rstpot_2921 )
  );
  LUT6 #(
    .INIT ( 64'h082A080808080808 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_glue_set  (
    .I0(tx_axis_mac_tvalid),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_532 ),
    .I2(tx_axis_mac_tlast),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg ),
    .I4(tx_axis_mac_tuser),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd10_545 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_packet_glue_set_2816 )
  );
  LUT5 #(
    .INIT ( 32'h44544444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0_glue_set  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID ),
    .I1(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0_glue_set_2836 )
  );
  LUT6 #(
    .INIT ( 64'hDFDFDFDFDF000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_991 ),
    .I4(pause_req),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_1116 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_REQ_INT_glue_set_2842 )
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_1505 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_addr<1:0> [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_field_wr_uc_glue_set_2864 )
  );
  LUT6 #(
    .INIT ( 64'h22F2222222022222 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_995 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/PAUSE_STATUS_INT_996 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_sync2 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG_1257 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX_1000 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31_o_MUX_247_o13_2652 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/COUNT_SET_rstpot_2942 )
  );
  LUT6 #(
    .INIT ( 64'h0555044404440444 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_rstpot1  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_2280 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FCS_2120 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/CRC_FIELD_2114 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG_2032 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE_2119 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_rstpot1_3011 )
  );
  LUT6 #(
    .INIT ( 64'hEEE0FFFFEEE0EEE0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_glue_set  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_ce_int_1353 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_sel_uc_1354 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_wrce_re_int_1362 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_rdce_re_int_1363 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0681 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_1496 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_access_glue_set_2855 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_rstpot  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/TX_726 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/MUX_CONTROL_1117 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL_1120 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_IN_REG_1130 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_725 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_rstpot_2935 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/sync_update/data_sync2 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_1575 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/update_pause_ad_sync_reg_rstpot_2989 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFF7 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/unicast_match_cap_rstpot_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_VALID_EARLY_INT_2027 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG1_2062 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_xor<3>11 ),
    .O(N418)
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert_530 ),
    .I1(tx_axis_mac_tlast),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd2_540 ),
    .I3(tx_axis_mac_tvalid),
    .O(N428)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST_rstpot  (
    .I0(bus2ip_addr[8]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_cs_int [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_wrce_int_390 ),
    .I3(bus2ip_addr[2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_14_o<10>1 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int [31]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_RST_rstpot_2962 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00440004 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_rstpot_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_749 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_713 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_717 ),
    .I3(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIFG_TX_FAIL_DELAY_AND_171_o1_587 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT[14]_FRAME_MAX[14]_equal_51_o_l1 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MAX_PKT_LEN_REACHED_rstpot )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0_rstpot_3094 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0_139 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1_rstpot_3095 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1_138 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2_rstpot_3096 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2_137 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3_rstpot_3097 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3_136 )
  );
  FD   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast  (
    .C(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast_rstpot ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast_204 )
  );
  LUT4 #(
    .INIT ( 16'h5554 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast_rstpot1  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_next_rx_state[1]_OR_10_o_0 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tlast_rstpot )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter2 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2_1_3099 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter1 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1_1_3100 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0_1  (
    .C(rx_axi_clk),
    .CE(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0573_inv ),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0_1_3101 )
  );
  LUT5 #(
    .INIT ( 32'h11105554 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_next_rx_state[1]_OR_10_o_0 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_0_467 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0_rstpot_3094 )
  );
  LUT5 #(
    .INIT ( 32'h11105554 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_next_rx_state[1]_OR_10_o_0 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_1_468 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1_rstpot_3095 )
  );
  LUT5 #(
    .INIT ( 32'h11105554 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_next_rx_state[1]_OR_10_o_0 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_2_469 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2_rstpot_3096 )
  );
  LUT5 #(
    .INIT ( 32'h11105554 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3_rstpot  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_next_rx_state[1]_OR_10_o_0 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_3_470 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3_rstpot_3097 )
  );
  INV   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_lut<0>_INV_0  (
    .I(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mcount_FRAME_COUNT_lut [0])
  );
  INV   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut<0>_INV_0  (
    .I(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/FRAME_COUNTER [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_lut [0])
  );
  INV   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_lut<0>_INV_0  (
    .I(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_COUNTER<14:0> [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_lut<0> )
  );
  INV   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_36_o_GND_36_o_sub_12_OUT<7:0>_xor<2>11_INV_0  (
    .I(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_36_o_GND_36_o_sub_12_OUT[2] )
  );
  INV   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<0>11_INV_0  (
    .I(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result [0])
  );
  INV   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv1_INV_0  (
    .I(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_1552 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_reg_inv )
  );
  INV   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Mcount_COUNT_INT_xor<0>11_INV_0  (
    .I(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/COUNT_INT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/Result [0])
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83  (
    .I0(N452),
    .I1(N453),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count[2]_pause_addr[7]_wide_mux_29_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [15]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [31]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [23]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [7]),
    .O(N452)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_load_count[2]_pause_addr[7]_wide_mux_29_OUT83_G  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/load_count [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [47]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [39]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [7]),
    .O(N453)
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4_rstpot  (
    .I0(N454),
    .I1(N455),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_GOOD_FRAME_INT_481 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4_rstpot_2954 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4_rstpot_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1_1933 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/fsmfake0 [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_DATA_VALID_INT_479 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_BAD_FRAME_INT_480 ),
    .I5(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4 ),
    .O(N454)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFDAAAAAAA8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4_rstpot_G  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd2_1927 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_0_467 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_3_470 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_2_469 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/rx_filter_match_1_468 ),
    .I5(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4 ),
    .O(N455)
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<8>  (
    .I0(N456),
    .I1(N457),
    .S(bus2ip_addr[2]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT [24])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAABAAA ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<8>_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_52_o_ADDR[10]_equal_90_o<10>1_2436 ),
    .I1(bus2ip_addr[3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PAUSE_AD [24]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I4(bus2ip_addr[4]),
    .I5(bus2ip_addr[8]),
    .O(N456)
  );
  LUT6 #(
    .INIT ( 64'h1010001010000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0684<8>_G  (
    .I0(bus2ip_addr[3]),
    .I1(bus2ip_addr[4]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0688 [30]),
    .I3(bus2ip_addr[8]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [0]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_PS_LT_DISABLE_241 ),
    .O(N457)
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0980_inv  (
    .I0(N458),
    .I1(N459),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_CRC_MODE_687 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0980_inv_645 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0980_inv_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CFL_724 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/MIN_PKT_LEN_REACHED_714 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/COF_723 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 ),
    .I4(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .O(N458)
  );
  LUT5 #(
    .INIT ( 32'hEEEEEEFE ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0980_inv_G  (
    .I0(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IDL_729 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FCS_722 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/CRC_COUNT [1]),
    .O(N459)
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING105  (
    .I0(N460),
    .I1(N461),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING104 )
  );
  LUT5 #(
    .INIT ( 32'hFB73D951 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING105_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [4]),
    .O(N460)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING105_G  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [10]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [6]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [14]),
    .O(N461)
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1011  (
    .I0(N462),
    .I1(N463),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1010 )
  );
  LUT5 #(
    .INIT ( 32'hFDB9ECA8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1011_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_OP [1]),
    .O(N462)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1011_G  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [5]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [9]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA [13]),
    .O(N463)
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1013  (
    .I0(N464),
    .I1(N465),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT_RISING )
  );
  LUT6 #(
    .INIT ( 64'hEFEA4F40FFFFFFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1013_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING106 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING107_2807 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1010 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(N464)
  );
  LUT6 #(
    .INIT ( 64'hDFD58F80FFFFFFFF ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1013_G  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING10 ),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING104 ),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING101_2804 ),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(N465)
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT74  (
    .I0(N466),
    .I1(N467),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h64202020 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT74_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT7 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT71_2627 ),
    .O(N466)
  );
  LUT6 #(
    .INIT ( 64'h0101000101000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT74_G  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [2]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [10]),
    .O(N467)
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT144  (
    .I0(N468),
    .I1(N469),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h64202020 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT144_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT14 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT141_2629 ),
    .O(N468)
  );
  LUT6 #(
    .INIT ( 64'h0101000101000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT144_G  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [5]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [13]),
    .O(N469)
  );
  MUXF7   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT124  (
    .I0(N470),
    .I1(N471),
    .S(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [4]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h64202020 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT124_F  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT12 ),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT121_2631 ),
    .O(N470)
  );
  LUT6 #(
    .INIT ( 64'h0101000101000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT124_G  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD [12]),
    .O(N471)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n0284151  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [0])
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n0284141  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [1])
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n0284131  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [2])
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n0284121  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [3])
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n02841111  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [4])
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n0284101  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [5])
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n028491  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [6])
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n028481  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [7])
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n028471  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [8])
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n028461  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [9])
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n028451  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [10])
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n028441  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [11])
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n028431  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [12])
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n028421  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [13])
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n0284112  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [14])
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY_Mram__n028416  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [0]),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [1]),
    .I2(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [2]),
    .I3(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [3]),
    .I4(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [4]),
    .I5(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/STATE_COUNT [5]),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/_n0284 [15])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_7  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [7]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_7_3122 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_7_Q15_UNCONNECTED )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_7  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_7_3122 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [7])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13  (
    .A0(N0),
    .A1(NlwRenamedSig_OI_N1),
    .A2(N0),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(tx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[5] ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13_3123 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13_Q15_UNCONNECTED )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13_3123 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131_3124 )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_2280 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22_3125 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22_Q15_UNCONNECTED )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_22  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22_3125 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR [22])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_6  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [6]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_6_3126 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_6_Q15_UNCONNECTED )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_6  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_6_3126 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [6])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_5  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [5]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_5_3127 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_5_Q15_UNCONNECTED )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_5  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_5_3127 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [5])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_2  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [2]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_2_3128 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_2_Q15_UNCONNECTED )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_2  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_2_3128 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [2])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_4  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [4]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_4_3129 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_4_Q15_UNCONNECTED )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_4  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_4_3129 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [4])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_3  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [3]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_3_3130 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_3_Q15_UNCONNECTED )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_3  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_3_3130 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [3])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_1  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [1]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_1_3131 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_1_Q15_UNCONNECTED )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_1  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_1_3131 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [1])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_0  (
    .A0(NlwRenamedSig_OI_N1),
    .A1(NlwRenamedSig_OI_N1),
    .A2(NlwRenamedSig_OI_N1),
    .A3(NlwRenamedSig_OI_N1),
    .CE(N0),
    .CLK(rx_axi_clk),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG7 [0]),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_0_3132 ),
    .Q15(\NLW_U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_0_Q15_UNCONNECTED )
  );
  FDE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA_0  (
    .C(rx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_DATA_0_3132 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DATA [0])
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift1  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(N0),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift1_3133 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift2  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift1_3133 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift2_3134 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift3  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift2_3134 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift3_3135 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift4  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift3_3135 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift4_3136 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift5  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift4_3136 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift5_3137 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift6  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift5_3137 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift6_3138 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift7  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift6_3138 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift7_3139 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1311  (
    .I0(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131_3124 ),
    .I1(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4_shift7_3139 ),
    .O(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1311_3140 )
  );
  FDRE   \U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13  (
    .C(tx_axi_clk),
    .CE(N0),
    .D(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1311_3140 ),
    .R(\NlwRenamedSig_OI_U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 ),
    .Q(\U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[13] )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
