Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jul 15 18:51:16 2018
| Host         : DESKTOP-54CS49R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Surface/Speedcontrol/counter_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 20 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.890        0.000                      0                  152        0.187        0.000                      0                  152        4.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.890        0.000                      0                  152        0.187        0.000                      0                  152        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.828ns (22.860%)  route 2.794ns (77.140%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.804     8.766    Uultrasonic_proximity/count
    SLICE_X62Y89         FDRE                                         r  Uultrasonic_proximity/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  Uultrasonic_proximity/count_reg[20]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y89         FDRE (Setup_fdre_C_R)       -0.429    14.656    Uultrasonic_proximity/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.828ns (22.860%)  route 2.794ns (77.140%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.804     8.766    Uultrasonic_proximity/count
    SLICE_X62Y89         FDRE                                         r  Uultrasonic_proximity/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.507    14.848    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  Uultrasonic_proximity/count_reg[21]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y89         FDRE (Setup_fdre_C_R)       -0.429    14.656    Uultrasonic_proximity/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.828ns (23.768%)  route 2.656ns (76.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.665     8.628    Uultrasonic_proximity/count
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.506    14.847    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[16]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.429    14.680    Uultrasonic_proximity/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.828ns (23.768%)  route 2.656ns (76.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.665     8.628    Uultrasonic_proximity/count
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.506    14.847    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[17]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.429    14.680    Uultrasonic_proximity/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.828ns (23.768%)  route 2.656ns (76.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.665     8.628    Uultrasonic_proximity/count
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.506    14.847    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[18]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.429    14.680    Uultrasonic_proximity/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.828ns (23.768%)  route 2.656ns (76.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.665     8.628    Uultrasonic_proximity/count
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.506    14.847    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.429    14.680    Uultrasonic_proximity/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.828ns (24.209%)  route 2.592ns (75.790%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.602     8.564    Uultrasonic_proximity/count
    SLICE_X62Y84         FDRE                                         r  Uultrasonic_proximity/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.503    14.844    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  Uultrasonic_proximity/count_reg[0]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Uultrasonic_proximity/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.828ns (24.209%)  route 2.592ns (75.790%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.602     8.564    Uultrasonic_proximity/count
    SLICE_X62Y84         FDRE                                         r  Uultrasonic_proximity/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.503    14.844    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  Uultrasonic_proximity/count_reg[1]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Uultrasonic_proximity/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.828ns (24.209%)  route 2.592ns (75.790%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.602     8.564    Uultrasonic_proximity/count
    SLICE_X62Y84         FDRE                                         r  Uultrasonic_proximity/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.503    14.844    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  Uultrasonic_proximity/count_reg[2]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Uultrasonic_proximity/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.828ns (24.209%)  route 2.592ns (75.790%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.623     5.144    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=2, routed)           1.109     6.709    Uultrasonic_proximity/count_reg_n_0_[19]
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  Uultrasonic_proximity/count[0]_i_7/O
                         net (fo=1, routed)           0.716     7.549    Uultrasonic_proximity/count[0]_i_7_n_0
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  Uultrasonic_proximity/count[0]_i_3/O
                         net (fo=2, routed)           0.165     7.838    Uultrasonic_proximity/count[0]_i_3_n_0
    SLICE_X63Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.962 r  Uultrasonic_proximity/count[0]_i_1/O
                         net (fo=22, routed)          0.602     8.564    Uultrasonic_proximity/count
    SLICE_X62Y84         FDRE                                         r  Uultrasonic_proximity/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.503    14.844    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  Uultrasonic_proximity/count_reg[3]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Uultrasonic_proximity/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.623%)  route 0.137ns (42.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Uultrasonic_proximity/outcnt_reg[5]/Q
                         net (fo=6, routed)           0.137     1.753    Uultrasonic_proximity/outcnt_reg__0[5]
    SLICE_X64Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  Uultrasonic_proximity/outcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Uultrasonic_proximity/p_0_in__0[7]
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[7]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.120     1.611    Uultrasonic_proximity/outcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.112%)  route 0.109ns (36.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.592     1.475    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Uultrasonic_proximity/outcnt_reg[5]/Q
                         net (fo=6, routed)           0.109     1.725    Uultrasonic_proximity/outcnt_reg__0[5]
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.770 r  Uultrasonic_proximity/outcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.770    Uultrasonic_proximity/p_0_in__0[6]
    SLICE_X63Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X63Y90         FDRE (Hold_fdre_C_D)         0.091     1.579    Uultrasonic_proximity/outcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outen_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countint_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.629%)  route 0.168ns (54.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.591     1.474    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  Uultrasonic_proximity/outen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Uultrasonic_proximity/outen_reg/Q
                         net (fo=3, routed)           0.168     1.783    Uultrasonic_proximity/JA1_OBUF
    SLICE_X64Y89         FDRE                                         r  Uultrasonic_proximity/countint_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     1.989    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  Uultrasonic_proximity/countint_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.059     1.549    Uultrasonic_proximity/countint_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.591     1.474    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Uultrasonic_proximity/outcnt_reg[2]/Q
                         net (fo=8, routed)           0.170     1.785    Uultrasonic_proximity/outcnt_reg__0[2]
    SLICE_X63Y89         LUT5 (Prop_lut5_I3_O)        0.043     1.828 r  Uultrasonic_proximity/outcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    Uultrasonic_proximity/p_0_in__0[4]
    SLICE_X63Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.861     1.989    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.107     1.581    Uultrasonic_proximity/outcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.283%)  route 0.170ns (47.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.591     1.474    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y89         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Uultrasonic_proximity/outcnt_reg[0]/Q
                         net (fo=10, routed)          0.170     1.785    Uultrasonic_proximity/outcnt_reg__0[0]
    SLICE_X62Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  Uultrasonic_proximity/outcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    Uultrasonic_proximity/p_0_in__0[5]
    SLICE_X62Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     1.990    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.091     1.582    Uultrasonic_proximity/outcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.589     1.472    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  Uultrasonic_proximity/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Uultrasonic_proximity/count_reg[5]/Q
                         net (fo=2, routed)           0.062     1.675    Uultrasonic_proximity/count_reg_n_0_[5]
    SLICE_X63Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.720 r  Uultrasonic_proximity/count[0]_i_4/O
                         net (fo=2, routed)           0.063     1.783    Uultrasonic_proximity/count[0]_i_4_n_0
    SLICE_X63Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.828 r  Uultrasonic_proximity/countf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    Uultrasonic_proximity/countf[0]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  Uultrasonic_proximity/countf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.858     1.986    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  Uultrasonic_proximity/countf_reg[0]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.091     1.576    Uultrasonic_proximity/countf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.466    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  Useven_seg/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Useven_seg/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.715    Useven_seg/count_reg_n_0_[11]
    SLICE_X63Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  Useven_seg/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    Useven_seg/count_reg[8]_i_1_n_4
    SLICE_X63Y77         FDRE                                         r  Useven_seg/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.850     1.978    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  Useven_seg/count_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.105     1.571    Useven_seg/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.466    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  Useven_seg/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Useven_seg/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.715    Useven_seg/count_reg_n_0_[15]
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  Useven_seg/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    Useven_seg/count_reg[12]_i_1_n_4
    SLICE_X63Y78         FDRE                                         r  Useven_seg/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851     1.979    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  Useven_seg/count_reg[15]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.105     1.571    Useven_seg/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.580     1.463    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  Useven_seg/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Useven_seg/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.712    Useven_seg/count_reg_n_0_[3]
    SLICE_X63Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  Useven_seg/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    Useven_seg/count_reg[0]_i_1_n_4
    SLICE_X63Y75         FDRE                                         r  Useven_seg/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.847     1.975    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  Useven_seg/count_reg[3]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.105     1.568    Useven_seg/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Useven_seg/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Useven_seg/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.581     1.464    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  Useven_seg/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Useven_seg/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.713    Useven_seg/count_reg_n_0_[7]
    SLICE_X63Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  Useven_seg/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    Useven_seg/count_reg[4]_i_1_n_4
    SLICE_X63Y76         FDRE                                         r  Useven_seg/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.848     1.976    Useven_seg/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  Useven_seg/count_reg[7]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X63Y76         FDRE (Hold_fdre_C_D)         0.105     1.569    Useven_seg/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y19    Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y18   Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y20   Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y20   Surface/speedB/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y21   Surface/speedB/cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y21   Surface/speedB/cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y21   Surface/speedB/cntr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y18   Surface/speedB/cntr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y18   Surface/speedB/cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   Uultrasonic_proximity/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Uultrasonic_proximity/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Surface/Speedcontrol/counter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Uultrasonic_proximity/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Uultrasonic_proximity/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   Uultrasonic_proximity/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   Uultrasonic_proximity/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   Uultrasonic_proximity/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   Uultrasonic_proximity/count_reg[18]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    Surface/speedA/pwm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y18   Surface/speedB/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y20   Surface/speedB/cntr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y20   Surface/speedB/cntr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y18   Surface/speedB/cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y18   Surface/speedB/cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y18   Surface/speedB/cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y75   Useven_seg/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y19   Surface/speedB/cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y19   Surface/speedB/cntr_reg[5]/C



