
F303_DAC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002574  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080026fc  080026fc  000126fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002734  08002734  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002734  08002734  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002734  08002734  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002734  08002734  00012734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002738  08002738  00012738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800273c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  08002748  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  08002748  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d0dd  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a15  00000000  00000000  0002d119  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000748  00000000  00000000  0002eb30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000690  00000000  00000000  0002f278  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017a19  00000000  00000000  0002f908  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007910  00000000  00000000  00047321  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000803f9  00000000  00000000  0004ec31  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cf02a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cc4  00000000  00000000  000cf0a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080026e4 	.word	0x080026e4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080026e4 	.word	0x080026e4

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f92f 	bl	800043c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f002 f90a 	bl	80023fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f939 	bl	800048a <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295
 8000230:	f000 f90f 	bl	8000452 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	20000028 	.word	0x20000028

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000028 	.word	0x20000028

08000294 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800029c:	f7ff ffee 	bl	800027c <HAL_GetTick>
 80002a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002ac:	d005      	beq.n	80002ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <HAL_Delay+0x40>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	461a      	mov	r2, r3
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	4413      	add	r3, r2
 80002b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002ba:	bf00      	nop
 80002bc:	f7ff ffde 	bl	800027c <HAL_GetTick>
 80002c0:	4602      	mov	r2, r0
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	1ad3      	subs	r3, r2, r3
 80002c6:	68fa      	ldr	r2, [r7, #12]
 80002c8:	429a      	cmp	r2, r3
 80002ca:	d8f7      	bhi.n	80002bc <HAL_Delay+0x28>
  {
  }
}
 80002cc:	bf00      	nop
 80002ce:	3710      	adds	r7, #16
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000004 	.word	0x20000004

080002d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	f003 0307 	and.w	r3, r3, #7
 80002e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002ee:	68ba      	ldr	r2, [r7, #8]
 80002f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002f4:	4013      	ands	r3, r2
 80002f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800030a:	4a04      	ldr	r2, [pc, #16]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	60d3      	str	r3, [r2, #12]
}
 8000310:	bf00      	nop
 8000312:	3714      	adds	r7, #20
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <NVIC_GetPriorityGrouping+0x18>)
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	0a1b      	lsrs	r3, r3, #8
 800032a:	f003 0307 	and.w	r3, r3, #7
}
 800032e:	4618      	mov	r0, r3
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	e000ed00 	.word	0xe000ed00

0800033c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	6039      	str	r1, [r7, #0]
 8000346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800034c:	2b00      	cmp	r3, #0
 800034e:	da0b      	bge.n	8000368 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	b2da      	uxtb	r2, r3
 8000354:	490c      	ldr	r1, [pc, #48]	; (8000388 <NVIC_SetPriority+0x4c>)
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	f003 030f 	and.w	r3, r3, #15
 800035c:	3b04      	subs	r3, #4
 800035e:	0112      	lsls	r2, r2, #4
 8000360:	b2d2      	uxtb	r2, r2
 8000362:	440b      	add	r3, r1
 8000364:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000366:	e009      	b.n	800037c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	b2da      	uxtb	r2, r3
 800036c:	4907      	ldr	r1, [pc, #28]	; (800038c <NVIC_SetPriority+0x50>)
 800036e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000372:	0112      	lsls	r2, r2, #4
 8000374:	b2d2      	uxtb	r2, r2
 8000376:	440b      	add	r3, r1
 8000378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800037c:	bf00      	nop
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr
 8000388:	e000ed00 	.word	0xe000ed00
 800038c:	e000e100 	.word	0xe000e100

08000390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000390:	b480      	push	{r7}
 8000392:	b089      	sub	sp, #36	; 0x24
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	f003 0307 	and.w	r3, r3, #7
 80003a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003a4:	69fb      	ldr	r3, [r7, #28]
 80003a6:	f1c3 0307 	rsb	r3, r3, #7
 80003aa:	2b04      	cmp	r3, #4
 80003ac:	bf28      	it	cs
 80003ae:	2304      	movcs	r3, #4
 80003b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003b2:	69fb      	ldr	r3, [r7, #28]
 80003b4:	3304      	adds	r3, #4
 80003b6:	2b06      	cmp	r3, #6
 80003b8:	d902      	bls.n	80003c0 <NVIC_EncodePriority+0x30>
 80003ba:	69fb      	ldr	r3, [r7, #28]
 80003bc:	3b03      	subs	r3, #3
 80003be:	e000      	b.n	80003c2 <NVIC_EncodePriority+0x32>
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003c4:	f04f 32ff 	mov.w	r2, #4294967295
 80003c8:	69bb      	ldr	r3, [r7, #24]
 80003ca:	fa02 f303 	lsl.w	r3, r2, r3
 80003ce:	43da      	mvns	r2, r3
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	401a      	ands	r2, r3
 80003d4:	697b      	ldr	r3, [r7, #20]
 80003d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003d8:	f04f 31ff 	mov.w	r1, #4294967295
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	43d9      	mvns	r1, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003e8:	4313      	orrs	r3, r2
         );
}
 80003ea:	4618      	mov	r0, r3
 80003ec:	3724      	adds	r7, #36	; 0x24
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
	...

080003f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	3b01      	subs	r3, #1
 8000404:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000408:	d301      	bcc.n	800040e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800040a:	2301      	movs	r3, #1
 800040c:	e00f      	b.n	800042e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800040e:	4a0a      	ldr	r2, [pc, #40]	; (8000438 <SysTick_Config+0x40>)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	3b01      	subs	r3, #1
 8000414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000416:	210f      	movs	r1, #15
 8000418:	f04f 30ff 	mov.w	r0, #4294967295
 800041c:	f7ff ff8e 	bl	800033c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000420:	4b05      	ldr	r3, [pc, #20]	; (8000438 <SysTick_Config+0x40>)
 8000422:	2200      	movs	r2, #0
 8000424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000426:	4b04      	ldr	r3, [pc, #16]	; (8000438 <SysTick_Config+0x40>)
 8000428:	2207      	movs	r2, #7
 800042a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800042c:	2300      	movs	r3, #0
}
 800042e:	4618      	mov	r0, r3
 8000430:	3708      	adds	r7, #8
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	e000e010 	.word	0xe000e010

0800043c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000444:	6878      	ldr	r0, [r7, #4]
 8000446:	f7ff ff47 	bl	80002d8 <NVIC_SetPriorityGrouping>
}
 800044a:	bf00      	nop
 800044c:	3708      	adds	r7, #8
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}

08000452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000452:	b580      	push	{r7, lr}
 8000454:	b086      	sub	sp, #24
 8000456:	af00      	add	r7, sp, #0
 8000458:	4603      	mov	r3, r0
 800045a:	60b9      	str	r1, [r7, #8]
 800045c:	607a      	str	r2, [r7, #4]
 800045e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000460:	2300      	movs	r3, #0
 8000462:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000464:	f7ff ff5c 	bl	8000320 <NVIC_GetPriorityGrouping>
 8000468:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	68b9      	ldr	r1, [r7, #8]
 800046e:	6978      	ldr	r0, [r7, #20]
 8000470:	f7ff ff8e 	bl	8000390 <NVIC_EncodePriority>
 8000474:	4602      	mov	r2, r0
 8000476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800047a:	4611      	mov	r1, r2
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff ff5d 	bl	800033c <NVIC_SetPriority>
}
 8000482:	bf00      	nop
 8000484:	3718      	adds	r7, #24
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	b082      	sub	sp, #8
 800048e:	af00      	add	r7, sp, #0
 8000490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000492:	6878      	ldr	r0, [r7, #4]
 8000494:	f7ff ffb0 	bl	80003f8 <SysTick_Config>
 8000498:	4603      	mov	r3, r0
}
 800049a:	4618      	mov	r0, r3
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80004a2:	b580      	push	{r7, lr}
 80004a4:	b082      	sub	sp, #8
 80004a6:	af00      	add	r7, sp, #0
 80004a8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d101      	bne.n	80004b4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80004b0:	2301      	movs	r3, #1
 80004b2:	e014      	b.n	80004de <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	791b      	ldrb	r3, [r3, #4]
 80004b8:	b2db      	uxtb	r3, r3
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d105      	bne.n	80004ca <HAL_DAC_Init+0x28>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	2200      	movs	r2, #0
 80004c2:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80004c4:	6878      	ldr	r0, [r7, #4]
 80004c6:	f001 ffbd 	bl	8002444 <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	2202      	movs	r2, #2
 80004ce:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	2200      	movs	r2, #0
 80004d4:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	2201      	movs	r2, #1
 80004da:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80004dc:	2300      	movs	r3, #0
}
 80004de:	4618      	mov	r0, r3
 80004e0:	3708      	adds	r7, #8
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}

080004e6 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80004e6:	b480      	push	{r7}
 80004e8:	b087      	sub	sp, #28
 80004ea:	af00      	add	r7, sp, #0
 80004ec:	60f8      	str	r0, [r7, #12]
 80004ee:	60b9      	str	r1, [r7, #8]
 80004f0:	607a      	str	r2, [r7, #4]
 80004f2:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 80004f4:	2300      	movs	r3, #0
 80004f6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 80004f8:	68fb      	ldr	r3, [r7, #12]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 80004fe:	68bb      	ldr	r3, [r7, #8]
 8000500:	2b00      	cmp	r3, #0
 8000502:	d105      	bne.n	8000510 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8000504:	697a      	ldr	r2, [r7, #20]
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	4413      	add	r3, r2
 800050a:	3308      	adds	r3, #8
 800050c:	617b      	str	r3, [r7, #20]
 800050e:	e004      	b.n	800051a <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8000510:	697a      	ldr	r2, [r7, #20]
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	4413      	add	r3, r2
 8000516:	3314      	adds	r3, #20
 8000518:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	461a      	mov	r2, r3
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8000522:	2300      	movs	r3, #0
}
 8000524:	4618      	mov	r0, r3
 8000526:	371c      	adds	r7, #28
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr

08000530 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	795b      	ldrb	r3, [r3, #5]
 800053e:	2b01      	cmp	r3, #1
 8000540:	d101      	bne.n	8000546 <HAL_DAC_Start+0x16>
 8000542:	2302      	movs	r3, #2
 8000544:	e039      	b.n	80005ba <HAL_DAC_Start+0x8a>
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	2201      	movs	r2, #1
 800054a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2202      	movs	r2, #2
 8000550:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	6819      	ldr	r1, [r3, #0]
 8000558:	2201      	movs	r2, #1
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	409a      	lsls	r2, r3
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	430a      	orrs	r2, r1
 8000564:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d10f      	bne.n	800058c <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8000576:	2b3c      	cmp	r3, #60	; 0x3c
 8000578:	d118      	bne.n	80005ac <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f042 0201 	orr.w	r2, r2, #1
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	e00f      	b.n	80005ac <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000596:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 800059a:	d107      	bne.n	80005ac <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	685a      	ldr	r2, [r3, #4]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	f042 0202 	orr.w	r2, r2, #2
 80005aa:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2200      	movs	r2, #0
 80005b6:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80005b8:	2300      	movs	r3, #0
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
	...

080005c8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b087      	sub	sp, #28
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80005d4:	2300      	movs	r3, #0
 80005d6:	617b      	str	r3, [r7, #20]
 80005d8:	2300      	movs	r3, #0
 80005da:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	795b      	ldrb	r3, [r3, #5]
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d101      	bne.n	80005e8 <HAL_DAC_ConfigChannel+0x20>
 80005e4:	2302      	movs	r3, #2
 80005e6:	e04e      	b.n	8000686 <HAL_DAC_ConfigChannel+0xbe>
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	2201      	movs	r2, #1
 80005ec:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	2202      	movs	r2, #2
 80005f2:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output or switch output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value OR */   
  /* Set OUTEN bit according to DAC_OutputSwitch value */   
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a24      	ldr	r2, [pc, #144]	; (8000694 <HAL_DAC_ConfigChannel+0xcc>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d112      	bne.n	800062c <HAL_DAC_ConfigChannel+0x64>
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d10f      	bne.n	800062c <HAL_DAC_ConfigChannel+0x64>
  {
    /* Output Buffer (BOFF1) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800060c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	fa02 f303 	lsl.w	r3, r2, r3
 8000616:	43db      	mvns	r3, r3
 8000618:	697a      	ldr	r2, [r7, #20]
 800061a:	4013      	ands	r3, r2
 800061c:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	4313      	orrs	r3, r2
 8000628:	613b      	str	r3, [r7, #16]
 800062a:	e00e      	b.n	800064a <HAL_DAC_ConfigChannel+0x82>
  }
  else /* DAC1 channel 2U & DAC2 channel 1U */
  {
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 800062c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	fa02 f303 	lsl.w	r3, r2, r3
 8000636:	43db      	mvns	r3, r3
 8000638:	697a      	ldr	r2, [r7, #20]
 800063a:	4013      	ands	r3, r2
 800063c:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 800063e:	68bb      	ldr	r3, [r7, #8]
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	68bb      	ldr	r3, [r7, #8]
 8000644:	689b      	ldr	r3, [r3, #8]
 8000646:	4313      	orrs	r3, r2
 8000648:	613b      	str	r3, [r7, #16]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800064a:	693a      	ldr	r2, [r7, #16]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	fa02 f303 	lsl.w	r3, r2, r3
 8000652:	697a      	ldr	r2, [r7, #20]
 8000654:	4313      	orrs	r3, r2
 8000656:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	697a      	ldr	r2, [r7, #20]
 800065e:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	6819      	ldr	r1, [r3, #0]
 8000666:	22c0      	movs	r2, #192	; 0xc0
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	fa02 f303 	lsl.w	r3, r2, r3
 800066e:	43da      	mvns	r2, r3
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	400a      	ands	r2, r1
 8000676:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	2201      	movs	r2, #1
 800067c:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	2200      	movs	r2, #0
 8000682:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8000684:	2300      	movs	r3, #0
}
 8000686:	4618      	mov	r0, r3
 8000688:	371c      	adds	r7, #28
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	40007400 	.word	0x40007400

08000698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000698:	b480      	push	{r7}
 800069a:	b087      	sub	sp, #28
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80006a2:	2300      	movs	r3, #0
 80006a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80006a6:	2300      	movs	r3, #0
 80006a8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80006aa:	2300      	movs	r3, #0
 80006ac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80006ae:	e14e      	b.n	800094e <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	2101      	movs	r1, #1
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	fa01 f303 	lsl.w	r3, r1, r3
 80006bc:	4013      	ands	r3, r2
 80006be:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	f000 8140 	beq.w	8000948 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	2b02      	cmp	r3, #2
 80006ce:	d003      	beq.n	80006d8 <HAL_GPIO_Init+0x40>
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	685b      	ldr	r3, [r3, #4]
 80006d4:	2b12      	cmp	r3, #18
 80006d6:	d123      	bne.n	8000720 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	08da      	lsrs	r2, r3, #3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3208      	adds	r2, #8
 80006e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006e6:	697b      	ldr	r3, [r7, #20]
 80006e8:	f003 0307 	and.w	r3, r3, #7
 80006ec:	009b      	lsls	r3, r3, #2
 80006ee:	220f      	movs	r2, #15
 80006f0:	fa02 f303 	lsl.w	r3, r2, r3
 80006f4:	43db      	mvns	r3, r3
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	4013      	ands	r3, r2
 80006fa:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	691a      	ldr	r2, [r3, #16]
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	f003 0307 	and.w	r3, r3, #7
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	fa02 f303 	lsl.w	r3, r2, r3
 800070c:	693a      	ldr	r2, [r7, #16]
 800070e:	4313      	orrs	r3, r2
 8000710:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000712:	697b      	ldr	r3, [r7, #20]
 8000714:	08da      	lsrs	r2, r3, #3
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	3208      	adds	r2, #8
 800071a:	6939      	ldr	r1, [r7, #16]
 800071c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000726:	697b      	ldr	r3, [r7, #20]
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	2203      	movs	r2, #3
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	43db      	mvns	r3, r3
 8000732:	693a      	ldr	r2, [r7, #16]
 8000734:	4013      	ands	r3, r2
 8000736:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	f003 0203 	and.w	r2, r3, #3
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	fa02 f303 	lsl.w	r3, r2, r3
 8000748:	693a      	ldr	r2, [r7, #16]
 800074a:	4313      	orrs	r3, r2
 800074c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	693a      	ldr	r2, [r7, #16]
 8000752:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	2b01      	cmp	r3, #1
 800075a:	d00b      	beq.n	8000774 <HAL_GPIO_Init+0xdc>
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	2b02      	cmp	r3, #2
 8000762:	d007      	beq.n	8000774 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000768:	2b11      	cmp	r3, #17
 800076a:	d003      	beq.n	8000774 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	2b12      	cmp	r3, #18
 8000772:	d130      	bne.n	80007d6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	689b      	ldr	r3, [r3, #8]
 8000778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800077a:	697b      	ldr	r3, [r7, #20]
 800077c:	005b      	lsls	r3, r3, #1
 800077e:	2203      	movs	r2, #3
 8000780:	fa02 f303 	lsl.w	r3, r2, r3
 8000784:	43db      	mvns	r3, r3
 8000786:	693a      	ldr	r2, [r7, #16]
 8000788:	4013      	ands	r3, r2
 800078a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	68da      	ldr	r2, [r3, #12]
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	fa02 f303 	lsl.w	r3, r2, r3
 8000798:	693a      	ldr	r2, [r7, #16]
 800079a:	4313      	orrs	r3, r2
 800079c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	693a      	ldr	r2, [r7, #16]
 80007a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007aa:	2201      	movs	r2, #1
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	fa02 f303 	lsl.w	r3, r2, r3
 80007b2:	43db      	mvns	r3, r3
 80007b4:	693a      	ldr	r2, [r7, #16]
 80007b6:	4013      	ands	r3, r2
 80007b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	685b      	ldr	r3, [r3, #4]
 80007be:	091b      	lsrs	r3, r3, #4
 80007c0:	f003 0201 	and.w	r2, r3, #1
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ca:	693a      	ldr	r2, [r7, #16]
 80007cc:	4313      	orrs	r3, r2
 80007ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	693a      	ldr	r2, [r7, #16]
 80007d4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	68db      	ldr	r3, [r3, #12]
 80007da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	005b      	lsls	r3, r3, #1
 80007e0:	2203      	movs	r2, #3
 80007e2:	fa02 f303 	lsl.w	r3, r2, r3
 80007e6:	43db      	mvns	r3, r3
 80007e8:	693a      	ldr	r2, [r7, #16]
 80007ea:	4013      	ands	r3, r2
 80007ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	689a      	ldr	r2, [r3, #8]
 80007f2:	697b      	ldr	r3, [r7, #20]
 80007f4:	005b      	lsls	r3, r3, #1
 80007f6:	fa02 f303 	lsl.w	r3, r2, r3
 80007fa:	693a      	ldr	r2, [r7, #16]
 80007fc:	4313      	orrs	r3, r2
 80007fe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	693a      	ldr	r2, [r7, #16]
 8000804:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800080e:	2b00      	cmp	r3, #0
 8000810:	f000 809a 	beq.w	8000948 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000814:	4b55      	ldr	r3, [pc, #340]	; (800096c <HAL_GPIO_Init+0x2d4>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	4a54      	ldr	r2, [pc, #336]	; (800096c <HAL_GPIO_Init+0x2d4>)
 800081a:	f043 0301 	orr.w	r3, r3, #1
 800081e:	6193      	str	r3, [r2, #24]
 8000820:	4b52      	ldr	r3, [pc, #328]	; (800096c <HAL_GPIO_Init+0x2d4>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	f003 0301 	and.w	r3, r3, #1
 8000828:	60bb      	str	r3, [r7, #8]
 800082a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800082c:	4a50      	ldr	r2, [pc, #320]	; (8000970 <HAL_GPIO_Init+0x2d8>)
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	089b      	lsrs	r3, r3, #2
 8000832:	3302      	adds	r3, #2
 8000834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000838:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800083a:	697b      	ldr	r3, [r7, #20]
 800083c:	f003 0303 	and.w	r3, r3, #3
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	220f      	movs	r2, #15
 8000844:	fa02 f303 	lsl.w	r3, r2, r3
 8000848:	43db      	mvns	r3, r3
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	4013      	ands	r3, r2
 800084e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000856:	d013      	beq.n	8000880 <HAL_GPIO_Init+0x1e8>
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4a46      	ldr	r2, [pc, #280]	; (8000974 <HAL_GPIO_Init+0x2dc>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d00d      	beq.n	800087c <HAL_GPIO_Init+0x1e4>
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	4a45      	ldr	r2, [pc, #276]	; (8000978 <HAL_GPIO_Init+0x2e0>)
 8000864:	4293      	cmp	r3, r2
 8000866:	d007      	beq.n	8000878 <HAL_GPIO_Init+0x1e0>
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	4a44      	ldr	r2, [pc, #272]	; (800097c <HAL_GPIO_Init+0x2e4>)
 800086c:	4293      	cmp	r3, r2
 800086e:	d101      	bne.n	8000874 <HAL_GPIO_Init+0x1dc>
 8000870:	2303      	movs	r3, #3
 8000872:	e006      	b.n	8000882 <HAL_GPIO_Init+0x1ea>
 8000874:	2305      	movs	r3, #5
 8000876:	e004      	b.n	8000882 <HAL_GPIO_Init+0x1ea>
 8000878:	2302      	movs	r3, #2
 800087a:	e002      	b.n	8000882 <HAL_GPIO_Init+0x1ea>
 800087c:	2301      	movs	r3, #1
 800087e:	e000      	b.n	8000882 <HAL_GPIO_Init+0x1ea>
 8000880:	2300      	movs	r3, #0
 8000882:	697a      	ldr	r2, [r7, #20]
 8000884:	f002 0203 	and.w	r2, r2, #3
 8000888:	0092      	lsls	r2, r2, #2
 800088a:	4093      	lsls	r3, r2
 800088c:	693a      	ldr	r2, [r7, #16]
 800088e:	4313      	orrs	r3, r2
 8000890:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000892:	4937      	ldr	r1, [pc, #220]	; (8000970 <HAL_GPIO_Init+0x2d8>)
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	089b      	lsrs	r3, r3, #2
 8000898:	3302      	adds	r3, #2
 800089a:	693a      	ldr	r2, [r7, #16]
 800089c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80008a0:	4b37      	ldr	r3, [pc, #220]	; (8000980 <HAL_GPIO_Init+0x2e8>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	43db      	mvns	r3, r3
 80008aa:	693a      	ldr	r2, [r7, #16]
 80008ac:	4013      	ands	r3, r2
 80008ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d003      	beq.n	80008c4 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80008bc:	693a      	ldr	r2, [r7, #16]
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	4313      	orrs	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80008c4:	4a2e      	ldr	r2, [pc, #184]	; (8000980 <HAL_GPIO_Init+0x2e8>)
 80008c6:	693b      	ldr	r3, [r7, #16]
 80008c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80008ca:	4b2d      	ldr	r3, [pc, #180]	; (8000980 <HAL_GPIO_Init+0x2e8>)
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	43db      	mvns	r3, r3
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4013      	ands	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d003      	beq.n	80008ee <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80008e6:	693a      	ldr	r2, [r7, #16]
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	4313      	orrs	r3, r2
 80008ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80008ee:	4a24      	ldr	r2, [pc, #144]	; (8000980 <HAL_GPIO_Init+0x2e8>)
 80008f0:	693b      	ldr	r3, [r7, #16]
 80008f2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008f4:	4b22      	ldr	r3, [pc, #136]	; (8000980 <HAL_GPIO_Init+0x2e8>)
 80008f6:	689b      	ldr	r3, [r3, #8]
 80008f8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	43db      	mvns	r3, r3
 80008fe:	693a      	ldr	r2, [r7, #16]
 8000900:	4013      	ands	r3, r2
 8000902:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800090c:	2b00      	cmp	r3, #0
 800090e:	d003      	beq.n	8000918 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8000910:	693a      	ldr	r2, [r7, #16]
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	4313      	orrs	r3, r2
 8000916:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000918:	4a19      	ldr	r2, [pc, #100]	; (8000980 <HAL_GPIO_Init+0x2e8>)
 800091a:	693b      	ldr	r3, [r7, #16]
 800091c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800091e:	4b18      	ldr	r3, [pc, #96]	; (8000980 <HAL_GPIO_Init+0x2e8>)
 8000920:	68db      	ldr	r3, [r3, #12]
 8000922:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	43db      	mvns	r3, r3
 8000928:	693a      	ldr	r2, [r7, #16]
 800092a:	4013      	ands	r3, r2
 800092c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000936:	2b00      	cmp	r3, #0
 8000938:	d003      	beq.n	8000942 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	4313      	orrs	r3, r2
 8000940:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000942:	4a0f      	ldr	r2, [pc, #60]	; (8000980 <HAL_GPIO_Init+0x2e8>)
 8000944:	693b      	ldr	r3, [r7, #16]
 8000946:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	3301      	adds	r3, #1
 800094c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	fa22 f303 	lsr.w	r3, r2, r3
 8000958:	2b00      	cmp	r3, #0
 800095a:	f47f aea9 	bne.w	80006b0 <HAL_GPIO_Init+0x18>
  }
}
 800095e:	bf00      	nop
 8000960:	371c      	adds	r7, #28
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40021000 	.word	0x40021000
 8000970:	40010000 	.word	0x40010000
 8000974:	48000400 	.word	0x48000400
 8000978:	48000800 	.word	0x48000800
 800097c:	48000c00 	.word	0x48000c00
 8000980:	40010400 	.word	0x40010400

08000984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	460b      	mov	r3, r1
 800098e:	807b      	strh	r3, [r7, #2]
 8000990:	4613      	mov	r3, r2
 8000992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000994:	787b      	ldrb	r3, [r7, #1]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d003      	beq.n	80009a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800099a:	887a      	ldrh	r2, [r7, #2]
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80009a0:	e002      	b.n	80009a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80009a2:	887a      	ldrh	r2, [r7, #2]
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	1d3b      	adds	r3, r7, #4
 80009be:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d102      	bne.n	80009ce <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80009c8:	2301      	movs	r3, #1
 80009ca:	f000 beda 	b.w	8001782 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	2b00      	cmp	r3, #0
 80009da:	f000 816e 	beq.w	8000cba <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80009de:	4bb5      	ldr	r3, [pc, #724]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	f003 030c 	and.w	r3, r3, #12
 80009e6:	2b04      	cmp	r3, #4
 80009e8:	d00c      	beq.n	8000a04 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80009ea:	4bb2      	ldr	r3, [pc, #712]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	f003 030c 	and.w	r3, r3, #12
 80009f2:	2b08      	cmp	r3, #8
 80009f4:	d15a      	bne.n	8000aac <HAL_RCC_OscConfig+0xf8>
 80009f6:	4baf      	ldr	r3, [pc, #700]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a02:	d153      	bne.n	8000aac <HAL_RCC_OscConfig+0xf8>
 8000a04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a08:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a0c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000a10:	fa93 f3a3 	rbit	r3, r3
 8000a14:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000a18:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a1c:	fab3 f383 	clz	r3, r3
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	095b      	lsrs	r3, r3, #5
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	f043 0301 	orr.w	r3, r3, #1
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d102      	bne.n	8000a36 <HAL_RCC_OscConfig+0x82>
 8000a30:	4ba0      	ldr	r3, [pc, #640]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	e015      	b.n	8000a62 <HAL_RCC_OscConfig+0xae>
 8000a36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a3a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a3e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000a42:	fa93 f3a3 	rbit	r3, r3
 8000a46:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000a4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a4e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000a52:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000a56:	fa93 f3a3 	rbit	r3, r3
 8000a5a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000a5e:	4b95      	ldr	r3, [pc, #596]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a62:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a66:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000a6a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000a6e:	fa92 f2a2 	rbit	r2, r2
 8000a72:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8000a76:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000a7a:	fab2 f282 	clz	r2, r2
 8000a7e:	b252      	sxtb	r2, r2
 8000a80:	f042 0220 	orr.w	r2, r2, #32
 8000a84:	b252      	sxtb	r2, r2
 8000a86:	b2d2      	uxtb	r2, r2
 8000a88:	f002 021f 	and.w	r2, r2, #31
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a92:	4013      	ands	r3, r2
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	f000 810f 	beq.w	8000cb8 <HAL_RCC_OscConfig+0x304>
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	f040 8109 	bne.w	8000cb8 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	f000 be6b 	b.w	8001782 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000aac:	1d3b      	adds	r3, r7, #4
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ab6:	d106      	bne.n	8000ac6 <HAL_RCC_OscConfig+0x112>
 8000ab8:	4b7e      	ldr	r3, [pc, #504]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a7d      	ldr	r2, [pc, #500]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000abe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ac2:	6013      	str	r3, [r2, #0]
 8000ac4:	e030      	b.n	8000b28 <HAL_RCC_OscConfig+0x174>
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d10c      	bne.n	8000aea <HAL_RCC_OscConfig+0x136>
 8000ad0:	4b78      	ldr	r3, [pc, #480]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a77      	ldr	r2, [pc, #476]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000ad6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ada:	6013      	str	r3, [r2, #0]
 8000adc:	4b75      	ldr	r3, [pc, #468]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a74      	ldr	r2, [pc, #464]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000ae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ae6:	6013      	str	r3, [r2, #0]
 8000ae8:	e01e      	b.n	8000b28 <HAL_RCC_OscConfig+0x174>
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000af4:	d10c      	bne.n	8000b10 <HAL_RCC_OscConfig+0x15c>
 8000af6:	4b6f      	ldr	r3, [pc, #444]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4a6e      	ldr	r2, [pc, #440]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000afc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b00:	6013      	str	r3, [r2, #0]
 8000b02:	4b6c      	ldr	r3, [pc, #432]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a6b      	ldr	r2, [pc, #428]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b0c:	6013      	str	r3, [r2, #0]
 8000b0e:	e00b      	b.n	8000b28 <HAL_RCC_OscConfig+0x174>
 8000b10:	4b68      	ldr	r3, [pc, #416]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a67      	ldr	r2, [pc, #412]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000b16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b1a:	6013      	str	r3, [r2, #0]
 8000b1c:	4b65      	ldr	r3, [pc, #404]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a64      	ldr	r2, [pc, #400]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000b22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b26:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b28:	4b62      	ldr	r3, [pc, #392]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b2c:	f023 020f 	bic.w	r2, r3, #15
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	495f      	ldr	r1, [pc, #380]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d05a      	beq.n	8000bfc <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b46:	f7ff fb99 	bl	800027c <HAL_GetTick>
 8000b4a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b4e:	e00a      	b.n	8000b66 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b50:	f7ff fb94 	bl	800027c <HAL_GetTick>
 8000b54:	4602      	mov	r2, r0
 8000b56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	2b64      	cmp	r3, #100	; 0x64
 8000b5e:	d902      	bls.n	8000b66 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8000b60:	2303      	movs	r3, #3
 8000b62:	f000 be0e 	b.w	8001782 <HAL_RCC_OscConfig+0xdce>
 8000b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b6a:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b6e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000b72:	fa93 f3a3 	rbit	r3, r3
 8000b76:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8000b7a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b7e:	fab3 f383 	clz	r3, r3
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	095b      	lsrs	r3, r3, #5
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	f043 0301 	orr.w	r3, r3, #1
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d102      	bne.n	8000b98 <HAL_RCC_OscConfig+0x1e4>
 8000b92:	4b48      	ldr	r3, [pc, #288]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	e015      	b.n	8000bc4 <HAL_RCC_OscConfig+0x210>
 8000b98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b9c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ba0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000ba4:	fa93 f3a3 	rbit	r3, r3
 8000ba8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000bac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bb0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000bb4:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000bb8:	fa93 f3a3 	rbit	r3, r3
 8000bbc:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000bc0:	4b3c      	ldr	r3, [pc, #240]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bc4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000bc8:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000bcc:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000bd0:	fa92 f2a2 	rbit	r2, r2
 8000bd4:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8000bd8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b252      	sxtb	r2, r2
 8000be2:	f042 0220 	orr.w	r2, r2, #32
 8000be6:	b252      	sxtb	r2, r2
 8000be8:	b2d2      	uxtb	r2, r2
 8000bea:	f002 021f 	and.w	r2, r2, #31
 8000bee:	2101      	movs	r1, #1
 8000bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d0aa      	beq.n	8000b50 <HAL_RCC_OscConfig+0x19c>
 8000bfa:	e05e      	b.n	8000cba <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bfc:	f7ff fb3e 	bl	800027c <HAL_GetTick>
 8000c00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c04:	e00a      	b.n	8000c1c <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c06:	f7ff fb39 	bl	800027c <HAL_GetTick>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	2b64      	cmp	r3, #100	; 0x64
 8000c14:	d902      	bls.n	8000c1c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000c16:	2303      	movs	r3, #3
 8000c18:	f000 bdb3 	b.w	8001782 <HAL_RCC_OscConfig+0xdce>
 8000c1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c20:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000c28:	fa93 f3a3 	rbit	r3, r3
 8000c2c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8000c30:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c34:	fab3 f383 	clz	r3, r3
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	095b      	lsrs	r3, r3, #5
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	f043 0301 	orr.w	r3, r3, #1
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d102      	bne.n	8000c4e <HAL_RCC_OscConfig+0x29a>
 8000c48:	4b1a      	ldr	r3, [pc, #104]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	e015      	b.n	8000c7a <HAL_RCC_OscConfig+0x2c6>
 8000c4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c52:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c56:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000c5a:	fa93 f3a3 	rbit	r3, r3
 8000c5e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000c62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c66:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000c6a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000c6e:	fa93 f3a3 	rbit	r3, r3
 8000c72:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000c76:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <HAL_RCC_OscConfig+0x300>)
 8000c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c7e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000c82:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000c86:	fa92 f2a2 	rbit	r2, r2
 8000c8a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000c8e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	b252      	sxtb	r2, r2
 8000c98:	f042 0220 	orr.w	r2, r2, #32
 8000c9c:	b252      	sxtb	r2, r2
 8000c9e:	b2d2      	uxtb	r2, r2
 8000ca0:	f002 021f 	and.w	r2, r2, #31
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8000caa:	4013      	ands	r3, r2
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1aa      	bne.n	8000c06 <HAL_RCC_OscConfig+0x252>
 8000cb0:	e003      	b.n	8000cba <HAL_RCC_OscConfig+0x306>
 8000cb2:	bf00      	nop
 8000cb4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cba:	1d3b      	adds	r3, r7, #4
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f003 0302 	and.w	r3, r3, #2
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	f000 8170 	beq.w	8000faa <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cca:	4bd0      	ldr	r3, [pc, #832]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f003 030c 	and.w	r3, r3, #12
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d00b      	beq.n	8000cee <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000cd6:	4bcd      	ldr	r3, [pc, #820]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f003 030c 	and.w	r3, r3, #12
 8000cde:	2b08      	cmp	r3, #8
 8000ce0:	d16d      	bne.n	8000dbe <HAL_RCC_OscConfig+0x40a>
 8000ce2:	4bca      	ldr	r3, [pc, #808]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d167      	bne.n	8000dbe <HAL_RCC_OscConfig+0x40a>
 8000cee:	2302      	movs	r3, #2
 8000cf0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf4:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000cf8:	fa93 f3a3 	rbit	r3, r3
 8000cfc:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000d00:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d04:	fab3 f383 	clz	r3, r3
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	095b      	lsrs	r3, r3, #5
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	f043 0301 	orr.w	r3, r3, #1
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d102      	bne.n	8000d1e <HAL_RCC_OscConfig+0x36a>
 8000d18:	4bbc      	ldr	r3, [pc, #752]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	e013      	b.n	8000d46 <HAL_RCC_OscConfig+0x392>
 8000d1e:	2302      	movs	r3, #2
 8000d20:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d24:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000d28:	fa93 f3a3 	rbit	r3, r3
 8000d2c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000d30:	2302      	movs	r3, #2
 8000d32:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000d36:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000d3a:	fa93 f3a3 	rbit	r3, r3
 8000d3e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000d42:	4bb2      	ldr	r3, [pc, #712]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d46:	2202      	movs	r2, #2
 8000d48:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000d4c:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000d50:	fa92 f2a2 	rbit	r2, r2
 8000d54:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000d58:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000d5c:	fab2 f282 	clz	r2, r2
 8000d60:	b252      	sxtb	r2, r2
 8000d62:	f042 0220 	orr.w	r2, r2, #32
 8000d66:	b252      	sxtb	r2, r2
 8000d68:	b2d2      	uxtb	r2, r2
 8000d6a:	f002 021f 	and.w	r2, r2, #31
 8000d6e:	2101      	movs	r1, #1
 8000d70:	fa01 f202 	lsl.w	r2, r1, r2
 8000d74:	4013      	ands	r3, r2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d007      	beq.n	8000d8a <HAL_RCC_OscConfig+0x3d6>
 8000d7a:	1d3b      	adds	r3, r7, #4
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	691b      	ldr	r3, [r3, #16]
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d002      	beq.n	8000d8a <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000d84:	2301      	movs	r3, #1
 8000d86:	f000 bcfc 	b.w	8001782 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d8a:	4ba0      	ldr	r3, [pc, #640]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d92:	1d3b      	adds	r3, r7, #4
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	6959      	ldr	r1, [r3, #20]
 8000d98:	23f8      	movs	r3, #248	; 0xf8
 8000d9a:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d9e:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000da2:	fa93 f3a3 	rbit	r3, r3
 8000da6:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000daa:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000dae:	fab3 f383 	clz	r3, r3
 8000db2:	fa01 f303 	lsl.w	r3, r1, r3
 8000db6:	4995      	ldr	r1, [pc, #596]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000db8:	4313      	orrs	r3, r2
 8000dba:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dbc:	e0f5      	b.n	8000faa <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	691b      	ldr	r3, [r3, #16]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	f000 8085 	beq.w	8000ed4 <HAL_RCC_OscConfig+0x520>
 8000dca:	2301      	movs	r3, #1
 8000dcc:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000dd4:	fa93 f3a3 	rbit	r3, r3
 8000dd8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000ddc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000de0:	fab3 f383 	clz	r3, r3
 8000de4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000de8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	461a      	mov	r2, r3
 8000df0:	2301      	movs	r3, #1
 8000df2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df4:	f7ff fa42 	bl	800027c <HAL_GetTick>
 8000df8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dfc:	e00a      	b.n	8000e14 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dfe:	f7ff fa3d 	bl	800027c <HAL_GetTick>
 8000e02:	4602      	mov	r2, r0
 8000e04:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d902      	bls.n	8000e14 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	f000 bcb7 	b.w	8001782 <HAL_RCC_OscConfig+0xdce>
 8000e14:	2302      	movs	r3, #2
 8000e16:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e1a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000e1e:	fa93 f3a3 	rbit	r3, r3
 8000e22:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000e26:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e2a:	fab3 f383 	clz	r3, r3
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	095b      	lsrs	r3, r3, #5
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	f043 0301 	orr.w	r3, r3, #1
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d102      	bne.n	8000e44 <HAL_RCC_OscConfig+0x490>
 8000e3e:	4b73      	ldr	r3, [pc, #460]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	e013      	b.n	8000e6c <HAL_RCC_OscConfig+0x4b8>
 8000e44:	2302      	movs	r3, #2
 8000e46:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e4a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000e4e:	fa93 f3a3 	rbit	r3, r3
 8000e52:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000e56:	2302      	movs	r3, #2
 8000e58:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000e5c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000e60:	fa93 f3a3 	rbit	r3, r3
 8000e64:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000e68:	4b68      	ldr	r3, [pc, #416]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6c:	2202      	movs	r2, #2
 8000e6e:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000e72:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000e76:	fa92 f2a2 	rbit	r2, r2
 8000e7a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000e7e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000e82:	fab2 f282 	clz	r2, r2
 8000e86:	b252      	sxtb	r2, r2
 8000e88:	f042 0220 	orr.w	r2, r2, #32
 8000e8c:	b252      	sxtb	r2, r2
 8000e8e:	b2d2      	uxtb	r2, r2
 8000e90:	f002 021f 	and.w	r2, r2, #31
 8000e94:	2101      	movs	r1, #1
 8000e96:	fa01 f202 	lsl.w	r2, r1, r2
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d0ae      	beq.n	8000dfe <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ea0:	4b5a      	ldr	r3, [pc, #360]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ea8:	1d3b      	adds	r3, r7, #4
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	6959      	ldr	r1, [r3, #20]
 8000eae:	23f8      	movs	r3, #248	; 0xf8
 8000eb0:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb4:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000eb8:	fa93 f3a3 	rbit	r3, r3
 8000ebc:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000ec0:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000ec4:	fab3 f383 	clz	r3, r3
 8000ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ecc:	494f      	ldr	r1, [pc, #316]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	600b      	str	r3, [r1, #0]
 8000ed2:	e06a      	b.n	8000faa <HAL_RCC_OscConfig+0x5f6>
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eda:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000ede:	fa93 f3a3 	rbit	r3, r3
 8000ee2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000ee6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000eea:	fab3 f383 	clz	r3, r3
 8000eee:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ef2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	461a      	mov	r2, r3
 8000efa:	2300      	movs	r3, #0
 8000efc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000efe:	f7ff f9bd 	bl	800027c <HAL_GetTick>
 8000f02:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f06:	e00a      	b.n	8000f1e <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f08:	f7ff f9b8 	bl	800027c <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d902      	bls.n	8000f1e <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	f000 bc32 	b.w	8001782 <HAL_RCC_OscConfig+0xdce>
 8000f1e:	2302      	movs	r3, #2
 8000f20:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f24:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000f28:	fa93 f3a3 	rbit	r3, r3
 8000f2c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000f30:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f34:	fab3 f383 	clz	r3, r3
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	095b      	lsrs	r3, r3, #5
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	f043 0301 	orr.w	r3, r3, #1
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d102      	bne.n	8000f4e <HAL_RCC_OscConfig+0x59a>
 8000f48:	4b30      	ldr	r3, [pc, #192]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	e013      	b.n	8000f76 <HAL_RCC_OscConfig+0x5c2>
 8000f4e:	2302      	movs	r3, #2
 8000f50:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000f58:	fa93 f3a3 	rbit	r3, r3
 8000f5c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000f60:	2302      	movs	r3, #2
 8000f62:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000f66:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000f6a:	fa93 f3a3 	rbit	r3, r3
 8000f6e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000f72:	4b26      	ldr	r3, [pc, #152]	; (800100c <HAL_RCC_OscConfig+0x658>)
 8000f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f76:	2202      	movs	r2, #2
 8000f78:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000f7c:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000f80:	fa92 f2a2 	rbit	r2, r2
 8000f84:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000f88:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000f8c:	fab2 f282 	clz	r2, r2
 8000f90:	b252      	sxtb	r2, r2
 8000f92:	f042 0220 	orr.w	r2, r2, #32
 8000f96:	b252      	sxtb	r2, r2
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	f002 021f 	and.w	r2, r2, #31
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d1ae      	bne.n	8000f08 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0308 	and.w	r3, r3, #8
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f000 80d8 	beq.w	800116a <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d067      	beq.n	8001094 <HAL_RCC_OscConfig+0x6e0>
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000fce:	fa93 f3a3 	rbit	r3, r3
 8000fd2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000fd6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fda:	fab3 f383 	clz	r3, r3
 8000fde:	461a      	mov	r2, r3
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <HAL_RCC_OscConfig+0x65c>)
 8000fe2:	4413      	add	r3, r2
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	2301      	movs	r3, #1
 8000fea:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fec:	f7ff f946 	bl	800027c <HAL_GetTick>
 8000ff0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ff4:	e00e      	b.n	8001014 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ff6:	f7ff f941 	bl	800027c <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	2b02      	cmp	r3, #2
 8001004:	d906      	bls.n	8001014 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8001006:	2303      	movs	r3, #3
 8001008:	e3bb      	b.n	8001782 <HAL_RCC_OscConfig+0xdce>
 800100a:	bf00      	nop
 800100c:	40021000 	.word	0x40021000
 8001010:	10908120 	.word	0x10908120
 8001014:	2302      	movs	r3, #2
 8001016:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800101a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800101e:	fa93 f3a3 	rbit	r3, r3
 8001022:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001026:	2302      	movs	r3, #2
 8001028:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800102c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001030:	fa93 f2a3 	rbit	r2, r3
 8001034:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800103e:	2202      	movs	r2, #2
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	fa93 f2a3 	rbit	r2, r3
 800104c:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001050:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001052:	4ba5      	ldr	r3, [pc, #660]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001054:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001056:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800105a:	2102      	movs	r1, #2
 800105c:	6019      	str	r1, [r3, #0]
 800105e:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	fa93 f1a3 	rbit	r1, r3
 8001068:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800106c:	6019      	str	r1, [r3, #0]
  return(result);
 800106e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	fab3 f383 	clz	r3, r3
 8001078:	b25b      	sxtb	r3, r3
 800107a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800107e:	b25b      	sxtb	r3, r3
 8001080:	b2db      	uxtb	r3, r3
 8001082:	f003 031f 	and.w	r3, r3, #31
 8001086:	2101      	movs	r1, #1
 8001088:	fa01 f303 	lsl.w	r3, r1, r3
 800108c:	4013      	ands	r3, r2
 800108e:	2b00      	cmp	r3, #0
 8001090:	d0b1      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x642>
 8001092:	e06a      	b.n	800116a <HAL_RCC_OscConfig+0x7b6>
 8001094:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001098:	2201      	movs	r2, #1
 800109a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800109c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	fa93 f2a3 	rbit	r2, r3
 80010a6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80010aa:	601a      	str	r2, [r3, #0]
  return(result);
 80010ac:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80010b0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010b2:	fab3 f383 	clz	r3, r3
 80010b6:	461a      	mov	r2, r3
 80010b8:	4b8c      	ldr	r3, [pc, #560]	; (80012ec <HAL_RCC_OscConfig+0x938>)
 80010ba:	4413      	add	r3, r2
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	461a      	mov	r2, r3
 80010c0:	2300      	movs	r3, #0
 80010c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c4:	f7ff f8da 	bl	800027c <HAL_GetTick>
 80010c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010cc:	e009      	b.n	80010e2 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010ce:	f7ff f8d5 	bl	800027c <HAL_GetTick>
 80010d2:	4602      	mov	r2, r0
 80010d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d901      	bls.n	80010e2 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 80010de:	2303      	movs	r3, #3
 80010e0:	e34f      	b.n	8001782 <HAL_RCC_OscConfig+0xdce>
 80010e2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80010e6:	2202      	movs	r2, #2
 80010e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ea:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	fa93 f2a3 	rbit	r2, r3
 80010f4:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80010fe:	2202      	movs	r2, #2
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	fa93 f2a3 	rbit	r2, r3
 800110c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001116:	2202      	movs	r2, #2
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	fa93 f2a3 	rbit	r2, r3
 8001124:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001128:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800112a:	4b6f      	ldr	r3, [pc, #444]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 800112c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800112e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001132:	2102      	movs	r1, #2
 8001134:	6019      	str	r1, [r3, #0]
 8001136:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	fa93 f1a3 	rbit	r1, r3
 8001140:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001144:	6019      	str	r1, [r3, #0]
  return(result);
 8001146:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	fab3 f383 	clz	r3, r3
 8001150:	b25b      	sxtb	r3, r3
 8001152:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001156:	b25b      	sxtb	r3, r3
 8001158:	b2db      	uxtb	r3, r3
 800115a:	f003 031f 	and.w	r3, r3, #31
 800115e:	2101      	movs	r1, #1
 8001160:	fa01 f303 	lsl.w	r3, r1, r3
 8001164:	4013      	ands	r3, r2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d1b1      	bne.n	80010ce <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 0304 	and.w	r3, r3, #4
 8001174:	2b00      	cmp	r3, #0
 8001176:	f000 8159 	beq.w	800142c <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 800117a:	2300      	movs	r3, #0
 800117c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001180:	4b59      	ldr	r3, [pc, #356]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001182:	69db      	ldr	r3, [r3, #28]
 8001184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001188:	2b00      	cmp	r3, #0
 800118a:	d112      	bne.n	80011b2 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800118c:	4b56      	ldr	r3, [pc, #344]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 800118e:	69db      	ldr	r3, [r3, #28]
 8001190:	4a55      	ldr	r2, [pc, #340]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001192:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001196:	61d3      	str	r3, [r2, #28]
 8001198:	4b53      	ldr	r3, [pc, #332]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 800119a:	69db      	ldr	r3, [r3, #28]
 800119c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80011a0:	f107 030c 	add.w	r3, r7, #12
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	f107 030c 	add.w	r3, r7, #12
 80011aa:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80011ac:	2301      	movs	r3, #1
 80011ae:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011b2:	4b4f      	ldr	r3, [pc, #316]	; (80012f0 <HAL_RCC_OscConfig+0x93c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d11a      	bne.n	80011f4 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011be:	4b4c      	ldr	r3, [pc, #304]	; (80012f0 <HAL_RCC_OscConfig+0x93c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a4b      	ldr	r2, [pc, #300]	; (80012f0 <HAL_RCC_OscConfig+0x93c>)
 80011c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011c8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011ca:	f7ff f857 	bl	800027c <HAL_GetTick>
 80011ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011d2:	e009      	b.n	80011e8 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011d4:	f7ff f852 	bl	800027c <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b64      	cmp	r3, #100	; 0x64
 80011e2:	d901      	bls.n	80011e8 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 80011e4:	2303      	movs	r3, #3
 80011e6:	e2cc      	b.n	8001782 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e8:	4b41      	ldr	r3, [pc, #260]	; (80012f0 <HAL_RCC_OscConfig+0x93c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d0ef      	beq.n	80011d4 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011f4:	1d3b      	adds	r3, r7, #4
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d106      	bne.n	800120c <HAL_RCC_OscConfig+0x858>
 80011fe:	4b3a      	ldr	r3, [pc, #232]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001200:	6a1b      	ldr	r3, [r3, #32]
 8001202:	4a39      	ldr	r2, [pc, #228]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6213      	str	r3, [r2, #32]
 800120a:	e02f      	b.n	800126c <HAL_RCC_OscConfig+0x8b8>
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10c      	bne.n	8001230 <HAL_RCC_OscConfig+0x87c>
 8001216:	4b34      	ldr	r3, [pc, #208]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	4a33      	ldr	r2, [pc, #204]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 800121c:	f023 0301 	bic.w	r3, r3, #1
 8001220:	6213      	str	r3, [r2, #32]
 8001222:	4b31      	ldr	r3, [pc, #196]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001224:	6a1b      	ldr	r3, [r3, #32]
 8001226:	4a30      	ldr	r2, [pc, #192]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001228:	f023 0304 	bic.w	r3, r3, #4
 800122c:	6213      	str	r3, [r2, #32]
 800122e:	e01d      	b.n	800126c <HAL_RCC_OscConfig+0x8b8>
 8001230:	1d3b      	adds	r3, r7, #4
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	68db      	ldr	r3, [r3, #12]
 8001236:	2b05      	cmp	r3, #5
 8001238:	d10c      	bne.n	8001254 <HAL_RCC_OscConfig+0x8a0>
 800123a:	4b2b      	ldr	r3, [pc, #172]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 800123c:	6a1b      	ldr	r3, [r3, #32]
 800123e:	4a2a      	ldr	r2, [pc, #168]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001240:	f043 0304 	orr.w	r3, r3, #4
 8001244:	6213      	str	r3, [r2, #32]
 8001246:	4b28      	ldr	r3, [pc, #160]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001248:	6a1b      	ldr	r3, [r3, #32]
 800124a:	4a27      	ldr	r2, [pc, #156]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6213      	str	r3, [r2, #32]
 8001252:	e00b      	b.n	800126c <HAL_RCC_OscConfig+0x8b8>
 8001254:	4b24      	ldr	r3, [pc, #144]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	4a23      	ldr	r2, [pc, #140]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 800125a:	f023 0301 	bic.w	r3, r3, #1
 800125e:	6213      	str	r3, [r2, #32]
 8001260:	4b21      	ldr	r3, [pc, #132]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001262:	6a1b      	ldr	r3, [r3, #32]
 8001264:	4a20      	ldr	r2, [pc, #128]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 8001266:	f023 0304 	bic.w	r3, r3, #4
 800126a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800126c:	1d3b      	adds	r3, r7, #4
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	68db      	ldr	r3, [r3, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d06b      	beq.n	800134e <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001276:	f7ff f801 	bl	800027c <HAL_GetTick>
 800127a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800127e:	e00b      	b.n	8001298 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001280:	f7fe fffc 	bl	800027c <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001290:	4293      	cmp	r3, r2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e274      	b.n	8001782 <HAL_RCC_OscConfig+0xdce>
 8001298:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800129c:	2202      	movs	r2, #2
 800129e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	fa93 f2a3 	rbit	r2, r3
 80012aa:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012b4:	2202      	movs	r2, #2
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	fa93 f2a3 	rbit	r2, r3
 80012c2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012c6:	601a      	str	r2, [r3, #0]
  return(result);
 80012c8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80012cc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012ce:	fab3 f383 	clz	r3, r3
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	095b      	lsrs	r3, r3, #5
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	f043 0302 	orr.w	r3, r3, #2
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d108      	bne.n	80012f4 <HAL_RCC_OscConfig+0x940>
 80012e2:	4b01      	ldr	r3, [pc, #4]	; (80012e8 <HAL_RCC_OscConfig+0x934>)
 80012e4:	6a1b      	ldr	r3, [r3, #32]
 80012e6:	e013      	b.n	8001310 <HAL_RCC_OscConfig+0x95c>
 80012e8:	40021000 	.word	0x40021000
 80012ec:	10908120 	.word	0x10908120
 80012f0:	40007000 	.word	0x40007000
 80012f4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80012f8:	2202      	movs	r2, #2
 80012fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012fc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	fa93 f2a3 	rbit	r2, r3
 8001306:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	4bbb      	ldr	r3, [pc, #748]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 800130e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001310:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001314:	2102      	movs	r1, #2
 8001316:	6011      	str	r1, [r2, #0]
 8001318:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800131c:	6812      	ldr	r2, [r2, #0]
 800131e:	fa92 f1a2 	rbit	r1, r2
 8001322:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001326:	6011      	str	r1, [r2, #0]
  return(result);
 8001328:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800132c:	6812      	ldr	r2, [r2, #0]
 800132e:	fab2 f282 	clz	r2, r2
 8001332:	b252      	sxtb	r2, r2
 8001334:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001338:	b252      	sxtb	r2, r2
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	f002 021f 	and.w	r2, r2, #31
 8001340:	2101      	movs	r1, #1
 8001342:	fa01 f202 	lsl.w	r2, r1, r2
 8001346:	4013      	ands	r3, r2
 8001348:	2b00      	cmp	r3, #0
 800134a:	d099      	beq.n	8001280 <HAL_RCC_OscConfig+0x8cc>
 800134c:	e064      	b.n	8001418 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800134e:	f7fe ff95 	bl	800027c <HAL_GetTick>
 8001352:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001356:	e00b      	b.n	8001370 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001358:	f7fe ff90 	bl	800027c <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	f241 3288 	movw	r2, #5000	; 0x1388
 8001368:	4293      	cmp	r3, r2
 800136a:	d901      	bls.n	8001370 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e208      	b.n	8001782 <HAL_RCC_OscConfig+0xdce>
 8001370:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001374:	2202      	movs	r2, #2
 8001376:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001378:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	fa93 f2a3 	rbit	r2, r3
 8001382:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800138c:	2202      	movs	r2, #2
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	fa93 f2a3 	rbit	r2, r3
 800139a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800139e:	601a      	str	r2, [r3, #0]
  return(result);
 80013a0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013a4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013a6:	fab3 f383 	clz	r3, r3
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	095b      	lsrs	r3, r3, #5
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d102      	bne.n	80013c0 <HAL_RCC_OscConfig+0xa0c>
 80013ba:	4b90      	ldr	r3, [pc, #576]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 80013bc:	6a1b      	ldr	r3, [r3, #32]
 80013be:	e00d      	b.n	80013dc <HAL_RCC_OscConfig+0xa28>
 80013c0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80013c4:	2202      	movs	r2, #2
 80013c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	fa93 f2a3 	rbit	r2, r3
 80013d2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	4b88      	ldr	r3, [pc, #544]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 80013da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013dc:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80013e0:	2102      	movs	r1, #2
 80013e2:	6011      	str	r1, [r2, #0]
 80013e4:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80013e8:	6812      	ldr	r2, [r2, #0]
 80013ea:	fa92 f1a2 	rbit	r1, r2
 80013ee:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013f2:	6011      	str	r1, [r2, #0]
  return(result);
 80013f4:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80013f8:	6812      	ldr	r2, [r2, #0]
 80013fa:	fab2 f282 	clz	r2, r2
 80013fe:	b252      	sxtb	r2, r2
 8001400:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001404:	b252      	sxtb	r2, r2
 8001406:	b2d2      	uxtb	r2, r2
 8001408:	f002 021f 	and.w	r2, r2, #31
 800140c:	2101      	movs	r1, #1
 800140e:	fa01 f202 	lsl.w	r2, r1, r2
 8001412:	4013      	ands	r3, r2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d19f      	bne.n	8001358 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001418:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800141c:	2b01      	cmp	r3, #1
 800141e:	d105      	bne.n	800142c <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001420:	4b76      	ldr	r3, [pc, #472]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 8001422:	69db      	ldr	r3, [r3, #28]
 8001424:	4a75      	ldr	r2, [pc, #468]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 8001426:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800142a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	2b00      	cmp	r3, #0
 8001434:	f000 81a4 	beq.w	8001780 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001438:	4b70      	ldr	r3, [pc, #448]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f003 030c 	and.w	r3, r3, #12
 8001440:	2b08      	cmp	r3, #8
 8001442:	f000 819b 	beq.w	800177c <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	69db      	ldr	r3, [r3, #28]
 800144c:	2b02      	cmp	r3, #2
 800144e:	f040 8113 	bne.w	8001678 <HAL_RCC_OscConfig+0xcc4>
 8001452:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001456:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800145a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800145c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	fa93 f2a3 	rbit	r2, r3
 8001466:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800146a:	601a      	str	r2, [r3, #0]
  return(result);
 800146c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001470:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001472:	fab3 f383 	clz	r3, r3
 8001476:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800147a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	461a      	mov	r2, r3
 8001482:	2300      	movs	r3, #0
 8001484:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001486:	f7fe fef9 	bl	800027c <HAL_GetTick>
 800148a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800148e:	e009      	b.n	80014a4 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001490:	f7fe fef4 	bl	800027c <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e16e      	b.n	8001782 <HAL_RCC_OscConfig+0xdce>
 80014a4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80014a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ae:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	fa93 f2a3 	rbit	r2, r3
 80014b8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80014bc:	601a      	str	r2, [r3, #0]
  return(result);
 80014be:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80014c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014c4:	fab3 f383 	clz	r3, r3
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	095b      	lsrs	r3, r3, #5
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	f043 0301 	orr.w	r3, r3, #1
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d102      	bne.n	80014de <HAL_RCC_OscConfig+0xb2a>
 80014d8:	4b48      	ldr	r3, [pc, #288]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	e01b      	b.n	8001516 <HAL_RCC_OscConfig+0xb62>
 80014de:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	fa93 f2a3 	rbit	r2, r3
 80014f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80014fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	fa93 f2a3 	rbit	r2, r3
 800150c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	4b3a      	ldr	r3, [pc, #232]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 8001514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001516:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800151a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800151e:	6011      	str	r1, [r2, #0]
 8001520:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001524:	6812      	ldr	r2, [r2, #0]
 8001526:	fa92 f1a2 	rbit	r1, r2
 800152a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800152e:	6011      	str	r1, [r2, #0]
  return(result);
 8001530:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001534:	6812      	ldr	r2, [r2, #0]
 8001536:	fab2 f282 	clz	r2, r2
 800153a:	b252      	sxtb	r2, r2
 800153c:	f042 0220 	orr.w	r2, r2, #32
 8001540:	b252      	sxtb	r2, r2
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	f002 021f 	and.w	r2, r2, #31
 8001548:	2101      	movs	r1, #1
 800154a:	fa01 f202 	lsl.w	r2, r1, r2
 800154e:	4013      	ands	r3, r2
 8001550:	2b00      	cmp	r3, #0
 8001552:	d19d      	bne.n	8001490 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001554:	4b29      	ldr	r3, [pc, #164]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	6a1b      	ldr	r3, [r3, #32]
 8001568:	430b      	orrs	r3, r1
 800156a:	4924      	ldr	r1, [pc, #144]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 800156c:	4313      	orrs	r3, r2
 800156e:	604b      	str	r3, [r1, #4]
 8001570:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001574:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001578:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	fa93 f2a3 	rbit	r2, r3
 8001584:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001588:	601a      	str	r2, [r3, #0]
  return(result);
 800158a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800158e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001590:	fab3 f383 	clz	r3, r3
 8001594:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001598:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	461a      	mov	r2, r3
 80015a0:	2301      	movs	r3, #1
 80015a2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a4:	f7fe fe6a 	bl	800027c <HAL_GetTick>
 80015a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015ac:	e009      	b.n	80015c2 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ae:	f7fe fe65 	bl	800027c <HAL_GetTick>
 80015b2:	4602      	mov	r2, r0
 80015b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e0df      	b.n	8001782 <HAL_RCC_OscConfig+0xdce>
 80015c2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	fa93 f2a3 	rbit	r2, r3
 80015d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80015da:	601a      	str	r2, [r3, #0]
  return(result);
 80015dc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80015e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015e2:	fab3 f383 	clz	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	095b      	lsrs	r3, r3, #5
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d104      	bne.n	8001600 <HAL_RCC_OscConfig+0xc4c>
 80015f6:	4b01      	ldr	r3, [pc, #4]	; (80015fc <HAL_RCC_OscConfig+0xc48>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	e01d      	b.n	8001638 <HAL_RCC_OscConfig+0xc84>
 80015fc:	40021000 	.word	0x40021000
 8001600:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001604:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001608:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	fa93 f2a3 	rbit	r2, r3
 8001614:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800161e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	fa93 f2a3 	rbit	r2, r3
 800162e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	4b55      	ldr	r3, [pc, #340]	; (800178c <HAL_RCC_OscConfig+0xdd8>)
 8001636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001638:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800163c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001640:	6011      	str	r1, [r2, #0]
 8001642:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001646:	6812      	ldr	r2, [r2, #0]
 8001648:	fa92 f1a2 	rbit	r1, r2
 800164c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001650:	6011      	str	r1, [r2, #0]
  return(result);
 8001652:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001656:	6812      	ldr	r2, [r2, #0]
 8001658:	fab2 f282 	clz	r2, r2
 800165c:	b252      	sxtb	r2, r2
 800165e:	f042 0220 	orr.w	r2, r2, #32
 8001662:	b252      	sxtb	r2, r2
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	f002 021f 	and.w	r2, r2, #31
 800166a:	2101      	movs	r1, #1
 800166c:	fa01 f202 	lsl.w	r2, r1, r2
 8001670:	4013      	ands	r3, r2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d09b      	beq.n	80015ae <HAL_RCC_OscConfig+0xbfa>
 8001676:	e083      	b.n	8001780 <HAL_RCC_OscConfig+0xdcc>
 8001678:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800167c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001680:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001682:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	fa93 f2a3 	rbit	r2, r3
 800168c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001690:	601a      	str	r2, [r3, #0]
  return(result);
 8001692:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001696:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001698:	fab3 f383 	clz	r3, r3
 800169c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	461a      	mov	r2, r3
 80016a8:	2300      	movs	r3, #0
 80016aa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ac:	f7fe fde6 	bl	800027c <HAL_GetTick>
 80016b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016b4:	e009      	b.n	80016ca <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b6:	f7fe fde1 	bl	800027c <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e05b      	b.n	8001782 <HAL_RCC_OscConfig+0xdce>
 80016ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	fa93 f2a3 	rbit	r2, r3
 80016de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016e2:	601a      	str	r2, [r3, #0]
  return(result);
 80016e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ea:	fab3 f383 	clz	r3, r3
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	095b      	lsrs	r3, r3, #5
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d102      	bne.n	8001704 <HAL_RCC_OscConfig+0xd50>
 80016fe:	4b23      	ldr	r3, [pc, #140]	; (800178c <HAL_RCC_OscConfig+0xdd8>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	e01b      	b.n	800173c <HAL_RCC_OscConfig+0xd88>
 8001704:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001708:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800170c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800170e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	fa93 f2a3 	rbit	r2, r3
 8001718:	f107 0320 	add.w	r3, r7, #32
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	f107 031c 	add.w	r3, r7, #28
 8001722:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	f107 031c 	add.w	r3, r7, #28
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	fa93 f2a3 	rbit	r2, r3
 8001732:	f107 0318 	add.w	r3, r7, #24
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	4b14      	ldr	r3, [pc, #80]	; (800178c <HAL_RCC_OscConfig+0xdd8>)
 800173a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173c:	f107 0214 	add.w	r2, r7, #20
 8001740:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001744:	6011      	str	r1, [r2, #0]
 8001746:	f107 0214 	add.w	r2, r7, #20
 800174a:	6812      	ldr	r2, [r2, #0]
 800174c:	fa92 f1a2 	rbit	r1, r2
 8001750:	f107 0210 	add.w	r2, r7, #16
 8001754:	6011      	str	r1, [r2, #0]
  return(result);
 8001756:	f107 0210 	add.w	r2, r7, #16
 800175a:	6812      	ldr	r2, [r2, #0]
 800175c:	fab2 f282 	clz	r2, r2
 8001760:	b252      	sxtb	r2, r2
 8001762:	f042 0220 	orr.w	r2, r2, #32
 8001766:	b252      	sxtb	r2, r2
 8001768:	b2d2      	uxtb	r2, r2
 800176a:	f002 021f 	and.w	r2, r2, #31
 800176e:	2101      	movs	r1, #1
 8001770:	fa01 f202 	lsl.w	r2, r1, r2
 8001774:	4013      	ands	r3, r2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d19d      	bne.n	80016b6 <HAL_RCC_OscConfig+0xd02>
 800177a:	e001      	b.n	8001780 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e000      	b.n	8001782 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40021000 	.word	0x40021000

08001790 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b09e      	sub	sp, #120	; 0x78
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800179a:	2300      	movs	r3, #0
 800179c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d101      	bne.n	80017a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e164      	b.n	8001a72 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017a8:	4b92      	ldr	r3, [pc, #584]	; (80019f4 <HAL_RCC_ClockConfig+0x264>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0307 	and.w	r3, r3, #7
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d910      	bls.n	80017d8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b6:	4b8f      	ldr	r3, [pc, #572]	; (80019f4 <HAL_RCC_ClockConfig+0x264>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f023 0207 	bic.w	r2, r3, #7
 80017be:	498d      	ldr	r1, [pc, #564]	; (80019f4 <HAL_RCC_ClockConfig+0x264>)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c6:	4b8b      	ldr	r3, [pc, #556]	; (80019f4 <HAL_RCC_ClockConfig+0x264>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d001      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e14c      	b.n	8001a72 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0302 	and.w	r3, r3, #2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d008      	beq.n	80017f6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e4:	4b84      	ldr	r3, [pc, #528]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	4981      	ldr	r1, [pc, #516]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f000 80df 	beq.w	80019c2 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d13d      	bne.n	8001888 <HAL_RCC_ClockConfig+0xf8>
 800180c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001810:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001812:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001814:	fa93 f3a3 	rbit	r3, r3
 8001818:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 800181a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181c:	fab3 f383 	clz	r3, r3
 8001820:	b2db      	uxtb	r3, r3
 8001822:	095b      	lsrs	r3, r3, #5
 8001824:	b2db      	uxtb	r3, r3
 8001826:	f043 0301 	orr.w	r3, r3, #1
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2b01      	cmp	r3, #1
 800182e:	d102      	bne.n	8001836 <HAL_RCC_ClockConfig+0xa6>
 8001830:	4b71      	ldr	r3, [pc, #452]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	e00f      	b.n	8001856 <HAL_RCC_ClockConfig+0xc6>
 8001836:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800183a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800183e:	fa93 f3a3 	rbit	r3, r3
 8001842:	667b      	str	r3, [r7, #100]	; 0x64
 8001844:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001848:	663b      	str	r3, [r7, #96]	; 0x60
 800184a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800184c:	fa93 f3a3 	rbit	r3, r3
 8001850:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001852:	4b69      	ldr	r3, [pc, #420]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 8001854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001856:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800185a:	65ba      	str	r2, [r7, #88]	; 0x58
 800185c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800185e:	fa92 f2a2 	rbit	r2, r2
 8001862:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001864:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001866:	fab2 f282 	clz	r2, r2
 800186a:	b252      	sxtb	r2, r2
 800186c:	f042 0220 	orr.w	r2, r2, #32
 8001870:	b252      	sxtb	r2, r2
 8001872:	b2d2      	uxtb	r2, r2
 8001874:	f002 021f 	and.w	r2, r2, #31
 8001878:	2101      	movs	r1, #1
 800187a:	fa01 f202 	lsl.w	r2, r1, r2
 800187e:	4013      	ands	r3, r2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d17d      	bne.n	8001980 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e0f4      	b.n	8001a72 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b02      	cmp	r3, #2
 800188e:	d13d      	bne.n	800190c <HAL_RCC_ClockConfig+0x17c>
 8001890:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001894:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001896:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001898:	fa93 f3a3 	rbit	r3, r3
 800189c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 800189e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018a0:	fab3 f383 	clz	r3, r3
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	095b      	lsrs	r3, r3, #5
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	f043 0301 	orr.w	r3, r3, #1
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d102      	bne.n	80018ba <HAL_RCC_ClockConfig+0x12a>
 80018b4:	4b50      	ldr	r3, [pc, #320]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	e00f      	b.n	80018da <HAL_RCC_ClockConfig+0x14a>
 80018ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018be:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018c2:	fa93 f3a3 	rbit	r3, r3
 80018c6:	647b      	str	r3, [r7, #68]	; 0x44
 80018c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018cc:	643b      	str	r3, [r7, #64]	; 0x40
 80018ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018d0:	fa93 f3a3 	rbit	r3, r3
 80018d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018d6:	4b48      	ldr	r3, [pc, #288]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 80018d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018de:	63ba      	str	r2, [r7, #56]	; 0x38
 80018e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80018e2:	fa92 f2a2 	rbit	r2, r2
 80018e6:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80018e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80018ea:	fab2 f282 	clz	r2, r2
 80018ee:	b252      	sxtb	r2, r2
 80018f0:	f042 0220 	orr.w	r2, r2, #32
 80018f4:	b252      	sxtb	r2, r2
 80018f6:	b2d2      	uxtb	r2, r2
 80018f8:	f002 021f 	and.w	r2, r2, #31
 80018fc:	2101      	movs	r1, #1
 80018fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001902:	4013      	ands	r3, r2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d13b      	bne.n	8001980 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e0b2      	b.n	8001a72 <HAL_RCC_ClockConfig+0x2e2>
 800190c:	2302      	movs	r3, #2
 800190e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001912:	fa93 f3a3 	rbit	r3, r3
 8001916:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191a:	fab3 f383 	clz	r3, r3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	095b      	lsrs	r3, r3, #5
 8001922:	b2db      	uxtb	r3, r3
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b01      	cmp	r3, #1
 800192c:	d102      	bne.n	8001934 <HAL_RCC_ClockConfig+0x1a4>
 800192e:	4b32      	ldr	r3, [pc, #200]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	e00d      	b.n	8001950 <HAL_RCC_ClockConfig+0x1c0>
 8001934:	2302      	movs	r3, #2
 8001936:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800193a:	fa93 f3a3 	rbit	r3, r3
 800193e:	627b      	str	r3, [r7, #36]	; 0x24
 8001940:	2302      	movs	r3, #2
 8001942:	623b      	str	r3, [r7, #32]
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	fa93 f3a3 	rbit	r3, r3
 800194a:	61fb      	str	r3, [r7, #28]
 800194c:	4b2a      	ldr	r3, [pc, #168]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 800194e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001950:	2202      	movs	r2, #2
 8001952:	61ba      	str	r2, [r7, #24]
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	fa92 f2a2 	rbit	r2, r2
 800195a:	617a      	str	r2, [r7, #20]
  return(result);
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	fab2 f282 	clz	r2, r2
 8001962:	b252      	sxtb	r2, r2
 8001964:	f042 0220 	orr.w	r2, r2, #32
 8001968:	b252      	sxtb	r2, r2
 800196a:	b2d2      	uxtb	r2, r2
 800196c:	f002 021f 	and.w	r2, r2, #31
 8001970:	2101      	movs	r1, #1
 8001972:	fa01 f202 	lsl.w	r2, r1, r2
 8001976:	4013      	ands	r3, r2
 8001978:	2b00      	cmp	r3, #0
 800197a:	d101      	bne.n	8001980 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e078      	b.n	8001a72 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001980:	4b1d      	ldr	r3, [pc, #116]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f023 0203 	bic.w	r2, r3, #3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	491a      	ldr	r1, [pc, #104]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 800198e:	4313      	orrs	r3, r2
 8001990:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001992:	f7fe fc73 	bl	800027c <HAL_GetTick>
 8001996:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001998:	e00a      	b.n	80019b0 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800199a:	f7fe fc6f 	bl	800027c <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e060      	b.n	8001a72 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019b0:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <HAL_RCC_ClockConfig+0x268>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 020c 	and.w	r2, r3, #12
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	429a      	cmp	r2, r3
 80019c0:	d1eb      	bne.n	800199a <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019c2:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <HAL_RCC_ClockConfig+0x264>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d215      	bcs.n	80019fc <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019d0:	4b08      	ldr	r3, [pc, #32]	; (80019f4 <HAL_RCC_ClockConfig+0x264>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f023 0207 	bic.w	r2, r3, #7
 80019d8:	4906      	ldr	r1, [pc, #24]	; (80019f4 <HAL_RCC_ClockConfig+0x264>)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	4313      	orrs	r3, r2
 80019de:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019e0:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <HAL_RCC_ClockConfig+0x264>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	683a      	ldr	r2, [r7, #0]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d006      	beq.n	80019fc <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e03f      	b.n	8001a72 <HAL_RCC_ClockConfig+0x2e2>
 80019f2:	bf00      	nop
 80019f4:	40022000 	.word	0x40022000
 80019f8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0304 	and.w	r3, r3, #4
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d008      	beq.n	8001a1a <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a08:	4b1c      	ldr	r3, [pc, #112]	; (8001a7c <HAL_RCC_ClockConfig+0x2ec>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	4919      	ldr	r1, [pc, #100]	; (8001a7c <HAL_RCC_ClockConfig+0x2ec>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d009      	beq.n	8001a3a <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a26:	4b15      	ldr	r3, [pc, #84]	; (8001a7c <HAL_RCC_ClockConfig+0x2ec>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	4911      	ldr	r1, [pc, #68]	; (8001a7c <HAL_RCC_ClockConfig+0x2ec>)
 8001a36:	4313      	orrs	r3, r2
 8001a38:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001a3a:	f000 f825 	bl	8001a88 <HAL_RCC_GetSysClockFreq>
 8001a3e:	4601      	mov	r1, r0
 8001a40:	4b0e      	ldr	r3, [pc, #56]	; (8001a7c <HAL_RCC_ClockConfig+0x2ec>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a48:	23f0      	movs	r3, #240	; 0xf0
 8001a4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	fa93 f3a3 	rbit	r3, r3
 8001a52:	60fb      	str	r3, [r7, #12]
  return(result);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	fab3 f383 	clz	r3, r3
 8001a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a5e:	4a08      	ldr	r2, [pc, #32]	; (8001a80 <HAL_RCC_ClockConfig+0x2f0>)
 8001a60:	5cd3      	ldrb	r3, [r2, r3]
 8001a62:	fa21 f303 	lsr.w	r3, r1, r3
 8001a66:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <HAL_RCC_ClockConfig+0x2f4>)
 8001a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	f7fe fbc2 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3778      	adds	r7, #120	; 0x78
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	0800271c 	.word	0x0800271c
 8001a84:	20000008 	.word	0x20000008

08001a88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b08b      	sub	sp, #44	; 0x2c
 8001a8c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
 8001a92:	2300      	movs	r3, #0
 8001a94:	61bb      	str	r3, [r7, #24]
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001aa2:	4b29      	ldr	r3, [pc, #164]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	f003 030c 	and.w	r3, r3, #12
 8001aae:	2b04      	cmp	r3, #4
 8001ab0:	d002      	beq.n	8001ab8 <HAL_RCC_GetSysClockFreq+0x30>
 8001ab2:	2b08      	cmp	r3, #8
 8001ab4:	d003      	beq.n	8001abe <HAL_RCC_GetSysClockFreq+0x36>
 8001ab6:	e03c      	b.n	8001b32 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ab8:	4b24      	ldr	r3, [pc, #144]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001aba:	623b      	str	r3, [r7, #32]
      break;
 8001abc:	e03c      	b.n	8001b38 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ac4:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001ac8:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	fa93 f3a3 	rbit	r3, r3
 8001ad0:	607b      	str	r3, [r7, #4]
  return(result);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	fab3 f383 	clz	r3, r3
 8001ad8:	fa22 f303 	lsr.w	r3, r2, r3
 8001adc:	4a1c      	ldr	r2, [pc, #112]	; (8001b50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ade:	5cd3      	ldrb	r3, [r2, r3]
 8001ae0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001ae2:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae6:	f003 020f 	and.w	r2, r3, #15
 8001aea:	230f      	movs	r3, #15
 8001aec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	fa93 f3a3 	rbit	r3, r3
 8001af4:	60fb      	str	r3, [r7, #12]
  return(result);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	fab3 f383 	clz	r3, r3
 8001afc:	fa22 f303 	lsr.w	r3, r2, r3
 8001b00:	4a14      	ldr	r2, [pc, #80]	; (8001b54 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001b02:	5cd3      	ldrb	r3, [r2, r3]
 8001b04:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d008      	beq.n	8001b22 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001b10:	4a0e      	ldr	r2, [pc, #56]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	fb02 f303 	mul.w	r3, r2, r3
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b20:	e004      	b.n	8001b2c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	4a0c      	ldr	r2, [pc, #48]	; (8001b58 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001b26:	fb02 f303 	mul.w	r3, r2, r3
 8001b2a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2e:	623b      	str	r3, [r7, #32]
      break;
 8001b30:	e002      	b.n	8001b38 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001b34:	623b      	str	r3, [r7, #32]
      break;
 8001b36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b38:	6a3b      	ldr	r3, [r7, #32]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	372c      	adds	r7, #44	; 0x2c
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	007a1200 	.word	0x007a1200
 8001b50:	080026fc 	.word	0x080026fc
 8001b54:	0800270c 	.word	0x0800270c
 8001b58:	003d0900 	.word	0x003d0900

08001b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b60:	4b03      	ldr	r3, [pc, #12]	; (8001b70 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b62:	681b      	ldr	r3, [r3, #0]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	20000008 	.word	0x20000008

08001b74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001b7a:	f7ff ffef 	bl	8001b5c <HAL_RCC_GetHCLKFreq>
 8001b7e:	4601      	mov	r1, r0
 8001b80:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001b88:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001b8c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	fa93 f3a3 	rbit	r3, r3
 8001b94:	603b      	str	r3, [r7, #0]
  return(result);
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	fab3 f383 	clz	r3, r3
 8001b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba0:	4a04      	ldr	r2, [pc, #16]	; (8001bb4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001ba2:	5cd3      	ldrb	r3, [r2, r3]
 8001ba4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	0800272c 	.word	0x0800272c

08001bb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001bbe:	f7ff ffcd 	bl	8001b5c <HAL_RCC_GetHCLKFreq>
 8001bc2:	4601      	mov	r1, r0
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8001bcc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001bd0:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	fa93 f3a3 	rbit	r3, r3
 8001bd8:	603b      	str	r3, [r7, #0]
  return(result);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	fab3 f383 	clz	r3, r3
 8001be0:	fa22 f303 	lsr.w	r3, r2, r3
 8001be4:	4a04      	ldr	r2, [pc, #16]	; (8001bf8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001be6:	5cd3      	ldrb	r3, [r2, r3]
 8001be8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001bec:	4618      	mov	r0, r3
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	0800272c 	.word	0x0800272c

08001bfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e043      	b.n	8001c96 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d106      	bne.n	8001c28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 fc4c 	bl	80024c0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2224      	movs	r2, #36	; 0x24
 8001c2c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f022 0201 	bic.w	r2, r2, #1
 8001c3e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f000 f82d 	bl	8001ca0 <UART_SetConfig>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d101      	bne.n	8001c50 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e022      	b.n	8001c96 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d002      	beq.n	8001c5e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f000 f987 	bl	8001f6c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	685a      	ldr	r2, [r3, #4]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c6c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c7c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f042 0201 	orr.w	r2, r2, #1
 8001c8c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 fa0e 	bl	80020b0 <UART_CheckIdleState>
 8001c94:	4603      	mov	r3, r0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
	...

08001ca0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8001cac:	2310      	movs	r3, #16
 8001cae:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689a      	ldr	r2, [r3, #8]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	691b      	ldr	r3, [r3, #16]
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69db      	ldr	r3, [r3, #28]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	4b9f      	ldr	r3, [pc, #636]	; (8001f58 <UART_SetConfig+0x2b8>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	6812      	ldr	r2, [r2, #0]
 8001ce2:	68f9      	ldr	r1, [r7, #12]
 8001ce4:	430b      	orrs	r3, r1
 8001ce6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	68da      	ldr	r2, [r3, #12]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699a      	ldr	r2, [r3, #24]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a8e      	ldr	r2, [pc, #568]	; (8001f5c <UART_SetConfig+0x2bc>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d121      	bne.n	8001d6c <UART_SetConfig+0xcc>
 8001d28:	4b8d      	ldr	r3, [pc, #564]	; (8001f60 <UART_SetConfig+0x2c0>)
 8001d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2c:	f003 0303 	and.w	r3, r3, #3
 8001d30:	2b03      	cmp	r3, #3
 8001d32:	d817      	bhi.n	8001d64 <UART_SetConfig+0xc4>
 8001d34:	a201      	add	r2, pc, #4	; (adr r2, 8001d3c <UART_SetConfig+0x9c>)
 8001d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d3a:	bf00      	nop
 8001d3c:	08001d4d 	.word	0x08001d4d
 8001d40:	08001d59 	.word	0x08001d59
 8001d44:	08001d5f 	.word	0x08001d5f
 8001d48:	08001d53 	.word	0x08001d53
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	75fb      	strb	r3, [r7, #23]
 8001d50:	e01e      	b.n	8001d90 <UART_SetConfig+0xf0>
 8001d52:	2302      	movs	r3, #2
 8001d54:	75fb      	strb	r3, [r7, #23]
 8001d56:	e01b      	b.n	8001d90 <UART_SetConfig+0xf0>
 8001d58:	2304      	movs	r3, #4
 8001d5a:	75fb      	strb	r3, [r7, #23]
 8001d5c:	e018      	b.n	8001d90 <UART_SetConfig+0xf0>
 8001d5e:	2308      	movs	r3, #8
 8001d60:	75fb      	strb	r3, [r7, #23]
 8001d62:	e015      	b.n	8001d90 <UART_SetConfig+0xf0>
 8001d64:	2310      	movs	r3, #16
 8001d66:	75fb      	strb	r3, [r7, #23]
 8001d68:	bf00      	nop
 8001d6a:	e011      	b.n	8001d90 <UART_SetConfig+0xf0>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a7c      	ldr	r2, [pc, #496]	; (8001f64 <UART_SetConfig+0x2c4>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d102      	bne.n	8001d7c <UART_SetConfig+0xdc>
 8001d76:	2300      	movs	r3, #0
 8001d78:	75fb      	strb	r3, [r7, #23]
 8001d7a:	e009      	b.n	8001d90 <UART_SetConfig+0xf0>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a79      	ldr	r2, [pc, #484]	; (8001f68 <UART_SetConfig+0x2c8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d102      	bne.n	8001d8c <UART_SetConfig+0xec>
 8001d86:	2300      	movs	r3, #0
 8001d88:	75fb      	strb	r3, [r7, #23]
 8001d8a:	e001      	b.n	8001d90 <UART_SetConfig+0xf0>
 8001d8c:	2310      	movs	r3, #16
 8001d8e:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	69db      	ldr	r3, [r3, #28]
 8001d94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d98:	d16f      	bne.n	8001e7a <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 8001d9a:	7dfb      	ldrb	r3, [r7, #23]
 8001d9c:	2b08      	cmp	r3, #8
 8001d9e:	d857      	bhi.n	8001e50 <UART_SetConfig+0x1b0>
 8001da0:	a201      	add	r2, pc, #4	; (adr r2, 8001da8 <UART_SetConfig+0x108>)
 8001da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001da6:	bf00      	nop
 8001da8:	08001dcd 	.word	0x08001dcd
 8001dac:	08001de9 	.word	0x08001de9
 8001db0:	08001e05 	.word	0x08001e05
 8001db4:	08001e51 	.word	0x08001e51
 8001db8:	08001e1f 	.word	0x08001e1f
 8001dbc:	08001e51 	.word	0x08001e51
 8001dc0:	08001e51 	.word	0x08001e51
 8001dc4:	08001e51 	.word	0x08001e51
 8001dc8:	08001e3b 	.word	0x08001e3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001dcc:	f7ff fed2 	bl	8001b74 <HAL_RCC_GetPCLK1Freq>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	005a      	lsls	r2, r3, #1
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	085b      	lsrs	r3, r3, #1
 8001dda:	441a      	add	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de4:	82bb      	strh	r3, [r7, #20]
        break;
 8001de6:	e036      	b.n	8001e56 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001de8:	f7ff fee6 	bl	8001bb8 <HAL_RCC_GetPCLK2Freq>
 8001dec:	4603      	mov	r3, r0
 8001dee:	005a      	lsls	r2, r3, #1
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	085b      	lsrs	r3, r3, #1
 8001df6:	441a      	add	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e00:	82bb      	strh	r3, [r7, #20]
        break;
 8001e02:	e028      	b.n	8001e56 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	085b      	lsrs	r3, r3, #1
 8001e0a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001e0e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6852      	ldr	r2, [r2, #4]
 8001e16:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e1a:	82bb      	strh	r3, [r7, #20]
        break;
 8001e1c:	e01b      	b.n	8001e56 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e1e:	f7ff fe33 	bl	8001a88 <HAL_RCC_GetSysClockFreq>
 8001e22:	4603      	mov	r3, r0
 8001e24:	005a      	lsls	r2, r3, #1
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	085b      	lsrs	r3, r3, #1
 8001e2c:	441a      	add	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e36:	82bb      	strh	r3, [r7, #20]
        break;
 8001e38:	e00d      	b.n	8001e56 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	085b      	lsrs	r3, r3, #1
 8001e40:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e4c:	82bb      	strh	r3, [r7, #20]
        break;
 8001e4e:	e002      	b.n	8001e56 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	74fb      	strb	r3, [r7, #19]
        break;
 8001e54:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001e56:	8abb      	ldrh	r3, [r7, #20]
 8001e58:	f023 030f 	bic.w	r3, r3, #15
 8001e5c:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001e5e:	8abb      	ldrh	r3, [r7, #20]
 8001e60:	105b      	asrs	r3, r3, #1
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	897b      	ldrh	r3, [r7, #10]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	897a      	ldrh	r2, [r7, #10]
 8001e76:	60da      	str	r2, [r3, #12]
 8001e78:	e069      	b.n	8001f4e <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8001e7a:	7dfb      	ldrb	r3, [r7, #23]
 8001e7c:	2b08      	cmp	r3, #8
 8001e7e:	d863      	bhi.n	8001f48 <UART_SetConfig+0x2a8>
 8001e80:	a201      	add	r2, pc, #4	; (adr r2, 8001e88 <UART_SetConfig+0x1e8>)
 8001e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e86:	bf00      	nop
 8001e88:	08001ead 	.word	0x08001ead
 8001e8c:	08001ecd 	.word	0x08001ecd
 8001e90:	08001eed 	.word	0x08001eed
 8001e94:	08001f49 	.word	0x08001f49
 8001e98:	08001f0d 	.word	0x08001f0d
 8001e9c:	08001f49 	.word	0x08001f49
 8001ea0:	08001f49 	.word	0x08001f49
 8001ea4:	08001f49 	.word	0x08001f49
 8001ea8:	08001f2d 	.word	0x08001f2d
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001eac:	f7ff fe62 	bl	8001b74 <HAL_RCC_GetPCLK1Freq>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	085b      	lsrs	r3, r3, #1
 8001eb8:	441a      	add	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	60da      	str	r2, [r3, #12]
        break;
 8001eca:	e040      	b.n	8001f4e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001ecc:	f7ff fe74 	bl	8001bb8 <HAL_RCC_GetPCLK2Freq>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	085b      	lsrs	r3, r3, #1
 8001ed8:	441a      	add	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	60da      	str	r2, [r3, #12]
        break;
 8001eea:	e030      	b.n	8001f4e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	085b      	lsrs	r3, r3, #1
 8001ef2:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001ef6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6852      	ldr	r2, [r2, #4]
 8001efe:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	60da      	str	r2, [r3, #12]
        break;
 8001f0a:	e020      	b.n	8001f4e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f0c:	f7ff fdbc 	bl	8001a88 <HAL_RCC_GetSysClockFreq>
 8001f10:	4602      	mov	r2, r0
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	085b      	lsrs	r3, r3, #1
 8001f18:	441a      	add	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	60da      	str	r2, [r3, #12]
        break;
 8001f2a:	e010      	b.n	8001f4e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	085b      	lsrs	r3, r3, #1
 8001f32:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60da      	str	r2, [r3, #12]
        break;
 8001f46:	e002      	b.n	8001f4e <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	74fb      	strb	r3, [r7, #19]
        break;
 8001f4c:	bf00      	nop
    }
  }

  return ret;
 8001f4e:	7cfb      	ldrb	r3, [r7, #19]

}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3718      	adds	r7, #24
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	efff69f3 	.word	0xefff69f3
 8001f5c:	40013800 	.word	0x40013800
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40004400 	.word	0x40004400
 8001f68:	40004800 	.word	0x40004800

08001f6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d00a      	beq.n	8001f96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	430a      	orrs	r2, r1
 8001f94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00a      	beq.n	8001fb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbc:	f003 0304 	and.w	r3, r3, #4
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d00a      	beq.n	8001fda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fde:	f003 0308 	and.w	r3, r3, #8
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d00a      	beq.n	8001ffc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002000:	f003 0310 	and.w	r3, r3, #16
 8002004:	2b00      	cmp	r3, #0
 8002006:	d00a      	beq.n	800201e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	430a      	orrs	r2, r1
 800201c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002022:	f003 0320 	and.w	r3, r3, #32
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00a      	beq.n	8002040 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002048:	2b00      	cmp	r3, #0
 800204a:	d01a      	beq.n	8002082 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	430a      	orrs	r2, r1
 8002060:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800206a:	d10a      	bne.n	8002082 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00a      	beq.n	80020a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	605a      	str	r2, [r3, #4]
  }
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af02      	add	r7, sp, #8
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80020c2:	f7fe f8db 	bl	800027c <HAL_GetTick>
 80020c6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0308 	and.w	r3, r3, #8
 80020d2:	2b08      	cmp	r3, #8
 80020d4:	d10e      	bne.n	80020f4 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80020d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	2200      	movs	r2, #0
 80020e0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f000 f82c 	bl	8002142 <UART_WaitOnFlagUntilTimeout>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e022      	b.n	800213a <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0304 	and.w	r3, r3, #4
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d10e      	bne.n	8002120 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002102:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f000 f816 	bl	8002142 <UART_WaitOnFlagUntilTimeout>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e00c      	b.n	800213a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2220      	movs	r2, #32
 8002124:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2220      	movs	r2, #32
 800212c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	3710      	adds	r7, #16
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b084      	sub	sp, #16
 8002146:	af00      	add	r7, sp, #0
 8002148:	60f8      	str	r0, [r7, #12]
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	603b      	str	r3, [r7, #0]
 800214e:	4613      	mov	r3, r2
 8002150:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002152:	e02c      	b.n	80021ae <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800215a:	d028      	beq.n	80021ae <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d007      	beq.n	8002172 <UART_WaitOnFlagUntilTimeout+0x30>
 8002162:	f7fe f88b 	bl	800027c <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	429a      	cmp	r2, r3
 8002170:	d21d      	bcs.n	80021ae <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002180:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	689a      	ldr	r2, [r3, #8]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f022 0201 	bic.w	r2, r2, #1
 8002190:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2220      	movs	r2, #32
 8002196:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2220      	movs	r2, #32
 800219e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e00f      	b.n	80021ce <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	69da      	ldr	r2, [r3, #28]
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	4013      	ands	r3, r2
 80021b8:	68ba      	ldr	r2, [r7, #8]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	bf0c      	ite	eq
 80021be:	2301      	moveq	r3, #1
 80021c0:	2300      	movne	r3, #0
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	461a      	mov	r2, r3
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d0c3      	beq.n	8002154 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021dc:	f7fd fff4 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021e0:	f000 f824 	bl	800222c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021e4:	f000 f8b8 	bl	8002358 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80021e8:	f000 f886 	bl	80022f8 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 80021ec:	f000 f85a 	bl	80022a4 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80021f0:	2100      	movs	r1, #0
 80021f2:	480d      	ldr	r0, [pc, #52]	; (8002228 <main+0x50>)
 80021f4:	f7fe f99c 	bl	8000530 <HAL_DAC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2000);
 80021f8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80021fc:	2200      	movs	r2, #0
 80021fe:	2100      	movs	r1, #0
 8002200:	4809      	ldr	r0, [pc, #36]	; (8002228 <main+0x50>)
 8002202:	f7fe f970 	bl	80004e6 <HAL_DAC_SetValue>
	  HAL_Delay(500);
 8002206:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800220a:	f7fe f843 	bl	8000294 <HAL_Delay>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 4095);
 800220e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002212:	2200      	movs	r2, #0
 8002214:	2100      	movs	r1, #0
 8002216:	4804      	ldr	r0, [pc, #16]	; (8002228 <main+0x50>)
 8002218:	f7fe f965 	bl	80004e6 <HAL_DAC_SetValue>
	  HAL_Delay(500);
 800221c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002220:	f7fe f838 	bl	8000294 <HAL_Delay>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2000);
 8002224:	e7e8      	b.n	80021f8 <main+0x20>
 8002226:	bf00      	nop
 8002228:	2000002c 	.word	0x2000002c

0800222c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b090      	sub	sp, #64	; 0x40
 8002230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002232:	f107 0318 	add.w	r3, r7, #24
 8002236:	2228      	movs	r2, #40	; 0x28
 8002238:	2100      	movs	r1, #0
 800223a:	4618      	mov	r0, r3
 800223c:	f000 fa4a 	bl	80026d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002240:	1d3b      	adds	r3, r7, #4
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	605a      	str	r2, [r3, #4]
 8002248:	609a      	str	r2, [r3, #8]
 800224a:	60da      	str	r2, [r3, #12]
 800224c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800224e:	2302      	movs	r3, #2
 8002250:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002252:	2301      	movs	r3, #1
 8002254:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002256:	2310      	movs	r3, #16
 8002258:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800225a:	2300      	movs	r3, #0
 800225c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800225e:	f107 0318 	add.w	r3, r7, #24
 8002262:	4618      	mov	r0, r3
 8002264:	f7fe fba6 	bl	80009b4 <HAL_RCC_OscConfig>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800226e:	f000 f8bd 	bl	80023ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002272:	230f      	movs	r3, #15
 8002274:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800227e:	2300      	movs	r3, #0
 8002280:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002286:	1d3b      	adds	r3, r7, #4
 8002288:	2100      	movs	r1, #0
 800228a:	4618      	mov	r0, r3
 800228c:	f7ff fa80 	bl	8001790 <HAL_RCC_ClockConfig>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8002296:	f000 f8a9 	bl	80023ec <Error_Handler>
  }
}
 800229a:	bf00      	nop
 800229c:	3740      	adds	r7, #64	; 0x40
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80022aa:	1d3b      	adds	r3, r7, #4
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 80022b4:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <MX_DAC1_Init+0x4c>)
 80022b6:	4a0f      	ldr	r2, [pc, #60]	; (80022f4 <MX_DAC1_Init+0x50>)
 80022b8:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80022ba:	480d      	ldr	r0, [pc, #52]	; (80022f0 <MX_DAC1_Init+0x4c>)
 80022bc:	f7fe f8f1 	bl	80004a2 <HAL_DAC_Init>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 80022c6:	f000 f891 	bl	80023ec <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80022ca:	2300      	movs	r3, #0
 80022cc:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80022ce:	2300      	movs	r3, #0
 80022d0:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	2200      	movs	r2, #0
 80022d6:	4619      	mov	r1, r3
 80022d8:	4805      	ldr	r0, [pc, #20]	; (80022f0 <MX_DAC1_Init+0x4c>)
 80022da:	f7fe f975 	bl	80005c8 <HAL_DAC_ConfigChannel>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 80022e4:	f000 f882 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	2000002c 	.word	0x2000002c
 80022f4:	40007400 	.word	0x40007400

080022f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022fc:	4b14      	ldr	r3, [pc, #80]	; (8002350 <MX_USART2_UART_Init+0x58>)
 80022fe:	4a15      	ldr	r2, [pc, #84]	; (8002354 <MX_USART2_UART_Init+0x5c>)
 8002300:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002302:	4b13      	ldr	r3, [pc, #76]	; (8002350 <MX_USART2_UART_Init+0x58>)
 8002304:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002308:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800230a:	4b11      	ldr	r3, [pc, #68]	; (8002350 <MX_USART2_UART_Init+0x58>)
 800230c:	2200      	movs	r2, #0
 800230e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002310:	4b0f      	ldr	r3, [pc, #60]	; (8002350 <MX_USART2_UART_Init+0x58>)
 8002312:	2200      	movs	r2, #0
 8002314:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002316:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <MX_USART2_UART_Init+0x58>)
 8002318:	2200      	movs	r2, #0
 800231a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <MX_USART2_UART_Init+0x58>)
 800231e:	220c      	movs	r2, #12
 8002320:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002322:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <MX_USART2_UART_Init+0x58>)
 8002324:	2200      	movs	r2, #0
 8002326:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002328:	4b09      	ldr	r3, [pc, #36]	; (8002350 <MX_USART2_UART_Init+0x58>)
 800232a:	2200      	movs	r2, #0
 800232c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800232e:	4b08      	ldr	r3, [pc, #32]	; (8002350 <MX_USART2_UART_Init+0x58>)
 8002330:	2200      	movs	r2, #0
 8002332:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002334:	4b06      	ldr	r3, [pc, #24]	; (8002350 <MX_USART2_UART_Init+0x58>)
 8002336:	2200      	movs	r2, #0
 8002338:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800233a:	4805      	ldr	r0, [pc, #20]	; (8002350 <MX_USART2_UART_Init+0x58>)
 800233c:	f7ff fc5e 	bl	8001bfc <HAL_UART_Init>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002346:	f000 f851 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20000040 	.word	0x20000040
 8002354:	40004400 	.word	0x40004400

08002358 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b088      	sub	sp, #32
 800235c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235e:	f107 030c 	add.w	r3, r7, #12
 8002362:	2200      	movs	r2, #0
 8002364:	601a      	str	r2, [r3, #0]
 8002366:	605a      	str	r2, [r3, #4]
 8002368:	609a      	str	r2, [r3, #8]
 800236a:	60da      	str	r2, [r3, #12]
 800236c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800236e:	4b1d      	ldr	r3, [pc, #116]	; (80023e4 <MX_GPIO_Init+0x8c>)
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	4a1c      	ldr	r2, [pc, #112]	; (80023e4 <MX_GPIO_Init+0x8c>)
 8002374:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002378:	6153      	str	r3, [r2, #20]
 800237a:	4b1a      	ldr	r3, [pc, #104]	; (80023e4 <MX_GPIO_Init+0x8c>)
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002382:	60bb      	str	r3, [r7, #8]
 8002384:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002386:	4b17      	ldr	r3, [pc, #92]	; (80023e4 <MX_GPIO_Init+0x8c>)
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	4a16      	ldr	r2, [pc, #88]	; (80023e4 <MX_GPIO_Init+0x8c>)
 800238c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002390:	6153      	str	r3, [r2, #20]
 8002392:	4b14      	ldr	r3, [pc, #80]	; (80023e4 <MX_GPIO_Init+0x8c>)
 8002394:	695b      	ldr	r3, [r3, #20]
 8002396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239a:	607b      	str	r3, [r7, #4]
 800239c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800239e:	4b11      	ldr	r3, [pc, #68]	; (80023e4 <MX_GPIO_Init+0x8c>)
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	4a10      	ldr	r2, [pc, #64]	; (80023e4 <MX_GPIO_Init+0x8c>)
 80023a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023a8:	6153      	str	r3, [r2, #20]
 80023aa:	4b0e      	ldr	r3, [pc, #56]	; (80023e4 <MX_GPIO_Init+0x8c>)
 80023ac:	695b      	ldr	r3, [r3, #20]
 80023ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80023b6:	2200      	movs	r2, #0
 80023b8:	2108      	movs	r1, #8
 80023ba:	480b      	ldr	r0, [pc, #44]	; (80023e8 <MX_GPIO_Init+0x90>)
 80023bc:	f7fe fae2 	bl	8000984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80023c0:	2308      	movs	r3, #8
 80023c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023c4:	2301      	movs	r3, #1
 80023c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023cc:	2300      	movs	r3, #0
 80023ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80023d0:	f107 030c 	add.w	r3, r7, #12
 80023d4:	4619      	mov	r1, r3
 80023d6:	4804      	ldr	r0, [pc, #16]	; (80023e8 <MX_GPIO_Init+0x90>)
 80023d8:	f7fe f95e 	bl	8000698 <HAL_GPIO_Init>

}
 80023dc:	bf00      	nop
 80023de:	3720      	adds	r7, #32
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40021000 	.word	0x40021000
 80023e8:	48000400 	.word	0x48000400

080023ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80023f0:	bf00      	nop
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
	...

080023fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002402:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <HAL_MspInit+0x44>)
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	4a0e      	ldr	r2, [pc, #56]	; (8002440 <HAL_MspInit+0x44>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6193      	str	r3, [r2, #24]
 800240e:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <HAL_MspInit+0x44>)
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	607b      	str	r3, [r7, #4]
 8002418:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800241a:	4b09      	ldr	r3, [pc, #36]	; (8002440 <HAL_MspInit+0x44>)
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	4a08      	ldr	r2, [pc, #32]	; (8002440 <HAL_MspInit+0x44>)
 8002420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002424:	61d3      	str	r3, [r2, #28]
 8002426:	4b06      	ldr	r3, [pc, #24]	; (8002440 <HAL_MspInit+0x44>)
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800242e:	603b      	str	r3, [r7, #0]
 8002430:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000

08002444 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b08a      	sub	sp, #40	; 0x28
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244c:	f107 0314 	add.w	r3, r7, #20
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a15      	ldr	r2, [pc, #84]	; (80024b8 <HAL_DAC_MspInit+0x74>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d124      	bne.n	80024b0 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002466:	4b15      	ldr	r3, [pc, #84]	; (80024bc <HAL_DAC_MspInit+0x78>)
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	4a14      	ldr	r2, [pc, #80]	; (80024bc <HAL_DAC_MspInit+0x78>)
 800246c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002470:	61d3      	str	r3, [r2, #28]
 8002472:	4b12      	ldr	r3, [pc, #72]	; (80024bc <HAL_DAC_MspInit+0x78>)
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800247a:	613b      	str	r3, [r7, #16]
 800247c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800247e:	4b0f      	ldr	r3, [pc, #60]	; (80024bc <HAL_DAC_MspInit+0x78>)
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	4a0e      	ldr	r2, [pc, #56]	; (80024bc <HAL_DAC_MspInit+0x78>)
 8002484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002488:	6153      	str	r3, [r2, #20]
 800248a:	4b0c      	ldr	r3, [pc, #48]	; (80024bc <HAL_DAC_MspInit+0x78>)
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002496:	2310      	movs	r3, #16
 8002498:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800249a:	2303      	movs	r3, #3
 800249c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249e:	2300      	movs	r3, #0
 80024a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024a2:	f107 0314 	add.w	r3, r7, #20
 80024a6:	4619      	mov	r1, r3
 80024a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024ac:	f7fe f8f4 	bl	8000698 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80024b0:	bf00      	nop
 80024b2:	3728      	adds	r7, #40	; 0x28
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40007400 	.word	0x40007400
 80024bc:	40021000 	.word	0x40021000

080024c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b08a      	sub	sp, #40	; 0x28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c8:	f107 0314 	add.w	r3, r7, #20
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	605a      	str	r2, [r3, #4]
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	60da      	str	r2, [r3, #12]
 80024d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a18      	ldr	r2, [pc, #96]	; (8002540 <HAL_UART_MspInit+0x80>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d129      	bne.n	8002536 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80024e2:	4b18      	ldr	r3, [pc, #96]	; (8002544 <HAL_UART_MspInit+0x84>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	4a17      	ldr	r2, [pc, #92]	; (8002544 <HAL_UART_MspInit+0x84>)
 80024e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024ec:	61d3      	str	r3, [r2, #28]
 80024ee:	4b15      	ldr	r3, [pc, #84]	; (8002544 <HAL_UART_MspInit+0x84>)
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f6:	613b      	str	r3, [r7, #16]
 80024f8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024fa:	4b12      	ldr	r3, [pc, #72]	; (8002544 <HAL_UART_MspInit+0x84>)
 80024fc:	695b      	ldr	r3, [r3, #20]
 80024fe:	4a11      	ldr	r2, [pc, #68]	; (8002544 <HAL_UART_MspInit+0x84>)
 8002500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002504:	6153      	str	r3, [r2, #20]
 8002506:	4b0f      	ldr	r3, [pc, #60]	; (8002544 <HAL_UART_MspInit+0x84>)
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250e:	60fb      	str	r3, [r7, #12]
 8002510:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002512:	f248 0304 	movw	r3, #32772	; 0x8004
 8002516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002518:	2302      	movs	r3, #2
 800251a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002520:	2303      	movs	r3, #3
 8002522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002524:	2307      	movs	r3, #7
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002528:	f107 0314 	add.w	r3, r7, #20
 800252c:	4619      	mov	r1, r3
 800252e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002532:	f7fe f8b1 	bl	8000698 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002536:	bf00      	nop
 8002538:	3728      	adds	r7, #40	; 0x28
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40004400 	.word	0x40004400
 8002544:	40021000 	.word	0x40021000

08002548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002556:	b480      	push	{r7}
 8002558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800255a:	e7fe      	b.n	800255a <HardFault_Handler+0x4>

0800255c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002560:	e7fe      	b.n	8002560 <MemManage_Handler+0x4>

08002562 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002562:	b480      	push	{r7}
 8002564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002566:	e7fe      	b.n	8002566 <BusFault_Handler+0x4>

08002568 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800256c:	e7fe      	b.n	800256c <UsageFault_Handler+0x4>

0800256e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800256e:	b480      	push	{r7}
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800259c:	f7fd fe5a 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025a8:	4b1f      	ldr	r3, [pc, #124]	; (8002628 <SystemInit+0x84>)
 80025aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ae:	4a1e      	ldr	r2, [pc, #120]	; (8002628 <SystemInit+0x84>)
 80025b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80025b8:	4b1c      	ldr	r3, [pc, #112]	; (800262c <SystemInit+0x88>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a1b      	ldr	r2, [pc, #108]	; (800262c <SystemInit+0x88>)
 80025be:	f043 0301 	orr.w	r3, r3, #1
 80025c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80025c4:	4b19      	ldr	r3, [pc, #100]	; (800262c <SystemInit+0x88>)
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	4918      	ldr	r1, [pc, #96]	; (800262c <SystemInit+0x88>)
 80025ca:	4b19      	ldr	r3, [pc, #100]	; (8002630 <SystemInit+0x8c>)
 80025cc:	4013      	ands	r3, r2
 80025ce:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80025d0:	4b16      	ldr	r3, [pc, #88]	; (800262c <SystemInit+0x88>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a15      	ldr	r2, [pc, #84]	; (800262c <SystemInit+0x88>)
 80025d6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80025da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025de:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80025e0:	4b12      	ldr	r3, [pc, #72]	; (800262c <SystemInit+0x88>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a11      	ldr	r2, [pc, #68]	; (800262c <SystemInit+0x88>)
 80025e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025ea:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80025ec:	4b0f      	ldr	r3, [pc, #60]	; (800262c <SystemInit+0x88>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	4a0e      	ldr	r2, [pc, #56]	; (800262c <SystemInit+0x88>)
 80025f2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80025f6:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80025f8:	4b0c      	ldr	r3, [pc, #48]	; (800262c <SystemInit+0x88>)
 80025fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fc:	4a0b      	ldr	r2, [pc, #44]	; (800262c <SystemInit+0x88>)
 80025fe:	f023 030f 	bic.w	r3, r3, #15
 8002602:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002604:	4b09      	ldr	r3, [pc, #36]	; (800262c <SystemInit+0x88>)
 8002606:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002608:	4908      	ldr	r1, [pc, #32]	; (800262c <SystemInit+0x88>)
 800260a:	4b0a      	ldr	r3, [pc, #40]	; (8002634 <SystemInit+0x90>)
 800260c:	4013      	ands	r3, r2
 800260e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002610:	4b06      	ldr	r3, [pc, #24]	; (800262c <SystemInit+0x88>)
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002616:	4b04      	ldr	r3, [pc, #16]	; (8002628 <SystemInit+0x84>)
 8002618:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800261c:	609a      	str	r2, [r3, #8]
#endif
}
 800261e:	bf00      	nop
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr
 8002628:	e000ed00 	.word	0xe000ed00
 800262c:	40021000 	.word	0x40021000
 8002630:	f87fc00c 	.word	0xf87fc00c
 8002634:	ff00fccc 	.word	0xff00fccc

08002638 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002638:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002670 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800263c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800263e:	e003      	b.n	8002648 <LoopCopyDataInit>

08002640 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002640:	4b0c      	ldr	r3, [pc, #48]	; (8002674 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002642:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002644:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002646:	3104      	adds	r1, #4

08002648 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002648:	480b      	ldr	r0, [pc, #44]	; (8002678 <LoopForever+0xa>)
	ldr	r3, =_edata
 800264a:	4b0c      	ldr	r3, [pc, #48]	; (800267c <LoopForever+0xe>)
	adds	r2, r0, r1
 800264c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800264e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002650:	d3f6      	bcc.n	8002640 <CopyDataInit>
	ldr	r2, =_sbss
 8002652:	4a0b      	ldr	r2, [pc, #44]	; (8002680 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002654:	e002      	b.n	800265c <LoopFillZerobss>

08002656 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002656:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002658:	f842 3b04 	str.w	r3, [r2], #4

0800265c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800265c:	4b09      	ldr	r3, [pc, #36]	; (8002684 <LoopForever+0x16>)
	cmp	r2, r3
 800265e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002660:	d3f9      	bcc.n	8002656 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002662:	f7ff ff9f 	bl	80025a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002666:	f000 f811 	bl	800268c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800266a:	f7ff fdb5 	bl	80021d8 <main>

0800266e <LoopForever>:

LoopForever:
    b LoopForever
 800266e:	e7fe      	b.n	800266e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002670:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002674:	0800273c 	.word	0x0800273c
	ldr	r0, =_sdata
 8002678:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800267c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8002680:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8002684:	200000b0 	.word	0x200000b0

08002688 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002688:	e7fe      	b.n	8002688 <ADC1_2_IRQHandler>
	...

0800268c <__libc_init_array>:
 800268c:	b570      	push	{r4, r5, r6, lr}
 800268e:	4e0d      	ldr	r6, [pc, #52]	; (80026c4 <__libc_init_array+0x38>)
 8002690:	4c0d      	ldr	r4, [pc, #52]	; (80026c8 <__libc_init_array+0x3c>)
 8002692:	1ba4      	subs	r4, r4, r6
 8002694:	10a4      	asrs	r4, r4, #2
 8002696:	2500      	movs	r5, #0
 8002698:	42a5      	cmp	r5, r4
 800269a:	d109      	bne.n	80026b0 <__libc_init_array+0x24>
 800269c:	4e0b      	ldr	r6, [pc, #44]	; (80026cc <__libc_init_array+0x40>)
 800269e:	4c0c      	ldr	r4, [pc, #48]	; (80026d0 <__libc_init_array+0x44>)
 80026a0:	f000 f820 	bl	80026e4 <_init>
 80026a4:	1ba4      	subs	r4, r4, r6
 80026a6:	10a4      	asrs	r4, r4, #2
 80026a8:	2500      	movs	r5, #0
 80026aa:	42a5      	cmp	r5, r4
 80026ac:	d105      	bne.n	80026ba <__libc_init_array+0x2e>
 80026ae:	bd70      	pop	{r4, r5, r6, pc}
 80026b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80026b4:	4798      	blx	r3
 80026b6:	3501      	adds	r5, #1
 80026b8:	e7ee      	b.n	8002698 <__libc_init_array+0xc>
 80026ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80026be:	4798      	blx	r3
 80026c0:	3501      	adds	r5, #1
 80026c2:	e7f2      	b.n	80026aa <__libc_init_array+0x1e>
 80026c4:	08002734 	.word	0x08002734
 80026c8:	08002734 	.word	0x08002734
 80026cc:	08002734 	.word	0x08002734
 80026d0:	08002738 	.word	0x08002738

080026d4 <memset>:
 80026d4:	4402      	add	r2, r0
 80026d6:	4603      	mov	r3, r0
 80026d8:	4293      	cmp	r3, r2
 80026da:	d100      	bne.n	80026de <memset+0xa>
 80026dc:	4770      	bx	lr
 80026de:	f803 1b01 	strb.w	r1, [r3], #1
 80026e2:	e7f9      	b.n	80026d8 <memset+0x4>

080026e4 <_init>:
 80026e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026e6:	bf00      	nop
 80026e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ea:	bc08      	pop	{r3}
 80026ec:	469e      	mov	lr, r3
 80026ee:	4770      	bx	lr

080026f0 <_fini>:
 80026f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026f2:	bf00      	nop
 80026f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026f6:	bc08      	pop	{r3}
 80026f8:	469e      	mov	lr, r3
 80026fa:	4770      	bx	lr
