INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 26 00:33:24 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.014ns  (required time - arrival time)
  Source:                 Buffer_4/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Buffer_7/oehb1/data_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.315ns (32.501%)  route 2.731ns (67.499%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 2.343 - 1.000 ) 
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=514, unset)          1.442     1.442    Buffer_4/oehb1/clk
    SLICE_X11Y130        FDCE                                         r  Buffer_4/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.269     1.711 f  Buffer_4/oehb1/data_reg_reg[4]/Q
                         net (fo=5, routed)           0.458     2.169    Buffer_4/oehb1/data_reg_reg[4]_1[3]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.053     2.222 r  Buffer_4/oehb1/Memory_reg_0_7_0_0_i_3__0/O
                         net (fo=4, routed)           0.586     2.808    Buffer_4/oehb1/Memory_reg_0_7_0_0_i_3__0_n_0
    SLICE_X11Y131        LUT6 (Prop_lut6_I1_O)        0.053     2.861 f  Buffer_4/oehb1/full_reg_i_2__7/O
                         net (fo=6, routed)           0.150     3.012    fork_9/generateBlocks[0].regblock/Empty_reg_0
    SLICE_X11Y131        LUT3 (Prop_lut3_I2_O)        0.053     3.065 r  fork_9/generateBlocks[0].regblock/Memory_reg_0_7_0_0_i_3/O
                         net (fo=9, routed)           0.436     3.501    Buffer_10/fifo/Empty_reg_3
    SLICE_X6Y132         LUT5 (Prop_lut5_I3_O)        0.053     3.554 f  Buffer_10/fifo/Head[0]_i_2/O
                         net (fo=102, routed)         0.614     4.168    phi_1/tehb1/data_reg_reg[31]_1
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.053     4.221 r  phi_1/tehb1/data_reg[7]_i_10/O
                         net (fo=2, routed)           0.486     4.707    Buffer_7/tehb1/data_reg_reg[7]_3
    SLICE_X8Y132         LUT4 (Prop_lut4_I1_O)        0.053     4.760 r  Buffer_7/tehb1/data_reg[7]_i_6__0/O
                         net (fo=1, routed)           0.000     4.760    mul_10/multiply_unit/data_reg_reg[7]_0[3]
    SLICE_X8Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     4.976 r  mul_10/multiply_unit/data_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     4.976    mul_10/multiply_unit/data_reg_reg[7]_i_1__0_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.036 r  mul_10/multiply_unit/data_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.036    mul_10/multiply_unit/data_reg_reg[11]_i_1__0_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.096 r  mul_10/multiply_unit/data_reg_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.096    mul_10/multiply_unit/data_reg_reg[15]_i_1__0_n_0
    SLICE_X8Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.156 r  mul_10/multiply_unit/data_reg_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.156    mul_10/multiply_unit/data_reg_reg[19]_i_1__0_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.216 r  mul_10/multiply_unit/data_reg_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.216    mul_10/multiply_unit/data_reg_reg[23]_i_1__0_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.276 r  mul_10/multiply_unit/data_reg_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.276    mul_10/multiply_unit/data_reg_reg[27]_i_1__0_n_0
    SLICE_X8Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.488 r  mul_10/multiply_unit/data_reg_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     5.488    Buffer_7/oehb1/data_reg_reg[31]_0[29]
    SLICE_X8Y138         FDCE                                         r  Buffer_7/oehb1/data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=514, unset)          1.343     2.343    Buffer_7/oehb1/clk
    SLICE_X8Y138         FDCE                                         r  Buffer_7/oehb1/data_reg_reg[29]/C
                         clock pessimism              0.082     2.425    
                         clock uncertainty           -0.035     2.390    
    SLICE_X8Y138         FDCE (Setup_fdce_C_D)        0.084     2.474    Buffer_7/oehb1/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          2.474    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 -3.014    




