// Seed: 3077169409
module module_0 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input wor id_7,
    output wire id_8,
    input uwire id_9
    , id_19,
    output tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri id_13
    , id_20,
    output tri id_14,
    input tri1 id_15,
    input wire id_16,
    input tri1 id_17
);
  wire id_21;
  id_22 :
  assert property (@(id_9) id_11)
  else;
  id_23(
      .id_0(~id_11)
  );
  wire id_24;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wor   id_3
);
  module_0(
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_2
  );
endmodule
