==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: close_solution 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.591 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.01 seconds; current allocated memory: 0.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.726 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.422 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:52:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:80:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:162:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:163:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:205:9)
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:272:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.366 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:179:7)
INFO: [HLS 214-131] Inlining function 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:188:13)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:290:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:296:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:77:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:76:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:84:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:92:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:98:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_4' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:101:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:107:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_117_6' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:117:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:183:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:135:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:141:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (src/srcnn.cpp:84:19) in function 'precompute_conv12_halo' completely with a factor of 16 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_6' (src/srcnn.cpp:117:23) in function 'precompute_conv12_halo' completely with a factor of 4 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_3' (src/srcnn.cpp:98:22) in function 'precompute_conv12_halo' completely with a factor of 9 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_4' (src/srcnn.cpp:101:25) in function 'precompute_conv12_halo' completely with a factor of 9 (src/srcnn.cpp:160:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_101_4' (src/srcnn.cpp:101:25) in function 'precompute_conv12_halo' has been removed because the loop is unrolled completely (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_5' (src/srcnn.cpp:107:27) in function 'precompute_conv12_halo' completely with a factor of 4 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_2' (src/srcnn.cpp:92:19) in function 'precompute_conv12_halo' completely with a factor of 4 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_3' (src/srcnn.cpp:183:25) in function 'precompute_conv12_halo' completely with a factor of 32 (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_2' (src/srcnn.cpp:141:21) in function 'precompute_conv12_halo' completely with a factor of 64 (src/srcnn.cpp:160:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_141_2' (src/srcnn.cpp:141:21) in function 'precompute_conv12_halo' has been removed because the loop is unrolled completely (src/srcnn.cpp:160:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (src/srcnn.cpp:135:20) in function 'precompute_conv12_halo' completely with a factor of 64 (src/srcnn.cpp:160:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_135_1' (src/srcnn.cpp:135:20) in function 'precompute_conv12_halo' has been removed because the loop is unrolled completely (src/srcnn.cpp:160:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [28])' (src/srcnn.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:160:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [20][20], float (*) [255][255])' (src/srcnn.cpp:203:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [20][20], float (*) [255][255])' (src/srcnn.cpp:203:0)
INFO: [HLS 214-248] Applying array_partition to 'wrow.i': Complete partitioning on dimension 1. (src/srcnn.cpp:133:10)
INFO: [HLS 214-248] Applying array_partition to 'v_lane.i': Complete partitioning on dimension 1. (src/srcnn.cpp:88:13)
INFO: [HLS 214-248] Applying array_partition to 'acc3_row': Complete partitioning on dimension 1. (src/srcnn.cpp:213:15)
INFO: [HLS 214-248] Applying array_partition to 'k': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:225:17)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weights': Block partitioning with factor 4 on dimension 1. (src/srcnn.cpp:270:0)
INFO: [HLS 214-248] Applying array_partition to 'conv1_biases': Block partitioning with factor 4 on dimension 1. (src/srcnn.cpp:270:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 215.642 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 12.395 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'fmaxf' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.357 seconds; current allocated memory: 1.148 GB.
INFO: [XFORM 203-102] Partitioning array 'c1_vec' (src/srcnn.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'fmaxf' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317:31) to (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7:5) in function 'fmaxf'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3_from_precomputed_conv2' (src/srcnn.cpp:32:31)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 37 seconds. CPU system time: 1 seconds. Elapsed time: 38.597 seconds; current allocated memory: 1.226 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_172_1' (src/srcnn.cpp:172:20) in function 'precompute_conv12_halo'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (src/srcnn.cpp:56:19) in function 'load_patch_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_5' (src/srcnn.cpp:227:20) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_8' (src/srcnn.cpp:238:29) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_233_7' (src/srcnn.cpp:233:27) in function 'conv3_from_precomputed_conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_223_4' (src/srcnn.cpp:223:25) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_211_2' (src/srcnn.cpp:211:23) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[23]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[34]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[14]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[2]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[37]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[6]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[40]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[3]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[29]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[35]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[38]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[39]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[41]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[42]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[30]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[12]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[20]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[43]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[4]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[27]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[1]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[21]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[7]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[8]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[10]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[13]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[22]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[31]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[33]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[36]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[18]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[9]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[5]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[11]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[15]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[16]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[17]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[19]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[0]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[24]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[25]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[26]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[28]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[32]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[50]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[48]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[62]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[45]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[53]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[46]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[47]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[52]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[44]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[55]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[58]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[56]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[57]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[54]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[49]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[51]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[60]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[59]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[61]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[63]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[23]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[34]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[14]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[2]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[37]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[6]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[40]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[3]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[29]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[35]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[38]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[39]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[41]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[42]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[30]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[12]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[20]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[43]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[4]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[27]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[1]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[21]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[7]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[8]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[10]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[13]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[22]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[31]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[33]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[36]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[18]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[9]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[5]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[11]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[15]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[16]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[17]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[19]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[0]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[24]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[25]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[26]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[28]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[32]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[50]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[48]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[62]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[45]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[53]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[46]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[47]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[52]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[44]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[55]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[58]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[56]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[57]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[54]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[49]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[51]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[60]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[59]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[61]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[63]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[23]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[34]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[14]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[2]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[37]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[6]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[40]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[3]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[29]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[35]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[38]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[39]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[41]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[42]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[30]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[12]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[20]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[43]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[4]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[27]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[1]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[21]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[7]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[8]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[10]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[13]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[22]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[31]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[33]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[36]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[18]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[9]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[5]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[11]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[15]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[16]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[17]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[19]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[0]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[24]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[25]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[26]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[28]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[32]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[50]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[48]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[62]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[45]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[53]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[46]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[47]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[52]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[44]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[55]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[58]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[56]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[57]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[54]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[49]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[51]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[60]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[59]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[61]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec[63]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[23]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[34]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[14]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[2]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[37]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[6]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[40]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[3]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[29]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[35]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[38]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[39]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[41]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[42]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[30]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[12]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[20]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[43]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[4]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[27]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[1]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[21]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[7]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[8]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[10]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[13]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[22]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[31]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[33]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[36]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[18]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[9]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[5]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[11]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[15]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[16]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[17]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[19]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[0]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[24]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[25]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[26]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[28]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[32]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[50]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[48]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[62]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[45]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[53]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[46]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[47]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[52]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[44]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[55]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[58]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[56]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[57]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[54]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[49]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[51]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[60]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[59]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[61]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec[63]' (src/srcnn.cpp:168).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 40 seconds. CPU system time: 2 seconds. Elapsed time: 47.347 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'patch'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_56_1_VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 37 seconds. CPU system time: 2 seconds. Elapsed time: 41.5 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:46:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:130:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:131:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:171:9)
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:228:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.244 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:147:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:248:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:255:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:71:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:70:9)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [28])' (src/srcnn.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'precompute_conv12_halo(float (*) [28], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [20][20])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [20][20], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [20][20], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-248] Applying array_partition to 'wrow': Complete partitioning on dimension 1. (src/srcnn.cpp:99:10)
INFO: [HLS 214-248] Applying array_partition to 'k': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:184:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.438 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.053 GB.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:112:3) in function 'conv2_single_from_c1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3_from_precomputed_conv2' (src/srcnn.cpp:26:12)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_2' (src/srcnn.cpp:75:22) in function 'precompute_conv12_halo'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_1' (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_143_2' (src/srcnn.cpp:143:23) in function 'precompute_conv12_halo' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/srcnn.cpp:141:20) in function 'precompute_conv12_halo'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (src/srcnn.cpp:50:19) in function 'load_patch_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_5' (src/srcnn.cpp:186:20) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_7' (src/srcnn.cpp:192:29) in function 'conv3_from_precomputed_conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_182_4' (src/srcnn.cpp:182:27) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_177_2' (src/srcnn.cpp:177:23) in function 'conv3_from_precomputed_conv2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_1' (src/srcnn.cpp:176:21) in function 'conv3_from_precomputed_conv2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 9, loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 9, loop 'VITIS_LOOP_108_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 10, loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline 'VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_4ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline 'VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' pipeline 'VITIS_LOOP_108_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_single_from_c1/grp_fu_1025_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'precompute_conv12_halo/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline 'VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_from_precomputed_conv2/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_patch_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.225 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 16.886 seconds; current allocated memory: 191.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:46:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:130:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:131:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:171:9)
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:228:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.618 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'precompute_conv12_halo(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [36][36])' (src/srcnn.cpp:147:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:248:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:255:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:71:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:70:9)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [44])' (src/srcnn.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'precompute_conv12_halo(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [36][36])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'precompute_conv12_halo(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [36][36])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'precompute_conv12_halo(float (*) [44], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [36][36])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [36][36], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [36][36], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-248] Applying array_partition to 'wrow': Complete partitioning on dimension 1. (src/srcnn.cpp:99:10)
INFO: [HLS 214-248] Applying array_partition to 'k': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:184:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.756 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.053 GB.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:112:3) in function 'conv2_single_from_c1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3_from_precomputed_conv2' (src/srcnn.cpp:26:12)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_2' (src/srcnn.cpp:75:22) in function 'precompute_conv12_halo'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_1' (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_143_2' (src/srcnn.cpp:143:23) in function 'precompute_conv12_halo' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/srcnn.cpp:141:20) in function 'precompute_conv12_halo'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (src/srcnn.cpp:50:19) in function 'load_patch_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_5' (src/srcnn.cpp:186:20) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_7' (src/srcnn.cpp:192:29) in function 'conv3_from_precomputed_conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_182_4' (src/srcnn.cpp:182:27) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_177_2' (src/srcnn.cpp:177:23) in function 'conv3_from_precomputed_conv2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_1' (src/srcnn.cpp:176:21) in function 'conv3_from_precomputed_conv2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 9, loop 'VITIS_LOOP_108_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 10, loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline 'VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6ns_9ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_4ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline 'VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_6ns_6ns_11s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' pipeline 'VITIS_LOOP_108_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_single_from_c1/grp_fu_1023_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'precompute_conv12_halo/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline 'VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_from_precomputed_conv2/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_patch_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.022 seconds; current allocated memory: 1.225 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 19.568 seconds; current allocated memory: 191.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:46:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:130:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:131:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:171:9)
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:228:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.259 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'precompute_conv12_halo(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [68][68])' (src/srcnn.cpp:147:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:248:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:255:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:71:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:70:9)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [76])' (src/srcnn.cpp:41:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv2_single_from_c1(int, float (*) [64][1][1], float*, float const*)' (src/srcnn.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'precompute_conv12_halo(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [68][68])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'precompute_conv12_halo(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [68][68])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'precompute_conv12_halo(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [68][68])' (src/srcnn.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [68][68], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-178] Inlining function 'mad_no_fma(float, float, float)' into 'conv3_from_precomputed_conv2(int, int, int, int, float (*) [32][5][5], float*, float (*) [68][68], float (*) [255][255])' (src/srcnn.cpp:169:0)
INFO: [HLS 214-248] Applying array_partition to 'wrow': Complete partitioning on dimension 1. (src/srcnn.cpp:99:10)
INFO: [HLS 214-248] Applying array_partition to 'k': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:184:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.524 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.052 GB.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv2_single_from_c1' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'precompute_conv12_halo' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/srcnn.cpp:85->src/srcnn.cpp:147) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:6:30) to (src/srcnn.cpp:112:3) in function 'conv2_single_from_c1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv3_from_precomputed_conv2' (src/srcnn.cpp:26:12)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_2' (src/srcnn.cpp:75:22) in function 'precompute_conv12_halo'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_1' (src/srcnn.cpp:73:19) in function 'precompute_conv12_halo' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_143_2' (src/srcnn.cpp:143:23) in function 'precompute_conv12_halo' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_1' (src/srcnn.cpp:141:20) in function 'precompute_conv12_halo'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_1' (src/srcnn.cpp:50:19) in function 'load_patch_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_5' (src/srcnn.cpp:186:20) in function 'conv3_from_precomputed_conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_7' (src/srcnn.cpp:192:29) in function 'conv3_from_precomputed_conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_182_4' (src/srcnn.cpp:182:27) in function 'conv3_from_precomputed_conv2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_177_2' (src/srcnn.cpp:177:23) in function 'conv3_from_precomputed_conv2' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_1' (src/srcnn.cpp:176:21) in function 'conv3_from_precomputed_conv2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'c1_vec' (src/srcnn.cpp:136).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_50_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln50_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln75_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 12, loop 'VITIS_LOOP_75_2_VITIS_LOOP_78_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_101_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 9, loop 'VITIS_LOOP_108_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln141_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, loop 'VITIS_LOOP_186_5_VITIS_LOOP_187_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 10, loop 'VITIS_LOOP_192_7_VITIS_LOOP_193_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline 'VITIS_LOOP_50_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_4ns_9ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_patch_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline 'VITIS_LOOP_75_2_VITIS_LOOP_78_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_7ns_11s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2' pipeline 'VITIS_LOOP_108_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_single_from_c1/grp_fu_1021_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_single_from_c1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'precompute_conv12_halo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'precompute_conv12_halo/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'precompute_conv12_halo'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline 'VITIS_LOOP_192_7_VITIS_LOOP_193_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_from_precomputed_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_from_precomputed_conv2/grp_fu_293_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_from_precomputed_conv2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_patch_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 1.225 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 16.939 seconds; current allocated memory: 191.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:52:9)
ERROR: [HLS 207-5500] Invalid Directive: for current device, ram_t2p + lutram is invalid combination for BIND_STORAGE's option 'type + impl' (src/srcnn.cpp:147:49)
ERROR: [HLS 207-1228] expected unqualified-id (src/srcnn.cpp:166:10)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:202:5)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:242:5)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:242:18)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:243:14)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:243:27)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:244:14)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:244:27)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:245:14)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:245:27)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:246:14)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:264:42)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:276:5)
ERROR: [HLS 207-3746] subscripted value is not an array, pointer, or vector (src/srcnn.cpp:283:43)
WARNING: [HLS 207-5575] '#pragma HLS loop_flatten' can only be applied inside loop body (src/srcnn.cpp:315:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.019 seconds; current allocated memory: 1.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.532 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'stream_conv12_into_conv3(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])' (src/srcnn.cpp:212:2)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:313:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:77:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:76:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:82:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:85:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_215_15' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:215:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_221_16' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:221:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_228_17' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:228:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_244_18' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:244:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_246_19' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:246:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_247_20' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:247:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_21' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:255:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_22' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:257:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_261_23' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:261:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_263_24' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:263:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_264_25' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:264:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_115_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:115:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_109_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:109:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_195_12' (src/srcnn.cpp:195:26) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (src/srcnn.cpp:80:19) in function 'stream_conv12_into_conv3' completely with a factor of 64 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (src/srcnn.cpp:82:22) in function 'stream_conv12_into_conv3' completely with a factor of 9 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_3' (src/srcnn.cpp:85:24) in function 'stream_conv12_into_conv3' completely with a factor of 9 (src/srcnn.cpp:134:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_85_3' (src/srcnn.cpp:85:24) in function 'stream_conv12_into_conv3' has been removed because the loop is unrolled completely (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_16' (src/srcnn.cpp:221:28) in function 'stream_conv12_into_conv3' completely with a factor of 4 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_17' (src/srcnn.cpp:228:28) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_244_18' (src/srcnn.cpp:244:30) in function 'stream_conv12_into_conv3' completely with a factor of 1 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_19' (src/srcnn.cpp:246:32) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_20' (src/srcnn.cpp:247:34) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_22' (src/srcnn.cpp:257:32) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_261_23' (src/srcnn.cpp:261:32) in function 'stream_conv12_into_conv3' completely with a factor of 1 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_263_24' (src/srcnn.cpp:263:34) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_264_25' (src/srcnn.cpp:264:36) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_115_2' (src/srcnn.cpp:115:21) in function 'conv2_single_from_c1' completely with a factor of 64 (src/srcnn.cpp:102:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_115_2' (src/srcnn.cpp:115:21) in function 'conv2_single_from_c1' has been removed because the loop is unrolled completely (src/srcnn.cpp:102:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_1' (src/srcnn.cpp:109:20) in function 'conv2_single_from_c1' completely with a factor of 64 (src/srcnn.cpp:102:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_109_1' (src/srcnn.cpp:109:20) in function 'conv2_single_from_c1' has been removed because the loop is unrolled completely (src/srcnn.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [76])' (src/srcnn.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'stream_conv12_into_conv3(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])' (src/srcnn.cpp:134:0)
INFO: [HLS 214-248] Applying array_partition to 'wrow': Complete partitioning on dimension 1. (src/srcnn.cpp:107:10)
INFO: [HLS 214-248] Applying array_partition to 'acc_tile': Complete partitioning on dimension 1. (src/srcnn.cpp:143:11)
INFO: [HLS 214-248] Applying array_partition to 'LB': Complete partitioning on dimension 1. (src/srcnn.cpp:158:11)
INFO: [HLS 214-248] Applying array_partition to 'win': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:164:10)
INFO: [HLS 214-248] Applying array_partition to 'c1_vec': Complete partitioning on dimension 1. (src/srcnn.cpp:168:10)
INFO: [HLS 214-248] Applying array_partition to 'kcache': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:174:13)
INFO: [HLS 214-248] Applying array_partition to 'c2_val': Complete partitioning on dimension 1. (src/srcnn.cpp:209:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 38.33 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_215_15' (src/srcnn.cpp:215) in function 'stream_conv12_into_conv3' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.606 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.91 seconds; current allocated memory: 1.131 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_11' (src/srcnn.cpp:194) in function 'stream_conv12_into_conv3' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:181:9) to (src/srcnn.cpp:180:29) in function 'stream_conv12_into_conv3'... converting 54 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 36 seconds. CPU system time: 1 seconds. Elapsed time: 37 seconds; current allocated memory: 1.195 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_2' (src/srcnn.cpp:149:23) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_7' (src/srcnn.cpp:179:27) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_5' (src/srcnn.cpp:176:20) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_9' (src/srcnn.cpp:189:23) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_201_13' (src/srcnn.cpp:201:24) in function 'stream_conv12_into_conv3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_171_4' (src/srcnn.cpp:171:20) in function 'stream_conv12_into_conv3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_278_27' (src/srcnn.cpp:278:24) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (src/srcnn.cpp:55:19) in function 'load_patch_tile'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 50 for loop 'VITIS_LOOP_176_5_VITIS_LOOP_179_7_VITIS_LOOP_180_8' in function 'stream_conv12_into_conv3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 35 seconds. CPU system time: 0 seconds. Elapsed time: 35.491 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln55) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.686 seconds; current allocated memory: 1.377 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln55_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_149_2_VITIS_LOOP_150_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_2_VITIS_LOOP_150_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_2_VITIS_LOOP_150_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_176_5_VITIS_LOOP_179_7_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_5_VITIS_LOOP_179_7_VITIS_LOOP_180_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_176_5_VITIS_LOOP_179_7_VITIS_LOOP_180_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_189_9_VITIS_LOOP_190_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_9_VITIS_LOOP_190_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_189_9_VITIS_LOOP_190_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_194_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_194_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mad_no_fma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mad_no_fma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 7, function 'mad_no_fma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_single_from_c1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2_single_from_c1'.
WARNING: [HLS 200-885] The II Violation in module 'conv2_single_from_c1' (function 'conv2_single_from_c1'): Unable to schedule 'load' operation ('conv2_weights_load_5', src/srcnn.cpp:111) on array 'conv2_weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv2_single_from_c1' (function 'conv2_single_from_c1'): Unable to schedule 'load' operation ('conv2_weights_load_7', src/srcnn.cpp:111) on array 'conv2_weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv2_single_from_c1' (function 'conv2_single_from_c1'): Unable to schedule 'load' operation ('conv2_weights_load_9', src/srcnn.cpp:111) on array 'conv2_weights' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv2_single_from_c1' (function 'conv2_single_from_c1'): Unable to schedule 'load' operation ('conv2_weights_load_11', src/srcnn.cpp:111) on array 'conv2_weights' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv2_single_from_c1' (function 'conv2_single_from_c1'): Unable to schedule 'load' operation ('conv2_weights_load_41', src/srcnn.cpp:111) on array 'conv2_weights' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv2_single_from_c1' (function 'conv2_single_from_c1'): Unable to schedule 'load' operation ('conv2_weights_load_57', src/srcnn.cpp:111) on array 'conv2_weights' due to limited memory ports (II = 29). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv2_single_from_c1' (function 'conv2_single_from_c1'): Unable to schedule 'load' operation ('conv2_weights_load_61', src/srcnn.cpp:111) on array 'conv2_weights' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 32, Depth = 452, function 'conv2_single_from_c1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.553 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_201_13_VITIS_LOOP_204_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_13_VITIS_LOOP_204_14'.
WARNING: [HLS 200-880] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_201_13_VITIS_LOOP_204_14' (loop 'VITIS_LOOP_201_13_VITIS_LOOP_204_14'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('tmp_129', src/srcnn.cpp:216) to 'conv2_single_from_c1' and 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 33 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 34 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 35 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 36 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 37 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 38 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 39 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 40 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 41 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 42 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 43 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 44 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 45 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 46 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 47 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 48 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 49 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 50 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 51 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 52 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 53 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 54 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 55 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 56 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 57 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 58 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 59 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 60 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 61 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 62 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 63 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-880] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_201_13_VITIS_LOOP_204_14' (loop 'VITIS_LOOP_201_13_VITIS_LOOP_204_14'): Unable to enforce a carried dependence constraint (II = 64, distance = 1, offset = 1) between 'call' operation ('tmp_129', src/srcnn.cpp:216) to 'conv2_single_from_c1' and 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 65 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 66 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 67 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 68 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 69 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 70 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 71 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 72 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 73 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 74 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 75 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 76 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 77 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 78 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 79 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 80 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 81 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 82 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 83 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 84 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 85 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 86 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 87 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 88 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 89 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 90 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 91 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 92 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 93 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 94 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 95 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-880] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_201_13_VITIS_LOOP_204_14' (loop 'VITIS_LOOP_201_13_VITIS_LOOP_204_14'): Unable to enforce a carried dependence constraint (II = 96, distance = 1, offset = 1) between 'call' operation ('tmp_129', src/srcnn.cpp:216) to 'conv2_single_from_c1' and 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 97 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 98 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 99 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 100 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 101 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 102 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 103 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 104 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 105 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 106 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 107 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 108 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 109 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 110 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 111 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 112 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 113 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 114 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 115 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 116 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 117 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 118 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 119 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 120 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 121 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 122 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 123 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 124 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 125 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 126 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 127 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-880] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_201_13_VITIS_LOOP_204_14' (loop 'VITIS_LOOP_201_13_VITIS_LOOP_204_14'): Unable to enforce a carried dependence constraint (II = 128, distance = 1, offset = 1) between 'call' operation ('tmp_129', src/srcnn.cpp:216) to 'conv2_single_from_c1' and 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 129 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 130 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 131 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 132 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 133 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 134 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 135 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 136 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 137 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 138 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 139 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 140 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 141 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 142 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 143 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 144 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 145 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 146 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 147 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 148 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 149 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 150 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 151 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 152 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 153 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 154 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 155 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 156 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 157 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 158 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 159 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 208 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 209 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 210 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 211 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 212 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 213 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 214 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 215 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 216 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 217 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 218 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 219 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 220 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 221 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 222 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 223 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-880] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_201_13_VITIS_LOOP_204_14' (loop 'VITIS_LOOP_201_13_VITIS_LOOP_204_14'): Unable to enforce a carried dependence constraint (II = 224, distance = 1, offset = 1) between 'call' operation ('tmp_129', src/srcnn.cpp:216) to 'conv2_single_from_c1' and 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 208 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 209 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 210 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 211 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 212 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 213 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 214 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 215 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 216 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 217 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 218 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 219 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 220 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 221 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 222 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 223 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 225 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 226 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 227 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 228 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 229 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 230 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 231 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 232 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 233 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 234 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 235 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 236 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 237 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 238 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 239 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 240 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 241 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 242 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 243 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 244 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 245 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 246 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 247 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 248 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 249 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 250 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 251 is infeasible due to multiple pipeline iteration latency = 452 and incompatible II = 32 of 'call' operation ('tmp31', src/srcnn.cpp:216) to 'conv2_single_from_c1'.
WARNING: [HLS 200-875] II = 252 is infeasible due to multiple pipeline iteration laten==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.057 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'conv1_all_c1_at_clamped_center(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float*)' into 'stream_conv12_into_conv3(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])' (src/srcnn.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'conv2_dot_from_row(float const*, float, float const*)' into 'stream_conv12_into_conv3(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])' (src/srcnn.cpp:213:23)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:305:7)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:75:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'c1_vec'. (src/srcnn.cpp:74:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:78:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:80:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:83:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_212_17' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:212:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:100:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_217_18' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:217:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_223_19' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:223:28)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_238_20' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:238:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_240_21' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:240:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_241_22' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:241:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_249_23' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:249:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_251_24' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:251:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_255_25' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:255:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_26' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:257:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_258_27' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:258:36)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_14' (src/srcnn.cpp:192:26) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (src/srcnn.cpp:78:19) in function 'stream_conv12_into_conv3' completely with a factor of 64 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_2' (src/srcnn.cpp:80:22) in function 'stream_conv12_into_conv3' completely with a factor of 9 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (src/srcnn.cpp:83:24) in function 'stream_conv12_into_conv3' completely with a factor of 9 (src/srcnn.cpp:119:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_83_3' (src/srcnn.cpp:83:24) in function 'stream_conv12_into_conv3' has been removed because the loop is unrolled completely (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_1' (src/srcnn.cpp:100:21) in function 'stream_conv12_into_conv3' completely with a factor of 64 (src/srcnn.cpp:119:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_100_1' (src/srcnn.cpp:100:21) in function 'stream_conv12_into_conv3' has been removed because the loop is unrolled completely (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_217_18' (src/srcnn.cpp:217:28) in function 'stream_conv12_into_conv3' completely with a factor of 4 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_223_19' (src/srcnn.cpp:223:28) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_238_20' (src/srcnn.cpp:238:30) in function 'stream_conv12_into_conv3' completely with a factor of 1 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_240_21' (src/srcnn.cpp:240:32) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_241_22' (src/srcnn.cpp:241:34) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_24' (src/srcnn.cpp:251:32) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_255_25' (src/srcnn.cpp:255:32) in function 'stream_conv12_into_conv3' completely with a factor of 1 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_26' (src/srcnn.cpp:257:34) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_27' (src/srcnn.cpp:258:36) in function 'stream_conv12_into_conv3' completely with a factor of 5 (src/srcnn.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float (*) [255][255], int, int, int, int, float (*) [76])' (src/srcnn.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'stream_conv12_into_conv3(float (*) [76], int, int, int, int, float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])' (src/srcnn.cpp:119:0)
INFO: [HLS 214-248] Applying array_partition to 'acc_tile': Complete partitioning on dimension 1. (src/srcnn.cpp:129:11)
INFO: [HLS 214-248] Applying array_partition to 'LB': Complete partitioning on dimension 1. (src/srcnn.cpp:142:11)
INFO: [HLS 214-248] Applying array_partition to 'win': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:147:10)
INFO: [HLS 214-248] Applying array_partition to 'c1_vec': Complete partitioning on dimension 1. (src/srcnn.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'kcache': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:157:13)
INFO: [HLS 214-248] Applying array_partition to 'wrow_group': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:170:13)
INFO: [HLS 214-248] Applying array_partition to 'b_group': Complete partitioning on dimension 1. (src/srcnn.cpp:173:10)
INFO: [HLS 214-248] Applying array_partition to 'c2_val': Complete partitioning on dimension 1. (src/srcnn.cpp:210:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 33.212 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_212_17' (src/srcnn.cpp:212) in function 'stream_conv12_into_conv3' completely with a factor of 1.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.346 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.393 seconds; current allocated memory: 1.140 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_13' (src/srcnn.cpp:191) in function 'stream_conv12_into_conv3' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:164:9) to (src/srcnn.cpp:163:29) in function 'stream_conv12_into_conv3'... converting 54 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 25 seconds. CPU system time: 0 seconds. Elapsed time: 25.769 seconds; current allocated memory: 1.195 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_135_2' (src/srcnn.cpp:135:23) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_162_7' (src/srcnn.cpp:162:27) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_5' (src/srcnn.cpp:159:20) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_9' (src/srcnn.cpp:176:20) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_186_11' (src/srcnn.cpp:186:24) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_15' (src/srcnn.cpp:198:24) in function 'stream_conv12_into_conv3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_154_4' (src/srcnn.cpp:154:20) in function 'stream_conv12_into_conv3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_29' (src/srcnn.cpp:272:24) in function 'stream_conv12_into_conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_1' (src/srcnn.cpp:54:19) in function 'load_patch_tile'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 50 for loop 'VITIS_LOOP_159_5_VITIS_LOOP_162_7_VITIS_LOOP_163_8' in function 'stream_conv12_into_conv3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 37 seconds. CPU system time: 1 seconds. Elapsed time: 37.848 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_54_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 10.706 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_135_2_VITIS_LOOP_136_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_2_VITIS_LOOP_136_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_135_2_VITIS_LOOP_136_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_159_5_VITIS_LOOP_162_7_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_5_VITIS_LOOP_162_7_VITIS_LOOP_163_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_159_5_VITIS_LOOP_162_7_VITIS_LOOP_163_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_176_9_VITIS_LOOP_179_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_9_VITIS_LOOP_179_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_176_9_VITIS_LOOP_179_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_186_11_VITIS_LOOP_187_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_11_VITIS_LOOP_187_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_186_11_VITIS_LOOP_187_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_191_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_191_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mad_no_fma' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mad_no_fma'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 7, function 'mad_no_fma'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_198_15_VITIS_LOOP_201_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_15_VITIS_LOOP_201_16'.
WARNING: [HLS 200-885] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_198_15_VITIS_LOOP_201_16' (loop 'VITIS_LOOP_198_15_VITIS_LOOP_201_16'): Unable to schedule 'load' operation ('conv1_weights_load_84', src/srcnn.cpp:87->src/srcnn.cpp:206) on array 'conv1_weights' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_198_15_VITIS_LOOP_201_16' (loop 'VITIS_LOOP_198_15_VITIS_LOOP_201_16'): Unable to schedule 'load' operation ('conv1_weights_load_244', src/srcnn.cpp:87->src/srcnn.cpp:206) on array 'conv1_weights' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_198_15_VITIS_LOOP_201_16' (loop 'VITIS_LOOP_198_15_VITIS_LOOP_201_16'): Unable to schedule 'load' operation ('conv1_weights_load_5', src/srcnn.cpp:87->src/srcnn.cpp:206) on array 'conv1_weights' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_198_15_VITIS_LOOP_201_16' (loop 'VITIS_LOOP_198_15_VITIS_LOOP_201_16'): Unable to schedule 'load' operation ('conv1_weights_load_165', src/srcnn.cpp:87->src/srcnn.cpp:206) on array 'conv1_weights' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_198_15_VITIS_LOOP_201_16' (loop 'VITIS_LOOP_198_15_VITIS_LOOP_201_16'): Unable to schedule 'load' operation ('conv1_weights_load_982', src/srcnn.cpp:87->src/srcnn.cpp:206) on array 'conv1_weights' due to limited memory ports (II = 133). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_198_15_VITIS_LOOP_201_16' (loop 'VITIS_LOOP_198_15_VITIS_LOOP_201_16'): Unable to schedule 'load' operation ('conv1_weights_load_907', src/srcnn.cpp:87->src/srcnn.cpp:206) on array 'conv1_weights' due to limited memory ports (II = 195). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_198_15_VITIS_LOOP_201_16' (loop 'VITIS_LOOP_198_15_VITIS_LOOP_201_16'): Unable to schedule 'load' operation ('conv1_weights_load_1309', src/srcnn.cpp:87->src/srcnn.cpp:206) on array 'conv1_weights' due to limited memory ports (II = 226). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'stream_conv12_into_conv3_Pipeline_VITIS_LOOP_198_15_VITIS_LOOP_201_16' (loop 'VITIS_LOOP_198_15_VITIS_LOOP_201_16'): Unable to schedule 'load' operation ('conv1_weights_load_1310', src/srcnn.cpp:87->src/srcnn.cpp:206) on array 'conv1_weights' due to limited memory ports (II = 241). Please consider using a memor==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:82:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:199:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.916 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float const (*) [255], int, int, float (*) [76])' (src/srcnn.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'load_patch_tile(float const (*) [255], int, int, float (*) [76])' (src/srcnn.cpp:60:22)
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'conv1_all_c1_at_clamped_center(float (*) [76], int, int, int, int, float const (*) [1][9][9], float const*, float*)' (src/srcnn.cpp:97:22)
INFO: [HLS 214-131] Inlining function 'mad_no_fma(float, float, float)' into 'conv1_all_c1_at_clamped_center(float (*) [76], int, int, int, int, float const (*) [1][9][9], float const*, float*)' (src/srcnn.cpp:113:6)
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'conv1_all_c1_at_clamped_center(float (*) [76], int, int, int, int, float const (*) [1][9][9], float const*, float*)' (src/srcnn.cpp:104:17)
INFO: [HLS 214-131] Inlining function 'mad_no_fma(float, float, float)' into 'conv2_single_from_c1(float const*, float const*, float)' (src/srcnn.cpp:133:8)
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'run_conv1_conv2_tile(float (*) [76], int, int, float const (*) [1][9][9], float const*, float const (*) [64][1][1], float const*, float (*) [64])' (src/srcnn.cpp:162:18)
INFO: [HLS 214-131] Inlining function 'conv2_single_from_c1(float const*, float const*, float)' into 'run_conv1_conv2_tile(float (*) [76], int, int, float const (*) [1][9][9], float const*, float const (*) [64][1][1], float const*, float (*) [64])' (src/srcnn.cpp:175:13)
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'run_conv1_conv2_tile(float (*) [76], int, int, float const (*) [1][9][9], float const*, float const (*) [64][1][1], float const*, float (*) [64])' (src/srcnn.cpp:163:23)
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'run_conv3_over_tile(float const (*) [64], int, int, float const (*) [32][5][5], float const*, float (*) [255])' (src/srcnn.cpp:211:17)
INFO: [HLS 214-131] Inlining function 'mad_no_fma(float, float, float)' into 'run_conv3_over_tile(float const (*) [64], int, int, float const (*) [32][5][5], float const*, float (*) [255])' (src/srcnn.cpp:238:8)
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'run_conv3_over_tile(float const (*) [64], int, int, float const (*) [32][5][5], float const*, float (*) [255])' (src/srcnn.cpp:229:29)
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'run_conv3_over_tile(float const (*) [64], int, int, float const (*) [32][5][5], float const*, float (*) [255])' (src/srcnn.cpp:219:28)
INFO: [HLS 214-131] Inlining function 'clampi(int, int, int)' into 'run_conv3_over_tile(float const (*) [64], int, int, float const (*) [32][5][5], float const*, float (*) [255])' (src/srcnn.cpp:212:24)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:288:7)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (src/srcnn.cpp:292:7)
INFO: [HLS 214-291] Loop 'KY' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:217:9)
INFO: [HLS 214-291] Loop 'KX' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:226:11)
INFO: [HLS 214-291] Loop 'MAC5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:234:11)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:172:25)
INFO: [HLS 214-291] Loop 'DotC1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:131:3)
INFO: [HLS 214-291] Loop 'C1Loop' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:91:3)
INFO: [HLS 214-291] Loop 'Row9' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:96:5)
INFO: [HLS 214-291] Loop 'Load9' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:102:7)
INFO: [HLS 214-291] Loop 'MAC9' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:111:7)
INFO: [HLS 214-291] Loop 'ColLoop' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:59:5)
INFO: [HLS 214-186] Unrolling loop 'KY' (src/srcnn.cpp:217:9) in function 'run_conv3_over_tile' completely with a factor of 5 (src/srcnn.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'MAC5' (src/srcnn.cpp:234:11) in function 'run_conv3_over_tile' completely with a factor of 5 (src/srcnn.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'KX' (src/srcnn.cpp:226:11) in function 'run_conv3_over_tile' completely with a factor of 5 (src/srcnn.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_1' (src/srcnn.cpp:172:25) in function 'run_conv1_conv2_tile' completely with a factor of 32 (src/srcnn.cpp:148:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_172_1' (src/srcnn.cpp:172:25) in function 'run_conv1_conv2_tile' has been removed because the loop is unrolled completely (src/srcnn.cpp:148:0)
INFO: [HLS 214-186] Unrolling loop 'DotC1' (src/srcnn.cpp:131:3) in function 'run_conv1_conv2_tile' completely with a factor of 64 (src/srcnn.cpp:148:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'DotC1' (src/srcnn.cpp:131:3) in function 'run_conv1_conv2_tile' has been removed because the loop is unrolled completely (src/srcnn.cpp:148:0)
INFO: [HLS 214-186] Unrolling loop 'C1Loop' (src/srcnn.cpp:91:3) in function 'conv1_all_c1_at_clamped_center' completely with a factor of 64 (src/srcnn.cpp:76:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'C1Loop' (src/srcnn.cpp:91:3) in function 'conv1_all_c1_at_clamped_center' has been removed because the loop is unrolled completely (src/srcnn.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'Row9' (src/srcnn.cpp:96:5) in function 'conv1_all_c1_at_clamped_center' completely with a factor of 9 (src/srcnn.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'MAC9' (src/srcnn.cpp:111:7) in function 'conv1_all_c1_at_clamped_center' completely with a factor of 9 (src/srcnn.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'Load9' (src/srcnn.cpp:102:7) in function 'conv1_all_c1_at_clamped_center' completely with a factor of 9 (src/srcnn.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'ColLoop' (src/srcnn.cpp:59:5) in function 'load_patch_tile' completely with a factor of 76 (src/srcnn.cpp:47:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/srcnn.cpp:133:19)
INFO: [HLS 214-248] Applying array_partition to 'c1_vec': Complete partitioning on dimension 1. (src/srcnn.cpp:152:10)
INFO: [HLS 214-248] Applying array_partition to 'conv1_w': Complete partitioning on dimension 4. (src/srcnn.cpp:259:0)
INFO: [HLS 214-248] Applying array_partition to 'conv3_w': Complete partitioning on dimension 4. (src/srcnn.cpp:259:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 41.592 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.505 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.182 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 18.413 seconds; current allocated memory: 1.263 GB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'patch'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'patch'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.095 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_patch_tile_Pipeline_RowLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RowLoop'.
WARNING: [HLS 200-885] The II Violation in module 'load_patch_tile_Pipeline_RowLoop' (loop 'RowLoop'): Unable to schedule 'load' operation ('in_r_load_1', src/srcnn.cpp:61) on array 'in_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_patch_tile_Pipeline_RowLoop' (loop 'RowLoop'): Unable to schedule 'load' operation ('in_r_load_3', src/srcnn.cpp:61) on array 'in_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_patch_tile_Pipeline_RowLoop' (loop 'RowLoop'): Unable to schedule 'load' operation ('in_r_load_5', src/srcnn.cpp:61) on array 'in_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_patch_tile_Pipeline_RowLoop' (loop 'RowLoop'): Unable to schedule 'load' operation ('in_r_load_7', src/srcnn.cpp:61) on array 'in_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_patch_tile_Pipeline_RowLoop' (loop 'RowLoop'): Unable to schedule 'load' operation ('in_r_load_69', src/srcnn.cpp:61) on array 'in_r' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'load_patch_tile_Pipeline_RowLoop' (loop 'RowLoop'): Unable to schedule 'load' operation ('in_r_load_73', src/srcnn.cpp:61) on array 'in_r' due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 38, Depth = 39, loop 'RowLoop'
INFO: [SCHED 204-11] Finished schedulin==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
ERROR: [HLS 207-5514] Variable length array is not supported (src/srcnn.cpp:137:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.092 seconds; current allocated memory: 1.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.96 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'init_acc1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:150:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_156_8' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:156:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_9' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:158:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_10' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:159:34)
INFO: [HLS 214-291] Loop 'add_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:162:25)
INFO: [HLS 214-291] Loop 'relu_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:171:20)
INFO: [HLS 214-291] Loop 'conv2_out' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:182:13)
INFO: [HLS 214-291] Loop 'dot_n1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:185:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_197_11' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:197:21)
INFO: [HLS 214-291] Loop 'in_ch' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:199:18)
INFO: [HLS 214-291] Loop 'k5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:201:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:104:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_6' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:106:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_108_7' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:108:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_4' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:96:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:82:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:84:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:86:19)
INFO: [HLS 214-186] Unrolling loop 'init_acc1' (src/srcnn.cpp:150:13) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_156_8' (src/srcnn.cpp:156:29) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_9' (src/srcnn.cpp:158:20) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_10' (src/srcnn.cpp:159:34) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'add_c1' (src/srcnn.cpp:162:25) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'relu_c1' (src/srcnn.cpp:171:20) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'conv2_out' (src/srcnn.cpp:182:13) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'dot_n1' (src/srcnn.cpp:185:19) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_197_11' (src/srcnn.cpp:197:21) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'in_ch' (src/srcnn.cpp:199:18) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'k5' (src/srcnn.cpp:201:6) in function 'srcnn' completely with a factor of 25 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_5' (src/srcnn.cpp:104:23) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_6' (src/srcnn.cpp:106:20) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_7' (src/srcnn.cpp:108:20) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_4' (src/srcnn.cpp:96:22) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_1' (src/srcnn.cpp:82:22) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_2' (src/srcnn.cpp:84:19) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_3' (src/srcnn.cpp:86:19) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'srcnn(float const (*) [255][255], float const (*) [1][9][9], float const*, float const (*) [64][1][1], float const*, float const (*) [32][5][5], float const*, float (*) [255][255])' (src/srcnn.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'w1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:56:10)
INFO: [HLS 214-248] Applying array_partition to 'b1': Complete partitioning on dimension 1. (src/srcnn.cpp:57:11)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:58:11)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (src/srcnn.cpp:59:11)
INFO: [HLS 214-248] Applying array_partition to 'w3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:60:11)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (src/srcnn.cpp:61:11)
INFO: [HLS 214-248] Applying array_partition to 'patch': Complete partitioning on dimension 2. (src/srcnn.cpp:117:11)
INFO: [HLS 214-248] Applying array_partition to 'c1': Complete partitioning on dimension 1. (src/srcnn.cpp:120:10)
INFO: [HLS 214-248] Applying array_partition to 'c2': Complete partitioning on dimension 1. (src/srcnn.cpp:123:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 184.882 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 70 seconds. CPU system time: 1 seconds. Elapsed time: 71.58 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 16.533 seconds; current allocated memory: 1.224 GB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 13 for loop 'load_patch_cols' (src/srcnn.cpp:134:33) in function 'srcnn'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 13 for loop 'load_patch_rows' (src/srcnn.cpp:133:33) in function 'srcnn'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'c1_x' (src/srcnn.cpp:145:22) in function 'srcnn'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'c1_y' (src/srcnn.cpp:144:22) in function 'srcnn'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'c2_x' (src/srcnn.cpp:180:22) in function 'srcnn'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'c2_y' (src/srcnn.cpp:179:22) in function 'srcnn'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'c3_x' (src/srcnn.cpp:195:22) in function 'srcnn'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'c3_y' (src/srcnn.cpp:194:22) in function 'srcnn'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 234 seconds. CPU system time: 4 seconds. Elapsed time: 241.504 seconds; current allocated memory: 1.412 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'load_patch_rows' (src/srcnn.cpp:133:24) in function 'srcnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'c2_y' (src/srcnn.cpp:179:13) in function 'srcnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'c3_y' (src/srcnn.cpp:194:13) in function 'srcnn'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 56 seconds. CPU system time: 1 seconds. Elapsed time: 57.772 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_init_w1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_w1'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w1' (loop 'init_w1'): Unable to schedule 'load' operation ('conv1_weights_load_1', src/srcnn.cpp:88) on array 'conv1_weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w1' (loop 'init_w1'): Unable to schedule 'load' operation ('conv1_weights_load_3', src/srcnn.cpp:88) on array 'conv1_weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w1' (loop 'init_w1'): Unable to schedule 'load' operation ('conv1_weights_load_5', src/srcnn.cpp:88) on array 'conv1_weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w1' (loop 'init_w1'): Unable to schedule 'load' operation ('conv1_weights_load_7', src/srcnn.cpp:88) on array 'conv1_weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w1' (loop 'init_w1'): Unable to schedule 'load' operation ('conv1_weights_load_69', src/srcnn.cpp:88) on array 'conv1_weights' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w1' (loop 'init_w1'): Unable to schedule 'load' operation ('conv1_weights_load_77', src/srcnn.cpp:88) on array 'conv1_weights' due to limited memory ports (II = 39). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w1' (loop 'init_w1'): Unable to schedule 'load' operation ('conv1_weights_load_79', src/srcnn.cpp:88) on array 'conv1_weights' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'conv1_weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 41, Depth = 42, loop 'init_w1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 296 seconds. CPU system time: 8 seconds. Elapsed time: 312.585 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.985 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_init_w2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_w2'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w2' (loop 'init_w2'): Unable to schedule 'load' operation ('conv2_weights_load_1', src/srcnn.cpp:98) on array 'conv2_weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w2' (loop 'init_w2'): Unable to schedule 'load' operation ('conv2_weights_load_3', src/srcnn.cpp:98) on array 'conv2_weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w2' (loop 'init_w2'): Unable to schedule 'load' operation ('conv2_weights_load_5', src/srcnn.cpp:98) on array 'conv2_weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w2' (loop 'init_w2'): Unable to schedule 'load' operation ('conv2_weights_load_7', src/srcnn.cpp:98) on array 'conv2_weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w2' (loop 'init_w2'): Unable to schedule 'load' operation ('conv2_weights_load_37', src/srcnn.cpp:98) on array 'conv2_weights' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w2' (loop 'init_w2'): Unable to schedule 'load' operation ('conv2_weights_load_53', src/srcnn.cpp:98) on array 'conv2_weights' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
WARNING: [HLS 200-885] The II Violation in module 'srcnn_Pipeline_init_w2' (loop 'init_w2'): Unable to schedule 'load' operation ('conv2_weights_load_61', src/srcnn.cpp:98) on array 'conv2_weights' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'conv2_weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop 'init_w2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14 seconds. CPU system time: 1 seconds. Elapsed time: 14.074 seconds; current allocated m==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.012 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'init_acc1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:150:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_156_8' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:156:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_9' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:158:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_10' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:159:34)
INFO: [HLS 214-291] Loop 'add_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:161:25)
INFO: [HLS 214-291] Loop 'relu_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:170:20)
INFO: [HLS 214-291] Loop 'conv2_out' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:181:13)
INFO: [HLS 214-291] Loop 'dot_n1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:184:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_11' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:196:21)
INFO: [HLS 214-291] Loop 'in_ch' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:198:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_202_12' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:202:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_203_13' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:203:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:104:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_6' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:105:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_7' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:106:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_4' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:95:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:82:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:83:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:84:26)
INFO: [HLS 214-186] Unrolling loop 'init_acc1' (src/srcnn.cpp:150:13) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_156_8' (src/srcnn.cpp:156:29) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_9' (src/srcnn.cpp:158:20) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_10' (src/srcnn.cpp:159:34) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'add_c1' (src/srcnn.cpp:161:25) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'relu_c1' (src/srcnn.cpp:170:20) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'conv2_out' (src/srcnn.cpp:181:13) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'dot_n1' (src/srcnn.cpp:184:19) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_11' (src/srcnn.cpp:196:21) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'in_ch' (src/srcnn.cpp:198:18) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_12' (src/srcnn.cpp:202:21) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_13' (src/srcnn.cpp:203:34) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_5' (src/srcnn.cpp:104:23) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_6' (src/srcnn.cpp:105:25) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_7' (src/srcnn.cpp:106:27) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_95_4' (src/srcnn.cpp:95:22) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_1' (src/srcnn.cpp:82:22) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (src/srcnn.cpp:83:24) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_3' (src/srcnn.cpp:84:26) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'srcnn(float const (*) [255][255], float const (*) [1][9][9], float const*, float const (*) [64][1][1], float const*, float const (*) [32][5][5], float const*, float (*) [255][255])' (src/srcnn.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'w1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:56:10)
INFO: [HLS 214-248] Applying array_partition to 'b1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:57:11)
INFO: [HLS 214-248] Applying array_partition to 'w2': Cyclic partitioning with factor 8 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (src/srcnn.cpp:63:10)
INFO: [HLS 214-248] Applying array_partition to 'b2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'w3': Cyclic partitioning with factor 8 on dimension 2. (src/srcnn.cpp:71:10)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (src/srcnn.cpp:72:11)
INFO: [HLS 214-248] Applying array_partition to 'patch': Cyclic partitioning with factor 16 on dimension 2. (src/srcnn.cpp:115:11)
INFO: [HLS 214-248] Applying array_partition to 'c1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:120:10)
INFO: [HLS 214-248] Applying array_partition to 'c2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:123:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_0' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_0' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_1' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_1' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_2' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_2' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_3' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_3' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_4' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_4' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_5' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_5' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_6' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_6' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_7' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_7' due to pipeline pragma (src/srcnn.cpp:195:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_0' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_1' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_10' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_11' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_12' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_13' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_14' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_15' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_2' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_3' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_4' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_5' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_6' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_7' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_8' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_9' due to pipeline pragma (src/srcnn.cpp:145:9)
INFO: [HLS 214-248] Applying array_pa==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.972 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'init_acc1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:142:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_8' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:147:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_9' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:149:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_10' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:150:34)
INFO: [HLS 214-291] Loop 'add_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:152:25)
INFO: [HLS 214-291] Loop 'relu_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:160:20)
INFO: [HLS 214-291] Loop 'conv2_out' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:171:13)
INFO: [HLS 214-291] Loop 'dot_n1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:174:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_186_11' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:186:21)
INFO: [HLS 214-291] Loop 'in_ch' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:188:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_191_12' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:191:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_13' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:192:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:97:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_6' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:98:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_99_7' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:99:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_4' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:88:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:75:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:76:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:77:26)
INFO: [HLS 214-186] Unrolling loop 'init_acc1' (src/srcnn.cpp:142:13) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_8' (src/srcnn.cpp:147:29) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_9' (src/srcnn.cpp:149:20) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_10' (src/srcnn.cpp:150:34) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'add_c1' (src/srcnn.cpp:152:25) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'relu_c1' (src/srcnn.cpp:160:20) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'conv2_out' (src/srcnn.cpp:171:13) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'dot_n1' (src/srcnn.cpp:174:19) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_11' (src/srcnn.cpp:186:21) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'in_ch' (src/srcnn.cpp:188:18) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_191_12' (src/srcnn.cpp:191:21) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_13' (src/srcnn.cpp:192:34) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_5' (src/srcnn.cpp:97:22) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_6' (src/srcnn.cpp:98:24) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_7' (src/srcnn.cpp:99:26) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_4' (src/srcnn.cpp:88:22) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_1' (src/srcnn.cpp:75:22) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_2' (src/srcnn.cpp:76:24) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:47:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_3' (src/srcnn.cpp:77:26) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'srcnn(float const (*) [255][255], float const (*) [1][9][9], float const*, float const (*) [64][1][1], float const*, float const (*) [32][5][5], float const*, float (*) [255][255])' (src/srcnn.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'w1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:52:10)
INFO: [HLS 214-248] Applying array_partition to 'b1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:53:11)
INFO: [HLS 214-248] Applying array_partition to 'w2': Cyclic partitioning with factor 8 on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (src/srcnn.cpp:58:10)
INFO: [HLS 214-248] Applying array_partition to 'b2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:59:11)
INFO: [HLS 214-248] Applying array_partition to 'w3': Cyclic partitioning with factor 8 on dimension 2. (src/srcnn.cpp:65:10)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (src/srcnn.cpp:66:11)
INFO: [HLS 214-248] Applying array_partition to 'patch': Cyclic partitioning with factor 16 on dimension 2. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'c1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:113:10)
INFO: [HLS 214-248] Applying array_partition to 'c2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:116:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_0' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_0' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_1' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_1' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_2' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_2' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_3' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_3' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_4' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_4' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_5' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_5' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_6' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_6' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_7' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_7' due to pipeline pragma (src/srcnn.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_0' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_1' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_10' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_11' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_12' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_13' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_14' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_15' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_2' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_3' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_4' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_5' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_6' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_7' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_8' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=9 dim=1' for array 'patch_9' due to pipeline pragma (src/srcnn.cpp:138:9)
INFO: [HLS 214-248] Applying array_partition to 'w3_0': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_1': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_2': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_3': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_4': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_5': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_6': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-248] Applying array_partition to 'w3_7': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-248] Applying array_partition to 'patch_0': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_1': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_2': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_3': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_4': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_5': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_6': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_7': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_8': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_9': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_10': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_11': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_12': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_13': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_14': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 214-248] Applying array_partition to 'patch_15': Cyclic partitioning with factor 9 on dimension 1. (src/srcnn.cpp:108:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 118.288 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 470 seconds. CPU system time: 8 seconds. Elapsed time: 484.422 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 322 seconds. CPU system time: 6 seconds. Elapsed time: 331.748 seconds; current allocated memor==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file src/conv1_tile.cpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 207-5559] unexpected pragma argument 'mul', expects function/operation (src/srcnn.cpp:52:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.576 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'init_acc1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:144:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_8' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:150:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_9' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:151:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_10' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:152:34)
INFO: [HLS 214-291] Loop 'add_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:154:25)
INFO: [HLS 214-291] Loop 'relu_c1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:162:20)
INFO: [HLS 214-291] Loop 'conv2_out' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:173:13)
INFO: [HLS 214-291] Loop 'dot_n1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:176:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_11' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:188:21)
INFO: [HLS 214-291] Loop 'in_ch' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:190:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_192_12' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:192:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_193_13' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:193:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:102:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_6' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:103:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_7' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:104:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_4' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:93:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:81:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:82:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:83:26)
INFO: [HLS 214-186] Unrolling loop 'init_acc1' (src/srcnn.cpp:144:13) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_8' (src/srcnn.cpp:150:29) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_9' (src/srcnn.cpp:151:31) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_10' (src/srcnn.cpp:152:34) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'add_c1' (src/srcnn.cpp:154:25) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'relu_c1' (src/srcnn.cpp:162:20) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'conv2_out' (src/srcnn.cpp:173:13) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'dot_n1' (src/srcnn.cpp:176:19) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_11' (src/srcnn.cpp:188:21) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'in_ch' (src/srcnn.cpp:190:18) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_192_12' (src/srcnn.cpp:192:21) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_193_13' (src/srcnn.cpp:193:34) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_5' (src/srcnn.cpp:102:23) in function 'srcnn' completely with a factor of 32 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_6' (src/srcnn.cpp:103:25) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_7' (src/srcnn.cpp:104:27) in function 'srcnn' completely with a factor of 5 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_4' (src/srcnn.cpp:93:22) in function 'srcnn' completely with a factor of 64 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_1' (src/srcnn.cpp:81:22) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (src/srcnn.cpp:82:24) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_3' (src/srcnn.cpp:83:26) in function 'srcnn' completely with a factor of 9 (src/srcnn.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'srcnn(float const (*) [255][255], float const (*) [1][9][9], float const*, float const (*) [64][1][1], float const*, float const (*) [32][5][5], float const*, float (*) [255][255])' (src/srcnn.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'w1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:56:10)
INFO: [HLS 214-248] Applying array_partition to 'b1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:57:11)
INFO: [HLS 214-248] Applying array_partition to 'w2': Cyclic partitioning with factor 8 on dimension 1. Cyclic partitioning with factor 8 on dimension 2. (src/srcnn.cpp:63:10)
INFO: [HLS 214-248] Applying array_partition to 'b2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:64:11)
INFO: [HLS 214-248] Applying array_partition to 'w3': Cyclic partitioning with factor 8 on dimension 2. (src/srcnn.cpp:70:10)
INFO: [HLS 214-248] Applying array_partition to 'c1': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:115:11)
INFO: [HLS 214-248] Applying array_partition to 'c2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:118:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_0' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_0' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'w3_1' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'w3_1' due to pipeline pragma (src/srcnn.cpp:187:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for arra==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'TILE_N' (src/conv1.cpp:17:31)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 0.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'TILE_N' (src/conv1.cpp:17:31)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 0.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv1_tile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
WARNING: [HLS 207-5552] missing argument for 'variable' (src/conv2.cpp:18:9)
WARNING: [HLS 207-5552] missing argument for 'variable' (src/conv2.cpp:19:9)
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/srcnn.cpp:15:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/srcnn.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.297 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_5' is marked as complete unroll implied by the pipeline pragma (src/conv2.cpp:62:19)
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/conv1_tile.cpp:58:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/conv1_tile.cpp:60:21)
INFO: [HLS 214-188] Unrolling loop 'in_feature_loop_conv2' (src/conv2.cpp:55:9) in function 'conv2' partially with a factor of 4 (src/conv2.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_5' (src/conv2.cpp:62:19) in function 'conv2' completely with a factor of 17 (src/conv2.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv1' (src/conv1_tile.cpp:58:17) in function 'conv1_tile' completely with a factor of 9 (src/conv1_tile.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv1' (src/conv1_tile.cpp:60:21) in function 'conv1_tile' completely with a factor of 9 (src/conv1_tile.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const (.49.56.64.72)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.49.56.64.72)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv1_tile(float (*) [17][17], float (*) [1][9][9], float*, hls::stream<float, 0>&)' (src/conv1_tile.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'conv1_tile(float (*) [17][17], float (*) [1][9][9], float*, hls::stream<float, 0>&)' (src/conv1_tile.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv3(hls::stream<float, 0>&, float (*) [32][5][5], float*, float (*) [17][17])' (src/conv3.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'conv3(hls::stream<float, 0>&, float (*) [32][5][5], float*, float (*) [17][17])' (src/conv3.cpp:12:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'conv3(hls::stream<float, 0>&, float (*) [32][5][5], float*, float (*) [17][17])' (src/conv3.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output_tile': Complete partitioning on dimension 1. (src/conv1_tile.cpp:33:13)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Cyclic partitioning with factor 4 on dimension 1. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:23:21)
INFO: [HLS 214-248] Applying array_partition to 'layer3_output_tile': Complete partitioning on dimension 1. (src/srcnn.cpp:24:21)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weights': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to 'conv1_biases': Complete partitioning on dimension 1. (src/srcnn.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weights': Cyclic partitioning with factor 4 on dimension 2. (src/srcnn.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to 'conv2_biases': Complete partitioning on dimension 1. (src/srcnn.cpp:13:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile_0' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile_1' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile_2' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile_3' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'layer2_output_tile' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-248] Applying array_partition to 'input_tile_0': Complete partitioning on dimension 3. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'input_tile_1': Complete partitioning on dimension 3. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'input_tile_2': Complete partitioning on dimension 3. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'input_tile_3': Complete partitioning on dimension 3. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output_tile': Complete partitioning on dimension 3. (src/conv2.cpp:22:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.368 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.962 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv3' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'conv3' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.437 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (src/conv3.cpp:25) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (src/conv3.cpp:44) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (src/conv2.cpp:34) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_8' (src/conv2.cpp:86) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_4' (src/conv1_tile.cpp:81) in function 'conv1_tile' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_6' (src/conv3.cpp:44) in function 'conv3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_7' (src/conv3.cpp:45) in function 'conv3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_8' (src/conv3.cpp:46) in function 'conv3' completely with a factor of 5.
INFO: [XFORM 203-721] Changing loop 'Loop_tile_height_loop_MAIN_proc' (src/srcnn.cpp:18) to a process function for dataflow in function 'srcnn'.
INFO: [XFORM 203-712] Applying dataflow to function 'srcnn' (src/srcnn.cpp:4:1), detected/extracted 1 process function(s): 
	 'Loop_tile_height_loop_MAIN_proc8'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317:31) to (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317:31) to (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.254 seconds; current allocated memory: 1.120 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (src/conv3.cpp:24:26) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (src/conv3.cpp:23:22) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV3' (src/conv3.cpp:33:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_5' (src/conv3.cpp:43:26) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAC_CONV3' (src/conv3.cpp:42:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (src/conv2.cpp:33:26) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_READ_CONV2' (src/conv2.cpp:32:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_3' (src/conv2.cpp:43:26) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV2' (src/conv2.cpp:42:5) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'in_feature_loop_conv2' (src/conv2.cpp:55:9) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'RELU_CONV2' (src/conv2.cpp:72:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'out_feature_loop_CONV2' (src/conv2.cpp:53:5) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_7' (src/conv2.cpp:85:26) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV2' (src/conv2.cpp:84:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (src/conv1_tile.cpp:41:26) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV1' (src/conv1_tile.cpp:40:5) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv1' (src/conv1_tile.cpp:53:9) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'feature_loop_conv1' (src/conv1_tile.cpp:51:5) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_3' (src/conv1_tile.cpp:80:26) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV1' (src/conv1_tile.cpp:79:5) in function 'conv1_tile'.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'generic_fmax<float>' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7:12) in function 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'generic_fmin<float>' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7:12) in function 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '__hls_fptosi_float_i32' (src/conv1_tile.cpp:62:19) in function 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.986 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_fmax<float>' to 'generic_fmax_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_fmin<float>' to 'generic_fmin_float_s'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_tiler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.595 seconds; current allocated memory: 1.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmax<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'generic_fmax<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmin_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmin<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'generic_fmin<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function '__hls_fptosi_float_i32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'.
WARNING: [HLS 200-885] The II Violation in module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' (loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'): Unable to schedule 'store' operation ('layer1_output_tile_62_addr_write_ln64', src/conv1_tile.cpp:64) of variable 'add64_8_8', src/conv1_tile.cpp:64 on array 'layer1_output_tile_62' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'layer1_output_tile_62'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 337, loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.877 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.451 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.871 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.883 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.962 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.833 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_CONV2_VITIS_LOOP_73_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'RELU_CONV2_VITIS_LOOP_73_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_34_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_34_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_1', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_3', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_5', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_7', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_21', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_23', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 114, loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.496 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_tile_height_loop_MAIN_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_tiler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'input_tiler' is 9249 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (icmp_ln52_fu_6204_p2 == 1'd1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_tiler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.027 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2' pipeline 'OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.048 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmax_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmin_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmin_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' pipeline 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' is 155645 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 234 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.328 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4' pipeline 'STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.952 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11819_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11823_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11827_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11831_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11835_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11839_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11843_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11847_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11851_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11855_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11859_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11863_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11867_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11871_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11875_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11879_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11883_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_tile_layer1_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2' pipeline 'STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4' pipeline 'OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop9' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop10' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop11' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU_CONV2_VITIS_LOOP_73_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6' pipeline 'RELU_CONV2_VITIS_LOOP_73_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8' pipeline 'STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11819_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11823_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11827_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11831_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11835_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11839_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11843_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11847_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11851_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11855_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11859_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11863_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11867_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11871_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11875_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11879_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11883_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' pipeline 'VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' pipeline 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv33/grp_fu_11819_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv33/grp_fu_11823_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv33'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv33_input_tile_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.393 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_tile_height_loop_MAIN_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_tile_height_loop_MAIN_proc8' is 18497 from HDL expression: ((grp_input_tiler_fu_2190_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_tile_height_loop_MAIN_proc8'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_Loop_tile_height_loop_MAIN_proc8_layer3_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_to_conv2_U(srcnn_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_to_conv3_U(srcnn_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.983 seconds; current allocated memory: 2.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_24' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_25' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_26' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_27' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_28' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_29' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_30' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_32' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_33' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_34' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_35' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_36' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_37' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_38' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_39' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_40' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_41' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_42' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_43' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_44' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_45' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_46' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_47' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_48' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_49' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_50' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_51' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_52' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_53' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_54' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_55' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_56' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_57' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_58' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_59' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_60' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_61' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_62' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_63' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_24' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_25' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_26' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_27' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_28' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_29' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_30' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.848 seconds; current allocated memory: 2.130 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.656 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 24 seconds. CPU system time: 0 seconds. Elapsed time: 25.458 seconds; current allocated memory: 2.176 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 95 seconds. CPU system time: 8 seconds. Elapsed time: 123.93 seconds; current allocated memory: 1.137 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv1_tile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
WARNING: [HLS 207-5552] missing argument for 'variable' (src/conv2.cpp:18:9)
WARNING: [HLS 207-5552] missing argument for 'variable' (src/conv2.cpp:19:9)
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/srcnn.cpp:15:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/srcnn.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.493 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_5' is marked as complete unroll implied by the pipeline pragma (src/conv2.cpp:62:19)
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/conv1_tile.cpp:58:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/conv1_tile.cpp:60:21)
INFO: [HLS 214-188] Unrolling loop 'in_feature_loop_conv2' (src/conv2.cpp:55:9) in function 'conv2' partially with a factor of 4 (src/conv2.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_5' (src/conv2.cpp:62:19) in function 'conv2' completely with a factor of 17 (src/conv2.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv1' (src/conv1_tile.cpp:58:17) in function 'conv1_tile' completely with a factor of 9 (src/conv1_tile.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv1' (src/conv1_tile.cpp:60:21) in function 'conv1_tile' completely with a factor of 9 (src/conv1_tile.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_float() const (.49.56.64.72)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.49.56.64.72)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.22.29.35.43)' into 'fp_struct<float>::to_int() const' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmin<float>(float, float)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv1_tile(float (*) [17][17], float (*) [1][9][9], float*, hls::stream<float, 0>&)' (src/conv1_tile.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'conv1_tile(float (*) [17][17], float (*) [1][9][9], float*, hls::stream<float, 0>&)' (src/conv1_tile.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'conv3(hls::stream<float, 0>&, float (*) [32][5][5], float*, float (*) [17][17])' (src/conv3.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fminf' into 'conv3(hls::stream<float, 0>&, float (*) [32][5][5], float*, float (*) [17][17])' (src/conv3.cpp:12:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'conv3(hls::stream<float, 0>&, float (*) [32][5][5], float*, float (*) [17][17])' (src/conv3.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output_tile': Complete partitioning on dimension 1. (src/conv1_tile.cpp:33:13)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Cyclic partitioning with factor 4 on dimension 1. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:23:21)
INFO: [HLS 214-248] Applying array_partition to 'layer3_output_tile': Complete partitioning on dimension 1. (src/srcnn.cpp:24:21)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weights': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to 'conv1_biases': Complete partitioning on dimension 1. (src/srcnn.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weights': Cyclic partitioning with factor 4 on dimension 2. (src/srcnn.cpp:13:0)
INFO: [HLS 214-248] Applying array_partition to 'conv2_biases': Complete partitioning on dimension 1. (src/srcnn.cpp:13:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile_0' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile_1' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile_2' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile_3' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'layer2_output_tile' due to pipeline pragma (src/conv2.cpp:60:9)
INFO: [HLS 214-248] Applying array_partition to 'input_tile_0': Complete partitioning on dimension 3. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'input_tile_1': Complete partitioning on dimension 3. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'input_tile_2': Complete partitioning on dimension 3. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'input_tile_3': Complete partitioning on dimension 3. (src/conv2.cpp:21:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output_tile': Complete partitioning on dimension 3. (src/conv2.cpp:22:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.284 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.999 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'conv3' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:47) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmin<float>' into 'conv3' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7->src/conv3.cpp:47) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_3' (src/conv3.cpp:25) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_6' (src/conv3.cpp:44) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_2' (src/conv2.cpp:34) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_8' (src/conv2.cpp:86) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_4' (src/conv1_tile.cpp:81) in function 'conv1_tile' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_44_6' (src/conv3.cpp:44) in function 'conv3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_45_7' (src/conv3.cpp:45) in function 'conv3' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_46_8' (src/conv3.cpp:46) in function 'conv3' completely with a factor of 5.
INFO: [XFORM 203-721] Changing loop 'Loop_tile_height_loop_MAIN_proc' (src/srcnn.cpp:18) to a process function for dataflow in function 'srcnn'.
INFO: [XFORM 203-712] Applying dataflow to function 'srcnn' (src/srcnn.cpp:4:1), detected/extracted 1 process function(s): 
	 'Loop_tile_height_loop_MAIN_proc8'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317:31) to (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmin.h:42:3) in function 'generic_fmin<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317:31) to (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.06 seconds; current allocated memory: 1.119 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_2' (src/conv3.cpp:24:26) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (src/conv3.cpp:23:22) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV3' (src/conv3.cpp:33:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_5' (src/conv3.cpp:43:26) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAC_CONV3' (src/conv3.cpp:42:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (src/conv2.cpp:33:26) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_READ_CONV2' (src/conv2.cpp:32:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_3' (src/conv2.cpp:43:26) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV2' (src/conv2.cpp:42:5) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'in_feature_loop_conv2' (src/conv2.cpp:55:9) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'RELU_CONV2' (src/conv2.cpp:72:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'out_feature_loop_CONV2' (src/conv2.cpp:53:5) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_7' (src/conv2.cpp:85:26) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV2' (src/conv2.cpp:84:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_1' (src/conv1_tile.cpp:41:26) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV1' (src/conv1_tile.cpp:40:5) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv1' (src/conv1_tile.cpp:53:9) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'feature_loop_conv1' (src/conv1_tile.cpp:51:5) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_3' (src/conv1_tile.cpp:80:26) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV1' (src/conv1_tile.cpp:79:5) in function 'conv1_tile'.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'generic_fmax<float>' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7:12) in function 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'generic_fmin<float>' (C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fminfloat.cpp:7:12) in function 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '__hls_fptosi_float_i32' (src/conv1_tile.cpp:62:19) in function 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.105 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
WARNING: [SYN 201-103] Legalizing function name 'generic_fmax<float>' to 'generic_fmax_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_fmin<float>' to 'generic_fmin_float_s'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_tiler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.443 seconds; current allocated memory: 1.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmax<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'generic_fmax<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmin_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmin<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'generic_fmin<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function '__hls_fptosi_float_i32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'.
WARNING: [HLS 200-885] The II Violation in module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' (loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'): Unable to schedule 'store' operation ('layer1_output_tile_62_addr_write_ln64', src/conv1_tile.cpp:64) of variable 'add64_8_8', src/conv1_tile.cpp:64 on array 'layer1_output_tile_62' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'layer1_output_tile_62'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 337, loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.579 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.301 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.601 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.611 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.602 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.607 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_CONV2_VITIS_LOOP_73_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'RELU_CONV2_VITIS_LOOP_73_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_34_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_34_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_1', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_3', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_5', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_7', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_21', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
WARNING: [HLS 200-885] The II Violation in module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' (loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'): Unable to schedule 'load' operation ('conv3_weights_load_23', src/conv3.cpp:42) on array 'conv3_weights' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'conv3_weights'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 114, loop 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.775 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_tile_height_loop_MAIN_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_tiler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'input_tiler' is 9249 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (icmp_ln52_fu_6204_p2 == 1'd1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_tiler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.767 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2' pipeline 'OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_OUT_STATIONARY_CONV1_VITIS_LOOP_41_1_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.645 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmax_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmin_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmin_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' pipeline 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' is 155645 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 234 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.207 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4' pipeline 'STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_STREAM_OUT_CONV1_VITIS_LOOP_80_3_VITIS_LOOP_81_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.559 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11819_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11823_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11827_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11831_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11835_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11839_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11843_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11847_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11851_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11855_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11859_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11863_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11867_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11871_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11875_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11879_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_tile/grp_fu_11883_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_tile_layer1_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2' pipeline 'STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4' pipeline 'OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop9' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop10' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop11' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU_CONV2_VITIS_LOOP_73_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6' pipeline 'RELU_CONV2_VITIS_LOOP_73_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8' pipeline 'STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11819_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11823_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11827_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11831_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11835_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11839_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11843_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11847_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11851_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11855_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11859_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11863_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11867_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11871_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11875_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11879_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2/grp_fu_11883_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.883 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' pipeline 'VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' pipeline 'MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv33/grp_fu_11819_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv33/grp_fu_11823_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv33'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv33_input_tile_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.329 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_tile_height_loop_MAIN_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_tile_height_loop_MAIN_proc8' is 18497 from HDL expression: ((grp_input_tiler_fu_2190_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_tile_height_loop_MAIN_proc8'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_Loop_tile_height_loop_MAIN_proc8_layer3_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_to_conv2_U(srcnn_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_to_conv3_U(srcnn_fifo_w32_d512_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.046 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_3_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_4_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_5_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_6_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_7_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights_8_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_24' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_25' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_26' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_27' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_28' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_29' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_30' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_32' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_33' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_34' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_35' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_36' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_37' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_38' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_39' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_40' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_41' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_42' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_43' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_44' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_45' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_46' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_47' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_48' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_49' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_50' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_51' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_52' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_53' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_54' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_55' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_56' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_57' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_58' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_59' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_60' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_61' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_62' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases_63' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_24' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_25' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_26' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_27' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_28' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_29' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_30' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases_31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.485 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.795 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 31.272 seconds; current allocated memory: 2.177 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 95 seconds. CPU system time: 8 seconds. Elapsed time: 127.593 seconds; current allocated memory: 1.139 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.135 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.003 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 0.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv1_tile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:90:43)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:90:64)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:91:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:91:54)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:92:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:92:54)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/srcnn.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.866 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:394:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:397:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_319_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:319:20)
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:223:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:226:21)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv3' (src/srcnn.cpp:394:17) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:357:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv3' (src/srcnn.cpp:397:21) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:357:0)
INFO: [HLS 214-188] Unrolling loop 'in_feature_loop_conv2' (src/srcnn.cpp:312:9) in function 'conv2' partially with a factor of 4 (src/srcnn.cpp:281:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_319_5' (src/srcnn.cpp:319:20) in function 'conv2' completely with a factor of 17 (src/srcnn.cpp:281:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv1' (src/srcnn.cpp:223:17) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:172:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv1' (src/srcnn.cpp:226:21) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:172:0)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:178:13)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output_tile': Cyclic partitioning with factor 2 on dimension 1. (src/srcnn.cpp:179:13)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weights_local': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:31:10)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weights_local': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/srcnn.cpp:33:10)
INFO: [HLS 214-248] Applying array_partition to 'conv3_weights_local': Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 2 on dimension 3. Cyclic partitioning with factor 2 on dimension 4. (src/srcnn.cpp:35:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile' due to pipeline pragma (src/srcnn.cpp:317:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'layer2_output_tile' due to pipeline pragma (src/srcnn.cpp:317:9)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:284:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:285:13)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'VITIS_LOOP_150_2'(src/srcnn.cpp:150:27) has been inferred on bundle 'CONV3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:150:27)
INFO: [HLS 214-115] Multiple burst reads of length 17 and bit width 32 in loop 'VITIS_LOOP_196_3'(src/srcnn.cpp:196:32) has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:196:32)
INFO: [HLS 214-115] Multiple burst writes of length 17 and bit width 32 in loop 'VITIS_LOOP_435_2'(src/srcnn.cpp:435:27) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:435:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.013 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.514 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.43 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_370_3' (src/srcnn.cpp:370) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_291_2' (src/srcnn.cpp:291) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_8' (src/srcnn.cpp:343) in function 'conv2' automatically.
INFO: [XFORM 203-102] Partitioning array 'layer3_output_tile' (src/srcnn.cpp:81) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_tile_height_loop_MAIN.1' (src/srcnn.cpp:81:11), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc'
	 'conv1_tile'
	 'conv2'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc'
	 'conv3'
	 'reconstructor'.
INFO: [XFORM 203-11] Balancing expressions in function 'load_conv1_params' (src/srcnn.cpp:110:35)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.138 seconds; current allocated memory: 1.116 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_434_1' (src/srcnn.cpp:434:23) in function 'reconstructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_3' (src/srcnn.cpp:151:31) in function 'load_conv3_params'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_2' (src/srcnn.cpp:150:27) in function 'load_conv3_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_1' (src/srcnn.cpp:131:20) in function 'load_conv2_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_3' (src/srcnn.cpp:113:31) in function 'load_conv1_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_1' (src/srcnn.cpp:110:20) in function 'load_conv1_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_369_2' (src/srcnn.cpp:369:27) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_368_1' (src/srcnn.cpp:368:23) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV3' (src/srcnn.cpp:378:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv3' (src/srcnn.cpp:389:9) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_feat_loop_conv3' (src/srcnn.cpp:387:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_290_1' (src/srcnn.cpp:290:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_READ_CONV2' (src/srcnn.cpp:289:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_3' (src/srcnn.cpp:300:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV2' (src/srcnn.cpp:299:5) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'in_feature_loop_conv2' (src/srcnn.cpp:312:9) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'RELU_CONV2' (src/srcnn.cpp:329:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'out_feature_loop_CONV2' (src/srcnn.cpp:310:5) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_7' (src/srcnn.cpp:342:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV2' (src/srcnn.cpp:341:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv1' (src/srcnn.cpp:215:9) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'feature_loop_conv1' (src/srcnn.cpp:213:5) in function 'conv1_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:179).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:179).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:179).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:179).
WARNING: [HLS 200-1449] Process conv1_tile has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv37 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_tile_height_loop_MAIN.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.605 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1' to 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params_Pipeline_VITIS_LOOP_113_3_VITIS_LOOP_114_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_3_VITIS_LOOP_114_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_113_3_VITIS_LOOP_114_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params_Pipeline_VITIS_LOOP_133_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_133_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 331, loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.649 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.067 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_290_1_VITIS_LOOP_291_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ_CONV2_VITIS_LOOP_290_1_VITIS_LOOP_291_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'STREAM_READ_CONV2_VITIS_LOOP_290_1_VITIS_LOOP_291_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_300_3_VITIS_LOOP_301_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_300_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_300_3_VITIS_LOOP_301_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.131 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_330_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_CONV2_VITIS_LOOP_330_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'RELU_CONV2_VITIS_LOOP_330_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_342_7_VITIS_LOOP_343_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV2_VITIS_LOOP_342_7_VITIS_LOOP_343_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV2_VITIS_LOOP_342_7_VITIS_LOOP_343_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_VITIS_LOOP_368_1_VITIS_LOOP_369_2_VITIS_LOOP_370_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_368_1_VITIS_LOOP_369_2_VITIS_LOOP_370_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_368_1_VITIS_LOOP_369_2_VITIS_LOOP_370_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_379_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_379_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_379_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 108, loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.477 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor_Pipeline_VITIS_LOOP_435_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_434_1_VITIS_LOOP_435_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_434_1_VITIS_LOOP_435_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO conv3_biases_local_load_loc_channel (from dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc_U0 to conv37_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params_Pipeline_VITIS_LOOP_113_3_VITIS_LOOP_114_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv1_params_Pipeline_VITIS_LOOP_113_3_VITIS_LOOP_114_4' pipeline 'VITIS_LOOP_113_3_VITIS_LOOP_114_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params_Pipeline_VITIS_LOOP_113_3_VITIS_LOOP_114_4' is 5994 from HDL expression: ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params_Pipeline_VITIS_LOOP_113_3_VITIS_LOOP_114_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params' is 6318 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params_Pipeline_VITIS_LOOP_133_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv2_params_Pipeline_VITIS_LOOP_133_2' pipeline 'VITIS_LOOP_133_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params_Pipeline_VITIS_LOOP_133_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4' pipeline 'VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4/m_axi_CONV3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params_Pipeline_VITIS_LOOP_150_2_VITIS_LOOP_151_3_VITIS_LOOP_152_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' pipeline 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' is 410252 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 104 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.941 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.894 seconds; current allocated memory: 1.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_290_1_VITIS_LOOP_291_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_290_1_VITIS_LOOP_291_2' pipeline 'STREAM_READ_CONV2_VITIS_LOOP_290_1_VITIS_LOOP_291_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_290_1_VITIS_LOOP_291_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.985 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_300_3_VITIS_LOOP_301_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_300_3_VITIS_LOOP_301_4' pipeline 'OUT_STATIONARY_CONV2_VITIS_LOOP_300_3_VITIS_LOOP_301_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_300_3_VITIS_LOOP_301_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop12' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop13' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop14' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_330_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU_CONV2_VITIS_LOOP_330_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_330_6' pipeline 'RELU_CONV2_VITIS_LOOP_330_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_330_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_342_7_VITIS_LOOP_343_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_342_7_VITIS_LOOP_343_8' pipeline 'STREAM_OUT_CONV2_VITIS_LOOP_342_7_VITIS_LOOP_343_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_342_7_VITIS_LOOP_343_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_VITIS_LOOP_368_1_VITIS_LOOP_369_2_VITIS_LOOP_370_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv37_Pipeline_VITIS_LOOP_368_1_VITIS_LOOP_369_2_VITIS_LOOP_370_3' pipeline 'VITIS_LOOP_368_1_VITIS_LOOP_369_2_VITIS_LOOP_370_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_VITIS_LOOP_368_1_VITIS_LOOP_369_2_VITIS_LOOP_370_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_379_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_379_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv37_input_tile_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.265 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor_Pipeline_VITIS_LOOP_435_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reconstructor_Pipeline_VITIS_LOOP_435_2' pipeline 'VITIS_LOOP_434_1_VITIS_LOOP_435_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor_Pipeline_VITIS_LOOP_435_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_INPUT_r_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_OUTPUT_r_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c16_channel_U(srcnn_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c17_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_to_conv2_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c_U(srcnn_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c_U(srcnn_fifo_w9_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_to_conv3_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_biases_local_load_loc_channel_U(srcnn_fifo_w32_d4_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.417 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_INPUT_r_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_OUTPUT_r_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.841 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/CONV1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/CONV2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/CONV3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases' and 'output_ftmap' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_weights_local_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_weights_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_weights_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.576 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.796 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.281 seconds; current allocated memory: 1.787 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59 seconds. CPU system time: 6 seconds. Elapsed time: 94.775 seconds; current allocated memory: 765.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file srcnn_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 39.067 seconds; current allocated memory: 25.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv1_tile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:43)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:64)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:54)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:54)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/srcnn.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.441 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:424:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:427:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_349_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:349:20)
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:253:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:256:21)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv3' (src/srcnn.cpp:424:17) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv3' (src/srcnn.cpp:427:21) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-188] Unrolling loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' partially with a factor of 4 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_5' (src/srcnn.cpp:349:20) in function 'conv2' completely with a factor of 17 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv1' (src/srcnn.cpp:253:17) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv1' (src/srcnn.cpp:256:21) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output_tile': Cyclic partitioning with factor 2 on dimension 1. (src/srcnn.cpp:209:13)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weights_local': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:61:10)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weights_local': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/srcnn.cpp:63:10)
INFO: [HLS 214-248] Applying array_partition to 'conv3_weights_local': Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 2 on dimension 3. Cyclic partitioning with factor 2 on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'layer2_output_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:314:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:315:13)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'VITIS_LOOP_180_2'(src/srcnn.cpp:180:27) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:180:27)
INFO: [HLS 214-115] Multiple burst reads of length 17 and bit width 32 in loop 'VITIS_LOOP_226_3'(src/srcnn.cpp:226:32) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:226:32)
INFO: [HLS 214-115] Multiple burst writes of length 17 and bit width 32 in loop 'VITIS_LOOP_465_2'(src/srcnn.cpp:465:27) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:465:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.406 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.414 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.326 seconds; current allocated memory: 1.080 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_3' (src/srcnn.cpp:400) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_2' (src/srcnn.cpp:321) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_8' (src/srcnn.cpp:373) in function 'conv2' automatically.
INFO: [XFORM 203-102] Partitioning array 'layer3_output_tile' (src/srcnn.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_tile_height_loop_MAIN.1' (src/srcnn.cpp:111:11), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc'
	 'conv1_tile'
	 'conv2'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc'
	 'conv3'
	 'reconstructor'.
INFO: [XFORM 203-11] Balancing expressions in function 'load_conv1_params' (src/srcnn.cpp:140:35)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.018 seconds; current allocated memory: 1.119 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_464_1' (src/srcnn.cpp:464:23) in function 'reconstructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_3' (src/srcnn.cpp:181:31) in function 'load_conv3_params'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (src/srcnn.cpp:180:27) in function 'load_conv3_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_161_1' (src/srcnn.cpp:161:20) in function 'load_conv2_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_3' (src/srcnn.cpp:143:31) in function 'load_conv1_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_1' (src/srcnn.cpp:140:20) in function 'load_conv1_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_399_2' (src/srcnn.cpp:399:27) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (src/srcnn.cpp:398:23) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV3' (src/srcnn.cpp:408:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv3' (src/srcnn.cpp:419:9) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_feat_loop_conv3' (src/srcnn.cpp:417:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_320_1' (src/srcnn.cpp:320:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_READ_CONV2' (src/srcnn.cpp:319:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_3' (src/srcnn.cpp:330:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV2' (src/srcnn.cpp:329:5) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'RELU_CONV2' (src/srcnn.cpp:359:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'out_feature_loop_CONV2' (src/srcnn.cpp:340:5) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_7' (src/srcnn.cpp:372:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV2' (src/srcnn.cpp:371:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv1' (src/srcnn.cpp:245:9) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'feature_loop_conv1' (src/srcnn.cpp:243:5) in function 'conv1_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [HLS 200-1449] Process conv1_tile has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv37 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_tile_height_loop_MAIN.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.669 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1' to 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.946 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_163_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 331, loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.633 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.105 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.173 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.137 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.125 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'RELU_CONV2_VITIS_LOOP_360_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 108, loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.347 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO conv3_biases_local_load_loc_channel (from dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc_U0 to conv37_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline 'VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' is 5994 from HDL expression: ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params' is 6318 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' pipeline 'VITIS_LOOP_163_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params_Pipeline_VITIS_LOOP_163_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' pipeline 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' is 410252 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 104 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.771 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.995 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop12' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop13' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop14' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU_CONV2_VITIS_LOOP_360_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' pipeline 'RELU_CONV2_VITIS_LOOP_360_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv37_input_tile_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.122 seconds; current allocated memory: 1.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reconstructor_Pipeline_VITIS_LOOP_465_2' pipeline 'VITIS_LOOP_464_1_VITIS_LOOP_465_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor_Pipeline_VITIS_LOOP_465_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c16_channel_U(srcnn_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c17_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_to_conv2_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c_U(srcnn_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c_U(srcnn_fifo_w9_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_to_conv3_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_biases_local_load_loc_channel_U(srcnn_fifo_w32_d4_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.256 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_weights_local_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_weights_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_weights_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.505 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.535 seconds; current allocated memory: 1.801 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55 seconds. CPU system time: 5 seconds. Elapsed time: 86.635 seconds; current allocated memory: 778.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv1_tile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:44)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:65)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:54)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:54)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/srcnn.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.804 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:424:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:427:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_349_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:349:20)
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:253:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:256:21)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv3' (src/srcnn.cpp:424:17) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv3' (src/srcnn.cpp:427:21) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-188] Unrolling loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' partially with a factor of 4 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_5' (src/srcnn.cpp:349:20) in function 'conv2' completely with a factor of 17 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv1' (src/srcnn.cpp:253:17) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv1' (src/srcnn.cpp:256:21) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output_tile': Cyclic partitioning with factor 2 on dimension 1. (src/srcnn.cpp:209:13)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weights_local': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:61:10)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weights_local': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/srcnn.cpp:63:10)
INFO: [HLS 214-248] Applying array_partition to 'conv3_weights_local': Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 2 on dimension 3. Cyclic partitioning with factor 2 on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'layer2_output_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:314:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:315:13)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'VITIS_LOOP_180_2'(src/srcnn.cpp:180:27) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:180:27)
INFO: [HLS 214-115] Multiple burst reads of length 17 and bit width 32 in loop 'VITIS_LOOP_226_3'(src/srcnn.cpp:226:32) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:226:32)
INFO: [HLS 214-115] Multiple burst writes of length 17 and bit width 32 in loop 'VITIS_LOOP_465_2'(src/srcnn.cpp:465:27) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:465:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.829 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.367 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.247 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_3' (src/srcnn.cpp:400) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_2' (src/srcnn.cpp:321) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_8' (src/srcnn.cpp:373) in function 'conv2' automatically.
INFO: [XFORM 203-102] Partitioning array 'layer3_output_tile' (src/srcnn.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_tile_height_loop_MAIN.1' (src/srcnn.cpp:111:11), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc'
	 'conv1_tile'
	 'conv2'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc'
	 'conv3'
	 'reconstructor'.
INFO: [XFORM 203-11] Balancing expressions in function 'load_conv1_params' (src/srcnn.cpp:140:35)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.955 seconds; current allocated memory: 1.118 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_464_1' (src/srcnn.cpp:464:23) in function 'reconstructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_3' (src/srcnn.cpp:181:31) in function 'load_conv3_params'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (src/srcnn.cpp:180:27) in function 'load_conv3_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_161_1' (src/srcnn.cpp:161:20) in function 'load_conv2_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_3' (src/srcnn.cpp:143:31) in function 'load_conv1_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_1' (src/srcnn.cpp:140:20) in function 'load_conv1_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_399_2' (src/srcnn.cpp:399:27) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (src/srcnn.cpp:398:23) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV3' (src/srcnn.cpp:408:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv3' (src/srcnn.cpp:419:9) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_feat_loop_conv3' (src/srcnn.cpp:417:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_320_1' (src/srcnn.cpp:320:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_READ_CONV2' (src/srcnn.cpp:319:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_3' (src/srcnn.cpp:330:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV2' (src/srcnn.cpp:329:5) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'RELU_CONV2' (src/srcnn.cpp:359:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'out_feature_loop_CONV2' (src/srcnn.cpp:340:5) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_7' (src/srcnn.cpp:372:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV2' (src/srcnn.cpp:371:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv1' (src/srcnn.cpp:245:9) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'feature_loop_conv1' (src/srcnn.cpp:243:5) in function 'conv1_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [HLS 200-1449] Process conv1_tile has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv37 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_tile_height_loop_MAIN.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.649 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1' to 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 1.404 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_163_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 331, loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.682 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.068 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'RELU_CONV2_VITIS_LOOP_360_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 108, loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.279 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO conv3_biases_local_load_loc_channel (from dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc_U0 to conv37_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline 'VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' is 5994 from HDL expression: ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params' is 6318 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' pipeline 'VITIS_LOOP_163_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params_Pipeline_VITIS_LOOP_163_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' pipeline 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' is 410252 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 104 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.936 seconds; current allocated memory: 1.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.811 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.009 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop12' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop13' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop14' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU_CONV2_VITIS_LOOP_360_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' pipeline 'RELU_CONV2_VITIS_LOOP_360_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv37_input_tile_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.15 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reconstructor_Pipeline_VITIS_LOOP_465_2' pipeline 'VITIS_LOOP_464_1_VITIS_LOOP_465_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor_Pipeline_VITIS_LOOP_465_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c16_channel_U(srcnn_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c17_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_to_conv2_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c_U(srcnn_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c_U(srcnn_fifo_w9_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_to_conv3_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_biases_local_load_loc_channel_U(srcnn_fifo_w32_d4_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_weights_local_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_weights_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_weights_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.212 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.348 seconds; current allocated memory: 1.799 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 54 seconds. CPU system time: 5 seconds. Elapsed time: 84.625 seconds; current allocated memory: 778.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file srcnn_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 30.695 seconds; current allocated memory: 25.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv1_tile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:44)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:65)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:54)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:54)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/srcnn.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.611 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:424:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:427:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_349_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:349:20)
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:253:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:256:21)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv3' (src/srcnn.cpp:424:17) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv3' (src/srcnn.cpp:427:21) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-188] Unrolling loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' partially with a factor of 4 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_5' (src/srcnn.cpp:349:20) in function 'conv2' completely with a factor of 17 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv1' (src/srcnn.cpp:253:17) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv1' (src/srcnn.cpp:256:21) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output_tile': Cyclic partitioning with factor 2 on dimension 1. (src/srcnn.cpp:209:13)
INFO: [HLS 214-248] Applying array_partition to 'conv1_weights_local': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:61:10)
INFO: [HLS 214-248] Applying array_partition to 'conv2_weights_local': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/srcnn.cpp:63:10)
INFO: [HLS 214-248] Applying array_partition to 'conv3_weights_local': Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 2 on dimension 3. Cyclic partitioning with factor 2 on dimension 4. (src/srcnn.cpp:65:10)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'layer2_output_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:314:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:315:13)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'VITIS_LOOP_180_2'(src/srcnn.cpp:180:27) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:180:27)
INFO: [HLS 214-115] Multiple burst reads of length 17 and bit width 32 in loop 'VITIS_LOOP_226_3'(src/srcnn.cpp:226:32) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:226:32)
INFO: [HLS 214-115] Multiple burst writes of length 17 and bit width 32 in loop 'VITIS_LOOP_465_2'(src/srcnn.cpp:465:27) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:465:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.609 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.422 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.327 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_3' (src/srcnn.cpp:400) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_2' (src/srcnn.cpp:321) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_8' (src/srcnn.cpp:373) in function 'conv2' automatically.
INFO: [XFORM 203-102] Partitioning array 'layer3_output_tile' (src/srcnn.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_tile_height_loop_MAIN.1' (src/srcnn.cpp:111:11), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc'
	 'conv1_tile'
	 'conv2'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc'
	 'conv3'
	 'reconstructor'.
INFO: [XFORM 203-11] Balancing expressions in function 'load_conv1_params' (src/srcnn.cpp:140:35)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.039 seconds; current allocated memory: 1.118 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_464_1' (src/srcnn.cpp:464:23) in function 'reconstructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_3' (src/srcnn.cpp:181:31) in function 'load_conv3_params'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (src/srcnn.cpp:180:27) in function 'load_conv3_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_161_1' (src/srcnn.cpp:161:20) in function 'load_conv2_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_3' (src/srcnn.cpp:143:31) in function 'load_conv1_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_1' (src/srcnn.cpp:140:20) in function 'load_conv1_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_399_2' (src/srcnn.cpp:399:27) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (src/srcnn.cpp:398:23) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV3' (src/srcnn.cpp:408:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv3' (src/srcnn.cpp:419:9) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_feat_loop_conv3' (src/srcnn.cpp:417:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_320_1' (src/srcnn.cpp:320:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_READ_CONV2' (src/srcnn.cpp:319:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_3' (src/srcnn.cpp:330:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV2' (src/srcnn.cpp:329:5) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'RELU_CONV2' (src/srcnn.cpp:359:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'out_feature_loop_CONV2' (src/srcnn.cpp:340:5) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_7' (src/srcnn.cpp:372:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV2' (src/srcnn.cpp:371:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv1' (src/srcnn.cpp:245:9) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'feature_loop_conv1' (src/srcnn.cpp:243:5) in function 'conv1_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [HLS 200-1449] Process conv1_tile has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv37 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_tile_height_loop_MAIN.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.665 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1' to 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_163_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 331, loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.593 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.073 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'RELU_CONV2_VITIS_LOOP_360_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 108, loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.287 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO conv3_biases_local_load_loc_channel (from dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc_U0 to conv37_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline 'VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' is 5994 from HDL expression: ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params' is 6318 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' pipeline 'VITIS_LOOP_163_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params_Pipeline_VITIS_LOOP_163_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' pipeline 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' is 410252 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 104 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.876 seconds; current allocated memory: 1.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.763 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.988 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop12' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop13' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop14' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU_CONV2_VITIS_LOOP_360_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' pipeline 'RELU_CONV2_VITIS_LOOP_360_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv37'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv37_input_tile_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.105 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reconstructor_Pipeline_VITIS_LOOP_465_2' pipeline 'VITIS_LOOP_464_1_VITIS_LOOP_465_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor_Pipeline_VITIS_LOOP_465_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c16_channel_U(srcnn_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c17_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_to_conv2_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c_U(srcnn_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c_U(srcnn_fifo_w9_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_to_conv3_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_biases_local_load_loc_channel_U(srcnn_fifo_w32_d4_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.016 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_weights_local_RAM_S2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_weights_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_weights_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.505 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.535 seconds; current allocated memory: 1.798 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55 seconds. CPU system time: 4 seconds. Elapsed time: 86.439 seconds; current allocated memory: 776.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file srcnn_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 28.654 seconds; current allocated memory: 25.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv1_tile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:44)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:65)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:54)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:54)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/srcnn.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.302 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:424:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:427:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_349_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:349:20)
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:253:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:256:21)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv3' (src/srcnn.cpp:424:17) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv3' (src/srcnn.cpp:427:21) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-188] Unrolling loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' partially with a factor of 4 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_5' (src/srcnn.cpp:349:20) in function 'conv2' completely with a factor of 17 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv1' (src/srcnn.cpp:253:17) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv1' (src/srcnn.cpp:256:21) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weights_local': Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 2 on dimension 3. Cyclic partitioning with factor 2 on dimension 4. (src/srcnn.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weights_local': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/srcnn.cpp:63:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weights_local': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output_tile': Cyclic partitioning with factor 2 on dimension 1. (src/srcnn.cpp:209:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'layer2_output_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:314:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:315:13)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'VITIS_LOOP_180_2'(src/srcnn.cpp:180:27) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:180:27)
INFO: [HLS 214-115] Multiple burst reads of length 17 and bit width 32 in loop 'VITIS_LOOP_226_3'(src/srcnn.cpp:226:32) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:226:32)
INFO: [HLS 214-115] Multiple burst writes of length 17 and bit width 32 in loop 'VITIS_LOOP_465_2'(src/srcnn.cpp:465:27) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:465:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.253 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.361 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.964 seconds; current allocated memory: 1.089 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_3' (src/srcnn.cpp:400) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_2' (src/srcnn.cpp:321) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_8' (src/srcnn.cpp:373) in function 'conv2' automatically.
INFO: [XFORM 203-102] Partitioning array 'layer3_output_tile' (src/srcnn.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_tile_height_loop_MAIN.1' (src/srcnn.cpp:111:11), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc'
	 'conv1_tile'
	 'conv2'
	 'conv3'
	 'reconstructor'.
INFO: [XFORM 203-11] Balancing expressions in function 'load_conv1_params' (src/srcnn.cpp:140:35)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.657 seconds; current allocated memory: 1.129 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_464_1' (src/srcnn.cpp:464:23) in function 'reconstructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_3' (src/srcnn.cpp:181:31) in function 'load_conv3_params'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (src/srcnn.cpp:180:27) in function 'load_conv3_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_161_1' (src/srcnn.cpp:161:20) in function 'load_conv2_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_3' (src/srcnn.cpp:143:31) in function 'load_conv1_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_1' (src/srcnn.cpp:140:20) in function 'load_conv1_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_399_2' (src/srcnn.cpp:399:27) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (src/srcnn.cpp:398:23) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV3' (src/srcnn.cpp:408:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv3' (src/srcnn.cpp:419:9) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_feat_loop_conv3' (src/srcnn.cpp:417:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_320_1' (src/srcnn.cpp:320:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_READ_CONV2' (src/srcnn.cpp:319:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_3' (src/srcnn.cpp:330:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV2' (src/srcnn.cpp:329:5) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'RELU_CONV2' (src/srcnn.cpp:359:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'out_feature_loop_CONV2' (src/srcnn.cpp:340:5) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_7' (src/srcnn.cpp:372:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV2' (src/srcnn.cpp:371:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv1' (src/srcnn.cpp:245:9) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'feature_loop_conv1' (src/srcnn.cpp:243:5) in function 'conv1_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [HLS 200-1449] Process conv1_tile has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_tile_height_loop_MAIN.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.609 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1' to 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_163_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 331, loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.598 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.144 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.103 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'RELU_CONV2_VITIS_LOOP_360_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 108, loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.269 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline 'VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' is 5994 from HDL expression: ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params' is 6318 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' pipeline 'VITIS_LOOP_163_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params_Pipeline_VITIS_LOOP_163_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' pipeline 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' is 410252 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 104 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.822 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.755 seconds; current allocated memory: 1.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.995 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop4' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop5' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop6' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU_CONV2_VITIS_LOOP_360_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' pipeline 'RELU_CONV2_VITIS_LOOP_360_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.088 seconds; current allocated memory: 1.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reconstructor_Pipeline_VITIS_LOOP_465_2' pipeline 'VITIS_LOOP_464_1_VITIS_LOOP_465_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor_Pipeline_VITIS_LOOP_465_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c14_channel_U(srcnn_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c15_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_to_conv2_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c_U(srcnn_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c_U(srcnn_fifo_w9_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_to_conv3_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.229 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dmF' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.317 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.778 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.263 seconds; current allocated memory: 1.818 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 54 seconds. CPU system time: 5 seconds. Elapsed time: 87.413 seconds; current allocated memory: 784.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file srcnn_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 46.201 seconds; current allocated memory: 31.098 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv1_tile.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:44)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:65)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:54)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:54)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/srcnn.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.93 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:424:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:427:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_349_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:349:20)
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:253:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:256:21)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv3' (src/srcnn.cpp:424:17) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv3' (src/srcnn.cpp:427:21) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-188] Unrolling loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' partially with a factor of 4 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_5' (src/srcnn.cpp:349:20) in function 'conv2' completely with a factor of 17 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv1' (src/srcnn.cpp:253:17) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv1' (src/srcnn.cpp:256:21) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weights_local': Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 2 on dimension 3. Cyclic partitioning with factor 2 on dimension 4. (src/srcnn.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weights_local': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/srcnn.cpp:63:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weights_local': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output_tile': Cyclic partitioning with factor 2 on dimension 1. (src/srcnn.cpp:209:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'layer2_output_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:314:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:315:13)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'VITIS_LOOP_180_2'(src/srcnn.cpp:180:27) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:180:27)
INFO: [HLS 214-115] Multiple burst reads of length 17 and bit width 32 in loop 'VITIS_LOOP_226_3'(src/srcnn.cpp:226:32) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:226:32)
INFO: [HLS 214-115] Multiple burst writes of length 17 and bit width 32 in loop 'VITIS_LOOP_465_2'(src/srcnn.cpp:465:27) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:465:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.522 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.435 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.984 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_3' (src/srcnn.cpp:400) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_2' (src/srcnn.cpp:321) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_8' (src/srcnn.cpp:373) in function 'conv2' automatically.
INFO: [XFORM 203-102] Partitioning array 'layer3_output_tile' (src/srcnn.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_tile_height_loop_MAIN.1' (src/srcnn.cpp:111:11), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc'
	 'conv1_tile'
	 'conv2'
	 'conv3'
	 'reconstructor'.
INFO: [XFORM 203-11] Balancing expressions in function 'load_conv1_params' (src/srcnn.cpp:140:35)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.724 seconds; current allocated memory: 1.122 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_464_1' (src/srcnn.cpp:464:23) in function 'reconstructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_3' (src/srcnn.cpp:181:31) in function 'load_conv3_params'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (src/srcnn.cpp:180:27) in function 'load_conv3_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_161_1' (src/srcnn.cpp:161:20) in function 'load_conv2_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_3' (src/srcnn.cpp:143:31) in function 'load_conv1_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_1' (src/srcnn.cpp:140:20) in function 'load_conv1_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_399_2' (src/srcnn.cpp:399:27) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (src/srcnn.cpp:398:23) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV3' (src/srcnn.cpp:408:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv3' (src/srcnn.cpp:419:9) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_feat_loop_conv3' (src/srcnn.cpp:417:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_320_1' (src/srcnn.cpp:320:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_READ_CONV2' (src/srcnn.cpp:319:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_3' (src/srcnn.cpp:330:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV2' (src/srcnn.cpp:329:5) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'RELU_CONV2' (src/srcnn.cpp:359:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'out_feature_loop_CONV2' (src/srcnn.cpp:340:5) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_7' (src/srcnn.cpp:372:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV2' (src/srcnn.cpp:371:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv1' (src/srcnn.cpp:245:9) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'feature_loop_conv1' (src/srcnn.cpp:243:5) in function 'conv1_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [HLS 200-1449] Process conv1_tile has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_tile_height_loop_MAIN.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.979 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1' to 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_163_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 331, loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.847 seconds; current allocated memory: 1.429 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.054 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.158 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.167 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.269 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'RELU_CONV2_VITIS_LOOP_360_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 108, loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.301 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline 'VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' is 5994 from HDL expression: ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params' is 6318 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' pipeline 'VITIS_LOOP_163_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params_Pipeline_VITIS_LOOP_163_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' pipeline 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' is 410252 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 104 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.002 seconds; current allocated memory: 1.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.068 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.067 seconds; current allocated memory: 1.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.633 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop4' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop5' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop6' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU_CONV2_VITIS_LOOP_360_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' pipeline 'RELU_CONV2_VITIS_LOOP_360_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.388 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reconstructor_Pipeline_VITIS_LOOP_465_2' pipeline 'VITIS_LOOP_464_1_VITIS_LOOP_465_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor_Pipeline_VITIS_LOOP_465_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c14_channel_U(srcnn_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c15_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_to_conv2_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c_U(srcnn_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c_U(srcnn_fifo_w9_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_to_conv3_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dmF' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.778 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.515 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.295 seconds; current allocated memory: 1.807 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58 seconds. CPU system time: 5 seconds. Elapsed time: 93.283 seconds; current allocated memory: 780.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file srcnn_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 36.857 seconds; current allocated memory: 31.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 36.922 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.843 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.634 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 69.69 seconds; current allocated memory: 0.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
