$date
	Sun Oct 23 09:51:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#129135
b101 !
1"
#129138
b101 &
b101 %
1$
#129139
0"
#129142
b10000 &
b10000 %
#129146
b1000 &
b1000 %
#129150
b100 &
b100 %
#129154
b10 &
b10 %
#129158
b1 &
1#
b1 %
#129162
b0 &
b0 %
0#
0$
#1143412
b11100 !
1"
#1143414
b11100 &
b11100 %
1$
#1143415
0"
#1143418
b1110 &
b1110 %
#1143422
b111 &
b111 %
#1143426
b10110 &
b10110 %
#1143430
b1011 &
b1011 %
#1143434
b100010 &
b100010 %
#1143438
b10001 &
b10001 %
#1143442
b110100 &
b110100 %
#1143446
b11010 &
b11010 %
#1143450
b1101 &
b1101 %
#1143454
b101000 &
b101000 %
#1143458
b10100 &
b10100 %
#1143462
b1010 &
b1010 %
#1143466
b101 &
b101 %
#1143470
b10000 &
b10000 %
#1143474
b1000 &
b1000 %
#1143478
b100 &
b100 %
#1143482
b10 &
b10 %
#1143486
b1 &
1#
b1 %
#1143490
b0 &
b0 %
0#
0$
#2114449
b11000 !
1"
#2114450
b11000 &
b11000 %
1$
#2114451
0"
#2114454
b1100 &
b1100 %
#2114458
b110 &
b110 %
#2114462
b11 &
b11 %
#2114466
b1010 &
b1010 %
#2114470
b101 &
b101 %
#2114474
b10000 &
b10000 %
#2114478
b1000 &
b1000 %
#2114482
b100 &
b100 %
#2114486
b10 &
b10 %
#2114490
b1 &
b1 %
1#
#2114494
b0 &
0#
b0 %
0$
#4500012
