

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n11_1_L_n11_2'
================================================================
* Date:           Tue Jan 20 09:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.670 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       69|       69|  0.828 us|  0.828 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n11_1_L_n11_2  |       67|       67|         5|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.67>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m27 = alloca i32 1" [case_3.cc:22]   --->   Operation 8 'alloca' 'm27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_n11_1 = alloca i32 1" [case_3.cc:235]   --->   Operation 9 'alloca' 'i_n11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten116 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln22_3_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln22_3"   --->   Operation 11 'read' 'sext_ln22_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_scalar_load_6_cast34_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_scalar_load_6_cast34"   --->   Operation 12 'read' 'in_scalar_load_6_cast34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m27_17_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_17_reload"   --->   Operation 13 'read' 'm27_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln22_3_cast = sext i7 %sext_ln22_3_read"   --->   Operation 14 'sext' 'sext_ln22_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_scalar_load_6_cast34_cast = sext i4 %in_scalar_load_6_cast34_read"   --->   Operation 15 'sext' 'in_scalar_load_6_cast34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_8, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten116"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln235 = store i4 0, i4 %i_n11_1" [case_3.cc:235]   --->   Operation 18 'store' 'store_ln235' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_17_reload_read, i16 %m27" [case_3.cc:22]   --->   Operation 19 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc771"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten116_load = load i7 %indvar_flatten116" [case_3.cc:234]   --->   Operation 21 'load' 'indvar_flatten116_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.87ns)   --->   "%icmp_ln234 = icmp_eq  i7 %indvar_flatten116_load, i7 64" [case_3.cc:234]   --->   Operation 22 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.87ns)   --->   "%add_ln234 = add i7 %indvar_flatten116_load, i7 1" [case_3.cc:234]   --->   Operation 23 'add' 'add_ln234' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %for.inc774, void %L_n12_1.exitStub" [case_3.cc:234]   --->   Operation 24 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_n11_1_load = load i4 %i_n11_1" [case_3.cc:235]   --->   Operation 25 'load' 'i_n11_1_load' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln235 = icmp_eq  i4 %i_n11_1_load, i4 8" [case_3.cc:235]   --->   Operation 26 'icmp' 'icmp_ln235' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%select_ln22 = select i1 %icmp_ln235, i4 0, i4 %i_n11_1_load" [case_3.cc:22]   --->   Operation 27 'select' 'select_ln22' <Predicate = (!icmp_ln234)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i4 %select_ln22" [case_3.cc:235]   --->   Operation 28 'zext' 'zext_ln235' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_data_8_addr = getelementptr i8 %in_data_8, i64 0, i64 %zext_ln235" [case_3.cc:237]   --->   Operation 29 'getelementptr' 'in_data_8_addr' <Predicate = (!icmp_ln234)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:237]   --->   Operation 30 'load' 'in_data_8_load' <Predicate = (!icmp_ln234)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln235 = add i4 %select_ln22, i4 1" [case_3.cc:235]   --->   Operation 31 'add' 'add_ln235' <Predicate = (!icmp_ln234)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln234 = store i7 %add_ln234, i7 %indvar_flatten116" [case_3.cc:234]   --->   Operation 32 'store' 'store_ln234' <Predicate = (!icmp_ln234)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln235 = store i4 %add_ln235, i4 %i_n11_1" [case_3.cc:235]   --->   Operation 33 'store' 'store_ln235' <Predicate = (!icmp_ln234)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 34 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load = load i4 %in_data_8_addr" [case_3.cc:237]   --->   Operation 34 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln237 = sext i8 %in_data_8_load" [case_3.cc:237]   --->   Operation 35 'sext' 'sext_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (1.05ns) (grouped into DSP with root node add_ln238)   --->   "%m115 = mul i12 %sext_ln237, i12 %in_scalar_load_6_cast34_cast" [case_3.cc:237]   --->   Operation 36 'mul' 'm115' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 37 [2/3] (1.05ns) (grouped into DSP with root node add_ln238)   --->   "%m115 = mul i12 %sext_ln237, i12 %in_scalar_load_6_cast34_cast" [case_3.cc:237]   --->   Operation 37 'mul' 'm115' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln238)   --->   "%m115 = mul i12 %sext_ln237, i12 %in_scalar_load_6_cast34_cast" [case_3.cc:237]   --->   Operation 38 'mul' 'm115' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln238 = add i12 %sext_ln22_3_cast, i12 %m115" [case_3.cc:238]   --->   Operation 39 'add' 'add_ln238' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%m27_load = load i16 %m27"   --->   Operation 49 'load' 'm27_load' <Predicate = (icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_19_out, i16 %m27_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln234)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln234)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.76>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%m27_load_6 = load i16 %m27" [case_3.cc:238]   --->   Operation 40 'load' 'm27_load_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n11_1_L_n11_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:76]   --->   Operation 43 'specpipeline' 'specpipeline_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln238 = add i12 %sext_ln22_3_cast, i12 %m115" [case_3.cc:238]   --->   Operation 44 'add' 'add_ln238' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i12 %add_ln238" [case_3.cc:238]   --->   Operation 45 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.07ns)   --->   "%m27_10 = add i16 %m27_load_6, i16 %sext_ln238" [case_3.cc:238]   --->   Operation 46 'add' 'm27_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_10, i16 %m27" [case_3.cc:22]   --->   Operation 47 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln235 = br void %for.inc771" [case_3.cc:235]   --->   Operation 48 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 7.670ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln235', case_3.cc:235) of constant 0 on local variable 'i_n11_1', case_3.cc:235 [16]  (1.588 ns)
	'load' operation 4 bit ('i_n11_1_load', case_3.cc:235) on local variable 'i_n11_1', case_3.cc:235 [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln235', case_3.cc:235) [29]  (1.735 ns)
	'select' operation 4 bit ('select_ln22', case_3.cc:22) [30]  (1.024 ns)
	'add' operation 4 bit ('add_ln235', case_3.cc:235) [40]  (1.735 ns)
	'store' operation 0 bit ('store_ln235', case_3.cc:235) of variable 'add_ln235', case_3.cc:235 on local variable 'i_n11_1', case_3.cc:235 [42]  (1.588 ns)

 <State 2>: 3.372ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_8_load', case_3.cc:237) on array 'in_data_8' [34]  (2.322 ns)
	'mul' operation 12 bit of DSP[37] ('m115', case_3.cc:237) [36]  (1.050 ns)

 <State 3>: 1.050ns
The critical path consists of the following:
	'mul' operation 12 bit of DSP[37] ('m115', case_3.cc:237) [36]  (1.050 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'mul' operation 12 bit of DSP[37] ('m115', case_3.cc:237) [36]  (0.000 ns)
	'add' operation 12 bit of DSP[37] ('add_ln238', case_3.cc:238) [37]  (2.100 ns)

 <State 5>: 5.765ns
The critical path consists of the following:
	'add' operation 12 bit of DSP[37] ('add_ln238', case_3.cc:238) [37]  (2.100 ns)
	'add' operation 16 bit ('m27_10', case_3.cc:238) [39]  (2.077 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm27_10', case_3.cc:238 on local variable 'm27', case_3.cc:22 [43]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
