
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003783                       # Number of seconds simulated
sim_ticks                                  3782546118                       # Number of ticks simulated
final_tick                               575313583794                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 369325                       # Simulator instruction rate (inst/s)
host_op_rate                                   475266                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 325137                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926032                       # Number of bytes of host memory used
host_seconds                                 11633.70                       # Real time elapsed on the host
sim_insts                                  4296616530                       # Number of instructions simulated
sim_ops                                    5529099021                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       494592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       357248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       283904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       491648                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1649152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       388480                       # Number of bytes written to this memory
system.physmem.bytes_written::total            388480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2791                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2218                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3841                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12884                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3035                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3035                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1590463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    130756370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1421265                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     94446436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1387425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     75056322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1353586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    129978058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               435989925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1590463                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1421265                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1387425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1353586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5752739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         102703308                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              102703308                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         102703308                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1590463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    130756370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1421265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     94446436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1387425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     75056322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1353586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    129978058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              538693234                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 9070855                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856083                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490157                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189123                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1434528                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1385562                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200206                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5729                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3501449                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15866642                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856083                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585768                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877250                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        471914                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721006                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        89972                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8019894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.279747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.278633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4660345     58.11%     58.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601992      7.51%     65.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294256      3.67%     69.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221008      2.76%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182053      2.27%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158373      1.97%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54566      0.68%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196080      2.44%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1651221     20.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8019894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.314864                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.749189                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625386                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       448169                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245596                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16587                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684155                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313138                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2842                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17732525                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4361                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684155                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776824                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         246209                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        53409                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109323                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       149967                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17175679                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           90                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71751                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        65804                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22745052                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78203133                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78203133                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7841610                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2085                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1085                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           375973                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2628301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7506                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       205357                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16154364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13776707                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17811                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4673525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12679514                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8019894                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.717817                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.853249                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2944189     36.71%     36.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1686897     21.03%     57.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       860149     10.73%     68.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999184     12.46%     80.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740782      9.24%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477304      5.95%     96.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204135      2.55%     98.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60530      0.75%     99.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46724      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8019894                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58500     73.13%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12472     15.59%     88.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9023     11.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10810817     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109563      0.80%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2362013     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493318      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13776707                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.518788                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79995                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005807                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35671114                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20830077                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13293165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13856702                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22473                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740224                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156238                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684155                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         170971                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8786                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16156453                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62505                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2628301                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595994                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1075                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111847                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207357                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13474024                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2259882                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302683                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2740218                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018264                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480336                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.485419                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13318359                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13293165                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7998031                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19698788                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.465481                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406016                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4786467                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187373                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7335739                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.549972                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.279575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3500038     47.71%     47.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532047     20.88%     68.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837650     11.42%     80.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305212      4.16%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262242      3.57%     87.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116807      1.59%     89.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281175      3.83%     93.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77393      1.06%     94.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423175      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7335739                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423175                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23069114                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32998327                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1050961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.907085                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.907085                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.102432                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.102432                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62388240                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17448484                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18295784                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 9070855                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3095248                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2521860                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205616                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1299726                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1203466                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330363                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9082                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3188531                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16908782                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3095248                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1533829                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3542658                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1106880                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        685373                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1565193                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89636                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8314867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.354385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4772209     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          247004      2.97%     60.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          257764      3.10%     63.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          407934      4.91%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          192026      2.31%     70.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          271838      3.27%     73.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          182755      2.20%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          135333      1.63%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1848004     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8314867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.341230                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.864078                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3357892                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       641480                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3389450                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28795                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        897246                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       525505                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1057                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20199096                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4001                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        897246                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3527247                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         120986                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       302236                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3247108                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       220040                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19472097                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           69                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        127549                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64662                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27271156                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90771778                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90771778                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16621926                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10649220                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3344                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1709                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           581391                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1812576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       934572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10024                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       362591                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18246473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14481768                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25497                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6293859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19451917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8314867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.741672                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922495                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3014436     36.25%     36.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1746201     21.00%     57.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1173182     14.11%     71.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       776240      9.34%     80.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       701074      8.43%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394455      4.74%     93.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       355716      4.28%     98.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78888      0.95%     99.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74675      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8314867                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108754     78.14%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15245     10.95%     89.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15187     10.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12089193     83.48%     83.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192630      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1438215      9.93%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       760096      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14481768                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.596516                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             139186                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009611                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37443086                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24543813                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14068750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14620954                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21389                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725114                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246342                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        897246                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          77878                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13236                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18249837                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45769                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1812576                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       934572                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1703                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123924                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115310                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       239234                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14220657                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1340329                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       261111                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2075253                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2021960                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            734924                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.567731                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14079596                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14068750                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9232537                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26248502                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.550984                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351736                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9685288                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11924138                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6325728                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3331                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207455                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7417621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.607542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.159317                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2967339     40.00%     40.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2040983     27.52%     67.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       810968     10.93%     78.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       406617      5.48%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       376523      5.08%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       172129      2.32%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187170      2.52%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95525      1.29%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       360367      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7417621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9685288                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11924138                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1775692                       # Number of memory references committed
system.switch_cpus1.commit.loads              1087462                       # Number of loads committed
system.switch_cpus1.commit.membars               1659                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1721598                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10741855                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245739                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       360367                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25306951                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37398015                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5010                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 755988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9685288                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11924138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9685288                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.936560                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.936560                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.067737                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.067737                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63845824                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19517435                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18593037                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3318                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 9070855                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3116563                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2539548                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211282                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1268898                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1214103                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          329081                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9352                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3266767                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17011065                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3116563                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1543184                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3769979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1085820                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        857400                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1600643                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        85954                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8766761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.399933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4996782     57.00%     57.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          391257      4.46%     61.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          389138      4.44%     65.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          482326      5.50%     71.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          149507      1.71%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          190418      2.17%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          159725      1.82%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          146208      1.67%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1861400     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8766761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.343580                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.875354                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3427066                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       829925                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3603752                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33716                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        872301                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       526805                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20279166                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1946                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        872301                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3582145                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          64151                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       587086                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3480210                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       180859                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19580582                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        111561                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49357                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27502233                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91225905                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91225905                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17062179                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10439990                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3595                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1898                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           499756                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1811730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       938289                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8860                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       347097                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18406602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3614                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14814434                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30054                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6142677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18560246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          155                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8766761                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.689841                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898290                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3362267     38.35%     38.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1724648     19.67%     58.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1192968     13.61%     71.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       813235      9.28%     80.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       792533      9.04%     89.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       388232      4.43%     94.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       365762      4.17%     98.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        58647      0.67%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68469      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8766761                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          94191     75.74%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15591     12.54%     88.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14576     11.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12385732     83.61%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       185427      1.25%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1693      0.01%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1465738      9.89%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       775844      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14814434                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.633190                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             124358                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008394                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38550040                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24553012                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14403617                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14938792                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18221                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       698338                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       231375                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        872301                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          41111                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4866                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18410216                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        39900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1811730                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       938289                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1889                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3838                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128055                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       247362                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14560390                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1368281                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       254043                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2119575                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2079165                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            751294                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.605184                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14420096                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14403617                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9352982                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26401013                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.587901                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354266                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9924152                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12233317                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6176900                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3459                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212797                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7894460                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.549608                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135493                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3346067     42.39%     42.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2047659     25.94%     68.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832772     10.55%     78.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       452552      5.73%     84.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       398414      5.05%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       163852      2.08%     91.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       184243      2.33%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       107124      1.36%     95.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       361777      4.58%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7894460                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9924152                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12233317                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1820306                       # Number of memory references committed
system.switch_cpus2.commit.loads              1113392                       # Number of loads committed
system.switch_cpus2.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1775047                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11012661                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       252865                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       361777                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25942731                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37693572                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 304094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9924152                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12233317                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9924152                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.914018                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.914018                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.094070                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.094070                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65357420                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20027349                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18730789                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3452                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 9070855                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2876090                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2340578                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193858                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1194566                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1112897                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          304224                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8589                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2872752                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15876922                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2876090                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1417121                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3494707                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1039133                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        958111                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1407258                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8167233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.405042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.273989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4672526     57.21%     57.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          307413      3.76%     60.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          247599      3.03%     64.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          599806      7.34%     71.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          158640      1.94%     73.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          218517      2.68%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          150531      1.84%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           87433      1.07%     78.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1724768     21.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8167233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.317069                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.750323                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2999535                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       945046                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3359677                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21580                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        841389                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       490161                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19011122                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1455                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        841389                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3219410                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         132884                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       495161                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3157072                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       321312                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18333984                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          413                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        129887                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       103783                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25649320                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85582150                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85582150                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15719072                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9930222                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3926                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2390                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           896074                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1723850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       892040                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18154                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       304183                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17311556                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3930                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13731927                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28485                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5967493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18356748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          800                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8167233                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.681344                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.886655                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3095728     37.90%     37.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1672544     20.48%     58.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1086101     13.30%     71.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       807029      9.88%     81.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       700379      8.58%     90.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       364059      4.46%     94.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       312556      3.83%     98.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61749      0.76%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67088      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8167233                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81530     69.69%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17796     15.21%     84.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17664     15.10%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11414627     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       191407      1.39%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1532      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1372790     10.00%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       751571      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13731927                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.513851                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             116992                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008520                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35776558                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23283162                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13376297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13848919                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53039                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       682974                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          321                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       224746                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        841389                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          83453                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8198                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17315487                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38175                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1723850                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       892040                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2370                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6399                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227628                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13511324                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1283775                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       220597                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2016374                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1903366                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            732599                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.489531                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13385650                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13376297                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8697537                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24715503                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.474646                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351906                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9210564                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11320434                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5995123                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3130                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197038                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7325844                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.545274                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.119362                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3074931     41.97%     41.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1925239     26.28%     68.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       777546     10.61%     78.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       446482      6.09%     84.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       356618      4.87%     89.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       149366      2.04%     91.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       175785      2.40%     94.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        86371      1.18%     95.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       333506      4.55%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7325844                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9210564                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11320434                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1708170                       # Number of memory references committed
system.switch_cpus3.commit.loads              1040876                       # Number of loads committed
system.switch_cpus3.commit.membars               1556                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1623736                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10203268                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       230777                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       333506                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24307739                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35473089                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 903622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9210564                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11320434                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9210564                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.984832                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.984832                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.015402                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.015402                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60782919                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18481353                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17533410                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3124                       # number of misc regfile writes
system.l20.replacements                          3919                       # number of replacements
system.l20.tagsinuse                       511.750074                       # Cycle average of tags in use
system.l20.total_refs                            2458                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4431                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.554728                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.745063                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.891210                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   463.610756                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            37.503044                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.011221                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009553                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.905490                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.073248                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999512                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         1556                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   1557                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             548                       # number of Writeback hits
system.l20.Writeback_hits::total                  548                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         1574                       # number of demand (read+write) hits
system.l20.demand_hits::total                    1575                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         1574                       # number of overall hits
system.l20.overall_hits::total                   1575                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3857                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3904                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3865                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3912                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3865                       # number of overall misses
system.l20.overall_misses::total                 3912                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     14335858                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    618829955                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      633165813                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1539581                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1539581                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     14335858                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    620369536                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       634705394                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     14335858                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    620369536                       # number of overall miss cycles
system.l20.overall_miss_latency::total      634705394                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5413                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5461                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          548                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              548                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           26                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               26                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5439                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5487                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5439                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5487                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.712544                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.714887                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.307692                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.307692                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.710609                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.712958                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.710609                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.712958                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 305018.255319                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160443.338087                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 162183.866035                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 192447.625000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 192447.625000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 305018.255319                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160509.582406                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 162245.755112                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 305018.255319                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160509.582406                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 162245.755112                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 416                       # number of writebacks
system.l20.writebacks::total                      416                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3856                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3903                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            8                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3864                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3911                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3864                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3911                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13799835                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    574632556                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    588432391                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1447078                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1447078                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13799835                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    576079634                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    589879469                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13799835                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    576079634                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    589879469                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.712359                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.714704                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.307692                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.710425                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.712776                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.710425                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.712776                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 293613.510638                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149022.965768                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150764.127850                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 180884.750000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 180884.750000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 293613.510638                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149088.932195                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150825.739964                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 293613.510638                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149088.932195                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150825.739964                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2844                       # number of replacements
system.l21.tagsinuse                       511.482835                       # Cycle average of tags in use
system.l21.total_refs                            3617                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3356                       # Sample count of references to valid blocks.
system.l21.avg_refs                          1.077771                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.050858                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.512848                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   428.350752                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            71.568376                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011818                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.010767                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.836623                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.139782                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998990                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1497                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1499                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             906                       # number of Writeback hits
system.l21.Writeback_hits::total                  906                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           50                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   50                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1547                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1549                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1547                       # number of overall hits
system.l21.overall_hits::total                   1549                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2790                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2832                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2791                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2833                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2791                       # number of overall misses
system.l21.overall_misses::total                 2833                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      9781285                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    460739149                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      470520434                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       145330                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       145330                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      9781285                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    460884479                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       470665764                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      9781285                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    460884479                       # number of overall miss cycles
system.l21.overall_miss_latency::total      470665764                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4287                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4331                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          906                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              906                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4338                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4382                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4338                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4382                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.650805                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.653891                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.019608                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.019608                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.643384                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.646508                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.643384                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.646508                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 232887.738095                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 165139.479928                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 166144.221045                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       145330                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       145330                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 232887.738095                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 165132.382300                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 166136.873985                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 232887.738095                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 165132.382300                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 166136.873985                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 712                       # number of writebacks
system.l21.writebacks::total                      712                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2790                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2832                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2791                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2833                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2791                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2833                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      9298366                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    428479103                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    437777469                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       133001                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       133001                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      9298366                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    428612104                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    437910470                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      9298366                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    428612104                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    437910470                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.650805                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.653891                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.019608                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.019608                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.643384                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.646508                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.643384                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.646508                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 221389.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153576.739427                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154582.439619                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       133001                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       133001                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 221389.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 153569.367252                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154574.821744                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 221389.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 153569.367252                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154574.821744                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2274                       # number of replacements
system.l22.tagsinuse                       511.357628                       # Cycle average of tags in use
system.l22.total_refs                            6515                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2786                       # Sample count of references to valid blocks.
system.l22.avg_refs                          2.338478                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            9.767192                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.957744                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   403.223910                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            91.408783                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019077                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.013589                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.787547                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.178533                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998745                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1527                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1528                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             821                       # number of Writeback hits
system.l22.Writeback_hits::total                  821                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1566                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1567                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1566                       # number of overall hits
system.l22.overall_hits::total                   1567                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2218                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2259                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2218                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2259                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2218                       # number of overall misses
system.l22.overall_misses::total                 2259                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     11622389                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    360336046                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      371958435                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     11622389                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    360336046                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       371958435                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     11622389                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    360336046                       # number of overall miss cycles
system.l22.overall_miss_latency::total      371958435                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3745                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3787                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          821                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              821                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3784                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3826                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3784                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3826                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.592256                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.596514                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.586152                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.590434                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.586152                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.590434                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 283472.902439                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 162459.894500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164656.235060                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 283472.902439                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 162459.894500                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164656.235060                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 283472.902439                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 162459.894500                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164656.235060                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 617                       # number of writebacks
system.l22.writebacks::total                      617                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2218                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2259                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2218                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2259                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2218                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2259                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     11155382                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    335008184                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    346163566                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     11155382                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    335008184                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    346163566                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     11155382                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    335008184                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    346163566                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.592256                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.596514                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.586152                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.590434                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.586152                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.590434                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 272082.487805                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 151040.660054                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153237.523683                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 272082.487805                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 151040.660054                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153237.523683                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 272082.487805                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 151040.660054                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153237.523683                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3915                       # number of replacements
system.l23.tagsinuse                       511.413443                       # Cycle average of tags in use
system.l23.total_refs                            3476                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4427                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.785182                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.729423                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.667874                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   457.489097                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            38.527049                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022909                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007164                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.893533                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.075248                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.998854                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1337                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1338                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1605                       # number of Writeback hits
system.l23.Writeback_hits::total                 1605                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           50                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   50                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1387                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1388                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1387                       # number of overall hits
system.l23.overall_hits::total                   1388                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3841                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3881                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3841                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3881                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3841                       # number of overall misses
system.l23.overall_misses::total                 3881                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11910381                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    597138901                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      609049282                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11910381                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    597138901                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       609049282                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11910381                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    597138901                       # number of overall miss cycles
system.l23.overall_miss_latency::total      609049282                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5178                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5219                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1605                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1605                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           50                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5228                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5269                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5228                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5269                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.741792                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.743629                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.734698                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.736572                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.734698                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.736572                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 297759.525000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 155464.436605                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 156931.018294                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 297759.525000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 155464.436605                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 156931.018294                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 297759.525000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 155464.436605                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 156931.018294                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1290                       # number of writebacks
system.l23.writebacks::total                     1290                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3841                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3881                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3841                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3881                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3841                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3881                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11455417                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    553297391                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    564752808                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11455417                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    553297391                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    564752808                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11455417                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    553297391                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    564752808                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.741792                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.743629                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.734698                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.736572                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.734698                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.736572                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 286385.425000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144050.349128                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 145517.342953                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 286385.425000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 144050.349128                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 145517.342953                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 286385.425000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 144050.349128                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 145517.342953                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               558.458366                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753466                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1769882.448763                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    45.133161                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   513.325204                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.072329                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.822637                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.894965                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720945                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720945                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720945                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720945                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720945                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720945                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     17765285                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     17765285                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     17765285                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     17765285                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     17765285                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     17765285                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721006                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721006                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721006                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721006                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 291234.180328                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 291234.180328                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 291234.180328                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 291234.180328                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 291234.180328                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 291234.180328                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     14394638                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14394638                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     14394638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14394638                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     14394638                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14394638                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 299888.291667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 299888.291667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 299888.291667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 299888.291667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 299888.291667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 299888.291667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5439                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249955                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5695                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39201.045654                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.209244                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.790756                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055586                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437568                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1055                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1055                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493154                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493154                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493154                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493154                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20302                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20302                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           88                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20390                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20390                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20390                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20390                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2816319514                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2816319514                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7258382                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7258382                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2823577896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2823577896                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2823577896                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2823577896                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2075888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2075888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2513544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2513544                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2513544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2513544                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009780                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009780                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000201                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000201                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008112                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008112                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008112                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008112                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138721.284307                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138721.284307                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82481.613636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82481.613636                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 138478.562825                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 138478.562825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 138478.562825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 138478.562825                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          548                       # number of writebacks
system.cpu0.dcache.writebacks::total              548                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14889                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14889                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           62                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14951                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14951                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5413                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5439                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5439                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    634352882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    634352882                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1784968                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1784968                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    636137850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    636137850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    636137850                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    636137850                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 117190.630334                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117190.630334                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 68652.615385                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68652.615385                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 116958.604523                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 116958.604523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 116958.604523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 116958.604523                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.809316                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086341162                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2146919.292490                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.809316                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067002                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807387                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1565136                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1565136                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1565136                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1565136                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1565136                       # number of overall hits
system.cpu1.icache.overall_hits::total        1565136                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     13237615                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13237615                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     13237615                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13237615                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     13237615                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13237615                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1565193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1565193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1565193                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1565193                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1565193                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1565193                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 232238.859649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 232238.859649                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 232238.859649                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 232238.859649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 232238.859649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 232238.859649                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      9914422                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9914422                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      9914422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9914422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      9914422                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9914422                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 225327.772727                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 225327.772727                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 225327.772727                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 225327.772727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 225327.772727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 225327.772727                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4338                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166190117                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4594                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36175.471702                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.526723                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.473277                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873151                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126849                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1047493                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1047493                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       684725                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        684725                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1662                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1659                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1659                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1732218                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1732218                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1732218                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1732218                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11620                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          160                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11780                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11780                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11780                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11780                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1554199830                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1554199830                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4899718                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4899718                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1559099548                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1559099548                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1559099548                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1559099548                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1059113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1059113                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       684885                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684885                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1659                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1743998                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1743998                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1743998                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1743998                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010971                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000234                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000234                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006755                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006755                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006755                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006755                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 133752.136833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 133752.136833                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 30623.237500                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30623.237500                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 132351.404754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132351.404754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 132351.404754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132351.404754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          906                       # number of writebacks
system.cpu1.dcache.writebacks::total              906                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7333                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          109                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7442                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7442                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7442                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7442                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4287                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4287                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4338                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4338                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4338                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4338                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    477392284                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    477392284                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1110762                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1110762                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    478503046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    478503046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    478503046                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    478503046                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002487                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002487                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002487                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002487                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111358.125496                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111358.125496                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21779.647059                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21779.647059                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 110304.989857                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110304.989857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 110304.989857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110304.989857                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.842573                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089561892                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2136395.866667                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.842573                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062248                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812248                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1600583                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1600583                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1600583                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1600583                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1600583                       # number of overall hits
system.cpu2.icache.overall_hits::total        1600583                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     17507680                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     17507680                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     17507680                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     17507680                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     17507680                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     17507680                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1600643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1600643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1600643                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1600643                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1600643                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1600643                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 291794.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 291794.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 291794.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 291794.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 291794.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 291794.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     11767529                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11767529                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     11767529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11767529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     11767529                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11767529                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 280179.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 280179.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 280179.261905                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 280179.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 280179.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 280179.261905                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3784                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161297024                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4040                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39925.005941                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.333618                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.666382                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864584                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135416                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1071972                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1071972                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       703201                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        703201                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1828                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1828                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1726                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1775173                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1775173                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1775173                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1775173                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8113                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8113                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          151                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8264                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8264                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8264                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8264                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    934905151                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    934905151                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4644841                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4644841                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    939549992                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    939549992                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    939549992                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    939549992                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1080085                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1080085                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       703352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       703352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1783437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1783437                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1783437                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1783437                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007511                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007511                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000215                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000215                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004634                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004634                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004634                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004634                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115235.443239                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115235.443239                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 30760.536424                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30760.536424                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113691.915779                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113691.915779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113691.915779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113691.915779                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          821                       # number of writebacks
system.cpu2.dcache.writebacks::total              821                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4368                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4368                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          112                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4480                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4480                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4480                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4480                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3745                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3745                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3784                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3784                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3784                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3784                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    377823310                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    377823310                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       823136                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       823136                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    378646446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    378646446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    378646446                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    378646446                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003467                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003467                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002122                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002122                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100887.399199                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100887.399199                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21106.051282                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21106.051282                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100065.128436                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100065.128436                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100065.128436                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100065.128436                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.326269                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086493122                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109695.382524                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.326269                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063023                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822638                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1407206                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1407206                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1407206                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1407206                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1407206                       # number of overall hits
system.cpu3.icache.overall_hits::total        1407206                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     16928152                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     16928152                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     16928152                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     16928152                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     16928152                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     16928152                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1407258                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1407258                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1407258                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1407258                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1407258                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1407258                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 325541.384615                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 325541.384615                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 325541.384615                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 325541.384615                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 325541.384615                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 325541.384615                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11993859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11993859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11993859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11993859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11993859                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11993859                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 292533.146341                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 292533.146341                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 292533.146341                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 292533.146341                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 292533.146341                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 292533.146341                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5228                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170667004                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5484                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31120.897885                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.357540                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.642460                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880303                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119697                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       972579                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         972579                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       663614                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        663614                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1759                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1562                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1562                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1636193                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1636193                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1636193                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1636193                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14393                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14393                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          396                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          396                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14789                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14789                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14789                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14789                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2060822497                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2060822497                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     35130885                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     35130885                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2095953382                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2095953382                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2095953382                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2095953382                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       986972                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       986972                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       664010                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       664010                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1562                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1562                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1650982                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1650982                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1650982                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1650982                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014583                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014583                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000596                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000596                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008958                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008958                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008958                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008958                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 143182.275898                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 143182.275898                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 88714.356061                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88714.356061                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 141723.807019                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 141723.807019                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 141723.807019                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 141723.807019                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       142755                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 71377.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1605                       # number of writebacks
system.cpu3.dcache.writebacks::total             1605                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9215                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          346                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          346                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9561                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9561                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9561                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9561                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5178                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5178                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           50                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5228                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5228                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5228                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5228                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    615087539                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    615087539                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       798155                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       798155                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    615885694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    615885694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    615885694                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    615885694                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005246                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005246                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003167                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003167                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003167                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003167                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 118788.632484                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118788.632484                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 15963.100000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15963.100000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 117805.220735                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117805.220735                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 117805.220735                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117805.220735                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
