# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 890 0.000256 512 205 330 58368 3.71434 1.77066 16.1645 52.4576 74.2871 74.4181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1580 0.000128 512 130 410 148480 5.2649 3.41654 36.1294 105.006 149.968 150.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1210 0.000128 4096 460 6270 110592 37.9951 28.3532 3147.6 838.702 4052.76 4052.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 830 0.001024 1024 290 390 11904 0.802816 0.763232 10.9978 51.3273 63.9664 64.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 0.001024 1024 130 130 18368 0.694272 2.20365 46.7923 49.7329 49.7907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 3.2e-05 4096 140 2220 563712 202.036 124.246 6009.13 3681.09 10016.8 10017.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1320 0.000128 512 410 300 118784 7.71827 3.40931 23.2778 104.67 139.258 139.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 0.000256 512 180 250 66048 2.80954 1.70016 10.03 52.4244 67.0947 67.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.001024 512 430 270 14592 0.604736 0.362784 2.25424 13.2504 16.5693 16.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 280 0.000128 4096 67 5690 38912 80.0293 28.313 1116.57 836.017 2061.09 2061.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 890 0.000256 512 205 330 57600 3.70394 1.76195 18.5775 52.0444 76.2597 76.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1580 0.000128 512 130 410 148608 5.27357 3.42074 41.2416 104.986 155.071 155.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1210 0.000128 4096 460 6270 110592 38.0599 28.3878 3675.91 838.537 4581.01 4581.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.001024 1024 290 390 11952 0.80256 0.759616 6.10899 51.3175 59.0634 59.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 0.001024 1024 130 130 18360 0.740896 2.53568 51.2833 54.601 54.6568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 3.2e-05 4096 140 2220 563328 202.596 124.496 6814.77 3682.33 10824.5 10824.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1320 0.000128 512 410 300 117504 7.6968 3.41206 26.5144 103.826 141.637 141.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 0.000256 512 180 250 65664 2.82163 1.70733 11.4412 52.3962 68.4975 68.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.001024 512 430 270 14400 0.600992 0.360448 2.53562 13.1492 16.7457 16.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 280 0.000128 4096 67 5690 39168 80.0472 28.3676 1308.89 835.483 2252.96 2253.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 890 0.000256 512 205 330 57600 3.65315 1.7519 19.5517 51.7386 76.8721 77.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1580 0.000128 512 130 410 148480 5.2737 3.41606 43.2415 104.925 157.001 157.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1210 0.000128 4096 460 6270 110720 37.9877 28.3812 3825.39 838.098 4729.97 4730.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.001024 1024 290 390 11840 0.798976 0.759456 6.33053 51.1944 59.1578 59.2343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 0.001024 1024 130 130 18320 0.719776 2.63882 51.2165 54.6181 54.6748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 3.2e-05 4096 140 2220 563840 201.837 124.335 7125.88 3707.24 11159.6 11159.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1320 0.000128 512 410 300 120320 7.68598 3.41744 28.5632 104.934 144.783 144.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 0.000256 512 180 250 65280 2.81347 1.69642 11.8982 52.1303 68.6696 68.7837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.001024 512 430 270 14400 0.597184 0.359968 2.67446 13.075 16.809 16.9013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 280 0.000128 4096 67 5690 39680 80.0382 28.3729 1381.64 849.218 2339.44 2339.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 890 0.000256 512 205 330 56832 3.70285 1.74922 17.9374 51.7414 75.3059 75.4339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1580 0.000128 512 130 410 148224 5.26179 3.41197 40.3186 104.75 153.891 153.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1210 0.000128 4096 460 6270 110208 37.9414 28.3278 3555.52 836.705 4458.6 4458.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.001024 1024 290 390 11904 0.79872 0.759872 5.90019 51.2544 58.7865 58.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 0.001024 1024 130 130 18336 0.745472 2.55139 51.2533 54.5918 54.6509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 3.2e-05 4096 140 2220 563712 201.371 124.154 6647.25 3676.61 10649.6 10649.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1320 0.000128 512 410 300 116736 7.64579 3.39558 25.6567 103.218 140.106 140.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 0.000256 512 180 250 65280 2.81782 1.69958 11.0599 52.2229 67.932 68.0414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.001024 512 430 270 14208 0.599904 0.360224 2.45674 13.0858 16.6012 16.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 280 0.000128 4096 67 5690 38400 79.7891 28.2808 1243.48 834.877 2186.59 2186.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 890 0.000256 512 205 330 57600 3.70314 1.75533 18.4068 51.8015 75.8352 75.9643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1580 0.000128 512 130 410 148800 5.28512 3.42221 40.8759 104.935 154.667 154.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1210 0.000128 4096 460 6270 110400 38.2059 28.409 3594.69 838.144 4499.55 4499.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.001024 1024 290 390 11800 0.802048 0.761984 5.90003 51.302 58.8359 58.9132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 0.001024 1024 130 130 18300 0.743424 2.53997 51.241 54.5697 54.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 3.2e-05 4096 140 2220 564000 202.769 124.614 6716.01 3682.11 10725.8 10726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1320 0.000128 512 410 300 115200 7.76602 3.40358 25.6716 103.326 140.355 140.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 0.000256 512 180 250 65600 2.828 1.70525 11.3321 52.3022 68.2993 68.4075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.001024 512 430 270 14400 0.600256 0.362016 2.54589 13.1013 16.7065 16.8074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 280 0.000128 4096 67 5690 38400 80.2053 28.3855 1255.33 834.006 2198.08 2198.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 890 0.000256 512 205 330 57344 3.69904 1.7592 18.7088 51.9828 76.3252 76.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1580 0.000128 512 130 410 147840 5.27197 3.41286 42.0741 104.877 155.781 155.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1210 0.000128 4096 460 6270 110208 37.9492 28.3713 3668.12 837.685 4572.25 4572.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.001024 1024 290 390 11648 0.794688 0.755296 6.06954 50.0739 57.7646 57.8428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 0.001024 1024 130 130 18256 0.742144 2.70131 51.1968 54.6836 54.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 3.2e-05 4096 140 2220 563584 202.03 124.375 6852.73 3681.26 10860.7 10860.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1320 0.000128 512 410 300 118272 7.60365 3.39981 27.2551 103.677 142.128 142.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 0.000256 512 180 250 65408 2.83533 1.70582 11.6345 52.5533 68.8668 68.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.001024 512 430 270 14336 0.600768 0.362496 2.59408 13.157 16.8138 16.9094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 280 0.000128 4096 67 5690 39424 80.0514 28.3628 1318.89 837.843 2265.32 2265.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 890 0.000256 512 205 330 57600 3.69872 1.75312 19.0799 51.804 76.513 76.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1580 0.000128 512 130 410 147840 5.27392 3.42221 42.071 104.6 155.512 155.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1210 0.000128 4096 460 6270 110400 38.0797 28.3844 3709.36 838.067 4613.99 4614.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.001024 1024 290 390 11520 0.796224 0.756544 6.04909 50.0053 57.6796 57.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 0.001024 1024 130 130 18240 0.741376 2.71606 50.1268 53.6274 53.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 3.2e-05 4096 140 2220 562560 202.664 124.467 6906.1 3680.64 10914.1 10914.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1320 0.000128 512 410 300 115200 7.75696 3.40173 26.6106 103.323 141.275 141.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 0.000256 512 180 250 65280 2.83699 1.70445 11.6009 52.4168 68.692 68.8028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.001024 512 430 270 14400 0.599872 0.35968 2.60765 13.1123 16.7735 16.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 280 0.000128 4096 67 5690 38400 80.3941 28.3976 1295.71 835.649 2240.31 2240.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 890 0.000256 512 205 330 57344 3.76739 1.77078 18.483 52.5062 76.7059 76.8382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1580 0.000128 512 130 410 147456 5.27085 3.412 40.6069 104.715 154.154 154.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1210 0.000128 4096 460 6270 110080 37.8731 28.3421 3571.47 836.406 4474.21 4474.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.001024 1024 290 390 11520 0.794432 0.754464 5.78835 50.0165 57.4242 57.5017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 0.001024 1024 130 130 18304 0.745664 2.62733 51.2812 54.6963 54.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 3.2e-05 4096 140 2220 563200 202.182 124.397 6680.31 3686.42 10693.6 10693.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1320 0.000128 512 410 300 118784 7.72669 3.41165 26.6454 104.724 142.69 142.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 0.000256 512 180 250 65536 2.82211 1.70422 11.3457 52.4688 68.4748 68.5842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.001024 512 430 270 13824 0.595488 0.357568 2.41731 12.9459 16.4157 16.5106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 280 0.000128 4096 67 5690 38912 79.9877 28.3207 1268.46 836.552 2213.49 2213.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 890 0.000256 512 205 330 55296 3.78003 1.75056 17.7372 51.8142 75.2574 75.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1580 0.000128 512 130 410 147456 5.25773 3.41888 40.9594 104.313 154.099 154.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1210 0.000128 4096 460 6270 109824 37.9752 28.3235 3607.27 837.342 4511.02 4511.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.001024 1024 290 390 11520 0.796608 0.759872 5.85533 50.081 57.5628 57.6389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 0.001024 1024 130 130 18240 0.743424 2.60093 51.2586 54.6448 54.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 3.2e-05 4096 140 2220 562176 201.967 124.274 6733.13 3677.86 10737.5 10737.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1320 0.000128 512 410 300 116736 7.65952 3.39658 26.3541 103.292 140.887 141.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 0.000256 512 180 250 64512 2.79981 1.6855 11.2992 51.7793 67.6968 67.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.001024 512 430 270 13824 0.6072 0.362496 2.4832 13.1544 16.705 16.7963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 280 0.000128 4096 67 5690 36864 79.548 28.229 1215.13 827.286 2150.36 2150.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 890 0.000256 512 205 330 57600 3.69005 1.75514 19.8113 51.8693 77.3005 77.4308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1580 0.000128 512 130 410 147200 5.27578 3.4183 43.761 104.46 157.062 157.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1210 0.000128 4096 460 6270 110400 38.0725 28.3882 3887.53 838.798 4792.9 4792.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.001024 1024 290 390 11600 0.798784 0.757472 6.39779 50.1134 58.1414 58.2164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 0.001024 1024 130 130 18200 0.746624 2.77274 51.2389 54.8015 54.8576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 3.2e-05 4096 140 2220 563200 202.48 124.497 7150.45 3696.73 11174.4 11174.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1320 0.000128 512 410 300 115200 7.7705 3.40643 27.8674 103.407 142.629 142.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 0.000256 512 180 250 64000 2.82528 1.6896 11.9736 51.8309 68.454 68.5752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.001024 512 430 270 14400 0.602752 0.363072 2.78038 13.1628 17.0083 17.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 280 0.000128 4096 67 5690 35200 80.3233 28.27 1241.74 825.842 2176.33 2176.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 890 0.000256 512 205 330 57344 3.76803 1.77526 22.5184 52.5394 80.7707 80.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1580 0.000128 512 130 410 147456 5.2736 3.41347 51.9034 104.696 165.433 165.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1210 0.000128 4096 460 6270 109568 37.9579 28.3218 4476.14 836.262 5378.8 5378.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.001024 1024 290 390 11264 0.790528 0.747584 7.24186 49.8238 58.6792 58.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 0.001024 1024 130 130 18176 0.746688 3.30285 51.2569 55.3473 55.4045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 3.2e-05 4096 140 2220 563200 201.899 124.432 8386.84 3684.42 12397.9 12398.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1320 0.000128 512 410 300 114688 7.95709 3.41606 32.6491 104.702 148.908 149.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 0.000256 512 180 250 65536 2.82698 1.70928 14.4118 52.5084 71.5856 71.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.001024 512 430 270 13312 0.590848 0.351616 2.93766 12.6811 16.6569 16.7527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 280 0.000128 4096 67 5690 36864 80.6837 28.3197 1504.73 836.291 2450.18 2450.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 890 0.000256 512 205 330 57344 3.74058 1.76762 18.4028 52.4444 76.5251 76.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1580 0.000128 512 130 405 148736 5.2585 3.4345 34.7195 104.996 148.539 148.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1210 0.000128 4096 460 6270 110592 37.9306 28.3438 3145.18 838.633 4050.2 4050.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 830 0.001024 1024 290 390 11968 0.796768 0.770624 10.6601 51.2902 63.5921 63.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1460 0.001024 1024 130 135 18368 0.695008 4.1513 45.607 50.4967 50.5563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1110 3.2e-05 4096 140 2220 564224 201.813 124.168 7067.53 3682.11 11075.9 11076.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1320 0.000128 512 410 300 118784 7.7344 3.40736 37.2916 104.654 153.273 153.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1030 0.000256 512 180 255 65280 2.8385 1.70723 18.3797 54.266 77.3208 77.4231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1350 0.001024 512 430 270 14848 0.599456 0.364544 4.04038 13.2313 18.3354 18.4256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 280 0.000128 4096 67 5685 39936 79.8272 28.3302 1139.88 838.864 2087.07 2087.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 890 0.000256 512 205 330 57600 3.77968 1.78176 15.8165 52.6135 74.1667 74.2973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1580 0.000128 512 130 405 148800 5.28611 3.42419 35.2849 104.989 149.129 149.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1210 0.000128 4096 460 6270 110560 38.1738 28.3908 3169.35 838.758 4074.78 4074.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 830 0.001024 1024 290 390 11920 0.800736 0.760736 11.0077 51.2766 63.9193 63.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1460 0.001024 1024 130 135 18360 0.69632 4.32742 50.3154 55.3822 55.4353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 3.2e-05 4096 140 2220 564160 203.053 124.561 6370.66 3687.64 10386.2 10386.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1320 0.000128 512 410 300 119040 7.76854 3.41731 22.972 104.997 139.342 139.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1030 0.000256 512 180 255 65280 2.85258 1.70995 10.2482 52.5832 67.5375 67.6409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1350 0.001024 512 430 270 14720 0.601472 0.362656 2.56582 13.1676 16.7982 16.8901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 280 0.000128 4096 67 5685 39680 80.3267 28.3908 1142.28 855.512 2106.67 2106.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 890 0.000256 512 205 330 56832 3.74256 1.76461 15.7152 52.2686 73.665 73.7976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1580 0.000128 512 130 405 148608 5.25805 3.41376 35.073 104.808 148.697 148.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1210 0.000128 4096 460 6270 110592 38.0062 28.3572 3159.29 838.202 4063.96 4064.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 830 0.001024 1024 290 390 11904 0.795232 0.762976 10.9154 51.2135 63.7595 63.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 0.001024 1024 130 135 18336 0.692448 2.23395 50.0552 53.0246 53.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 3.2e-05 4096 140 2220 564096 201.941 124.32 5898.9 3679.93 9905.36 9905.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1320 0.000128 512 410 300 118272 7.69424 3.41107 22.6693 104.308 138.261 138.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1030 0.000256 512 180 255 65280 2.83248 1.70762 10.1805 52.4929 67.3422 67.4562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 0.001024 512 430 270 14784 0.598624 0.362624 2.57917 13.1962 16.8343 16.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 280 0.000128 4096 67 5685 39168 80.2248 28.3595 1124.36 837.309 2070.41 2070.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 890 0.000256 512 205 330 57344 3.78259 1.7775 16.018 52.4926 74.2447 74.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1580 0.000128 512 130 405 148288 5.28458 3.41789 35.7306 104.735 149.318 149.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1210 0.000128 4096 460 6270 110656 38.1224 28.3771 3213.2 837.991 4117.8 4117.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.001024 1024 290 390 11872 0.79872 0.763776 5.38848 51.1849 58.2101 58.2845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 0.001024 1024 130 135 18368 0.745792 2.41664 51.2983 54.5046 54.5597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 3.2e-05 4096 140 2220 563584 202.98 124.499 6018.06 3677.9 10023.7 10024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1320 0.000128 512 410 300 118272 7.78342 3.41584 23.3639 104.741 139.488 139.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 0.000256 512 180 255 64960 2.85251 1.70829 10.1835 52.4554 67.3313 67.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.001024 512 430 270 14560 0.600352 0.362496 2.29267 13.1004 16.4552 16.5447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 280 0.000128 4096 67 5685 39424 80.3335 28.375 1152.2 836.778 2097.85 2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 890 0.000256 512 205 330 57344 3.76202 1.77091 16.9308 52.4036 75.0402 75.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1580 0.000128 512 130 405 148480 5.26861 3.41811 37.1299 104.891 150.852 150.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1210 0.000128 4096 460 6270 110592 37.9795 28.3481 3235.74 837.782 4139.96 4140.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.001024 1024 290 390 11904 0.799968 0.762592 5.49395 51.2971 58.4263 58.5039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 0.001024 1024 130 135 18304 0.74688 2.40035 51.2164 54.4076 54.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 3.2e-05 4096 140 2220 563712 202.075 124.272 6168.43 3678 10173.1 10173.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1320 0.000128 512 410 300 118784 7.72774 3.41507 24.1319 104.55 140.01 140.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 0.000256 512 180 255 65024 2.8313 1.70336 10.4875 52.3682 67.5246 67.6367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.001024 512 430 270 14848 0.604128 0.366592 2.39683 13.2372 16.7031 16.7995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 280 0.000128 4096 67 5685 38912 79.9995 28.3377 1149.77 835.146 2093.42 2093.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 890 0.000256 512 205 330 56448 3.76746 1.75786 18.599 51.9908 76.293 76.4232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1580 0.000128 512 130 405 148608 5.27402 3.41862 42.2191 104.884 155.944 156.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1210 0.000128 4096 460 6270 110592 38.0146 28.3915 3719.99 837.722 4624.23 4624.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.001024 1024 290 390 11952 0.802816 0.762176 6.23834 51.299 59.1776 59.2564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 0.001024 1024 130 135 18288 0.732768 2.7095 51.2169 54.7083 54.7696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 3.2e-05 4096 140 2220 563328 202.437 124.497 6915.13 3677.38 10919.7 10920
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1320 0.000128 512 410 300 117504 7.69174 3.41222 27.2269 103.78 142.298 142.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 0.000256 512 180 255 65088 2.83376 1.70262 11.9053 52.3553 68.9342 69.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.001024 512 430 270 14688 0.596992 0.361312 2.68016 13.1376 16.8772 16.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 280 0.000128 4096 67 5685 39168 79.9938 28.3938 1325.08 834.788 2268.43 2268.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 890 0.000256 512 205 330 56320 3.71158 1.75309 18.2622 51.807 75.7061 75.8456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1580 0.000128 512 130 405 148480 5.2737 3.42221 41.2665 105.004 155.118 155.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1210 0.000128 4096 460 6270 110400 37.9868 28.3873 3622.43 838.735 4527.65 4527.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.001024 1024 290 390 11840 0.79648 0.760544 5.95526 51.2175 58.8025 58.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 0.001024 1024 130 135 18320 0.733568 2.66749 51.286 54.7311 54.7889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 3.2e-05 4096 140 2220 563840 201.784 124.342 6751.6 3698.63 10776.6 10776.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1320 0.000128 512 410 300 117760 7.82742 3.41606 26.6905 105.009 143.129 143.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 0.000256 512 180 255 64640 2.82874 1.69779 11.5504 52.1693 68.3768 68.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.001024 512 430 270 14400 0.597952 0.359648 2.60995 13.085 16.7517 16.8488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 280 0.000128 4096 67 5685 39680 80.0242 28.3812 1309.29 838.869 2256.74 2256.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 890 0.000256 512 205 330 55296 3.76202 1.75043 19.0556 51.7541 76.4988 76.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1580 0.000128 512 130 405 148224 5.24938 3.41686 44.1961 104.782 157.789 157.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1210 0.000128 4096 460 6270 110208 37.8694 28.3439 3849.22 836.941 4752.48 4752.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.001024 1024 290 390 11904 0.796864 0.762656 6.48013 51.2598 59.3734 59.4473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 0.001024 1024 130 135 18240 0.704896 2.85533 51.1786 54.7804 54.8392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 3.2e-05 4096 140 2220 563712 201.167 124.176 7182.32 3694.3 11202.2 11202.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1320 0.000128 512 410 300 116736 7.63939 3.39638 28.3688 103.252 142.836 142.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 0.000256 512 180 255 64512 2.83357 1.69658 12.3705 52.2325 69.2674 69.3789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 0.001024 512 430 270 14592 0.59616 0.360096 2.7889 13.0864 16.9272 17.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 280 0.000128 4096 67 5685 38400 79.7142 28.2808 1346.39 832.857 2287.41 2287.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 890 0.000256 512 205 330 56000 3.75264 1.75536 19.6031 51.7949 77.0817 77.2084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1580 0.000128 512 130 405 148000 5.3048 3.41904 43.7589 104.92 157.548 157.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1210 0.000128 4096 460 6270 110400 38.2095 28.4142 3818.95 838.049 4723.73 4723.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.001024 1024 290 390 11800 0.800992 0.759808 6.40941 51.2988 59.3452 59.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 0.001024 1024 130 135 18300 0.746784 2.90406 51.2942 54.9879 55.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 3.2e-05 4096 140 2220 564000 202.659 124.614 7131.43 3683.29 11142.3 11142.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1320 0.000128 512 410 300 115200 7.75891 3.40614 27.784 103.312 142.449 142.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 0.000256 512 180 255 64800 2.8456 1.70598 12.3402 52.2988 69.3198 69.4292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.001024 512 430 270 14400 0.602144 0.362368 2.76358 13.0992 16.926 17.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 280 0.000128 4096 67 5685 38400 80.0739 28.3894 1336.74 836.124 2281.5 2281.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 890 0.000256 512 205 330 55552 3.76947 1.75549 19.2203 51.9391 76.8585 76.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1580 0.000128 512 130 405 147840 5.27139 3.41382 43.9774 104.793 157.602 157.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1210 0.000128 4096 460 6270 110208 37.9269 28.353 3856.47 837.019 4759.88 4759.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.001024 1024 290 390 11648 0.794624 0.756736 6.21741 50.0572 57.9003 57.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 0.001024 1024 130 135 18256 0.74416 2.83853 51.2266 54.8547 54.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 3.2e-05 4096 140 2220 563584 201.966 124.419 7199.54 3679.37 11205.6 11205.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1320 0.000128 512 410 300 114688 7.81866 3.40493 27.8548 103.604 142.866 143.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 0.000256 512 180 255 64512 2.85904 1.70739 12.3693 52.5069 69.5764 69.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.001024 512 430 270 14336 0.601952 0.36128 2.75264 13.1401 16.9545 17.0485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 280 0.000128 4096 67 5685 39424 80.0045 28.3525 1385.99 837.111 2331.62 2331.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 890 0.000256 512 205 330 55680 3.77398 1.7535 19.204 51.8125 76.7158 76.8517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1580 0.000128 512 130 405 147840 5.26394 3.42237 43.0587 104.611 156.505 156.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1210 0.000128 4096 460 6270 110400 38.0534 28.3771 3810.62 838.157 4715.31 4715.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.001024 1024 290 390 11520 0.7984 0.75632 6.21088 50.005 57.842 57.9158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 0.001024 1024 130 135 18240 0.743424 2.89219 51.237 54.9154 54.9734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 3.2e-05 4096 140 2220 562560 202.598 124.484 7098.29 3684.26 11109.9 11110.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1320 0.000128 512 410 300 115200 7.76346 3.40269 27.4861 103.326 142.157 142.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 0.000256 512 180 255 64320 2.86045 1.70598 12.0976 52.4172 69.2134 69.3248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.001024 512 430 270 14400 0.598752 0.360448 2.76262 13.1125 16.9317 17.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 280 0.000128 4096 67 5685 38400 80.3363 28.3707 1333.14 835.616 2277.63 2277.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 890 0.000256 512 205 330 57344 3.76538 1.77152 18.7685 52.4564 76.9377 77.0664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1580 0.000128 512 130 405 147456 5.26477 3.40979 41.2043 104.616 154.642 154.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1210 0.000128 4096 460 6270 110080 37.8327 28.3216 3638.36 835.589 4540.22 4540.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.001024 1024 290 390 11520 0.793248 0.752096 5.9256 49.9908 57.5376 57.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 0.001024 1024 130 135 18176 0.743488 2.69878 50.085 53.5704 53.6286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 3.2e-05 4096 140 2220 563200 202.115 124.408 6810.72 3681.26 10818.8 10819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1320 0.000128 512 410 300 118784 7.72435 3.41082 27.1699 104.62 143.11 143.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 0.000256 512 180 255 64512 2.8497 1.70598 11.6692 52.4225 68.7777 68.8877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 0.001024 512 430 270 14336 0.591616 0.355584 2.5976 12.9358 16.5797 16.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 280 0.000128 4096 67 5685 38912 79.8962 28.33 1293.23 835.628 2237.25 2237.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 890 0.000256 512 205 330 55296 3.78752 1.74899 19.9898 51.822 77.5207 77.6499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1580 0.000128 512 130 405 147456 5.25254 3.40717 48.628 104.33 161.761 161.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1210 0.000128 4096 460 6270 109824 37.9475 28.3279 4209.34 837.445 5113.17 5113.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.001024 1024 290 390 11520 0.79488 0.761536 6.92499 50.0781 58.6313 58.7062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 0.001024 1024 130 135 18048 0.739328 3.24403 50.0042 54.0308 54.0883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 3.2e-05 4096 140 2220 562176 201.86 124.279 7852.81 3677.31 11856.5 11856.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1320 0.000128 512 410 300 116736 7.64346 3.39946 31.4071 103.306 145.94 146.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 0.000256 512 180 255 62976 2.83578 1.68762 13.4071 51.7855 69.8588 69.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 0.001024 512 430 270 14592 0.599392 0.362208 3.14314 13.1513 17.3533 17.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 280 0.000128 4096 67 5685 36864 79.5334 28.2214 1413.88 825.118 2346.91 2347.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 890 0.000256 512 205 330 54400 3.83392 1.75309 20.7785 51.8212 78.3588 78.4859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1580 0.000128 512 130 405 147200 5.27968 3.41811 48.6481 104.361 161.852 161.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1210 0.000128 4096 460 6270 110400 38.0565 28.3896 4300.22 837.88 5204.65 5204.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.001024 1024 290 390 11600 0.79872 0.75568 7.30096 50.0876 59.0141 59.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 0.001024 1024 130 135 18200 0.747104 3.35667 51.2718 55.4172 55.4794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 3.2e-05 4096 140 2220 563200 202.472 124.468 7905.21 3689.84 11922.3 11922.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1320 0.000128 512 410 300 115200 7.7575 3.4032 31.055 103.295 145.693 145.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 0.000256 512 180 255 64000 2.82192 1.68662 13.7665 51.7843 70.1865 70.2975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.001024 512 430 270 14400 0.603168 0.360864 3.1703 13.1533 17.3903 17.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 280 0.000128 4096 67 5685 35200 80.2638 28.2725 1367.86 825.854 2302.41 2302.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 890 0.000256 512 205 330 57344 3.76755 1.77395 20.3481 52.5515 78.6141 78.7471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1580 0.000128 512 130 405 147456 5.27085 3.41539 44.3244 104.718 157.871 157.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1210 0.000128 4096 460 6270 109568 37.9358 28.3252 3863.08 836.419 4765.86 4765.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.001024 1024 290 390 11264 0.790176 0.7464 6.2623 49.8203 57.6926 57.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 0.001024 1024 130 135 17920 0.739648 2.95062 49.9242 53.6563 53.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 3.2e-05 4096 140 2220 563200 201.908 124.451 7247.73 3684.12 11258.5 11258.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1320 0.000128 512 410 300 114688 7.95357 3.41405 28.3536 104.722 144.627 144.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 0.000256 512 180 255 63488 2.88102 1.7057 12.3671 52.5164 69.6026 69.7139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 0.001024 512 430 270 13312 0.589792 0.34928 2.63322 12.6868 16.3523 16.4547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 280 0.000128 4096 67 5685 36864 80.6995 28.3218 1297.83 836.456 2243.47 2243.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 890 0.000256 512 205 340 57344 3.73952 1.77098 17.9569 52.3793 76.0222 76.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1580 0.000128 512 130 420 148736 5.24822 3.43226 33.63 104.87 147.309 147.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1210 0.000128 4096 460 6280 110592 37.9202 28.3388 2967.16 837.646 3871.18 3871.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 830 0.001024 1024 290 400 11648 0.800768 0.755744 9.82755 51.2562 62.7166 62.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1460 0.001024 1024 130 140 18336 0.695808 4.08538 48.4506 53.2748 53.3355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1110 3.2e-05 4096 140 2220 563456 202.093 124.414 6013.86 3681.19 10021.8 10022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1320 0.000128 512 410 300 117760 7.77098 3.40797 35.1976 104.536 151.096 151.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1030 0.000256 512 180 260 66048 2.81869 1.70547 16.1543 52.5247 73.3343 73.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1350 0.001024 512 430 280 14720 0.600544 0.36496 3.93712 13.2129 18.2154 18.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 280 0.000128 4096 67 5700 39936 79.7532 28.3341 1075.55 837.836 2021.65 2021.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 890 0.000256 512 205 340 57600 3.78131 1.77866 17.1756 52.6225 75.5281 75.6601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1580 0.000128 512 130 420 148480 5.28413 3.42221 38.4696 104.999 152.321 152.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1210 0.000128 4096 460 6280 110560 38.1249 28.3914 3326.63 838.657 4231.92 4232.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 830 0.001024 1024 290 400 11600 0.79872 0.75376 11.4953 51.274 64.3957 64.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1460 0.001024 1024 130 140 18320 0.694848 2.50061 50.2976 53.536 53.5941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 3.2e-05 4096 140 2220 563520 203.1 124.763 6666.57 3686.42 10681.1 10681.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1320 0.000128 512 410 300 117760 7.83872 3.41811 24.3352 105.005 140.779 140.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1030 0.000256 512 180 260 65920 2.83242 1.70925 11.2438 52.5852 68.5 68.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1350 0.001024 512 430 280 14560 0.601184 0.361184 2.77594 13.1647 17.0024 17.0923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 280 0.000128 4096 67 5700 39680 80.2644 28.4017 1204.81 838.693 2152.34 2152.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 890 0.000256 512 205 340 56832 3.74784 1.76419 16.0515 52.2734 74.0129 74.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1580 0.000128 512 130 420 148224 5.26291 3.41485 35.699 104.824 149.348 149.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1210 0.000128 4096 460 6280 110400 37.9648 28.363 3097 838.285 4001.74 4001.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 830 0.001024 1024 290 400 11520 0.79872 0.756672 10.0079 51.2181 62.8556 62.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 0.001024 1024 130 140 18336 0.696256 2.32102 48.0746 51.1341 51.1938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 3.2e-05 4096 140 2220 563328 202.452 124.561 5778.05 3684.37 9789.72 9789.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1320 0.000128 512 410 300 116736 7.7801 3.4089 22.4573 104.31 138.146 138.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 0.000256 512 180 260 65664 2.82646 1.70762 10.1141 52.5055 67.2808 67.3973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.001024 512 430 280 14592 0.60144 0.36272 2.54195 13.1913 16.7974 16.8882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 280 0.000128 4096 67 5700 39168 80.1834 28.3505 1103.96 837.38 2050.04 2050.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 890 0.000256 512 205 340 57344 3.77965 1.77357 16.4907 52.4987 74.7115 74.8425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1580 0.000128 512 130 420 148288 5.28598 3.41571 36.6522 104.74 150.24 150.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1210 0.000128 4096 460 6280 110432 38.1006 28.3875 3137.63 837.801 4042.03 4042.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.001024 1024 290 400 11536 0.7992 0.759808 5.49683 51.2192 58.3463 58.4232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 0.001024 1024 130 140 18312 0.700416 2.37958 43.9165 47.0395 47.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 3.2e-05 4096 140 2220 563136 202.909 124.588 5885.44 3681.1 9894.34 9894.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1320 0.000128 512 410 300 116480 7.88429 3.41811 23.0812 104.751 139.319 139.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 0.000256 512 180 260 65856 2.83197 1.71008 10.474 52.4594 67.6059 67.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.001024 512 430 280 14560 0.599712 0.362368 2.35526 13.1022 16.5171 16.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 280 0.000128 4096 67 5700 39424 80.2558 28.3771 1127.55 836.741 2073.09 2073.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 890 0.000256 512 205 340 57344 3.75235 1.76742 16.5619 52.4138 74.6687 74.7989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1580 0.000128 512 130 420 148480 5.26678 3.41002 37.0006 104.917 150.745 150.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1210 0.000128 4096 460 6280 110592 37.9556 28.3547 3136.03 838.029 4040.48 4040.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.001024 1024 290 400 11648 0.800768 0.756512 5.44931 51.3276 58.4066 58.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 0.001024 1024 130 140 18304 0.69632 2.43507 43.9596 47.1336 47.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 3.2e-05 4096 140 2220 563200 202.325 124.404 5977.83 3680.83 9985.68 9985.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1320 0.000128 512 410 300 116736 7.82499 3.41091 23.2141 104.58 139.215 139.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 0.000256 512 180 260 65536 2.82083 1.70298 10.447 52.3804 67.4884 67.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 0.001024 512 430 280 14592 0.603968 0.364064 2.36198 13.2358 16.6667 16.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 280 0.000128 4096 67 5700 38912 79.9563 28.3034 1114.94 847.722 2071.09 2071.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 890 0.000256 512 205 340 56448 3.75706 1.76173 20.2264 52.034 77.9551 78.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1580 0.000128 512 130 420 148608 5.27734 3.41779 45.8991 104.966 159.705 159.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1210 0.000128 4096 460 6280 110304 38.0458 28.3867 3882.86 838.415 4787.82 4787.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.001024 1024 290 400 11520 0.802496 0.751712 6.42704 51.3147 59.3702 59.4459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 0.001024 1024 130 140 18288 0.745472 3.01648 51.2917 55.0972 55.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 3.2e-05 4096 140 2220 562752 202.552 124.636 7227.7 3683.55 11238.7 11239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1320 0.000128 512 410 300 115200 7.81254 3.40858 28.4437 103.808 143.656 143.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 0.000256 512 180 260 65664 2.82266 1.70621 12.9325 52.3867 69.9806 70.0926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.001024 512 430 280 14400 0.6032 0.361984 2.86477 13.1455 17.0761 17.1675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 280 0.000128 4096 67 5700 39168 79.9512 28.3926 1387.83 835.358 2331.71 2331.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 890 0.000256 512 205 340 55296 3.70579 1.73674 14.2167 51.27 71.0989 71.2293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1580 0.000128 512 130 420 147456 5.26006 3.41197 32.008 104.541 145.37 145.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1210 0.000128 4096 460 6280 110016 37.9626 28.372 2696 838.086 3600.52 3600.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.001024 1024 290 400 11232 0.79664 0.746432 4.52656 51.1919 57.335 57.4115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 0.001024 1024 130 140 18144 0.741376 2.07258 51.1687 54.0255 54.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 3.2e-05 4096 140 2220 562176 202.415 124.728 5016.06 3689.61 9033.09 9033.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1320 0.000128 512 410 300 110592 7.87901 3.38534 19.3124 102.23 132.988 133.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 0.000256 512 180 260 64512 2.81462 1.69277 9.05798 52.0037 65.6955 65.8033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.001024 512 430 280 13824 0.598848 0.362496 2.00362 12.9915 16.0529 16.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 280 0.000128 4096 67 5700 36864 79.9416 28.3114 908.152 828.987 1845.56 1845.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 890 0.000256 512 205 340 56320 3.71955 1.74886 20.126 51.7444 77.5118 77.6455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1580 0.000128 512 130 420 148480 5.26662 3.41808 44.0166 104.92 157.777 157.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1210 0.000128 4096 460 6280 110400 37.9369 28.3759 3766.2 838.066 4670.68 4670.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.001024 1024 290 400 11520 0.797696 0.745536 6.35741 51.1939 59.1682 59.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 0.001024 1024 130 140 18240 0.718752 2.84998 51.3228 54.934 54.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 3.2e-05 4096 140 2220 563200 202.008 124.475 7030.03 3680.83 11037.6 11037.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1320 0.000128 512 410 300 117760 7.8199 3.41402 28.0061 104.928 144.353 144.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 0.000256 512 180 260 65280 2.81254 1.6976 12.3394 52.1309 69.1129 69.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.001024 512 430 280 14400 0.599872 0.35856 2.78675 13.078 16.9201 17.0113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 280 0.000128 4096 67 5700 39680 79.9908 28.3791 1365.19 838.207 2311.93 2312.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 890 0.000256 512 205 340 56320 3.72989 1.74899 14.2105 51.8335 71.6986 71.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1580 0.000128 512 130 420 147200 5.22947 3.40547 30.9895 104.207 143.978 144.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1210 0.000128 4096 460 6280 109440 37.8014 28.3057 2609.51 835.777 3511.5 3511.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.001024 1024 290 400 11200 0.794624 0.753664 4.47142 50.0573 56.1499 56.2253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 0.001024 1024 130 140 18080 0.739328 2.06819 50.0773 52.9283 52.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 3.2e-05 4096 140 2220 563200 201.676 124.468 4891.78 3689.67 8907.86 8908.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1320 0.000128 512 410 300 112640 7.87283 3.39587 19.1712 103.446 134.068 134.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 0.000256 512 180 260 64000 2.80893 1.68346 8.6848 51.8004 65.1085 65.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.001024 512 430 280 14080 0.602432 0.362496 2.0401 13.14 16.2431 16.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 280 0.000128 4096 67 5700 35840 79.7616 28.2236 858.201 825.647 1792 1792.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 890 0.000256 512 205 340 55296 3.76058 1.74989 18.2326 51.8049 75.7199 75.8576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1580 0.000128 512 130 420 148224 5.24669 3.40653 41.1981 104.867 154.863 154.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1210 0.000128 4096 460 6280 110208 37.8968 28.343 3537 837.839 4441.2 4441.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.001024 1024 290 400 11520 0.797312 0.762496 5.99795 51.2831 58.9121 58.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 0.001024 1024 130 140 18240 0.717248 2.68 51.2604 54.7016 54.7608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 3.2e-05 4096 140 2220 562944 201.589 124.333 6600.72 3683.94 10610.9 10611.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1320 0.000128 512 410 300 113664 7.81226 3.3952 25.3688 103.323 140.081 140.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 0.000256 512 180 260 65280 2.81523 1.69824 11.6238 52.2786 68.5481 68.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.001024 512 430 280 14208 0.600352 0.358688 2.5824 13.0988 16.7344 16.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 280 0.000128 4096 67 5700 38400 79.7494 28.2843 1237.74 833.708 2179.66 2179.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 890 0.000256 512 205 340 55296 3.7849 1.75216 13.1353 51.8183 70.665 70.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1580 0.000128 512 130 420 147456 5.24406 3.40646 29.6888 104.327 142.818 142.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1210 0.000128 4096 460 6280 109824 37.9486 28.3361 2517.48 837.445 3421.32 3421.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.001024 1024 290 400 11136 0.794624 0.761856 4.25434 50.0788 55.9607 56.0334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 0.001024 1024 130 140 18048 0.74144 1.98861 50.0608 52.8341 52.8902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 3.2e-05 4096 140 2220 562176 201.877 124.257 4677.4 3677.29 8681.08 8681.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1320 0.000128 512 410 300 110592 8.00538 3.39834 18.0466 103.302 132.932 133.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 0.000256 512 180 260 64512 2.8 1.68314 8.47507 51.7881 64.8782 64.9856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.001024 512 430 280 13824 0.606432 0.360544 1.89942 13.1535 16.1194 16.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 280 0.000128 4096 67 5700 36864 79.5327 28.2274 848.211 825.233 1781.36 1781.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 890 0.000256 512 205 340 56000 3.76736 1.75626 19.0056 51.7591 76.463 76.5983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1580 0.000128 512 130 420 148000 5.30115 3.42259 43.0828 104.844 156.804 156.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1210 0.000128 4096 460 6280 110400 38.1634 28.4199 3682.05 837.459 4586.2 4586.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.001024 1024 290 400 11600 0.802816 0.763904 6.18259 51.2841 59.1071 59.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 0.001024 1024 130 140 18200 0.745472 2.80198 51.1914 54.782 54.8407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 3.2e-05 4096 140 2220 563200 203.035 124.834 6850.33 3684.07 10862.6 10862.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1320 0.000128 512 410 300 115200 7.76106 3.40835 26.9423 103.239 141.534 141.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 0.000256 512 180 260 65600 2.82637 1.7049 12.3102 54.0364 71.0123 71.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.001024 512 430 280 14400 0.601856 0.362496 2.74038 13.0919 16.8948 16.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 280 0.000128 4096 67 5700 38400 80.0987 28.3864 1286.21 833.186 2228.05 2228.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 890 0.000256 512 205 340 54400 3.83107 1.75718 13.3701 51.8204 70.9523 71.0887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1580 0.000128 512 130 420 147200 5.27213 3.41789 30.5528 104.367 143.76 143.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1210 0.000128 4096 460 6280 110400 38.0732 28.3989 2585.04 837.872 3489.5 3489.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.001024 1024 290 400 11200 0.79872 0.750112 4.37101 50.0882 56.0803 56.1581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 0.001024 1024 130 140 18000 0.737408 2.08435 50.0026 52.8669 52.9224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 3.2e-05 4096 140 2220 561600 203.315 124.856 4797.22 3684.26 8809.93 8810.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1320 0.000128 512 410 300 115200 7.76506 3.40682 19.3014 103.296 133.947 134.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 0.000256 512 180 260 64000 2.82144 1.69174 8.58224 51.7839 65.0115 65.1274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.001024 512 430 280 14400 0.605408 0.364064 2.02237 13.156 16.2484 16.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 280 0.000128 4096 67 5700 35200 80.286 28.2654 828.711 825.029 1762.46 1762.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 890 0.000256 512 205 340 55552 3.76582 1.75491 23.6026 51.973 81.2724 81.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1580 0.000128 512 130 420 147840 5.26368 3.41542 55.1899 104.865 168.881 168.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1210 0.000128 4096 460 6280 110208 37.9228 28.3648 4654.97 837.595 5558.96 5559.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.001024 1024 290 400 11424 0.796928 0.753888 7.9183 50.0834 59.6236 59.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 0.001024 1024 130 140 18256 0.694272 3.55565 50.2891 54.5811 54.6406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 3.2e-05 4096 140 2220 562688 202.324 124.656 8676.09 3686.95 12690.3 12690.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1320 0.000128 512 410 300 114688 7.81008 3.39933 34.249 103.662 149.302 149.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 0.000256 512 180 260 65408 2.83504 1.70672 15.643 52.5412 72.8583 72.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.001024 512 430 280 14336 0.601216 0.360448 3.45178 13.1494 17.6616 17.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 280 0.000128 4096 67 5700 39424 79.9693 28.3715 1672.36 837.644 2618.51 2618.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 890 0.000256 512 205 340 53760 3.72054 1.71683 15.1796 50.8442 71.6361 71.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1580 0.000128 512 130 420 146944 5.29709 3.40854 36.268 104.94 150.061 150.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1210 0.000128 4096 460 6280 110208 37.8649 28.3402 3082.63 838.395 3987.34 3987.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.001024 1024 290 400 11200 0.800288 0.759808 5.04739 51.2804 57.9596 58.0353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 0.001024 1024 130 140 18144 0.7472 2.55568 51.3034 54.6517 54.7074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 3.2e-05 4096 140 2220 560896 202.081 124.53 5727.86 3705.29 9760.03 9760.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1320 0.000128 512 410 300 107520 7.88813 3.36733 21.514 101.334 134.285 134.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 0.000256 512 180 260 64512 2.80742 1.69142 10.4202 52.0158 67.0671 67.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.001024 512 430 280 13440 0.59808 0.355712 2.31162 12.9288 16.2938 16.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 280 0.000128 4096 67 5700 35840 80.0161 28.2504 1003.81 828.616 1940.86 1941.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 890 0.000256 512 205 340 55680 3.75981 1.75664 22.8284 51.7722 80.2911 80.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1580 0.000128 512 130 420 147840 5.26992 3.41606 52.9996 104.535 166.37 166.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1210 0.000128 4096 460 6280 110400 38.0331 28.3836 4499.91 837.581 5404.02 5404.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.001024 1024 290 400 11280 0.796576 0.75152 7.67917 49.9845 59.2828 59.3586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 0.001024 1024 130 140 18240 0.696128 3.40173 50.3485 54.4915 54.5485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 3.2e-05 4096 140 2220 562560 202.432 124.465 8353.58 3680.34 12361.1 12361.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1320 0.000128 512 410 300 115200 7.7592 3.39997 33.1348 103.256 147.733 147.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 0.000256 512 180 260 65280 2.83773 1.70678 14.989 52.3846 72.0528 72.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.001024 512 430 280 14400 0.60112 0.360896 3.35648 13.1111 17.5283 17.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 280 0.000128 4096 67 5700 38400 80.3034 28.375 1566.99 835.025 2510.86 2510.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 890 0.000256 512 205 340 53760 3.8415 1.75475 15.2413 51.8421 72.8554 72.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1580 0.000128 512 130 420 147840 5.26173 3.41645 36.0758 104.61 149.51 149.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1210 0.000128 4096 460 6280 109440 37.9124 28.3443 3012.47 835.572 3914.4 3914.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.001024 1024 290 400 11040 0.797472 0.760032 4.89632 51.1898 57.7143 57.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 0.001024 1024 130 140 18000 0.741344 2.34938 50.0564 53.1904 53.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 3.2e-05 4096 140 2220 562560 202.428 124.609 5656.59 3679.3 9663.2 9663.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1320 0.000128 512 410 300 115200 7.7513 3.40115 22.5913 103.329 137.257 137.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 0.000256 512 180 260 63360 2.83402 1.69165 9.89501 51.8187 66.3696 66.4789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.001024 512 430 280 14400 0.604608 0.362496 2.43888 13.1848 16.6876 16.7793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 280 0.000128 4096 67 5700 34560 80.3416 28.2542 954.393 825.296 1888.45 1888.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 890 0.000256 512 205 340 57344 3.75437 1.76947 22.8739 52.4456 81.0146 81.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1580 0.000128 512 130 420 147456 5.26 3.41197 51.3516 104.593 164.768 164.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1210 0.000128 4096 460 6280 110080 37.8299 28.3301 4369.36 835.419 5271.04 5271.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.001024 1024 290 400 11264 0.79264 0.759808 7.47958 49.9901 59.0952 59.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 0.001024 1024 130 140 18176 0.69392 3.31331 51.0749 55.1265 55.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 3.2e-05 4096 140 2220 563200 202.043 124.411 8153.41 3680.48 12160.6 12160.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1320 0.000128 512 410 300 114688 7.94221 3.40525 32.0268 104.595 148.156 148.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 0.000256 512 180 260 65536 2.82822 1.70525 14.6754 52.4115 71.751 71.9323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.001024 512 430 280 13824 0.596096 0.354624 3.13914 12.9313 17.1227 17.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 280 0.000128 4096 67 5700 38912 79.8959 28.3204 1545.72 835.45 2489.55 2489.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 890 0.000256 512 205 340 57344 3.78205 1.77325 15.735 52.5754 74.0388 74.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1580 0.000128 512 130 420 147456 5.2705 3.41741 34.7662 104.766 148.363 148.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1210 0.000128 4096 460 6280 109568 37.9471 28.3217 2912.93 836.779 3816.08 3816.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.001024 1024 290 400 10752 0.78848 0.751616 4.74918 49.8417 56.2028 56.2809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 0.001024 1024 130 140 17920 0.740096 2.42278 49.9855 53.1927 53.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 3.2e-05 4096 140 2220 563200 201.903 124.453 5472.6 3684.91 9484.16 9484.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1320 0.000128 512 410 300 114688 7.95418 3.41197 21.8181 104.767 138.138 138.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 0.000256 512 180 260 65536 2.83232 1.7049 9.95232 52.5406 67.1579 67.2705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 0.001024 512 430 280 13312 0.589504 0.354304 2.07222 12.6887 15.8009 15.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 280 0.000128 4096 67 5700 36864 80.6903 28.3133 984.048 836.831 1930.05 1930.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 890 0.000256 512 205 340 55296 3.77757 1.75254 19.7444 51.8634 77.3101 77.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1580 0.000128 512 130 420 147456 5.25331 3.40992 44.5693 104.415 157.792 157.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1210 0.000128 4096 460 6280 109824 37.9448 28.3465 3821.68 838.111 4726.19 4726.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.001024 1024 290 400 11136 0.796768 0.759904 6.50301 50.0977 58.2324 58.3086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 0.001024 1024 130 140 18048 0.741856 3.00237 50.0824 53.8708 53.9285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 3.2e-05 4096 140 2220 562176 201.881 124.26 7120.9 3681.63 11128.9 11129.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1320 0.000128 512 410 300 110592 7.99696 3.40086 26.9957 103.698 142.281 142.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 0.000256 512 180 260 64512 2.80083 1.68387 12.7359 51.8278 69.1798 69.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.001024 512 430 280 13824 0.606976 0.362144 2.76566 13.1625 16.9962 17.0869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 280 0.000128 4096 67 5700 36864 79.5047 28.2131 1286.31 838.959 2233.15 2233.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 890 0.000256 512 205 340 49152 3.8063 1.68954 12.7186 49.9225 68.3113 68.4407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1580 0.000128 512 130 420 144384 5.23046 3.39229 31.1419 103.496 143.403 143.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1210 0.000128 4096 460 6280 109056 37.8973 28.3478 2643.34 834.866 3544.56 3544.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.001024 1024 290 400 9984 0.778048 0.72704 4.00294 49.3317 54.9119 54.9871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 0.001024 1024 130 140 17664 0.731712 2.06029 49.8201 52.6562 52.7103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 3.2e-05 4096 140 2220 562176 201.819 124.345 4962.67 3681.42 8970.54 8970.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1320 0.000128 512 410 300 98304 8.16922 3.34595 17.194 99.3737 128.26 128.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 0.000256 512 180 260 64512 2.8127 1.6872 9.24842 51.9443 65.8254 65.9372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.001024 512 430 280 12288 0.601312 0.358496 1.97667 12.7741 15.8115 15.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 280 0.000128 4096 67 5700 36864 79.6068 28.2061 897.202 826.776 1831.96 1832.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 890 0.000256 512 205 340 54400 3.83498 1.75514 20.1414 51.8706 77.7773 77.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1580 0.000128 512 130 420 147200 5.2791 3.41622 46.3543 104.463 159.659 159.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1210 0.000128 4096 460 6280 110400 38.0602 28.3933 3942.51 838.678 4847.75 4847.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.001024 1024 290 400 11200 0.80032 0.749568 6.57792 50.1108 58.3119 58.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 0.001024 1024 130 140 18000 0.743328 3.14368 50.0263 53.9566 54.0106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 3.2e-05 4096 140 2220 561600 203.249 124.864 7273.12 3705.72 11307.2 11307.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1320 0.000128 512 410 300 115200 7.76605 3.4023 29.1611 103.393 143.907 144.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 0.000256 512 180 260 64000 2.82483 1.68925 12.9755 51.8459 69.4631 69.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.001024 512 430 280 14400 0.603264 0.362496 2.98563 13.1763 17.2272 17.3179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 280 0.000128 4096 67 5700 35200 80.2887 28.2699 1265.36 825.821 2199.89 2200.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 890 0.000256 512 205 340 51200 3.95299 1.75309 14.3122 51.955 72.1515 72.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1580 0.000128 512 130 420 144000 5.2511 3.39578 32.2196 103.428 144.443 144.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1210 0.000128 4096 460 6280 108800 37.9478 28.3613 2824.44 834.862 3725.72 3725.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.001024 1024 290 400 10400 0.775872 0.72816 4.45005 49.2866 55.3117 55.3866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 0.001024 1024 130 140 17600 0.733184 2.24205 49.7336 52.7531 52.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 3.2e-05 4096 140 2220 560000 203.317 125.008 5181.25 3694.67 9204.52 9204.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1320 0.000128 512 410 300 115200 7.76483 3.40378 20.9774 103.431 135.756 135.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 0.000256 512 180 260 64000 2.82646 1.69366 9.25398 51.9184 65.8282 65.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 0.001024 512 430 280 12800 0.56928 0.34 2.15283 12.2206 15.3797 15.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 280 0.000128 4096 67 5700 32000 81.3907 28.2542 832.691 826.311 1768.82 1768.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 890 0.000256 512 205 336 56320 3.77968 1.76758 17.6309 52.3943 75.7468 75.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1580 0.000128 512 130 408 148480 5.25718 3.42992 32.817 104.894 146.527 146.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1210 0.000128 4096 460 6288 110592 37.9476 28.3416 2941.58 837.861 3845.83 3845.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 830 0.001024 1024 290 408 11392 0.7976 0.748672 9.6751 51.2628 62.5547 62.6297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1460 0.001024 1024 130 144 18304 0.746592 4.16544 51.2816 56.236 56.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1110 3.2e-05 4096 140 2232 563712 201.885 124.289 5945.25 3681.79 9953.48 9953.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1320 0.000128 512 410 312 114688 7.95443 3.40992 34.431 104.56 150.541 150.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1030 0.000256 512 180 264 64256 2.86515 1.70803 15.8125 52.5453 73.0582 73.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1350 0.001024 512 430 288 14592 0.603296 0.364896 2.47206 13.2146 16.7552 16.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 280 0.000128 4096 67 5688 39424 80.0482 28.3361 1049.75 838.015 1996.32 1996.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 890 0.000256 512 205 336 56960 3.81373 1.77968 15.9359 52.5561 74.2587 74.3858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1580 0.000128 512 130 408 148480 5.28954 3.42118 35.0182 104.871 148.748 148.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1210 0.000128 4096 460 6288 110560 38.126 28.3881 3090.95 837.685 3995.25 3995.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 830 0.001024 1024 290 408 11360 0.798912 0.751616 9.93104 51.2403 62.7955 62.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1460 0.001024 1024 130 144 18280 0.696032 2.38781 51.2563 54.3813 54.4358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 3.2e-05 4096 140 2232 563840 202.982 124.608 6158.78 3679.85 10166.5 10166.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1320 0.000128 512 410 312 115200 7.98253 3.41878 22.8674 104.878 139.332 139.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1030 0.000256 512 180 264 64320 2.8807 1.71018 10.4566 52.5232 67.7016 67.7967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 0.001024 512 430 288 14560 0.60208 0.361856 2.56432 13.1548 16.7806 16.8716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 280 0.000128 4096 67 5688 39040 80.5708 28.3976 1095.47 837.861 2042.46 2042.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 890 0.000256 512 205 336 56064 3.78467 1.76538 15.5386 52.2325 73.4931 73.6215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1580 0.000128 512 130 408 148224 5.26566 3.41571 34.8944 104.738 148.461 148.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1210 0.000128 4096 460 6288 110400 37.9676 28.36 3044.32 837.585 3948.34 3948.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 830 0.001024 1024 290 408 11328 0.79872 0.748352 10.6151 51.1983 63.4345 63.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 0.001024 1024 130 144 18288 0.695776 2.35523 50.9596 54.3228 54.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 3.2e-05 4096 140 2232 563712 202.104 124.435 5695.14 3698.81 9720.76 9720.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1320 0.000128 512 410 312 113664 7.95648 3.40989 22.4222 104.223 138.193 138.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 0.000256 512 180 264 64128 2.87539 1.70662 10.0861 52.4558 67.2499 67.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.001024 512 430 288 14592 0.601344 0.362976 2.29254 13.1898 16.5447 16.6359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 280 0.000128 4096 67 5688 39168 80.1804 28.3491 1084.13 836.695 2029.51 2029.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 890 0.000256 512 205 336 55296 3.76275 1.75104 10.4385 51.7865 67.912 68.0407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1580 0.000128 512 130 408 148224 5.25069 3.41197 22.6972 104.845 136.354 136.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1210 0.000128 4096 460 6288 110208 37.894 28.3512 1960.29 837.422 2864.06 2864.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 830 0.001024 1024 290 408 11328 0.801024 0.761856 10.5885 51.2788 63.5011 63.5774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1460 0.001024 1024 130 144 18240 0.694688 1.55443 47.7962 50.0889 50.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 3.2e-05 4096 140 2232 562944 201.682 124.338 4241.76 3682.53 8250.58 8250.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1320 0.000128 512 410 312 110592 7.98259 3.3992 14.4276 103.303 129.297 129.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1030 0.000256 512 180 264 63744 2.85165 1.70182 7.0888 52.2664 64.0355 64.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1350 0.001024 512 430 288 14208 0.602752 0.358848 1.95328 13.095 16.1084 16.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 280 0.000128 4096 67 5688 38400 79.759 28.3017 685.875 835.414 1629.51 1629.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 890 0.000256 512 205 336 56448 3.82102 1.77584 18.0488 52.5785 76.3975 76.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1580 0.000128 512 130 408 148288 5.27978 3.4177 40.5546 104.742 154.14 154.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1210 0.000128 4096 460 6288 110432 38.0745 28.4221 3532.65 837.799 4437.05 4437.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.001024 1024 290 408 11312 0.799104 0.74752 6.09488 51.182 58.8967 58.9701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 0.001024 1024 130 144 18256 0.745472 2.85491 51.2536 54.8955 54.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 3.2e-05 4096 140 2232 563136 202.658 124.584 6607.1 3680.51 10615.1 10615.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1320 0.000128 512 410 312 114688 7.9881 3.4184 26.3541 104.743 142.684 142.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 0.000256 512 180 264 64064 2.87779 1.70838 11.7775 52.4604 68.9584 69.0688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.001024 512 430 288 14336 0.599488 0.360448 2.63715 13.1021 16.7947 16.8855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 280 0.000128 4096 67 5688 38528 80.5746 28.3771 1237.69 836.77 2183.57 2183.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 890 0.000256 512 205 336 55552 3.78077 1.75475 11.7849 51.9183 69.4104 69.5439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1580 0.000128 512 130 408 147840 5.27347 4.08589 25.7843 104.754 140.051 140.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1210 0.000128 4096 460 6288 110208 37.9159 28.3587 2219.93 836.703 3123.02 3123.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 830 0.001024 1024 290 408 11200 0.796672 0.751584 12.9239 50.0585 64.6027 64.6786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 0.001024 1024 130 144 18144 0.694656 1.82682 45.0144 47.5782 47.6344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 3.2e-05 4096 140 2232 562688 202.412 124.638 4176.05 3694.09 8197.47 8197.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1320 0.000128 512 410 312 111104 8.01626 3.40326 16.5204 103.553 131.677 131.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 0.000256 512 180 264 63616 2.87699 1.70797 7.58717 52.4844 64.7881 64.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 0.001024 512 430 288 14336 0.602336 0.361952 2.23731 13.1384 16.4381 16.5335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 280 0.000128 4096 67 5688 37632 80.5541 28.3706 758.795 836.951 1704.84 1704.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 890 0.000256 512 205 336 56320 3.8048 1.7689 17.4182 52.4633 75.6301 75.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1580 0.000128 512 130 408 148480 5.27232 3.41478 39.0822 105.013 152.93 153.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1210 0.000128 4096 460 6288 110592 37.9639 28.3507 3355.92 838.78 4261.13 4261.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.001024 1024 290 408 11392 0.800896 0.751968 5.84739 51.3282 58.8043 58.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 0.001024 1024 130 144 18240 0.693216 2.70541 50.8764 54.3185 54.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 3.2e-05 4096 140 2232 563200 202.134 124.386 6431.97 3686.03 10444.8 10445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1320 0.000128 512 410 312 114688 7.94662 3.40899 25.4861 104.677 141.7 141.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 0.000256 512 180 264 64000 2.85994 1.70538 11.3696 52.429 68.4948 68.6018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.001024 512 430 288 14592 0.604032 0.362912 2.60176 13.2527 16.9185 17.0095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 280 0.000128 4096 67 5688 38912 79.9061 28.3192 1192.3 836.204 2136.9 2137.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 890 0.000256 512 205 336 55296 3.86896 1.77245 11.8086 52.5067 70.1319 70.2621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1580 0.000128 512 130 408 147456 5.2688 3.40634 26.3608 104.715 139.9 140.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1210 0.000128 4096 460 6288 110080 37.8293 28.3265 2178.28 836.402 3080.95 3081.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.001024 1024 290 408 11008 0.79392 0.758496 3.90512 50.0141 55.5442 55.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 0.001024 1024 130 144 18176 0.745472 1.89235 51.259 53.9402 53.9968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 3.2e-05 4096 140 2232 563200 202.083 124.398 4267.46 3685.04 8279.25 8279.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1320 0.000128 512 410 312 114688 7.95014 3.41043 17.2191 104.718 133.485 133.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 0.000256 512 180 264 63488 2.87837 1.70189 7.69718 52.4713 64.8833 64.9941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.001024 512 430 288 13824 0.596896 0.356512 1.78058 12.9468 15.7815 15.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 280 0.000128 4096 67 5688 38912 79.8759 28.325 779.964 836.565 1724.89 1725.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 890 0.000256 512 205 336 55296 3.81248 1.75718 18.8918 52.0276 76.6583 76.7898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1580 0.000128 512 130 408 148608 5.27286 3.4184 43.02 104.95 156.808 156.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1210 0.000128 4096 460 6288 110304 38.0396 28.381 3738.8 838.295 4643.62 4643.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.001024 1024 290 408 11376 0.80208 0.753664 6.35699 51.3154 59.3019 59.3781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 0.001024 1024 130 144 18216 0.741152 2.93664 51.2384 54.9574 55.0137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 3.2e-05 4096 140 2232 563328 202.335 124.489 6985.65 3680.8 10993.5 10993.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1320 0.000128 512 410 312 112896 7.9415 3.40787 27.6468 103.796 142.975 143.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 0.000256 512 180 264 63936 2.85949 1.7031 12.4731 52.3807 69.5464 69.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.001024 512 430 288 14400 0.60208 0.361216 2.8 13.1412 17.0069 17.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 280 0.000128 4096 67 5688 38016 80.4744 28.3955 1294.64 835.371 2239.04 2239.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 890 0.000256 512 205 336 52992 3.80976 1.7353 13.3429 51.3171 70.3793 70.5131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1580 0.000128 512 130 408 147456 5.26371 3.4137 30.1176 104.642 143.584 143.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1210 0.000128 4096 460 6288 110016 38.0035 28.3974 2619.87 838.9 3525.28 3525.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.001024 1024 290 408 11232 0.796672 0.747552 4.51027 51.2185 57.3444 57.4191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 0.001024 1024 130 144 18144 0.743008 2.16618 51.2409 54.1917 54.2465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 3.2e-05 4096 140 2232 563328 201.703 124.429 4880.43 3681.67 8888.51 8888.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1320 0.000128 512 410 312 110592 7.87789 3.38394 19.117 102.325 132.885 133.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 0.000256 512 180 264 63360 2.84688 1.6935 8.79114 52.0564 65.5173 65.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.001024 512 430 288 13824 0.600064 0.361824 1.96118 13.0028 16.0247 16.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 280 0.000128 4096 67 5688 36864 79.9293 28.3116 878.692 829.74 1816.84 1816.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 890 0.000256 512 205 336 55040 3.76874 1.75066 18.2123 51.7874 75.6971 75.8272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1580 0.000128 512 130 408 148480 5.27101 3.42109 40.7534 105.026 154.616 154.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1210 0.000128 4096 460 6288 110400 37.9777 28.3771 3566.92 838.912 4472.3 4472.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.001024 1024 290 408 11200 0.79744 0.748928 5.93738 51.2151 58.7715 58.8454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 0.001024 1024 130 144 18240 0.74784 2.86192 51.2817 54.9347 54.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 3.2e-05 4096 140 2232 563200 202.037 124.469 6662.19 3716.68 10705.7 10705.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1320 0.000128 512 410 312 115200 7.96979 3.4143 26.78 105.029 143.375 143.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 0.000256 512 180 264 63360 2.86067 1.69747 11.7285 52.1829 68.597 68.7114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 0.001024 512 430 288 14400 0.599584 0.35888 2.68496 13.0879 16.8305 16.9226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 280 0.000128 4096 67 5688 38400 80.4503 28.3848 1246.07 839.058 2194.13 2194.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 890 0.000256 512 205 336 53760 3.8352 1.75037 12.8575 51.8389 70.4536 70.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1580 0.000128 512 130 408 147200 5.23581 3.40787 29.3181 104.221 142.329 142.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1210 0.000128 4096 460 6288 109440 37.8202 28.3121 2526.85 835.892 3428.98 3429.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.001024 1024 290 408 10880 0.796064 0.759808 4.21574 50.0594 55.9017 55.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 0.001024 1024 130 144 18080 0.741856 2.0001 50.1209 52.9047 52.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 3.2e-05 4096 140 2232 563200 201.666 124.448 4735.32 3685.34 8747.05 8747.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1320 0.000128 512 410 312 112640 7.8759 3.39763 18.9944 103.369 133.82 133.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 0.000256 512 180 264 62720 2.8368 1.68346 8.45075 51.8072 64.9102 65.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.001024 512 430 288 14080 0.60368 0.362432 1.99418 13.145 16.2026 16.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 280 0.000128 4096 67 5688 35840 79.7414 28.2153 828.692 825.715 1762.52 1762.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 890 0.000256 512 205 336 55296 3.76288 1.74899 22.7423 51.7556 80.1835 80.3167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1580 0.000128 512 130 408 148224 5.25504 3.41155 52.5626 104.775 166.152 166.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1210 0.000128 4096 460 6288 110208 37.8511 28.33 4519.06 836.9 5422.24 5422.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.001024 1024 290 408 11328 0.79872 0.756384 7.94061 51.2612 60.8293 60.9039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 0.001024 1024 130 144 18240 0.744544 3.53046 51.2818 55.5955 55.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 3.2e-05 4096 140 2232 562944 201.493 124.327 8427 3681.79 12434.9 12435.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1320 0.000128 512 410 312 110592 7.97853 3.39786 32.9935 103.237 147.79 147.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 0.000256 512 180 264 63744 2.85341 1.69834 15.1024 52.2343 72.0237 72.1354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.001024 512 430 288 14208 0.600032 0.358624 3.44125 13.086 17.5877 17.6763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 280 0.000128 4096 67 5688 38400 79.6799 28.2741 1575.87 832.826 2516.81 2516.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 890 0.000256 512 205 336 55296 3.7807 1.7489 14.9529 51.8204 72.4758 72.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1580 0.000128 512 130 408 147456 5.24854 3.40992 34.0814 104.329 147.219 147.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1210 0.000128 4096 460 6288 109824 37.9355 28.3323 2921.97 837.445 3825.78 3825.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.001024 1024 290 408 11136 0.79616 0.74752 4.94182 50.0777 56.6342 56.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 0.001024 1024 130 144 18048 0.740128 2.47603 50.1046 53.3626 53.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 3.2e-05 4096 140 2232 562176 201.73 124.275 5482.44 3695.55 9504.26 9504.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1320 0.000128 512 410 312 110592 7.9993 3.40173 21.7114 103.362 136.655 136.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 0.000256 512 180 264 62976 2.83402 1.68346 9.92106 51.79 66.358 66.4699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.001024 512 430 288 13824 0.605376 0.360736 2.2929 13.1561 16.5138 16.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 280 0.000128 4096 67 5688 36864 79.4961 28.2238 980.57 825.136 1913.58 1913.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 890 0.000256 512 205 336 54400 3.82691 1.75062 22.0836 51.7932 79.6321 79.7633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1580 0.000128 512 130 408 148000 5.30221 3.4223 51.8818 104.923 165.677 165.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1210 0.000128 4096 460 6288 110400 38.1453 28.4127 4465.98 838.055 5370.71 5370.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.001024 1024 290 408 11200 0.801344 0.753792 7.72243 51.2965 60.6508 60.7232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 0.001024 1024 130 144 18200 0.743168 3.5881 51.2584 55.6312 55.6851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 3.2e-05 4096 140 2232 563200 202.961 124.821 8332.09 3685.88 12346 12346.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1320 0.000128 512 410 312 112000 7.93834 3.40397 33.1318 103.314 147.973 148.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 0.000256 512 180 264 63200 2.88634 1.70374 14.8287 52.2945 71.8427 71.9511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.001024 512 430 288 14400 0.602336 0.360448 3.44029 13.0988 17.5995 17.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 280 0.000128 4096 67 5688 38400 80.0561 28.3812 1555.61 833.8 2498.01 2498.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 890 0.000256 512 205 336 54400 3.83894 1.75514 15.1642 51.8689 72.8036 72.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1580 0.000128 512 130 408 147200 5.27645 3.41763 35.0003 104.461 148.301 148.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1210 0.000128 4096 460 6288 110400 38.053 28.3842 3030.37 838.704 3935.62 3935.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.001024 1024 290 408 10800 0.79984 0.7456 4.90496 50.1098 56.6329 56.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 0.001024 1024 130 144 18000 0.740224 2.34509 50.0718 53.2012 53.2582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 3.2e-05 4096 140 2232 561600 203.148 124.868 5640.09 3687.38 9655.76 9655.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1320 0.000128 512 410 312 108800 8.11888 3.40195 21.8453 103.397 136.945 137.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 0.000256 512 180 264 62400 2.86272 1.6896 10.0815 51.8331 66.5983 66.7072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.001024 512 430 288 14400 0.605728 0.36384 2.46509 13.1699 16.699 16.7956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 280 0.000128 4096 67 5688 35200 80.258 28.2735 966.892 825.852 1901.44 1901.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 890 0.000256 512 205 336 55552 3.76758 1.75699 21.6527 51.9416 79.2879 79.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1580 0.000128 512 130 408 147840 5.26854 3.41402 50.6063 104.791 164.229 164.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1210 0.000128 4096 460 6288 110208 37.9317 28.3693 4391.66 837.027 5295.1 5295.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.001024 1024 290 408 11200 0.796672 0.749312 7.49702 50.0595 59.1764 59.2505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 0.001024 1024 130 144 18144 0.698368 3.46019 51.1795 55.38 55.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 3.2e-05 4096 140 2232 562688 202.347 124.637 8185.05 3683.97 12196.3 12196.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1320 0.000128 512 410 312 111104 8.01309 3.40096 32.09 103.594 147.284 147.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 0.000256 512 180 264 63616 2.88054 1.70934 14.6884 52.5077 71.9194 72.0267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 0.001024 512 430 288 14336 0.6024 0.360832 3.30963 13.1371 17.5093 17.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 280 0.000128 4096 67 5688 37632 80.5615 28.3707 1499 837.052 2445.15 2445.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 890 0.000256 512 205 336 53760 3.71478 1.7143 14.2989 50.8068 70.7036 70.8325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1580 0.000128 512 130 408 146944 5.30179 3.40822 33.4524 104.853 147.162 147.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1210 0.000128 4096 460 6288 110208 37.842 28.3238 2893.15 837.504 3796.94 3797.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.001024 1024 290 408 11200 0.799328 0.747776 4.93594 51.2588 57.8146 57.8875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 0.001024 1024 130 144 17920 0.737952 2.42576 49.9667 53.1719 53.2277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 3.2e-05 4096 140 2232 560896 202.044 124.517 5372.75 3702.28 9401.85 9402.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1320 0.000128 512 410 312 107520 7.88915 3.96131 20.8086 101.252 134.088 134.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 0.000256 512 180 264 62720 2.85459 1.69315 9.82266 51.9708 66.4724 66.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.001024 512 430 288 13440 0.600512 0.354304 2.15968 12.9152 16.1239 16.2138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 280 0.000128 4096 67 5688 35840 80.021 28.2471 941.037 827.924 1877.39 1877.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 890 0.000256 512 205 336 55680 3.77616 1.75654 20.697 51.8156 78.22 78.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1580 0.000128 512 130 408 147840 5.2713 3.41872 49.207 104.622 162.669 162.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1210 0.000128 4096 460 6288 110400 38.0236 28.3733 4238.42 838.245 5143.17 5143.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.001024 1024 290 408 11040 0.795424 0.744288 6.9527 50.006 58.5717 58.6501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 0.001024 1024 130 144 18120 0.743424 3.45274 50.1242 54.3637 54.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 3.2e-05 4096 140 2232 562560 202.458 124.461 7883 3681.29 11891.5 11891.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1320 0.000128 512 410 312 111360 7.97715 3.40403 31.1312 103.34 146.036 146.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 0.000256 512 180 264 63360 2.88614 1.71002 14.1145 52.429 71.2726 71.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.001024 512 430 288 14400 0.601024 0.360288 3.27056 13.1152 17.4469 17.5458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 280 0.000128 4096 67 5688 38400 80.3282 28.3668 1473.08 838.03 2419.97 2420.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 890 0.000256 512 205 336 53760 3.84163 1.75277 14.2306 51.8959 71.8885 72.0167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1580 0.000128 512 130 408 147840 5.26307 3.41411 32.1772 104.702 145.7 145.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1210 0.000128 4096 460 6288 109440 37.9076 28.352 2710.67 836.328 3613.36 3613.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.001024 1024 290 408 11040 0.798496 0.762112 4.6863 51.2175 57.5361 57.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 0.001024 1024 130 144 18000 0.743232 2.26304 50.116 53.1655 53.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 3.2e-05 4096 140 2232 562560 202.393 124.585 5080.88 3682.66 9090.79 9091.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1320 0.000128 512 410 312 107520 8.19542 3.39725 19.7027 103.421 134.898 135.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 0.000256 512 180 264 61440 2.87504 1.6896 8.99088 51.8608 65.5459 65.6559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.001024 512 430 288 14400 0.6072 0.36272 2.20534 13.1924 16.4635 16.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 280 0.000128 4096 67 5688 34560 80.3566 28.2481 856.084 826.056 1790.9 1791.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 890 0.000256 512 205 336 55296 3.85472 1.77104 19.9245 52.507 78.2315 78.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1580 0.000128 512 130 408 147456 5.2655 3.40854 47.0935 104.715 160.632 160.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1210 0.000128 4096 460 6288 110080 37.8477 28.3274 4042.94 836.406 4945.63 4945.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.001024 1024 290 408 11008 0.794272 0.755136 6.77635 50.0192 58.4195 58.4942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 0.001024 1024 130 144 18176 0.694976 3.1864 51.2605 55.1835 55.2392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 3.2e-05 4096 140 2232 563200 202.047 124.451 7549.69 3686.58 11563 11563.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1320 0.000128 512 410 312 114688 7.94576 3.40688 30.6717 104.717 146.922 147.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 0.000256 512 180 264 63488 2.87574 1.70598 13.6053 52.4739 70.7923 70.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.001024 512 430 288 13824 0.597056 0.356352 3.0695 12.9496 17.0703 17.1643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 280 0.000128 4096 67 5688 38912 79.893 28.3291 1430.87 836.429 2375.68 2375.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 890 0.000256 512 205 336 53248 3.95181 1.77526 13.8211 52.5523 72.2724 72.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1580 0.000128 512 130 408 147456 5.27149 3.41165 31.8995 104.72 145.449 145.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1210 0.000128 4096 460 6288 109568 37.9453 28.3238 2740.92 836.419 3643.71 3643.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.001024 1024 290 408 10752 0.789664 0.749568 4.63811 49.8292 56.0761 56.1503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 0.001024 1024 130 144 17920 0.741088 2.35622 50.0184 53.1578 53.2153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 3.2e-05 4096 140 2232 563200 201.852 124.469 5144.15 3702.55 9173.29 9173.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1320 0.000128 512 410 312 114688 7.96618 3.41411 21.0293 104.724 137.317 137.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 0.000256 512 180 264 63488 2.88346 1.70803 9.37405 52.5197 66.618 66.7257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 0.001024 512 430 288 13312 0.589504 0.356288 2.15549 12.6827 15.8823 15.9739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 280 0.000128 4096 67 5688 36864 80.7051 28.3138 923.544 836.444 1869.17 1869.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 890 0.000256 512 205 350 57856 3.72278 1.76979 20.712 52.4031 78.7831 78.9133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1580 0.000128 512 130 425 148224 5.26493 3.43242 38.7634 104.908 152.499 152.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1210 0.000128 4096 460 6275 110464 37.9098 28.332 3304 837.976 4208.33 4208.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 830 0.001024 1024 290 400 11840 0.797216 0.75968 11.0555 51.2659 63.949 64.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1460 0.001024 1024 130 150 18272 0.69632 4.92013 46.9395 52.5995 52.6562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1110 3.2e-05 4096 140 2225 562944 202.183 124.482 6675.82 3698.76 10701.5 10701.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1320 0.000128 512 410 300 118784 7.72528 3.40778 38.8231 104.574 154.717 154.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1030 0.000256 512 180 250 64512 2.85565 1.70803 17.0591 52.5426 74.2942 74.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1350 0.001024 512 430 275 14592 0.601504 0.363872 2.74202 13.2157 17.0242 17.1193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 280 0.000128 4096 67 5700 39936 79.729 28.3362 1201.69 838.148 2148.07 2148.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 890 0.000256 512 205 350 58240 3.75472 1.77763 15.9737 52.6064 74.2844 74.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1580 0.000128 512 130 425 148160 5.30026 3.42016 34.9885 104.977 148.833 148.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1210 0.000128 4096 460 6275 110560 38.1533 28.3894 2973.77 838.474 3878.89 3878.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 830 0.001024 1024 290 400 11840 0.800512 0.76288 9.6345 51.3184 62.5857 62.6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1460 0.001024 1024 130 150 18240 0.744992 2.4119 51.2937 54.4932 54.5504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 3.2e-05 4096 140 2225 563200 203.59 124.822 5920.15 3687.39 9936.23 9936.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1320 0.000128 512 410 300 119040 7.77318 3.41674 22.1254 104.978 138.477 138.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1030 0.000256 512 180 250 64640 2.86733 1.71008 9.69373 52.5798 66.9782 67.0784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 0.001024 512 430 275 14400 0.60544 0.362496 2.40406 13.1636 16.6345 16.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 280 0.000128 4096 67 5700 39680 80.2984 28.3937 1073.42 838.581 2020.85 2020.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 890 0.000256 512 205 350 56320 3.71363 1.75123 14.0174 51.7812 71.437 71.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1580 0.000128 512 130 425 147840 5.28973 3.43792 22.9501 105.013 136.821 136.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1210 0.000128 4096 460 6275 110400 37.9868 28.3735 1913.73 838.801 2818.99 2819.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 830 0.001024 1024 290 400 11680 0.795072 0.757408 9.43514 51.2212 62.2815 62.3534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1460 0.001024 1024 130 150 18160 0.734368 4.15949 51.2421 56.1775 56.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1110 3.2e-05 4096 140 2225 562560 202.732 124.694 4113.22 3687.6 8128.51 8128.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1320 0.000128 512 410 300 117760 7.84016 3.41456 31.295 105.019 147.753 147.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1030 0.000256 512 180 250 64000 2.84067 1.69968 14.1599 52.1744 71.0037 71.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1350 0.001024 512 430 275 14080 0.602112 0.361472 1.82774 13.0858 15.9768 16.0768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 280 0.000128 4096 67 5700 39680 80.0179 28.3717 690.973 838.838 1638.36 1638.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 890 0.000256 512 205 350 57600 3.70954 1.76538 16.9577 52.2845 74.8838 75.0191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1580 0.000128 512 130 425 147840 5.27027 3.41734 37.3637 104.834 151.03 151.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1210 0.000128 4096 460 6275 110400 37.9684 28.3609 3159.07 838.371 4063.89 4063.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 830 0.001024 1024 290 400 11808 0.797696 0.766656 10.3184 51.2177 63.1743 63.2494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 0.001024 1024 130 150 18240 0.694432 2.5321 47.8659 51.1373 51.1938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 3.2e-05 4096 140 2225 562944 202.561 124.661 5919.57 3687.98 9935.04 9935.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1320 0.000128 512 410 300 118272 7.70227 3.41219 23.3593 104.331 138.993 139.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 0.000256 512 180 250 64512 2.85882 1.70541 9.95699 52.5029 67.1547 67.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.001024 512 430 275 14400 0.601184 0.361056 2.2808 13.1985 16.5426 16.6366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 280 0.000128 4096 67 5700 39168 80.1895 28.3533 1128.06 837.489 2074.25 2074.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 890 0.000256 512 205 350 56832 3.69942 1.75293 11.2684 51.7908 68.6892 68.8238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1580 0.000128 512 130 425 147456 5.27693 3.41139 24.2833 104.853 137.969 138.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1210 0.000128 4096 460 6275 110208 37.896 28.3298 2038.78 837.501 2942.62 2942.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 830 0.001024 1024 290 400 11712 0.799744 0.760448 10.2028 51.2809 63.1157 63.1922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1460 0.001024 1024 130 150 18144 0.693088 1.67322 47.4809 49.8898 49.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 3.2e-05 4096 140 2225 562176 202.189 124.567 4375.62 3686.78 8389.44 8389.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1320 0.000128 512 410 300 116736 7.64794 3.39965 15.1757 103.312 129.716 129.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1030 0.000256 512 180 250 63744 2.85683 1.69978 6.94413 52.2716 63.8965 64.0018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1350 0.001024 512 430 275 14208 0.60112 0.366592 1.91574 13.0979 16.0813 16.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 280 0.000128 4096 67 5700 38400 79.7322 28.277 714.832 833.428 1656.43 1656.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 890 0.000256 512 205 350 57344 3.78582 1.77562 17.9098 52.5309 76.178 76.3077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1580 0.000128 512 130 425 147840 5.28525 3.42 40.4311 104.814 154.099 154.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1210 0.000128 4096 460 6275 110432 38.0596 28.3856 3392.89 838.422 4297.86 4297.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.001024 1024 290 400 11760 0.799008 0.755712 5.87158 51.2007 58.6978 58.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 0.001024 1024 130 150 18200 0.741472 2.84877 51.2573 54.8917 54.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 3.2e-05 4096 140 2225 562688 203.137 124.75 6344.28 3685.68 10358.1 10358.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1320 0.000128 512 410 300 118272 7.78826 3.41581 25.4477 104.822 141.655 141.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 0.000256 512 180 250 64512 2.86669 1.70966 10.9025 52.4972 68.1044 68.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.001024 512 430 275 14336 0.602176 0.361344 2.46666 13.1099 16.6365 16.7339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 280 0.000128 4096 67 5700 39424 80.2276 28.4022 1216.77 837.355 2162.92 2163.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 890 0.000256 512 205 350 55552 3.78253 1.75478 11.6658 51.9297 69.3071 69.4345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1580 0.000128 512 130 425 147840 5.27053 3.41043 25.8473 104.774 139.452 139.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1210 0.000128 4096 460 6275 110208 37.9073 28.3612 2131.37 836.885 3034.63 3034.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 830 0.001024 1024 290 400 11648 0.79664 0.753184 12.4953 50.0566 64.1733 64.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 0.001024 1024 130 150 18144 0.692448 1.83606 47.0446 49.6162 49.6729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 3.2e-05 4096 140 2225 562688 202.4 124.618 4037.68 3682.7 8047.66 8047.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1320 0.000128 512 410 300 114688 7.81235 3.39558 15.9902 103.583 130.963 131.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 0.000256 512 180 250 64512 2.85702 1.70768 7.09722 52.5025 64.2897 64.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 0.001024 512 430 275 14336 0.602208 0.36144 2.1247 13.141 16.3278 16.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 280 0.000128 4096 67 5700 39424 80.0099 28.3566 766.67 837.054 1712.25 1712.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 890 0.000256 512 205 350 57344 3.74941 1.76832 18.6473 52.4158 76.751 76.8794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1580 0.000128 512 130 425 147968 5.27894 4.7521 42.1441 104.904 157.222 157.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1210 0.000128 4096 460 6275 110336 37.9464 28.354 3472.52 838.012 4376.94 4377.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.001024 1024 290 400 11776 0.800896 0.759008 6.05754 51.305 58.9946 59.0684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 0.001024 1024 130 150 18240 0.720896 2.90202 51.3059 54.9713 55.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 3.2e-05 4096 140 2225 562688 202.303 124.573 6572.5 3683.42 10583.1 10583.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1320 0.000128 512 410 300 118784 7.71603 3.41139 26.4321 104.58 142.322 142.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 0.000256 512 180 250 64000 2.86259 1.70531 11.1692 52.376 68.2416 68.3488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.001024 512 430 275 14592 0.604544 0.364384 2.58928 13.2368 16.8957 16.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 280 0.000128 4096 67 5700 38912 79.9513 28.3119 1235.02 835.315 2178.77 2178.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 890 0.000256 512 205 350 57344 3.76541 1.77146 12.9428 52.5033 71.1518 71.2786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1580 0.000128 512 130 425 147456 5.27078 3.41571 28.2776 104.703 141.813 141.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1210 0.000128 4096 460 6275 109568 37.8766 28.3212 2251.74 836.295 3154.34 3154.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.001024 1024 290 400 11520 0.795168 0.753664 4.02573 50.013 55.6613 55.7287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 0.001024 1024 130 150 18176 0.743584 2.03795 51.3264 54.1515 54.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 3.2e-05 4096 140 2225 562176 202.568 124.658 4396.44 3690.18 8414.11 8414.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1320 0.000128 512 410 300 118784 7.7233 3.40384 17.9522 104.791 134.06 134.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 0.000256 512 180 250 63488 2.87552 1.70598 7.60973 52.4668 64.79 64.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.001024 512 430 275 13824 0.599936 0.356736 1.78467 12.947 15.7866 15.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 280 0.000128 4096 67 5700 38912 79.9571 28.3156 811.09 836.489 1756.01 1756.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 890 0.000256 512 205 350 56448 3.7632 1.76067 20.0783 51.9757 77.75 77.8793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1580 0.000128 512 130 425 148032 5.28941 3.41462 44.5106 104.849 158.21 158.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1210 0.000128 4096 460 6275 110304 38.0322 28.38 3742.8 837.488 4646.81 4646.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.001024 1024 290 400 11808 0.8024 0.759808 6.38259 51.2875 59.3065 59.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 0.001024 1024 130 150 18216 0.751232 3.09658 51.2816 55.1724 55.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 3.2e-05 4096 140 2225 562176 203.035 124.808 6972.85 3700.76 11001.7 11001.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1320 0.000128 512 410 300 117504 7.69322 3.41286 27.7439 103.695 142.73 142.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 0.000256 512 180 250 63936 2.8631 1.70598 11.8658 52.3305 68.903 69.0135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 0.001024 512 430 275 14400 0.60432 0.362496 2.70947 13.1273 16.9042 16.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 280 0.000128 4096 67 5700 39168 79.9683 28.375 1339.92 834.569 2282.99 2283.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 890 0.000256 512 205 350 55296 3.70259 1.73654 14.2284 51.2685 71.1091 71.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1580 0.000128 512 130 425 147456 5.26016 3.40992 32.0849 104.54 145.439 145.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1210 0.000128 4096 460 6275 110016 37.9888 28.3765 2680.03 838.111 3584.61 3584.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.001024 1024 290 400 11520 0.796672 0.756736 4.49824 51.1898 57.3133 57.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 0.001024 1024 130 150 18144 0.744384 2.32477 51.2842 54.3969 54.4525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 3.2e-05 4096 140 2225 562176 202.34 124.744 4980.57 3684.46 8992.38 8992.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1320 0.000128 512 410 300 115200 7.6224 3.38646 19.9334 102.228 133.35 133.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 0.000256 512 180 250 63360 2.84659 1.6905 8.57488 52.0029 65.2443 65.3578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.001024 512 430 275 13824 0.598592 0.3584 1.97782 12.9887 16.0215 16.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 280 0.000128 4096 67 5700 36864 79.9483 28.3038 902.653 829.249 1840.33 1840.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 890 0.000256 512 205 350 56320 3.72371 1.75194 19.1564 51.7378 76.542 76.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1580 0.000128 512 130 425 147840 5.28774 3.41811 43.3466 104.924 157.128 157.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1210 0.000128 4096 460 6275 110400 37.955 28.3676 3635.02 838.099 4539.56 4539.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.001024 1024 290 400 11680 0.79648 0.755712 6.10656 51.1934 58.9224 58.9973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 0.001024 1024 130 150 18160 0.710656 3.01875 51.2218 54.9934 55.0492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 3.2e-05 4096 140 2225 562560 202.383 124.666 6777.44 3686.05 10790.8 10791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1320 0.000128 512 410 300 117760 7.82102 3.42016 27.2678 104.931 143.622 143.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 0.000256 512 180 250 64000 2.84141 1.69574 11.5553 52.1338 68.3582 68.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.001024 512 430 275 14080 0.602112 0.360768 2.64384 13.0749 16.7804 16.8776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 280 0.000128 4096 67 5700 39680 79.9776 28.373 1312.75 840.338 2261.59 2261.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 890 0.000256 512 205 350 56320 3.72243 1.74899 13.8588 51.836 71.339 71.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1580 0.000128 512 130 425 145920 5.25293 3.40704 30.414 104.22 143.439 143.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1210 0.000128 4096 460 6275 109440 37.8004 28.3226 2527.26 835.888 3429.38 3429.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.001024 1024 290 400 11520 0.796192 0.754016 4.32909 50.0581 56.0068 56.0821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 0.001024 1024 130 150 18080 0.743424 2.0992 51.2451 54.1306 54.1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 3.2e-05 4096 140 2225 561920 202.36 124.684 4743.6 3692.37 8763.29 8763.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1320 0.000128 512 410 300 112640 7.87344 3.39507 18.5628 103.364 133.38 133.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 0.000256 512 180 250 62720 2.84112 1.68355 8.06554 51.8072 64.5288 64.6373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.001024 512 430 275 14080 0.603424 0.362496 1.9793 13.1447 16.1892 16.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 280 0.000128 4096 67 5700 35840 79.7455 28.2096 832.431 825.845 1766.39 1766.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 890 0.000256 512 205 350 56832 3.68429 1.75034 23.3146 51.7561 80.6806 80.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1580 0.000128 512 130 425 147456 5.276 3.40803 53.255 104.778 166.863 166.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1210 0.000128 4096 460 6275 110208 37.8516 28.3368 4398.31 836.922 5301.53 5301.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.001024 1024 290 400 11712 0.798272 0.763264 7.77165 51.2669 60.6722 60.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 0.001024 1024 130 150 18144 0.694432 3.56566 49.2033 53.5056 53.5632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 3.2e-05 4096 140 2225 562176 201.895 124.589 8217.26 3684.23 12228.3 12228.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1320 0.000128 512 410 300 116736 7.64771 3.39763 32.9412 103.237 147.407 147.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 0.000256 512 180 250 63744 2.85213 1.69914 14.0905 52.2388 71.0127 71.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.001024 512 430 275 14208 0.60016 0.360096 3.22595 13.0886 17.3728 17.4653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 280 0.000128 4096 67 5700 38400 79.6811 28.2768 1538.89 832.838 2479.84 2479.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 890 0.000256 512 205 350 55296 3.7919 1.75293 15.3138 51.8195 72.8492 72.9797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1580 0.000128 512 130 425 145920 5.28646 3.41005 35.4133 104.334 148.591 148.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1210 0.000128 4096 460 6275 109824 37.9418 28.3382 2955.35 837.446 3859.18 3859.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.001024 1024 290 400 11520 0.794624 0.757856 5.07968 50.0757 56.781 56.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 0.001024 1024 130 150 18048 0.743072 2.52102 51.2172 54.5249 54.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 3.2e-05 4096 140 2225 560640 202.652 124.642 5527.9 3685.3 9540.76 9540.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1320 0.000128 512 410 300 116736 7.65347 3.39968 22.2885 103.305 136.831 136.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 0.000256 512 180 250 62976 2.83731 1.68218 9.50058 51.7839 65.9333 66.0394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.001024 512 430 275 13824 0.6096 0.367904 2.25485 13.1522 16.4796 16.5704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 280 0.000128 4096 67 5700 36864 79.49 28.2193 993.889 825.134 1926.89 1927.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 890 0.000256 512 205 350 56000 3.75392 1.75539 23.3093 51.7655 80.7546 80.8817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1580 0.000128 512 130 425 148000 5.30416 3.41811 53.4304 104.849 167.146 167.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1210 0.000128 4096 460 6275 110400 38.1502 28.4241 4439.4 837.486 5343.57 5343.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.001024 1024 290 400 11800 0.80288 0.758944 7.90938 51.2768 60.8179 60.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 0.001024 1024 130 150 18200 0.69632 3.69254 49.3247 53.7571 53.8122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 3.2e-05 4096 140 2225 562400 203.379 125.014 8266.47 3687.84 12283 12283.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1320 0.000128 512 410 300 115200 7.75923 3.40701 32.6584 105.589 149.593 149.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 0.000256 512 180 250 64000 2.86662 1.70192 14.2217 52.2603 71.1803 71.2884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.001024 512 430 275 14000 0.60512 0.360576 3.23277 13.0898 17.3859 17.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 280 0.000128 4096 67 5700 38400 80.0764 28.3937 1546.19 833.222 2488.05 2488.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 890 0.000256 512 205 350 54400 3.84016 1.75514 15.5333 51.8559 73.1634 73.2921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1580 0.000128 512 130 425 147200 5.27789 3.41779 35.7974 104.435 149.074 149.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1210 0.000128 4096 460 6275 110400 38.0517 28.4008 2978.58 838.481 3883.62 3883.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.001024 1024 290 400 11600 0.800352 0.751872 5.07277 50.1042 56.7992 56.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 0.001024 1024 130 150 18000 0.741376 2.42563 50.1255 53.3348 53.3929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 3.2e-05 4096 140 2225 561600 203.168 124.852 5538.31 3686.5 9553.11 9553.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1320 0.000128 512 410 300 115200 7.77018 3.40173 22.1714 103.367 136.888 137.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 0.000256 512 180 250 62400 2.86496 1.68707 9.50029 51.8179 66.0029 66.1099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.001024 512 430 275 13600 0.612416 0.362816 2.15958 13.164 16.3984 16.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 280 0.000128 4096 67 5700 35200 80.2709 28.2808 951.006 825.644 1885.35 1885.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 890 0.000256 512 205 350 55552 3.76288 1.75523 21.431 51.9293 79.0537 79.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1580 0.000128 512 130 425 147840 5.27094 3.41197 51.3929 104.769 165.001 165.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1210 0.000128 4096 460 6275 110208 37.9336 28.3663 4271.34 836.838 5174.6 5174.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.001024 1024 290 400 11648 0.795328 0.763584 7.31597 50.0574 59.0049 59.0827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 0.001024 1024 130 150 18144 0.743424 3.5999 51.2413 55.6285 55.6848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 3.2e-05 4096 140 2225 562688 202.39 124.632 7968.81 3682.49 11978.6 11978.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1320 0.000128 512 410 300 114688 7.80912 3.40582 31.5187 103.569 146.486 146.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 0.000256 512 180 250 64512 2.86186 1.70787 13.8725 52.4949 71.0683 71.1783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.001024 512 430 275 14336 0.60064 0.362272 3.12326 13.138 17.3215 17.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 280 0.000128 4096 67 5700 39424 79.9761 28.3572 1531.69 836.854 2477.05 2477.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 890 0.000256 512 205 350 53760 3.71706 1.71658 14.339 50.8116 70.7604 70.8855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1580 0.000128 512 130 425 146944 5.29421 3.40714 33.9661 104.865 147.68 147.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1210 0.000128 4096 460 6275 110208 37.8682 28.3261 2792.24 837.621 3696.16 3696.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.001024 1024 290 400 11648 0.79872 0.761312 4.95139 51.2574 57.8415 57.9154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 0.001024 1024 130 150 17920 0.742944 2.44736 50.0367 53.2697 53.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 3.2e-05 4096 140 2225 560896 202.075 124.528 5194.74 3701.05 9222.65 9222.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1320 0.000128 512 410 300 107520 7.88355 3.36746 19.5879 101.267 132.285 132.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 0.000256 512 180 250 62720 2.85754 1.69165 9.13168 51.9796 65.7925 65.9029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.001024 512 430 275 13440 0.600416 0.354304 2.02557 12.9159 15.994 16.0874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 280 0.000128 4096 67 5700 35840 80.0486 28.246 912.145 828.05 1848.65 1848.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 890 0.000256 512 205 350 55680 3.76451 1.7552 20.91 51.7727 78.3789 78.5098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1580 0.000128 512 130 425 146880 5.29037 3.42016 49.5962 104.543 163.001 163.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1210 0.000128 4096 460 6275 110400 38.0247 28.387 4134.72 837.781 5039.02 5039.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.001024 1024 290 400 11520 0.797792 0.754336 6.99229 49.9879 58.6044 58.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 0.001024 1024 130 150 18120 0.694144 3.42266 51.2219 55.3822 55.4414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 3.2e-05 4096 140 2225 561600 203.016 124.715 7689.74 3701.55 11719.3 11719.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1320 0.000128 512 410 300 115200 7.76122 3.40083 30.7192 103.259 145.325 145.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 0.000256 512 180 250 64320 2.85686 1.71008 13.2366 52.3884 70.3236 70.4348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.001024 512 430 275 13920 0.605472 0.360096 2.96694 13.1036 17.1334 17.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 280 0.000128 4096 67 5700 38400 80.2978 28.3628 1442.81 835.033 2386.67 2386.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 890 0.000256 512 205 350 53760 3.84691 1.75104 14.6229 51.8407 72.2401 72.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1580 0.000128 512 130 425 145920 5.32013 3.41776 33.0953 104.61 146.591 146.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1210 0.000128 4096 460 6275 109440 37.899 28.3587 2738.53 835.522 3640.42 3640.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.001024 1024 290 400 11520 0.79872 0.75632 4.8919 51.1947 57.7159 57.7925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 0.001024 1024 130 150 18000 0.741888 2.36339 51.2205 54.3703 54.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 3.2e-05 4096 140 2225 560640 203.217 124.898 5130.79 3689.44 9148.62 9148.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1320 0.000128 512 410 300 115200 7.75357 3.40166 20.7915 103.327 135.456 135.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 0.000256 512 180 250 63360 2.8272 1.69184 8.80966 51.8128 65.2759 65.3849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.001024 512 430 275 13440 0.6144 0.367104 2.10122 13.1849 16.3654 16.4577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 280 0.000128 4096 67 5700 34560 80.3412 28.244 867.917 825.269 1801.94 1802.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 890 0.000256 512 205 350 57344 3.77117 1.77152 21.7815 52.4637 79.9592 80.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1580 0.000128 512 130 425 147456 5.27114 3.40787 48.0309 104.628 161.484 161.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1210 0.000128 4096 460 6275 109568 37.8713 28.33 3935.05 835.72 4837.07 4837.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.001024 1024 290 400 11520 0.796416 0.749664 6.81459 49.9905 58.4231 58.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 0.001024 1024 130 150 18176 0.745472 3.36112 51.3087 55.4581 55.5123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 3.2e-05 4096 140 2225 562176 202.54 124.667 7381.97 3705.87 11415.3 11415.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1320 0.000128 512 410 300 118784 7.72653 3.41027 30.2463 104.636 146.203 146.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 0.000256 512 180 250 63488 2.87818 1.70598 12.713 52.4322 69.8576 69.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.001024 512 430 275 13824 0.596192 0.354304 2.93635 12.9378 16.9231 17.0148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 280 0.000128 4096 67 5700 38912 79.9005 28.3177 1400.06 835.767 2344.21 2344.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 890 0.000256 512 205 350 57344 3.77901 1.77357 15.4128 52.5426 73.6837 73.8133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1580 0.000128 512 130 425 147456 5.26848 3.41402 33.9266 104.703 147.463 147.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1210 0.000128 4096 460 6275 109568 37.9287 28.3254 2802.42 836.29 3705.08 3705.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.001024 1024 290 400 11264 0.791584 0.752096 4.57315 49.8227 56.0131 56.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 0.001024 1024 130 150 17920 0.740544 2.49994 50.0801 53.3649 53.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 3.2e-05 4096 140 2225 561152 202.908 124.854 5272.89 3703.91 9304.83 9305.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1320 0.000128 512 410 300 114688 7.95731 3.41366 20.8108 104.706 137.073 137.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 0.000256 512 180 250 63488 2.88563 1.70726 9.09299 52.5069 66.3293 66.4408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.001024 512 430 275 13312 0.590048 0.35584 2.10186 12.6787 15.8248 15.9135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 280 0.000128 4096 67 5700 36864 80.6942 28.3268 947.435 836.321 1892.94 1893.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 890 0.000256 512 205 352 58880 3.68224 1.76742 18.4492 52.3906 76.4606 76.5911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1580 0.000128 512 130 416 148736 5.25098 3.43178 33.1958 104.886 146.892 146.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1210 0.000128 4096 460 6272 110464 37.9191 28.35 2891.74 837.748 3795.87 3795.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 830 0.001024 1024 290 416 11456 0.80064 0.763136 9.16704 51.2604 62.0619 62.1367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1460 0.001024 1024 130 128 18432 0.747264 3.53014 51.2811 55.5989 55.6546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1110 3.2e-05 4096 140 2240 563968 201.678 124.261 5840.12 3678.85 9845.18 9845.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1320 0.000128 512 410 320 117760 7.78077 3.40582 34.3491 104.547 150.268 150.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1030 0.000256 512 180 256 64256 2.86678 1.70736 14.6345 52.5379 71.8736 71.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1350 0.001024 512 430 288 14336 0.604352 0.364704 2.41546 13.215 16.7013 16.7977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 280 0.000128 4096 67 5696 39424 80.0317 28.332 1039.09 852.023 1999.65 1999.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 890 0.000256 512 205 352 58368 3.75267 1.77168 14.3084 52.4044 72.4109 72.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1580 0.000128 512 130 416 148480 5.26925 3.43245 21.7881 104.89 135.508 135.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1210 0.000128 4096 460 6272 110336 37.9778 28.3464 1855.77 837.798 2760.01 2760.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 830 0.001024 1024 290 416 11392 0.800768 0.770048 9.06506 51.2959 62.0051 62.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1460 0.001024 1024 130 128 18368 0.694272 3.47082 48.7214 52.9283 52.9856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1110 3.2e-05 4096 140 2240 563712 202.346 124.244 4959.14 3676.97 8962.99 8963.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1320 0.000128 512 410 320 116736 7.84086 3.41552 31.8831 104.547 147.866 148.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1030 0.000256 512 180 256 64000 2.86138 1.70282 16.1098 52.3685 73.1699 73.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1350 0.001024 512 430 288 14336 0.605504 0.370304 3.62442 13.2338 17.9334 18.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 280 0.000128 4096 67 5696 38912 79.9471 28.3197 657.864 835.086 1601.38 1601.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 890 0.000256 512 205 352 59520 3.70362 1.77878 16.5169 52.6196 74.7928 74.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1580 0.000128 512 130 416 148800 5.28 3.41805 34.328 105.004 148.177 148.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1210 0.000128 4096 460 6272 110560 38.0936 28.3998 2958.85 838.696 3864.15 3864.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 830 0.001024 1024 290 416 11440 0.799552 0.76496 9.69821 51.2784 62.6126 62.6865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 0.001024 1024 130 128 18440 0.69776 2.09715 48.855 51.6918 51.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 3.2e-05 4096 140 2240 563840 202.944 124.62 5935.16 3685.08 9948.08 9948.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1320 0.000128 512 410 320 119040 7.76192 3.41955 23.3282 105.009 139.698 139.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1030 0.000256 512 180 256 64000 2.88611 1.71382 9.89139 52.5922 67.2098 67.3094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 0.001024 512 430 288 14240 0.602656 0.362784 2.45203 13.1666 16.6841 16.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 280 0.000128 4096 67 5696 39680 80.2474 28.3935 1069.29 852.039 2030.14 2030.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 890 0.000256 512 205 352 57600 3.66976 1.75034 10.8415 51.7876 68.222 68.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1580 0.000128 512 130 416 148480 5.27242 3.41811 22.2607 105.018 136.115 136.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1210 0.000128 4096 460 6272 110400 37.9738 28.3832 1900.8 838.81 2806.08 2806.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 830 0.001024 1024 290 416 11360 0.796864 0.758496 9.54157 51.2144 62.3844 62.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1460 0.001024 1024 130 128 18400 0.696224 3.58106 48.8218 53.1419 53.1982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 3.2e-05 4096 140 2240 563200 202.283 124.473 4088.19 3684.94 8100.16 8100.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1320 0.000128 512 410 320 117760 7.83933 3.41827 15.3874 105.018 131.844 131.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1030 0.000256 512 180 256 63360 2.85917 1.69798 6.69005 52.1801 63.5665 63.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1350 0.001024 512 430 288 14080 0.600224 0.360704 1.86138 13.0959 16.017 16.1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 280 0.000128 4096 67 5696 39680 79.9912 28.3731 687.521 838.849 1634.9 1635.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 890 0.000256 512 205 352 58368 3.6769 1.76538 17.8357 52.2378 75.6923 75.8272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1580 0.000128 512 130 416 148224 5.25818 3.41402 37.1994 104.748 150.768 150.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1210 0.000128 4096 460 6272 110400 37.9538 28.3528 3193.27 837.719 4097.41 4097.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.001024 1024 290 416 11424 0.79696 0.76688 10.6844 51.1983 63.5205 63.5983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 0.001024 1024 130 128 18432 0.698496 2.24656 50.7886 53.7771 53.8346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 3.2e-05 4096 140 2240 563712 201.941 124.427 6020.39 3683.15 10030.2 10030.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1320 0.000128 512 410 320 116736 7.78246 3.40992 25.0151 104.24 140.63 140.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 0.000256 512 180 256 64128 2.8681 1.70934 10.5342 52.4637 67.7059 67.8277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.001024 512 430 288 14208 0.605952 0.363392 2.43904 13.1848 16.6898 16.7895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 280 0.000128 4096 67 5696 39168 80.098 28.3442 1142.27 836.767 2087.64 2087.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 890 0.000256 512 205 352 56832 3.70291 1.7511 11.2723 51.754 68.6529 68.7841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1580 0.000128 512 130 416 148224 5.25773 3.40675 24.4152 104.782 138.005 138.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1210 0.000128 4096 460 6272 110208 37.8653 28.3275 2034.61 836.931 2937.84 2937.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 830 0.001024 1024 290 416 11328 0.800416 0.76224 11.5896 51.2581 64.4856 64.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 0.001024 1024 130 128 18336 0.697888 1.52986 49.2203 51.4895 51.5441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 3.2e-05 4096 140 2240 562944 201.601 124.334 4434.85 3680.14 8441.2 8441.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1320 0.000128 512 410 320 113664 7.81382 3.39456 16.068 103.238 130.698 130.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1030 0.000256 512 180 256 63744 2.85306 1.69696 7.33363 52.2404 64.2551 64.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 0.001024 512 430 288 13824 0.603808 0.360448 2.01552 13.0845 16.1635 16.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 280 0.000128 4096 67 5696 38400 79.6748 28.2811 711.742 832.861 1652.72 1652.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 890 0.000256 512 205 352 59136 3.69939 1.77875 17.3272 52.5397 75.5153 75.6429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1580 0.000128 512 130 416 148288 5.27741 3.41744 36.5036 104.827 150.171 150.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1210 0.000128 4096 460 6272 110432 38.0808 28.3801 3133.77 838.496 4038.84 4038.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.001024 1024 290 416 11312 0.800192 0.757696 5.37754 51.2065 58.2142 58.2881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 0.001024 1024 130 128 18424 0.748224 2.28333 51.3228 54.3959 54.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 3.2e-05 4096 140 2240 563584 202.657 124.528 5903.39 3681.15 9912 9912.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1320 0.000128 512 410 320 118272 7.79053 3.41606 24.9489 104.838 141.174 141.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 0.000256 512 180 256 64064 2.8839 1.70925 10.3612 52.5061 67.5865 67.6969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.001024 512 430 288 14112 0.601984 0.361216 2.35568 13.1132 16.5324 16.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 280 0.000128 4096 67 5696 39424 80.2456 28.3883 1125.46 837.426 2071.67 2071.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 890 0.000256 512 205 352 57344 3.70096 1.75315 11.2874 51.9387 68.8574 68.9888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1580 0.000128 512 130 416 147840 5.27402 3.41558 23.7084 104.794 137.339 137.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1210 0.000128 4096 460 6272 110208 37.9319 28.367 2004.27 837.016 2907.69 2907.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.001024 1024 290 416 11200 0.796384 0.759264 8.88886 50.057 60.5728 60.6482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 0.001024 1024 130 128 18368 0.74656 1.49866 51.3004 53.5862 53.6437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 3.2e-05 4096 140 2240 563584 202.001 124.392 3817.53 3697.7 7841.9 7842.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1320 0.000128 512 410 320 114688 7.81645 3.40259 15.9028 103.594 130.903 131.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 0.000256 512 180 256 63616 2.884 1.70803 6.82224 52.506 64.0502 64.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 0.001024 512 430 288 13888 0.60624 0.361984 1.62624 13.1418 15.8343 15.9266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 280 0.000128 4096 67 5696 39424 80.0064 28.3567 723.526 837.162 1669.21 1669.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 890 0.000256 512 205 352 59136 3.72806 1.7777 10.0523 52.6144 68.3494 68.4784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1580 0.000128 512 130 416 147840 5.29786 3.42166 19.6686 104.903 133.439 133.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1210 0.000128 4096 460 6272 110208 38.0283 28.3832 1651.28 837.902 2555.7 2555.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 830 0.001024 1024 290 416 11088 0.797568 0.75392 9.75622 50.0008 61.3839 61.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 0.001024 1024 130 128 18312 0.698112 1.31389 49.2209 51.2754 51.3313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 3.2e-05 4096 140 2240 561792 202.782 124.562 3691.14 3681.41 7700.17 7700.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1320 0.000128 512 410 320 118272 7.80675 3.41725 13.7294 104.915 130.054 130.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1030 0.000256 512 180 256 63168 2.9065 1.7144 6.17082 52.5827 63.5057 63.6047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 0.001024 512 430 288 13440 0.599392 0.356576 1.70954 12.8868 15.6524 15.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 280 0.000128 4096 67 5696 37632 80.7815 28.3814 566.477 837.933 1513.74 1513.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 890 0.000256 512 205 352 58368 3.71203 1.76995 17.8103 52.4126 75.8831 76.0128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1580 0.000128 512 130 416 148480 5.26797 3.4119 37.5309 104.914 151.267 151.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1210 0.000128 4096 460 6272 110336 37.9742 28.3643 3130.5 838.021 4034.97 4035.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.001024 1024 290 416 11392 0.801408 0.76352 5.65411 51.3064 58.5995 58.6748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 0.001024 1024 130 128 18368 0.733184 2.24035 51.2332 54.2484 54.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 3.2e-05 4096 140 2240 563712 201.848 124.289 6061.03 3681.96 10069.4 10069.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1320 0.000128 512 410 320 116736 7.83056 3.40992 25.1264 104.577 141.123 141.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 0.000256 512 180 256 64000 2.86262 1.70394 10.5605 52.3783 67.6448 67.7555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.001024 512 430 288 14336 0.607584 0.364256 2.42957 13.2421 16.7423 16.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 280 0.000128 4096 67 5696 38912 79.9 28.3136 1115.77 835.426 2059.58 2059.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 890 0.000256 512 205 352 57344 3.77018 1.77469 12.2172 52.4999 70.4377 70.5731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1580 0.000128 512 130 416 147456 5.2648 3.40602 25.5808 104.704 139.101 139.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1210 0.000128 4096 460 6272 109568 37.8678 28.3432 2070.29 836.44 2973.06 2973.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.001024 1024 290 416 11008 0.796672 0.751616 3.85094 50.0197 55.4937 55.5705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 0.001024 1024 130 128 18304 0.745472 1.68026 51.259 53.7281 53.7852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 3.2e-05 4096 140 2240 563200 202.071 124.397 4112.61 3703.27 8142.62 8142.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1320 0.000128 512 410 320 114688 7.96035 4.16573 17.0151 104.705 134.028 134.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 0.000256 512 180 256 63488 2.87805 1.70614 7.28934 52.466 64.4738 64.5857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.001024 512 430 288 13824 0.599936 0.356896 1.74029 12.9487 15.7424 15.8433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 280 0.000128 4096 67 5696 38912 79.9013 28.3298 746.064 836.461 1690.92 1691.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 890 0.000256 512 205 352 55296 3.78912 1.75501 10.2074 51.8153 67.746 67.8805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1580 0.000128 512 130 416 147456 5.25475 3.40458 21.2785 104.318 134.403 134.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1210 0.000128 4096 460 6272 109824 37.9336 28.338 1720.61 837.344 2624.33 2624.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 830 0.001024 1024 290 416 11136 0.794624 0.758336 9.08285 50.076 60.7838 60.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 0.001024 1024 130 128 18240 0.695296 1.38035 49.1425 51.2621 51.3161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 3.2e-05 4096 140 2240 562176 201.861 124.254 3385.73 3676.58 7388.69 7388.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1320 0.000128 512 410 320 110592 8.00493 3.39786 13.7962 103.379 128.762 128.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 0.000256 512 180 256 62976 2.84186 1.6873 6.08624 51.7778 62.5221 62.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.001024 512 430 288 13824 0.607296 0.364032 1.80026 13.148 16.0179 16.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 280 0.000128 4096 67 5696 36864 79.5126 28.2155 584.926 825.002 1517.82 1517.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 890 0.000256 512 205 352 57600 3.6959 1.76022 24.0002 51.9773 81.61 81.7407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1580 0.000128 512 130 416 148608 5.2727 3.41459 53.3197 104.85 167.003 167.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1210 0.000128 4096 460 6272 110304 38.0183 28.3832 4510.03 837.487 5414.02 5414.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.001024 1024 290 416 11376 0.802272 0.76288 7.91475 51.284 60.8342 60.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 0.001024 1024 130 128 18360 0.741824 3.14208 51.2274 55.1551 55.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 3.2e-05 4096 140 2240 563328 202.251 124.488 8461.25 3678.26 12466.5 12466.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1320 0.000128 512 410 320 115200 7.82298 3.41197 35.1457 103.693 150.262 150.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 0.000256 512 180 256 63936 2.86256 1.70557 14.8954 52.3287 71.9273 72.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.001024 512 430 288 14112 0.60576 0.362496 3.36154 13.1341 17.5631 17.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 280 0.000128 4096 67 5696 38016 80.464 28.3832 1562.48 834.445 2505.94 2506.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 890 0.000256 512 205 352 55296 3.7073 1.73872 15.2371 51.7539 72.6126 72.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1580 0.000128 512 130 416 147456 5.25824 3.40838 34.3193 105.544 148.676 148.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1210 0.000128 4096 460 6272 110016 37.9845 28.3806 2905.63 846.144 3818.25 3818.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.001024 1024 290 416 11232 0.797184 0.75728 5.18861 51.4349 58.2492 58.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 0.001024 1024 130 128 18288 0.72 2.0775 51.4781 54.3165 54.3756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 3.2e-05 4096 140 2240 563328 201.657 124.406 5468.38 3730.93 9525.64 9525.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1320 0.000128 512 410 320 110592 7.86573 3.38534 22.333 103.205 136.971 137.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 0.000256 512 180 256 63360 2.84314 1.69117 9.75776 52.5002 66.9222 67.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.001024 512 430 288 13824 0.600352 0.356736 2.29066 13.1195 16.4668 16.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 280 0.000128 4096 67 5696 36864 79.947 28.3104 980.784 836.83 1926.03 1926.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 890 0.000256 512 205 352 55296 3.73216 1.7392 12.9861 51.3157 69.9472 70.0767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1580 0.000128 512 130 416 146880 5.31104 3.42157 28.4098 104.59 141.874 141.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1210 0.000128 4096 460 6272 109728 37.9679 28.3896 2371.07 835.402 3272.94 3273.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.001024 1024 290 416 10800 0.790528 0.746752 4.05946 49.8563 55.5252 55.6033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 0.001024 1024 130 128 18144 0.741504 1.75667 50.0835 52.6237 52.6807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 3.2e-05 4096 140 2240 561600 203.032 124.769 4458.41 3700.48 8486.96 8487.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1320 0.000128 512 410 320 110592 7.90474 3.3865 18.6833 102.281 132.433 132.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 0.000256 512 180 256 63936 2.8792 1.70803 8.24125 52.436 65.3956 65.5055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 0.001024 512 430 288 13824 0.604768 0.358208 2.0217 13.0375 16.1204 16.2142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 280 0.000128 4096 67 5696 38016 80.4385 28.3879 830.311 835.431 1774.73 1774.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 890 0.000256 512 205 352 57600 3.65523 1.75021 23.0685 51.7766 80.4246 80.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1580 0.000128 512 130 416 148480 5.27219 3.41821 50.2489 105.004 164.089 164.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1210 0.000128 4096 460 6272 110400 37.9675 28.3752 4246.13 838.726 5151.32 5151.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.001024 1024 290 416 11360 0.800768 0.75776 7.7816 51.2207 60.6341 60.7078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 0.001024 1024 130 128 18400 0.695232 3.01837 49.3302 53.0876 53.1423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 3.2e-05 4096 140 2240 563200 201.908 124.462 7971.02 3686.22 11983.9 11984.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1320 0.000128 512 410 320 117760 7.81626 3.41619 34.0162 105.009 150.443 150.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 0.000256 512 180 256 63360 2.85821 1.69651 13.9839 52.173 70.8427 70.9522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 0.001024 512 430 288 14080 0.599328 0.360448 3.1905 13.0829 17.3353 17.4302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 280 0.000128 4096 67 5696 39680 79.9588 28.3859 1533.36 841.108 2482.98 2483.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 890 0.000256 512 205 352 56320 3.72307 1.74694 15.9044 51.8315 73.375 73.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1580 0.000128 512 130 416 147200 5.22976 3.40723 33.6628 104.2 146.645 146.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1210 0.000128 4096 460 6272 109440 37.8118 28.3114 2834.67 835.723 3736.62 3736.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.001024 1024 290 416 11200 0.797664 0.756704 5.05475 50.0565 56.7374 56.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 0.001024 1024 130 128 18240 0.74128 2.0601 51.2102 54.053 54.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 3.2e-05 4096 140 2240 563200 201.678 124.457 5358.69 3684.44 9369.53 9369.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1320 0.000128 512 410 320 112640 7.87603 3.39498 21.9472 103.344 136.744 136.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 0.000256 512 180 256 62720 2.83613 1.68451 9.3703 51.7961 65.8164 65.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 0.001024 512 430 288 14080 0.604704 0.361504 2.21398 13.1351 16.4155 16.5083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 280 0.000128 4096 67 5696 35840 79.7156 28.2051 932.094 825.456 1865.63 1865.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 890 0.000256 512 205 352 57600 3.67485 1.7503 13.2732 51.8536 70.7252 70.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1580 0.000128 512 130 416 147840 5.26819 3.41606 28.5585 104.623 142.01 142.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1210 0.000128 4096 460 6272 109440 37.8842 28.3586 2390.64 835.651 3292.64 3292.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.001024 1024 290 416 11040 0.800544 0.757216 4.02474 51.1931 56.8479 56.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 0.001024 1024 130 128 18240 0.745472 1.80589 51.2964 53.8885 53.9479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 3.2e-05 4096 140 2240 562560 202.441 124.598 4516.14 3679.7 8523.16 8523.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1320 0.000128 512 410 320 115200 7.75546 3.39789 19.1648 103.339 133.84 133.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 0.000256 512 180 256 61440 2.87318 1.69197 7.84858 51.8305 64.3752 64.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.001024 512 430 288 13440 0.61168 0.36112 1.94781 13.1828 16.2017 16.2938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 280 0.000128 4096 67 5696 34560 80.3265 28.2475 757.024 825.39 1691.15 1691.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 890 0.000256 512 205 352 56832 3.69824 1.74896 20.7227 51.7474 78.0971 78.2254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1580 0.000128 512 130 416 148224 5.2519 3.40829 47.6906 104.763 161.263 161.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1210 0.000128 4096 460 6272 110208 37.8813 28.3369 3999.92 836.788 4903.04 4903.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.001024 1024 290 416 11328 0.798912 0.763008 6.95232 51.261 59.8498 59.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 0.001024 1024 130 128 18336 0.744896 2.9288 51.2318 54.9495 55.0052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 3.2e-05 4096 140 2240 562944 201.457 124.318 7498.27 3680.27 11504.6 11504.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1320 0.000128 512 410 320 113664 7.81696 3.39968 31.067 103.227 145.694 145.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 0.000256 512 180 256 63744 2.85594 1.69798 13.2487 52.2265 70.1638 70.2741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.001024 512 430 288 13824 0.604096 0.360448 3.0615 13.0874 17.2108 17.3066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 280 0.000128 4096 67 5696 38400 79.6973 28.2866 1399.19 832.686 2340.04 2340.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 890 0.000256 512 205 352 55296 3.79034 1.75229 14.4668 51.8195 71.9962 72.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1580 0.000128 512 130 416 147456 5.25376 3.40682 31.0331 104.326 144.168 144.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1210 0.000128 4096 460 6272 109824 37.9474 28.3341 2610.68 837.362 3514.43 3514.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.001024 1024 290 416 11136 0.796608 0.757792 4.82323 50.0779 56.5264 56.6008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 0.001024 1024 130 128 18240 0.74752 1.9641 51.235 53.988 54.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 3.2e-05 4096 140 2240 562176 201.834 124.281 4900.29 3676.73 8903.43 8903.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1320 0.000128 512 410 320 110592 8.00026 3.39968 20.0123 103.297 134.89 135.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 0.000256 512 180 256 62976 2.83846 1.68672 8.71018 51.7775 65.1461 65.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.001024 512 430 288 13824 0.607392 0.367264 2.12154 13.1507 16.3474 16.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 280 0.000128 4096 67 5696 36864 79.4951 28.2275 879.743 825.045 1812.68 1812.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 890 0.000256 512 205 352 50688 3.73296 1.68819 12.2175 49.8557 67.6681 67.8026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1580 0.000128 512 130 416 145152 5.25702 3.4007 26.637 103.94 139.381 139.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1210 0.000128 4096 460 6272 109440 37.8493 28.3229 2238.86 836.383 3141.52 3141.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.001024 1024 290 416 10944 0.792832 0.75104 4.10934 49.9724 55.6969 55.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 0.001024 1024 130 128 18144 0.745216 1.65888 51.2512 53.6998 53.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 3.2e-05 4096 140 2240 562176 202.239 124.637 4224.61 3688.59 8240.35 8240.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1320 0.000128 512 410 320 101376 7.98867 3.34643 15.9794 100.129 127.626 127.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 0.000256 512 180 256 62208 2.81674 1.67382 7.63046 51.375 63.6324 63.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.001024 512 430 288 12672 0.596256 0.350208 1.66432 12.7165 15.4284 15.5211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 280 0.000128 4096 67 5696 32256 80.1908 28.1339 664.978 818.027 1591.49 1591.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 890 0.000256 512 205 352 57600 3.69091 1.75587 21.8727 51.7944 79.2882 79.4214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1580 0.000128 512 130 416 148000 5.29846 3.42032 46.8532 104.943 160.66 160.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1210 0.000128 4096 460 6272 110400 38.1607 28.418 3948.04 838.048 4852.77 4852.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.001024 1024 290 416 11400 0.802816 0.763648 7.07184 51.2964 60.006 60.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 0.001024 1024 130 128 18300 0.74176 2.82611 51.2151 54.8268 54.8855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 3.2e-05 4096 140 2240 563200 202.906 124.842 7389.78 3703.79 11421.6 11421.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1320 0.000128 512 410 320 115200 7.76614 3.40374 30.9967 103.316 145.666 145.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 0.000256 512 180 256 63200 2.88854 1.70237 13.0171 52.2998 70.0441 70.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.001024 512 430 288 14000 0.606208 0.360448 3.07485 13.1021 17.2427 17.3419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 280 0.000128 4096 67 5696 38400 80.0646 28.3794 1377.23 833.79 2319.63 2319.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 890 0.000256 512 205 352 57600 3.7032 1.75309 15.5595 51.8113 72.9989 73.1335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1580 0.000128 512 130 416 147200 5.28198 3.41402 32.687 104.343 145.873 145.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1210 0.000128 4096 460 6272 110400 38.051 28.4084 2782.09 837.737 3686.41 3686.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.001024 1024 290 416 11200 0.798272 0.758432 4.9343 50.0821 56.6444 56.7214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 0.001024 1024 130 128 18200 0.741184 2.16013 51.1863 54.1296 54.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 3.2e-05 4096 140 2240 561600 203.195 124.868 5215.37 3694.3 9238 9238.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1320 0.000128 512 410 320 115200 7.7673 3.40582 21.9285 103.283 136.567 136.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 0.000256 512 180 256 62400 2.86486 1.68986 9.03584 51.7734 65.5 65.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.001024 512 430 288 13600 0.612864 0.362496 2.15491 13.1593 16.3883 16.4813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 280 0.000128 4096 67 5696 35200 80.2864 28.284 893.03 824.906 1826.66 1826.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 890 0.000256 512 205 352 57600 3.72384 1.75923 13.6691 51.923 71.2548 71.3823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1580 0.000128 512 130 416 144000 5.2751 3.40787 26.5627 103.434 138.826 138.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1210 0.000128 4096 460 6272 109200 38.0001 28.346 2268.84 832.57 3167.87 3167.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.001024 1024 290 416 10800 0.804704 0.749856 4.04739 51.2952 56.9707 57.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 0.001024 1024 130 128 18000 0.738528 1.81069 50.0228 52.6169 52.6758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 3.2e-05 4096 140 2240 561600 203.314 125.029 4300.94 3706.78 8336.33 8336.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1320 0.000128 512 410 320 115200 7.77795 3.40582 18.6633 103.445 133.479 133.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 0.000256 512 180 256 62400 2.87814 1.6937 7.88611 51.8889 64.4778 64.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 0.001024 512 430 288 13200 0.62288 0.363936 1.78016 13.234 16.1001 16.1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 280 0.000128 4096 67 5696 33600 81.1285 28.295 704.349 826.254 1640.19 1640.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 890 0.000256 512 205 352 57344 3.68909 1.7519 20.6948 51.975 78.284 78.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1580 0.000128 512 130 416 147840 5.27754 3.41738 45.3334 104.867 159.039 159.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1210 0.000128 4096 460 6272 110208 37.933 28.3781 3864.51 837.751 4768.68 4768.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.001024 1024 290 416 11200 0.796032 0.7576 6.73741 50.0794 58.4399 58.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 0.001024 1024 130 128 18368 0.746688 2.816 51.3211 54.9268 54.9808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 3.2e-05 4096 140 2240 563584 201.84 124.396 7259.32 3681.72 11267.6 11267.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1320 0.000128 512 410 320 114688 7.81571 3.40227 30.0918 103.673 145.163 145.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 0.000256 512 180 256 63616 2.87984 1.70598 12.7898 52.5559 70.0683 70.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 0.001024 512 430 288 13888 0.605504 0.360448 2.89341 13.1552 17.1172 17.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 280 0.000128 4096 67 5696 39424 79.9494 28.3604 1387.55 837.631 2333.65 2333.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 890 0.000256 512 205 352 53760 3.71862 1.71805 14.1223 50.8399 70.5737 70.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1580 0.000128 512 130 416 146944 5.29981 3.41011 31.5913 104.928 145.373 145.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1210 0.000128 4096 460 6272 110208 37.8616 28.3244 2704.12 838.073 3608.49 3608.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.001024 1024 290 416 11200 0.7992 0.761856 4.61856 51.2836 57.5333 57.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 0.001024 1024 130 128 18144 0.739936 1.94794 50.114 52.8446 52.8995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 3.2e-05 4096 140 2240 562688 201.241 124.072 5071.81 3676.79 9074.18 9074.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1320 0.000128 512 410 320 107520 7.88858 3.36854 20.0639 101.322 132.823 132.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 0.000256 512 180 256 62720 2.86112 1.69267 9.07536 52.8296 66.5874 66.6955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 0.001024 512 430 288 13440 0.59872 0.354304 2.07213 12.9212 16.0414 16.1319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 280 0.000128 4096 67 5696 35840 80.0456 28.2358 882.261 828.718 1819.42 1819.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 890 0.000256 512 205 352 53760 3.7288 1.72333 12.4942 50.9302 69.0521 69.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1580 0.000128 512 130 416 147840 5.28922 3.41674 26.4447 105.028 140.325 140.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1210 0.000128 4096 460 6272 110208 37.9801 28.3715 2222.54 838.89 3127.88 3127.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.001024 1024 290 416 10752 0.78752 0.742464 4.13757 49.7889 55.5282 55.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 0.001024 1024 130 128 18144 0.74672 1.84541 51.3208 53.9557 54.0115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 3.2e-05 4096 140 2240 561792 202.647 124.613 4151.09 3683.71 8162.34 8162.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1320 0.000128 512 410 320 107520 7.91728 3.3751 16.8233 101.424 129.721 129.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 0.000256 512 180 256 59136 2.85245 1.65888 6.91466 50.8907 62.4468 62.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 0.001024 512 430 288 13440 0.6016 0.357824 1.88621 13.0061 15.9508 16.0417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 280 0.000128 4096 67 5696 37632 80.6806 28.3783 763.001 839.085 1711.3 1711.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 890 0.000256 512 205 352 57600 3.70026 1.75162 21.4098 51.7696 78.8055 78.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1580 0.000128 512 130 416 147840 5.2697 3.42182 44.2792 104.524 157.639 157.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1210 0.000128 4096 460 6272 110400 38.0288 28.3736 3811.79 837.458 4715.76 4715.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.001024 1024 290 416 11040 0.79616 0.758336 6.58349 49.9824 58.1903 58.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 0.001024 1024 130 128 18360 0.7456 2.59542 51.2986 54.6828 54.7389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 3.2e-05 4096 140 2240 562560 202.43 124.48 7151.9 3696.57 11175.7 11175.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1320 0.000128 512 410 320 115200 7.75974 3.40224 29.6036 103.252 144.2 144.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 0.000256 512 180 256 63360 2.88806 1.70803 12.4734 52.3707 69.5759 69.6841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.001024 512 430 288 13920 0.606112 0.3608 2.90323 13.1051 17.0699 17.1643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 280 0.000128 4096 67 5696 38400 80.2875 28.3663 1329.46 834.917 2273.19 2273.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 890 0.000256 512 205 352 57600 3.68016 1.75078 15.3142 51.8453 72.7661 72.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1580 0.000128 512 130 416 147840 5.26374 3.41606 32.063 104.607 145.494 145.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1210 0.000128 4096 460 6272 109440 37.8979 28.3541 2672.51 835.527 3574.4 3574.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.001024 1024 290 416 11040 0.798144 0.753664 4.51984 51.1948 57.3412 57.4136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 0.001024 1024 130 128 18240 0.745792 2.05005 51.2993 54.14 54.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 3.2e-05 4096 140 2240 562560 202.366 124.646 5045.61 3679.19 9052.08 9052.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1320 0.000128 512 410 320 115200 7.74531 3.40163 21.5358 103.323 136.19 136.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 0.000256 512 180 256 61440 2.87795 1.68858 8.86547 51.817 65.3796 65.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.001024 512 430 288 13440 0.610304 0.362496 2.2048 13.1799 16.4569 16.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 280 0.000128 4096 67 5696 34560 80.3411 28.2604 850.052 825.271 1784.08 1784.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 890 0.000256 512 205 352 51840 3.79763 1.71821 12.4088 50.6245 68.7197 68.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1580 0.000128 512 130 416 146880 5.3081 3.42016 26.3372 104.663 139.876 139.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1210 0.000128 4096 460 6272 109440 38.097 28.3967 2250.22 835.959 3152.78 3152.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.001024 1024 290 416 10080 0.789568 0.741184 4.02339 49.663 55.2881 55.3619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 0.001024 1024 130 128 18000 0.741376 1.57238 50.0816 52.4386 52.4943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 3.2e-05 4096 140 2240 558720 203.386 124.684 4220.68 3679.61 8228.63 8228.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1320 0.000128 512 410 320 103680 8.06944 3.36477 16.6551 100.802 129.074 129.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 0.000256 512 180 256 63360 2.90512 1.70813 7.49293 52.5257 64.7676 64.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 0.001024 512 430 288 12960 0.610304 0.356064 1.78762 12.941 15.7949 15.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 280 0.000128 4096 67 5696 34560 81.818 28.4009 713.416 836.104 1659.9 1660.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 890 0.000256 512 205 352 57344 3.75597 1.77197 20.4815 52.464 78.6484 78.7751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1580 0.000128 512 130 416 147456 5.26589 3.41197 44.772 104.628 158.224 158.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1210 0.000128 4096 460 6272 109568 37.8779 28.3187 3759.38 835.732 4661.43 4661.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.001024 1024 290 416 11008 0.796096 0.753664 6.44902 49.9947 58.0646 58.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 0.001024 1024 130 128 18304 0.740192 2.78733 51.2422 54.8132 54.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 3.2e-05 4096 140 2240 563200 202.003 124.416 7102.25 3683.44 11112.4 11112.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1320 0.000128 512 410 320 114688 7.95133 3.40675 29.5407 104.635 145.714 145.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 0.000256 512 180 256 63488 2.87542 1.70595 12.4864 52.4358 69.6354 69.7413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.001024 512 430 288 13824 0.598048 0.357568 2.90349 12.9363 16.8911 16.9814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 280 0.000128 4096 67 5696 38912 79.9191 28.3095 1342.84 835.962 2287.19 2287.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 890 0.000256 512 205 352 57344 3.78141 1.77443 15.5082 52.5417 73.784 73.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1580 0.000128 512 130 416 147456 5.27488 3.40819 30.6036 104.701 144.137 144.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1210 0.000128 4096 460 6272 109568 37.9367 28.3239 2552.71 836.398 3455.48 3455.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.001024 1024 290 416 10752 0.791104 0.755392 4.52214 49.8195 55.9636 56.0366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 0.001024 1024 130 128 18176 0.743328 2.02918 51.2305 54.0471 54.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 3.2e-05 4096 140 2240 563200 201.906 124.448 4823.5 3682.96 8833.1 8833.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1320 0.000128 512 410 320 114688 7.96323 3.41024 20.507 104.704 136.769 136.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 0.000256 512 180 256 63488 2.8825 1.70758 8.79677 52.513 66.0317 66.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 0.001024 512 430 288 13312 0.592096 0.351232 2.03533 12.6781 15.7553 15.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 280 0.000128 4096 67 5696 36864 80.7071 28.33 865.045 836.416 1810.66 1810.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 890 0.000256 512 205 352 49152 3.81734 1.69354 11.138 49.9236 66.7444 66.8706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1580 0.000128 512 130 416 144384 5.23789 3.39587 26.9491 103.501 139.226 139.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1210 0.000128 4096 460 6272 109056 37.8961 28.3177 2335.83 834.938 3237.09 3237.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.001024 1024 290 416 9984 0.776192 0.729088 3.38365 49.3319 54.2937 54.3682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 0.001024 1024 130 128 18048 0.74544 1.71152 51.2583 53.7567 53.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 3.2e-05 4096 140 2240 562176 201.833 124.36 4431.04 3684.01 8441.53 8441.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1320 0.000128 512 410 320 98304 8.17683 3.35027 16.2074 99.3838 127.299 127.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 0.000256 512 180 256 61440 2.88198 1.69165 7.80938 51.9515 64.4713 64.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.001024 512 430 288 12288 0.601152 0.352256 1.9176 12.7716 15.7452 15.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 280 0.000128 4096 67 5696 36864 79.6175 28.2173 790.798 826.827 1725.62 1725.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 890 0.000256 512 205 360 55808 3.81402 1.76621 18.7163 52.4035 76.8733 77.0048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1580 0.000128 512 130 440 148224 5.27078 3.43018 35.7745 104.91 149.514 149.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1210 0.000128 4096 460 6280 110464 43.045 28.3296 2941.43 838.137 3851.06 3851.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 830 0.001024 1024 290 400 11648 0.800768 0.754144 9.14646 51.2636 62.0391 62.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1460 0.001024 1024 130 160 18176 0.742208 4.39357 51.2921 56.4713 56.5287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1110 3.2e-05 4096 140 2240 562176 202.513 124.681 5957.27 3708.84 9993.58 9993.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1320 0.000128 512 410 320 116736 7.82054 3.4097 22.8272 104.578 138.815 138.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1030 0.000256 512 180 280 65024 2.84749 1.70662 16.4426 52.535 73.6587 73.7673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1350 0.001024 512 430 280 13568 0.610912 0.36336 2.45437 13.2153 16.7463 16.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 280 0.000128 4096 67 5720 38912 80.1924 28.3326 1044.31 838.171 1991.17 1991.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 890 0.000256 512 205 360 55296 3.85696 1.7703 14.6246 52.4677 72.8946 73.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1580 0.000128 512 130 440 147968 5.2913 3.42928 23.0992 105.017 136.96 137.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1210 0.000128 4096 460 6280 110336 37.958 28.3735 1887.86 838.82 2793.11 2793.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 830 0.001024 1024 290 400 11648 0.80032 0.754176 9.13546 51.3255 62.0865 62.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1460 0.001024 1024 130 160 18112 0.694272 4.37155 48.6299 53.738 53.7942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1110 3.2e-05 4096 140 2240 561664 203.032 124.759 4141.13 3702.46 8171.65 8171.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1320 0.000128 512 410 320 116736 7.8505 3.40992 32.8968 104.74 149.084 149.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1030 0.000256 512 180 280 64512 2.84938 1.70314 15.5298 52.4282 72.6432 72.7528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1350 0.001024 512 430 280 13568 0.612544 0.36864 3.65555 13.2507 17.9872 18.0756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 280 0.000128 4096 67 5720 37888 80.3138 28.3301 654.43 836.111 1599.34 1599.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 890 0.000256 512 205 360 55680 3.86938 1.7793 17.7357 52.5692 76.1228 76.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1580 0.000128 512 130 440 148160 5.2913 3.42016 40.8235 104.9 154.586 154.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1210 0.000128 4096 460 6280 110400 38.0773 28.3917 3349.54 837.874 4253.99 4254.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 830 0.001024 1024 290 400 11600 0.802432 0.753664 10.4887 51.2471 63.3626 63.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 0.001024 1024 130 160 18160 0.69632 2.88358 50.8067 54.4281 54.4814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 3.2e-05 4096 140 2240 562240 203.592 125.014 6711.02 3707.57 10747.5 10747.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1320 0.000128 512 410 320 116480 7.91917 3.41619 26.0144 104.902 142.435 142.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1030 0.000256 512 180 280 64960 2.86336 1.71197 12.3687 52.5301 69.6028 69.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 0.001024 512 430 280 13440 0.61184 0.362496 2.70704 13.152 16.9335 17.0259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 280 0.000128 4096 67 5720 39040 80.4563 28.3975 1199.96 838.031 2147 2147.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 890 0.000256 512 205 360 53760 3.82736 1.75104 11.5386 51.725 69.0184 69.1528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1580 0.000128 512 130 440 147840 5.29443 3.41523 26.397 104.905 140.161 140.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1210 0.000128 4096 460 6280 110400 37.9568 28.3791 2125.16 837.906 3029.51 3029.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 830 0.001024 1024 290 400 11520 0.79872 0.749568 10.5695 51.1894 63.3795 63.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1460 0.001024 1024 130 160 18080 0.69264 1.94403 47.2127 49.8932 49.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1110 3.2e-05 4096 140 2240 561920 202.819 124.821 4554.52 3697.03 8579.46 8579.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1320 0.000128 512 410 320 115200 7.9736 3.41856 16.8988 104.902 133.379 133.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1030 0.000256 512 180 280 64000 2.84224 1.69891 8.19347 52.1199 64.9849 65.0861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1350 0.001024 512 430 280 13120 0.60928 0.360448 2.05738 13.0681 16.1946 16.2864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 280 0.000128 4096 67 5720 38400 80.4275 28.3617 745.806 837.936 1692.7 1692.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 890 0.000256 512 205 360 53760 3.85469 1.75251 14.4402 51.7554 71.9772 72.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1580 0.000128 512 130 440 146880 5.29373 3.43798 21.7674 104.504 135.132 135.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1210 0.000128 4096 460 6280 109920 38.0755 28.3777 1729.97 837.304 2633.83 2633.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 830 0.001024 1024 290 400 11280 0.794624 0.752384 10.2097 49.9758 61.8055 61.8799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1460 0.001024 1024 130 160 18000 0.745664 4.67558 50.1084 55.5735 55.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1110 3.2e-05 4096 140 2240 560640 203.559 124.957 3929.32 3687.57 7945.66 7945.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1320 0.000128 512 410 320 111360 7.98554 3.40112 34.9634 103.279 149.809 149.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1030 0.000256 512 180 280 64320 2.86387 1.70704 17.5136 52.3669 74.5769 74.6865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1350 0.001024 512 430 280 12960 0.614592 0.36048 1.87795 13.0993 16.0532 16.1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 280 0.000128 4096 67 5720 38400 80.3425 28.3685 610.219 834.743 1553.83 1553.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 890 0.000256 512 205 360 55296 3.81229 1.76358 16.6798 52.2329 74.6604 74.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1580 0.000128 512 130 440 147840 5.27056 3.41312 37.2978 104.729 150.858 150.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1210 0.000128 4096 460 6280 110400 37.9618 28.3644 3080.32 837.565 3984.32 3984.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.001024 1024 290 400 11520 0.798464 0.761952 5.28998 51.1944 58.1175 58.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 0.001024 1024 130 160 18144 0.74592 2.6737 51.2632 54.7234 54.7813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 3.2e-05 4096 140 2240 561792 202.885 124.89 5773.42 3707.15 9808.63 9808.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1320 0.000128 512 410 320 115200 7.87949 3.40832 23.5702 104.22 139.264 139.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 0.000256 512 180 280 64896 2.84778 1.70598 11.0511 52.4633 68.2016 68.3192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.001024 512 430 280 13440 0.613216 0.36112 2.25814 13.1825 16.5099 16.6028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 280 0.000128 4096 67 5720 38400 80.4513 28.3546 1079.9 841.418 2030.29 2030.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 890 0.000256 512 205 360 53760 3.83056 1.74794 10.9465 51.749 68.4431 68.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1580 0.000128 512 130 440 147456 5.2769 3.41606 24.7524 104.764 138.354 138.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1210 0.000128 4096 460 6280 110208 37.8473 28.3381 2007.36 837.059 2910.71 2910.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 830 0.001024 1024 290 400 11520 0.80112 0.761216 9.33434 51.2612 62.2316 62.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 0.001024 1024 130 160 18048 0.692768 1.85904 48.163 50.7554 50.8149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 3.2e-05 4096 140 2240 561408 202.43 124.672 3764.34 3701.13 7792.86 7793.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1320 0.000128 512 410 320 113664 7.81706 3.39805 15.5765 103.235 130.212 130.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 0.000256 512 180 280 64512 2.83603 1.69802 7.43254 52.2275 64.3225 64.4402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 0.001024 512 430 280 13056 0.611872 0.361568 1.84528 13.0833 16 16.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 280 0.000128 4096 67 5720 36864 80.3111 28.2964 677.315 832.711 1618.8 1618.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 890 0.000256 512 205 360 52992 3.80576 1.74486 9.1559 51.3045 66.1852 66.3168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1580 0.000128 512 130 440 147456 5.26093 3.41149 20.5832 104.618 134.018 134.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1210 0.000128 4096 460 6280 110016 37.9842 28.3863 1650.46 838.704 2555.63 2555.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 830 0.001024 1024 290 400 11232 0.797824 0.753664 9.06662 51.2187 61.9069 61.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1460 0.001024 1024 130 160 18000 0.704512 1.55648 51.2165 53.5195 53.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 3.2e-05 4096 140 2240 561024 203.29 124.936 3628.51 3712.28 7669.28 7669.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1320 0.000128 512 410 320 110592 7.88141 3.38182 12.7521 102.3 126.498 126.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1030 0.000256 512 180 280 63360 2.84579 1.69334 6.42173 52.0407 63.1307 63.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 0.001024 512 430 280 12672 0.610816 0.35952 1.72541 12.9995 15.7955 15.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 280 0.000128 4096 67 5720 36864 79.9087 28.3102 557.623 829.461 1495.46 1495.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 890 0.000256 512 205 360 55552 3.85091 1.77712 22.4112 52.497 80.7053 80.8357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1580 0.000128 512 130 440 147840 5.2911 3.42016 53.488 104.74 167.088 167.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1210 0.000128 4096 460 6280 110432 38.0498 28.3788 4372.29 837.814 5276.65 5276.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.001024 1024 290 400 11536 0.798656 0.751712 7.87075 51.1828 60.676 60.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 0.001024 1024 130 160 18144 0.694752 3.9359 49.3308 54.0041 54.0611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 3.2e-05 4096 140 2240 561792 203.415 124.934 8248.52 3687.57 12264.7 12264.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1320 0.000128 512 410 320 116480 7.8823 3.41654 34.0899 104.742 150.318 150.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 0.000256 512 180 280 64960 2.85661 1.71008 15.9808 52.4599 73.1398 73.2489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.001024 512 430 280 13440 0.610944 0.359904 3.15734 13.1016 17.3268 17.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 280 0.000128 4096 67 5720 38528 80.5183 28.3812 1537.2 836.64 2482.89 2483.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 890 0.000256 512 205 360 53760 3.85082 1.75718 14.3961 51.9703 72.1574 72.2983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1580 0.000128 512 130 440 147840 5.2776 3.41606 34.6206 104.85 148.317 148.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1210 0.000128 4096 460 6280 110208 37.9134 28.3546 2752.71 837.511 3656.59 3656.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.001024 1024 290 400 11424 0.796544 0.761856 4.57616 50.0721 56.2797 56.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 0.001024 1024 130 160 18032 0.744832 2.51734 51.2176 54.522 54.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 3.2e-05 4096 140 2240 561792 202.816 124.809 5173.56 3707.11 9208.57 9208.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1320 0.000128 512 410 320 114688 7.81594 3.40774 21.7553 103.655 136.821 136.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 0.000256 512 180 280 64512 2.86362 1.71056 10.3086 52.533 67.5514 67.6659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.001024 512 430 280 13440 0.611488 0.362208 2.13616 13.1483 16.3568 16.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 280 0.000128 4096 67 5720 37632 80.5537 28.3565 949.138 837.541 1895.76 1895.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 890 0.000256 512 205 360 53760 3.94333 1.77402 12.4224 52.5828 70.8934 71.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1580 0.000128 512 130 440 147840 5.2935 3.41434 28.3536 104.829 142.04 142.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1210 0.000128 4096 460 6280 110208 38.031 28.3888 2243.37 837.305 3147.2 3147.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 830 0.001024 1024 290 400 11088 0.798496 0.755712 14.8841 49.9853 66.4928 66.5687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 0.001024 1024 130 160 17976 0.690688 2.11709 46.4958 49.3458 49.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 3.2e-05 4096 140 2240 560448 203.37 124.844 4219.54 3686.15 8234.18 8234.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1320 0.000128 512 410 320 112896 8.11914 3.41942 17.7195 104.83 134.272 134.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 0.000256 512 180 280 64512 2.87728 1.7095 8.58931 52.5372 65.8478 65.9633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.001024 512 430 280 12768 0.606144 0.35392 2.35638 12.886 16.303 16.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 280 0.000128 4096 67 5720 37632 80.8038 28.3914 772.658 837.425 1719.44 1719.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 890 0.000256 512 205 360 55296 3.85187 1.77066 21.6686 52.4132 79.8734 80.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1580 0.000128 512 130 440 147968 5.28538 3.41802 50.4479 104.915 164.209 164.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1210 0.000128 4096 460 6280 110336 37.935 28.3443 4058.15 838.009 4962.55 4962.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.001024 1024 290 400 11648 0.801632 0.754944 7.2887 51.3011 60.2172 60.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 0.001024 1024 130 160 18112 0.745472 3.64339 51.2441 55.6765 55.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 3.2e-05 4096 140 2240 561664 202.722 124.732 7643.81 3691.29 11662.8 11663.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1320 0.000128 512 410 320 116736 7.83507 3.41021 32.0099 104.578 148.015 148.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 0.000256 512 180 280 64512 2.85501 1.70134 14.9252 52.3785 71.9926 72.1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 0.001024 512 430 280 13568 0.613408 0.364544 2.9817 13.237 17.2961 17.3873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 280 0.000128 4096 67 5720 37888 80.2333 28.3199 1404.95 835.304 2348.97 2349.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 890 0.000256 512 205 360 55296 3.8615 1.76947 14.6004 52.5054 72.9143 73.0539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1580 0.000128 512 130 440 147456 5.26614 3.41197 33.0371 104.714 146.571 146.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1210 0.000128 4096 460 6280 109568 37.8577 28.3274 2542.39 836.407 3445.09 3445.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.001024 1024 290 400 11264 0.793312 0.75808 4.49837 50.0138 56.14 56.2237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 0.001024 1024 130 160 18048 0.7456 2.5047 51.2658 54.5605 54.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 3.2e-05 4096 140 2240 561152 203.071 124.822 4933.01 3695.82 8957.01 8957.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1320 0.000128 512 410 320 114688 7.9561 3.41197 20.7922 104.719 137.061 137.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 0.000256 512 180 280 64512 2.85568 1.70403 9.78762 52.4734 66.9545 67.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.001024 512 430 280 12800 0.609088 0.356032 2.024 12.945 16.0315 16.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 280 0.000128 4096 67 5720 36864 80.6089 28.3197 865.948 839.644 1814.68 1814.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 890 0.000256 512 205 360 52224 3.91578 1.75293 11.2041 52.3096 69.358 69.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1580 0.000128 512 130 440 145920 5.28867 3.41197 26.4306 105.317 140.592 140.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1210 0.000128 4096 460 6280 109824 37.9348 28.3425 2082.73 845.37 2994.48 2994.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.001024 1024 290 400 11136 0.79552 0.762336 3.67069 51.3716 56.6713 56.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 0.001024 1024 130 160 17856 0.741184 2.01933 51.3088 54.1141 54.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 3.2e-05 4096 140 2240 560640 202.623 124.63 3981.77 3720.16 8029.46 8029.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1320 0.000128 512 410 320 110592 8.0031 3.39763 16.4447 104.284 132.311 132.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 0.000256 512 180 280 62976 2.83894 1.68528 7.94582 52.2752 64.8788 64.9871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.001024 512 430 280 13056 0.614528 0.361088 1.67626 13.2775 16.0301 16.1202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 280 0.000128 4096 67 5720 33792 80.5372 28.2176 649.516 832.97 1591.4 1591.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 890 0.000256 512 205 360 54144 3.85459 1.76054 21.2627 51.9968 79.051 79.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1580 0.000128 512 130 440 148032 5.2943 3.41654 52.1281 104.893 165.881 165.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1210 0.000128 4096 460 6280 110304 38.0245 28.389 4181.23 837.831 5085.58 5085.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.001024 1024 290 400 11520 0.800928 0.757216 7.1505 51.296 60.0748 60.1503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 0.001024 1024 130 160 18144 0.695072 3.60243 50.4836 54.8257 54.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 3.2e-05 4096 140 2240 561600 203.231 124.896 7828.22 3689.24 11845.9 11846.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1320 0.000128 512 410 320 115200 7.81949 3.40854 32.7412 103.739 147.891 148.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 0.000256 512 180 280 64512 2.85027 1.70378 15.3473 52.3491 72.3847 72.4933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.001024 512 430 280 13248 0.612832 0.362784 3.03072 13.1376 17.2423 17.3358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 280 0.000128 4096 67 5720 38016 80.4795 28.3793 1450.85 834.784 2394.66 2394.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 890 0.000256 512 205 360 52992 3.86493 1.74035 14.7628 51.2549 71.7933 71.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1580 0.000128 512 130 440 147456 5.26656 3.4063 33.8804 104.522 147.223 147.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1210 0.000128 4096 460 6280 110016 37.987 28.372 2711.22 837.935 3615.62 3615.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.001024 1024 290 400 11232 0.796672 0.747904 4.66326 51.1905 57.4692 57.5461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 0.001024 1024 130 160 18000 0.743264 2.47194 51.1925 54.4502 54.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 3.2e-05 4096 140 2240 561024 203.076 124.91 5071.85 3691.97 9092.08 9092.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1320 0.000128 512 410 320 110592 7.87632 3.38506 20.5924 102.202 134.236 134.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 0.000256 512 180 280 63360 2.84211 1.6937 9.85773 51.9907 66.5145 66.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.001024 512 430 280 12672 0.61312 0.356 2.02483 12.9856 16.0736 16.1683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 280 0.000128 4096 67 5720 36864 79.9339 28.3151 914.543 839.015 1861.97 1862.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 890 0.000256 512 205 360 51840 3.87466 1.73971 13.0105 51.3148 70.1108 70.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1580 0.000128 512 130 440 146880 5.3111 3.41594 29.7293 104.592 143.195 143.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1210 0.000128 4096 460 6280 109728 37.9931 28.3817 2393.35 835.409 3295.24 3295.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.001024 1024 290 400 10800 0.791424 0.749568 4.05216 49.8541 55.5209 55.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 0.001024 1024 130 160 17928 0.744928 2.06026 51.1963 54.045 54.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 3.2e-05 4096 140 2240 559872 203.754 125.028 4480.61 3691.24 8500.91 8501.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1320 0.000128 512 410 320 110592 7.90454 3.38966 18.326 102.273 132.077 132.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 0.000256 512 180 280 63936 2.88538 2.18976 9.08355 52.4388 66.7312 66.8392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.001024 512 430 280 12960 0.612352 0.359776 2.03773 13.0356 16.1421 16.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 280 0.000128 4096 67 5720 38016 80.4644 28.3785 837.179 835.438 1781.62 1781.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 890 0.000256 512 205 360 50688 3.73328 1.6911 11.6007 49.8056 67.0122 67.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1580 0.000128 512 130 440 145152 5.25869 3.40685 26.3036 103.844 138.959 139.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1210 0.000128 4096 460 6280 109440 37.8616 28.3238 2135.59 835.565 3037.45 3037.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.001024 1024 290 400 10944 0.792416 0.755136 3.95264 49.9456 55.515 55.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 0.001024 1024 130 160 17856 0.7424 1.97136 51.196 53.9527 54.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 3.2e-05 4096 140 2240 559872 203.26 124.975 4003.09 3706.1 8037.7 8037.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1320 0.000128 512 410 320 101376 7.98614 3.34838 15.5479 99.2113 126.278 126.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 0.000256 512 180 280 62208 2.81936 1.67517 7.91517 51.3112 63.8548 63.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.001024 512 430 280 11520 0.610912 0.350176 1.68042 12.6945 15.4412 15.5407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 280 0.000128 4096 67 5720 32256 80.2295 28.1293 635.21 817.189 1560.91 1561.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 890 0.000256 512 205 360 53760 3.82579 1.75078 20.7988 51.7497 78.3014 78.4336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1580 0.000128 512 130 440 147840 5.29168 3.41382 48.8693 104.941 162.662 162.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1210 0.000128 4096 460 6280 110400 37.9555 28.3897 3937.68 838.211 4842.35 4842.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.001024 1024 290 400 11520 0.800928 0.745472 6.94976 51.1958 59.7661 59.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 0.001024 1024 130 160 18080 0.694272 3.4816 50.3669 54.5846 54.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 3.2e-05 4096 140 2240 561920 202.583 124.826 7359.16 3706.34 11393.2 11393.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1320 0.000128 512 410 320 115200 7.96762 3.4168 30.6739 104.945 147.186 147.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 0.000256 512 180 280 64000 2.83862 1.69494 14.1911 52.1396 70.9933 71.1091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.001024 512 430 280 13120 0.61056 0.3584 2.8176 13.0776 16.9639 17.0606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 280 0.000128 4096 67 5720 38400 80.4197 28.373 1375.85 838.251 2323.06 2323.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 890 0.000256 512 205 360 53760 3.84083 1.75309 14.6344 51.7919 72.1916 72.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1580 0.000128 512 130 440 145920 5.25837 3.41171 33.058 104.118 145.993 146.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1210 0.000128 4096 460 6280 109440 37.8061 28.311 2682.48 835.059 3583.77 3583.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.001024 1024 290 400 11200 0.795648 0.75184 4.84966 50.0346 56.5065 56.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 0.001024 1024 130 160 17920 0.743424 2.4216 50.0562 53.2644 53.3222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 3.2e-05 4096 140 2240 561920 202.351 124.699 5054.87 3688.36 9070.57 9070.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1320 0.000128 512 410 320 112640 7.87254 3.39709 20.9161 103.265 135.637 135.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 0.000256 512 180 280 62720 2.83763 1.68512 9.7935 51.7556 66.2022 66.3148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.001024 512 430 280 12800 0.615264 0.363808 2.072 13.128 16.2774 16.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 280 0.000128 4096 67 5720 35840 79.7855 28.2071 882.847 824.797 1815.81 1815.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 890 0.000256 512 205 360 53760 3.84899 1.75306 13.0085 52.0451 70.8296 70.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1580 0.000128 512 130 440 145920 5.31952 3.41613 27.8911 104.694 141.466 141.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1210 0.000128 4096 460 6280 109440 37.9164 28.3484 2249.5 836.218 3152.1 3152.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.001024 1024 290 400 11040 0.796608 0.762944 3.85654 51.2158 56.7009 56.7784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 0.001024 1024 130 160 17760 0.739328 2.1849 49.9756 52.9417 53.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 3.2e-05 4096 140 2240 560640 203.307 124.901 4222.23 3694.07 8244.8 8245.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1320 0.000128 512 410 320 107520 8.20096 3.40429 16.8844 103.422 132.099 132.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 0.000256 512 180 280 63360 2.83549 1.69149 8.18576 51.8537 64.6987 64.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.001024 512 430 280 12480 0.621408 0.362432 1.91411 13.1918 16.1905 16.2806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 280 0.000128 4096 67 5720 34560 80.3127 28.2563 715.503 826.133 1650.37 1650.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 890 0.000256 512 205 360 51200 3.95258 1.75379 11.8501 51.9519 69.6836 69.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1580 0.000128 512 130 440 143360 5.26266 3.39744 26.5978 103.468 138.865 138.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1210 0.000128 4096 460 6280 108800 37.8279 28.2931 2242.06 833.301 3141.58 3141.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.001024 1024 290 400 10880 0.800768 0.751456 3.4551 51.3267 56.4045 56.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 0.001024 1024 130 160 17600 0.73408 2.15187 49.8668 52.7965 52.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 3.2e-05 4096 140 2240 560640 203.144 124.903 4253.51 3700.61 8282.43 8282.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1320 0.000128 512 410 320 112640 7.89286 3.39242 17.7016 103.47 132.64 132.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 0.000256 512 180 280 61440 2.87888 1.68582 8.20717 51.9145 64.8194 64.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 0.001024 512 430 280 12800 0.623232 0.364544 1.88362 13.2482 16.2164 16.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 280 0.000128 4096 67 5720 35840 79.8467 28.2272 741.94 826.487 1676.66 1676.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 890 0.000256 512 205 360 53760 3.82253 1.75104 20.2358 51.7584 77.7404 77.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1580 0.000128 512 130 440 147456 5.28461 3.41386 45.7832 104.784 159.406 159.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1210 0.000128 4096 460 6280 110208 37.88 28.3382 3745.72 836.938 4648.99 4649.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.001024 1024 290 400 11520 0.80032 0.759808 6.47866 51.2629 59.3761 59.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 0.001024 1024 130 160 18048 0.694304 3.34506 51.1978 55.2796 55.3373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 3.2e-05 4096 140 2240 561408 202.288 124.678 6993.65 3689.57 11010.5 11010.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1320 0.000128 512 410 320 113664 7.82051 3.39501 28.7017 103.246 143.343 143.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 0.000256 512 180 280 64512 2.83517 1.69853 13.6338 52.237 70.5362 70.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.001024 512 430 280 13056 0.612128 0.359552 2.61027 13.0876 16.7672 16.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 280 0.000128 4096 67 5720 36864 80.3199 28.2893 1259.31 832.857 2200.94 2201.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 890 0.000256 512 205 360 52224 3.91651 1.75104 13.8181 51.8425 71.4998 71.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1580 0.000128 512 130 440 145920 5.28362 3.40979 32.4596 104.322 145.625 145.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1210 0.000128 4096 460 6280 109824 37.9352 28.3321 2638.23 837.336 3541.93 3542.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.001024 1024 290 400 11136 0.798336 0.767328 4.44995 50.078 56.1646 56.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 0.001024 1024 130 160 17856 0.741632 2.41731 50.0167 53.22 53.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 3.2e-05 4096 140 2240 560640 202.591 124.614 4945.74 3703.22 8976.43 8976.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1320 0.000128 512 410 320 110592 8.00717 3.3983 20.1593 103.295 135.046 135.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 0.000256 512 180 280 62976 2.84042 1.68675 9.648 51.7805 66.0886 66.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.001024 512 430 280 13056 0.616064 0.364192 2.03194 13.1491 16.2595 16.3523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 280 0.000128 4096 67 5720 33792 80.5348 28.2369 817.334 825.013 1751.28 1751.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 890 0.000256 512 205 360 50688 3.73939 1.69165 11.8394 49.8659 67.3109 67.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1580 0.000128 512 130 440 145152 5.25328 3.40246 26.7647 103.967 139.532 139.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1210 0.000128 4096 460 6280 109440 37.8778 28.3169 2174.12 836.567 3076.99 3077.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.001024 1024 290 400 10944 0.792128 0.753984 3.94816 49.9749 55.5408 55.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 0.001024 1024 130 160 17856 0.74384 2.03334 51.2202 54.0395 54.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 3.2e-05 4096 140 2240 559872 203.229 124.951 4068.96 3721.07 8118.49 8118.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1320 0.000128 512 410 320 101376 7.98282 3.34979 15.634 99.3288 126.482 126.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 0.000256 512 180 280 62208 2.81485 1.67526 8.01037 51.3757 64.0092 64.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.001024 512 430 280 11520 0.610144 0.352192 1.6945 12.7101 15.467 15.5587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 280 0.000128 4096 67 5720 32256 80.2247 28.1282 647.368 818.139 1574.03 1574.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 890 0.000256 512 205 360 49152 3.8161 1.69165 10.6481 49.8865 66.2137 66.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1580 0.000128 512 130 440 144384 5.24387 3.39738 25.1747 103.428 137.387 137.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1210 0.000128 4096 460 6280 109056 37.8762 28.3051 2018.42 834.316 2919.03 2919.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.001024 1024 290 400 9984 0.77824 0.729504 3.13238 49.3107 54.025 54.1017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 0.001024 1024 130 160 17664 0.740064 1.87597 50.0229 52.6832 52.7395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 3.2e-05 4096 140 2240 559104 203.362 124.879 3796.19 3713.99 7838.7 7838.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1320 0.000128 512 410 320 98304 8.1849 3.35059 14.2583 99.3068 125.282 125.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 0.000256 512 180 280 61440 2.88474 1.69165 7.49677 51.9132 64.1187 64.2308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.001024 512 430 280 12288 0.605024 0.352256 1.77619 12.7681 15.6012 15.6953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 280 0.000128 4096 67 5720 30720 81.7129 28.2132 575.41 826.204 1511.7 1511.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 890 0.000256 512 205 360 54400 3.83824 1.75309 20.4262 51.8043 78.0001 78.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1580 0.000128 512 130 440 148000 5.30922 3.42221 47.8349 104.935 161.646 161.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1210 0.000128 4096 460 6280 110000 38.1849 28.4303 3841.88 838.146 4746.76 4746.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.001024 1024 290 400 11600 0.802368 0.763904 6.76122 51.3005 59.7006 59.7749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 0.001024 1024 130 160 18100 0.694496 3.36288 50.4054 54.5078 54.5657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 3.2e-05 4096 140 2240 561600 203.874 125.132 7201.69 3695.64 11226.6 11226.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1320 0.000128 512 410 320 112000 7.94669 3.40592 29.3067 103.335 144.183 144.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 0.000256 512 180 280 64000 2.86355 1.70598 14.0699 52.3001 71.0767 71.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.001024 512 430 280 13200 0.612704 0.36112 2.76781 13.0992 16.9428 17.0394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 280 0.000128 4096 67 5720 36800 80.8271 28.3876 1292.11 833.881 2235.37 2235.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 890 0.000256 512 205 360 54400 3.84634 1.75309 15.1116 51.8684 72.7495 72.8822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1580 0.000128 512 130 440 147200 5.28477 3.41811 32.6838 104.452 145.985 146.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1210 0.000128 4096 460 6280 109600 38.1133 28.4003 2596.11 838.595 3501.32 3501.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.001024 1024 290 400 11200 0.79888 0.749568 4.58909 50.1147 56.3241 56.3992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 0.001024 1024 130 160 18000 0.745632 2.44531 51.2952 54.5291 54.5842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 3.2e-05 4096 140 2240 560000 203.975 125.085 4880.07 3701.32 8910.72 8910.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1320 0.000128 512 410 320 108800 8.13722 3.40858 19.2665 103.382 134.38 134.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 0.000256 512 180 280 62400 2.8631 1.68749 9.53997 51.8314 66.0552 66.1647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.001024 512 430 280 12800 0.616992 0.36208 2.08067 13.1669 16.3232 16.4218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 280 0.000128 4096 67 5720 35200 80.2789 28.2849 844.462 825.754 1778.94 1779.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 890 0.000256 512 205 360 52800 3.9296 1.7615 12.9364 51.8964 70.6979 70.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1580 0.000128 512 130 440 144000 5.27197 3.40797 27.6695 103.362 139.857 139.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1210 0.000128 4096 460 6280 108000 38.0966 28.3498 2304.27 831.983 3202.81 3202.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.001024 1024 290 400 11400 0.802816 0.74352 4.2537 51.2741 57.1479 57.2204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 0.001024 1024 130 160 17700 0.741408 2.2 49.9527 52.9372 52.9923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 3.2e-05 4096 140 2240 559200 204.532 125.321 4378.28 3717.24 8425.64 8425.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1320 0.000128 512 410 320 105600 8.35107 3.40042 17.1247 103.365 132.423 132.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 0.000256 512 180 280 62400 2.88122 1.69165 8.5 51.849 65.0515 65.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 0.001024 512 430 280 13200 0.622624 0.363392 1.89056 13.2251 16.1992 16.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 280 0.000128 4096 67 5720 33600 81.1212 28.2951 721.039 825.752 1656.37 1656.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 890 0.000256 512 205 360 51200 3.95926 1.75142 11.6907 51.9648 69.5404 69.6713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1580 0.000128 512 130 440 144000 5.25315 3.39533 25.6683 103.445 137.91 138.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1210 0.000128 4096 460 6280 108800 37.9617 28.3457 2057.36 834.8 2958.58 2958.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.001024 1024 290 400 10400 0.77776 0.730112 3.3696 49.2894 54.2395 54.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 0.001024 1024 130 160 17600 0.738272 2.00208 49.9528 52.7366 52.7923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 3.2e-05 4096 140 2240 560000 203.266 124.969 3898.76 3716.55 7943.82 7944.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1320 0.000128 512 410 320 102400 8.50659 3.3937 15.3216 103.449 130.856 131.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 0.000256 512 180 280 60800 2.90016 1.6913 7.76506 51.9279 64.4167 64.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 0.001024 512 430 280 11200 0.584672 0.33792 1.64659 12.2265 14.8946 14.9872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 280 0.000128 4096 67 5720 32000 81.4104 28.2614 613.207 826.362 1549.4 1549.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 890 0.000256 512 205 336 56320 3.78019 1.76701 19.0564 52.4306 77.2051 77.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1580 0.000128 512 130 432 147968 5.27616 3.43408 39.0537 104.97 152.861 152.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1210 0.000128 4096 460 6288 110592 37.9064 28.3388 3179.2 838.437 4084 4084.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 830 0.001024 1024 290 432 10624 0.799744 0.754208 11.3152 51.2828 64.2249 64.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1460 0.001024 1024 130 144 18304 0.69632 4.52403 49.9813 55.2427 55.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1110 3.2e-05 4096 140 2256 562432 202.287 124.628 6550.9 3690.71 10568.8 10569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1320 0.000128 512 410 336 110592 8.19261 3.40861 25.4612 104.629 141.876 142.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1030 0.000256 512 180 288 63488 2.88685 1.72438 18.0409 54.2682 77.0456 77.1439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1350 0.001024 512 430 288 13824 0.610816 0.364544 2.71482 13.2239 17.0116 17.1077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 280 0.000128 4096 67 5712 38400 80.2365 28.3868 1114.88 838.655 2062.32 2062.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 890 0.000256 512 205 336 56320 3.80771 1.76947 15.8804 52.4204 74.0521 74.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1580 0.000128 512 130 432 147968 5.29117 3.4359 25.5527 104.933 139.341 139.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1210 0.000128 4096 460 6288 110592 37.9154 28.3496 2033.38 838.314 2938.06 2938.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 830 0.001024 1024 290 432 10624 0.79888 0.74992 11.2832 51.3035 64.2078 64.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1460 0.001024 1024 130 144 18240 0.693888 4.49536 46.3397 51.5716 51.6267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1110 3.2e-05 4096 140 2256 562176 202.624 124.675 4538.41 3686.91 8552.88 8553.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1320 0.000128 512 410 336 110592 8.19302 3.40877 36.3592 104.592 152.733 152.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1030 0.000256 512 180 288 62976 2.88624 1.70362 17.1681 52.3871 74.272 74.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1350 0.001024 512 430 288 13824 0.6136 0.364544 3.97114 13.2444 18.29 18.3808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 280 0.000128 4096 67 5712 37888 80.2252 28.3156 702.543 835.427 1646.67 1646.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 890 0.000256 512 205 336 55296 3.75978 1.75104 14.486 51.7985 71.9668 72.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1580 0.000128 512 130 432 147456 5.2767 3.43174 21.1124 104.865 134.815 134.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1210 0.000128 4096 460 6288 110208 37.8642 28.3259 1680.4 837.611 2584.31 2584.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 830 0.001024 1024 290 432 10560 0.800768 0.759872 11.1935 51.2859 64.1103 64.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1460 0.001024 1024 130 144 18240 0.692224 4.49741 49.4104 54.642 54.6978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1110 3.2e-05 4096 140 2256 561408 202.81 124.711 12135.6 3691.51 16154.9 16155.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1320 0.000128 512 410 336 107520 8.19722 3.39322 34.948 103.332 150.055 150.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1030 0.000256 512 180 288 62976 2.86717 1.69824 20.1584 52.2854 77.1405 77.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1350 0.001024 512 430 288 13440 0.61088 0.364544 3.97562 13.095 18.144 18.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 280 0.000128 4096 67 5712 36864 80.2852 28.2851 567.643 833.698 1510.07 1510.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 890 0.000256 512 205 336 56320 3.83094 1.77859 16.3874 52.5769 74.7428 74.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1580 0.000128 512 130 432 147840 5.29968 3.41971 37.6327 104.913 151.412 151.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1210 0.000128 4096 460 6288 110560 38.0921 28.3952 3079.49 838.018 3984.1 3984.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 830 0.001024 1024 290 432 10560 0.80048 0.75312 9.22947 51.257 62.1128 62.1881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 0.001024 1024 130 144 18280 0.743776 2.45424 51.2599 54.5024 54.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 3.2e-05 4096 140 2256 562560 203.627 124.943 6181.77 3687.97 10198.6 10198.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1320 0.000128 512 410 336 111360 8.22739 3.41824 24.7083 104.92 141.463 141.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1030 0.000256 512 180 288 63360 2.90576 1.70902 11.2626 52.5494 68.5595 68.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 0.001024 512 430 288 13600 0.613376 0.364544 2.43254 13.1597 16.6719 16.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 280 0.000128 4096 67 5712 38400 80.6288 28.387 1079.09 838.049 2026.33 2026.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 890 0.000256 512 205 336 55040 3.7833 1.75482 10.7127 51.7425 68.164 68.2891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1580 0.000128 512 130 432 147840 5.29187 3.41811 25.0976 104.927 138.881 138.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1210 0.000128 4096 460 6288 110400 37.969 28.3894 2009.57 838.084 2914.12 2914.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 830 0.001024 1024 290 432 10400 0.798176 0.745472 9.12406 51.193 61.934 62.0052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1460 0.001024 1024 130 144 18240 0.707552 1.71725 51.2599 53.7283 53.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 3.2e-05 4096 140 2256 561920 202.777 124.792 4300.29 3687.93 8316.07 8316.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1320 0.000128 512 410 336 110080 8.28822 3.41805 16.2889 104.925 133.105 133.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1030 0.000256 512 180 288 62720 2.87245 1.69811 7.62723 52.128 64.4547 64.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1350 0.001024 512 430 288 13440 0.60672 0.358816 1.85046 13.0757 15.9906 16.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 280 0.000128 4096 67 5712 38400 80.4252 28.3739 704.281 838.115 1651.35 1651.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 890 0.000256 512 205 336 53760 3.86128 1.7569 11.2961 51.8181 68.9026 69.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1580 0.000128 512 130 432 146880 5.28762 3.4408 20.7682 104.627 134.254 134.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1210 0.000128 4096 460 6288 110400 38.0139 28.3744 1644.65 838.238 2549.39 2549.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 830 0.001024 1024 290 432 10320 0.796384 0.73744 9.02899 50.0072 60.6425 60.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1460 0.001024 1024 130 144 18120 0.74032 4.10419 50.1218 55.0075 55.0645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1110 3.2e-05 4096 140 2256 561600 203.223 124.742 3681.08 3686.43 7695.74 7695.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1320 0.000128 512 410 336 107520 8.21203 3.39978 13.4234 103.34 128.557 128.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1030 0.000256 512 180 288 62400 2.90989 1.72429 6.41786 52.4232 63.6035 63.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1350 0.001024 512 430 288 13440 0.613824 0.36016 1.64291 13.1123 15.8319 15.9225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 280 0.000128 4096 67 5712 36480 80.9123 28.3773 548.714 840.534 1498.7 1498.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 890 0.000256 512 205 336 56064 3.77523 1.7656 21.2082 52.2681 79.1899 79.3168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1580 0.000128 512 130 432 147456 5.28643 3.41402 52.2454 104.805 165.897 165.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1210 0.000128 4096 460 6288 110400 37.9351 28.3552 4245.25 838.105 5149.75 5149.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.001024 1024 290 432 10560 0.796672 0.74752 7.67005 51.207 60.4958 60.5692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 0.001024 1024 130 144 18288 0.694272 3.35053 50.4445 54.5315 54.5894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 3.2e-05 4096 140 2256 562176 202.7 124.799 8056.4 3691.81 12076 12076.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1320 0.000128 512 410 336 110592 8.12208 3.41165 33.8221 104.285 149.824 149.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 0.000256 512 180 288 63360 2.88291 1.70832 15.1442 52.4915 72.3568 72.4636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.001024 512 430 288 13632 0.611648 0.361216 3.19482 13.1916 17.4564 17.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 280 0.000128 4096 67 5712 37632 80.5644 28.3472 1459.93 837.11 2406.11 2406.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 890 0.000256 512 205 336 55296 3.76589 1.74883 13.8293 51.7849 71.2986 71.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1580 0.000128 512 130 432 147456 5.27667 3.40912 34.0043 104.844 147.674 147.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1210 0.000128 4096 460 6288 110208 37.8546 28.3444 2675.63 837.38 3579.31 3579.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 830 0.001024 1024 290 432 10560 0.800928 0.757248 15.0062 51.278 67.9148 67.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 0.001024 1024 130 144 18240 0.693024 2.21456 45.6708 48.6234 48.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 3.2e-05 4096 140 2256 561408 202.31 124.69 5067 3690.49 9084.76 9084.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1320 0.000128 512 410 336 107520 8.17005 4.41053 21.4678 103.298 137.529 137.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 0.000256 512 180 288 62976 2.87056 1.69779 9.8121 52.266 66.7771 66.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 0.001024 512 430 288 13440 0.607552 0.364064 2.5344 13.0926 16.6971 16.7854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 280 0.000128 4096 67 5712 36864 80.281 28.2851 903.935 833.33 1846 1846.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 890 0.000256 512 205 336 52992 3.80141 1.7367 11.6006 51.2677 68.5793 68.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1580 0.000128 512 130 432 146304 5.29882 3.41181 27.4013 104.54 140.798 140.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1210 0.000128 4096 460 6288 110016 37.9761 28.3732 2162.02 838.202 3066.69 3066.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 830 0.001024 1024 290 432 10368 0.79872 0.744064 14.8269 51.1979 67.6408 67.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 0.001024 1024 130 144 18144 0.69152 1.7816 42.4857 44.9987 45.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 3.2e-05 4096 140 2256 561024 203.098 124.884 4933.07 3696.76 8958.08 8958.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1320 0.000128 512 410 336 105984 8.14474 3.38253 17.3683 102.223 131.299 131.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1030 0.000256 512 180 288 62208 2.87174 1.6937 8.66394 52.0039 65.3609 65.4617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 0.001024 512 430 288 13248 0.606496 0.356896 2.30806 12.9876 16.3568 16.4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 280 0.000128 4096 67 5712 34560 80.78 28.3116 686.325 828.857 1624.43 1624.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 890 0.000256 512 205 336 55296 3.79587 1.74899 10.3447 51.8213 67.88 68.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1580 0.000128 512 130 432 145920 5.29235 3.40582 23.3803 104.333 136.561 136.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1210 0.000128 4096 460 6288 109824 37.949 28.3355 1827.42 837.446 2731.25 2731.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 830 0.001024 1024 290 432 10368 0.795488 0.744384 14.8282 50.0805 66.5218 66.5932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1460 0.001024 1024 130 144 18048 0.692224 1.68141 47.156 49.5718 49.6271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1110 3.2e-05 4096 140 2256 560640 202.686 124.636 4357.18 3685.44 8370.21 8370.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1320 0.000128 512 410 336 104448 8.37571 3.39754 14.3036 103.304 129.564 129.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1030 0.000256 512 180 288 61440 2.87411 1.68013 7.42525 51.7847 63.8958 63.9931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1350 0.001024 512 430 288 13056 0.616864 0.362496 1.96394 13.1501 16.1892 16.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 280 0.000128 4096 67 5712 33792 80.5459 28.2255 567.646 838.966 1515.55 1515.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 890 0.000256 512 205 336 56448 3.81014 1.7743 20.5883 52.5319 78.877 79.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1580 0.000128 512 130 432 147392 5.30944 3.4145 48.8742 104.815 162.561 162.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1210 0.000128 4096 460 6288 110432 38.051 28.3882 3919.31 838.402 4824.27 4824.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.001024 1024 290 432 10528 0.798976 0.74944 7.05514 51.2042 59.8794 59.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 0.001024 1024 130 144 18256 0.74496 3.29296 51.2678 55.3475 55.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 3.2e-05 4096 140 2256 561792 203.415 124.983 7436.57 3691.22 11456.5 11456.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1320 0.000128 512 410 336 111104 8.21146 3.41402 31.8314 106.94 150.572 150.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 0.000256 512 180 288 63168 2.89898 1.71357 14.2826 52.4968 71.528 71.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.001024 512 430 288 13440 0.61072 0.360352 2.90221 13.1113 17.0841 17.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 280 0.000128 4096 67 5712 37632 80.7544 28.3907 1346.94 837.232 2293.48 2293.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 890 0.000256 512 205 336 55552 3.77376 1.75376 13.5857 51.9308 71.218 71.3523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1580 0.000128 512 130 432 146944 5.29722 3.41328 32.0304 104.778 145.663 145.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1210 0.000128 4096 460 6288 110208 37.9212 28.3709 2493.8 836.886 3397.08 3397.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.001024 1024 290 432 10304 0.795712 0.747232 4.56605 50.0596 56.2394 56.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 0.001024 1024 130 144 18144 0.743648 2.26528 51.1751 54.2276 54.2848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 3.2e-05 4096 140 2256 561792 202.799 124.808 4745.02 3687.45 8760.35 8760.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1320 0.000128 512 410 336 107520 8.22477 3.4008 20.5706 103.578 135.958 136.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 0.000256 512 180 288 62720 2.90064 1.71008 9.51773 52.4965 66.7603 66.8731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 0.001024 512 430 288 13440 0.612128 0.362496 1.96336 13.1425 16.1796 16.2775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 280 0.000128 4096 67 5712 37632 80.556 28.3586 858.417 837.035 1804.52 1804.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 890 0.000256 512 205 336 56448 3.84355 1.77971 11.5532 52.6149 69.9646 70.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1580 0.000128 512 130 432 146496 5.33478 3.41386 26.0299 104.905 139.831 139.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1210 0.000128 4096 460 6288 110208 38.0364 28.3814 2051.86 837.907 2956.3 2956.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.001024 1024 290 432 10080 0.7944 0.754336 11.0382 50.0041 62.6669 62.7424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 0.001024 1024 130 144 18144 0.693792 1.67162 50.3863 52.7939 52.8521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 3.2e-05 4096 140 2256 560448 203.409 124.856 3896.37 3688.77 7913.69 7913.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1320 0.000128 512 410 336 107520 8.4239 3.4176 16.8708 104.91 133.8 133.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 0.000256 512 180 288 63168 2.90733 1.71066 7.93958 52.5744 65.2633 65.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.001024 512 430 288 12768 0.609504 0.354688 1.6935 12.8891 15.6439 15.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 280 0.000128 4096 67 5712 37632 80.7904 28.3991 706.189 838.081 1653.62 1653.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 890 0.000256 512 205 336 53760 3.71565 1.71958 10.117 50.7967 66.5244 66.6542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1580 0.000128 512 130 432 146944 5.30592 3.41158 23.6837 104.843 137.392 137.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1210 0.000128 4096 460 6288 110208 37.8569 28.3325 1849.74 837.389 2753.43 2753.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 830 0.001024 1024 290 432 10304 0.799168 0.750208 12.8383 51.2556 65.7164 65.7942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 0.001024 1024 130 144 17920 0.689888 1.60682 47.5894 49.9277 49.9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 3.2e-05 4096 140 2256 560896 202.065 124.536 3514.78 3683.5 7525.16 7525.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1320 0.000128 512 410 336 100352 8.31072 3.36554 14.3862 101.242 127.487 127.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 0.000256 512 180 288 60928 2.89718 1.6937 6.55786 51.9648 63.2397 63.3608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 0.001024 512 430 288 12544 0.610848 0.356192 1.88595 12.9125 15.8632 15.9539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 280 0.000128 4096 67 5712 35840 80.0355 28.2511 605.867 832.011 1546.33 1546.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 890 0.000256 512 205 336 56320 3.79834 1.76832 19.7416 52.4674 77.9454 78.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1580 0.000128 512 130 432 147968 5.28099 3.41235 48.572 105.016 162.433 162.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1210 0.000128 4096 460 6288 110592 37.9235 28.3437 3777.53 838.802 4682.71 4682.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.001024 1024 290 432 10624 0.80096 0.759296 6.6127 51.3268 59.5727 59.6452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 0.001024 1024 130 144 18240 0.744768 3.11536 51.2646 55.1662 55.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 3.2e-05 4096 140 2256 562176 202.57 124.645 7254.99 3689.63 11272.1 11272.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1320 0.000128 512 410 336 110592 8.20906 3.41133 31.2556 104.692 147.751 147.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 0.000256 512 180 288 62976 2.88717 1.70426 13.9215 52.43 71.0783 71.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 0.001024 512 430 288 13824 0.612672 0.364288 2.97373 13.2528 17.3033 17.4008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 280 0.000128 4096 67 5712 37888 80.2284 28.3244 1305.73 836.094 2250.54 2250.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 890 0.000256 512 205 336 55296 3.86621 1.77322 13.3454 52.4702 71.6287 71.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1580 0.000128 512 130 432 147456 5.27011 3.41306 31.2955 104.631 144.753 144.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1210 0.000128 4096 460 6288 110080 37.8327 28.3219 2422.91 835.756 3324.93 3325.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.001024 1024 290 432 10240 0.796032 0.7568 4.35466 49.9921 55.9704 56.0456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 0.001024 1024 130 144 18176 0.745856 2.1688 51.2462 54.2042 54.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 3.2e-05 4096 140 2256 562176 202.503 124.675 4710.65 3706.03 8744.12 8744.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1320 0.000128 512 410 336 110592 8.22122 3.41251 20.3924 104.636 136.844 136.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 0.000256 512 180 288 62464 2.89779 1.70602 9.15814 52.4363 66.33 66.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 0.001024 512 430 288 13312 0.602144 0.355168 1.98278 12.9371 15.9786 16.0807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 280 0.000128 4096 67 5712 36864 80.6075 28.3242 823.215 836.1 1768.41 1768.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 890 0.000256 512 205 336 55296 3.79181 1.75104 11.6016 51.8136 69.134 69.2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1580 0.000128 512 130 432 145920 5.28522 3.40755 26.3262 104.317 139.481 139.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1210 0.000128 4096 460 6288 109824 37.9447 28.3369 2012.44 837.325 2916.15 2916.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.001024 1024 290 432 10368 0.796672 0.749568 3.86867 50.0804 55.5683 55.6425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 0.001024 1024 130 144 18048 0.741376 1.92512 50.0964 52.8054 52.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 3.2e-05 4096 140 2256 560640 202.64 124.622 3951.39 3684.9 7963.84 7964.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1320 0.000128 512 410 336 104448 8.36605 3.39594 16.1291 103.293 131.368 131.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 0.000256 512 180 288 61440 2.87226 1.68576 7.69974 51.7815 64.1723 64.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 0.001024 512 430 288 13056 0.61632 0.364 1.55821 13.1503 15.7831 15.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 280 0.000128 4096 67 5712 33792 80.5265 28.2436 629.781 827.289 1566 1566.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 890 0.000256 512 205 336 53248 3.94947 1.77152 10.4163 52.542 68.8499 68.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1580 0.000128 512 130 432 147456 5.27888 3.4111 23.4239 104.695 136.952 137.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1210 0.000128 4096 460 6288 109568 37.9273 28.3259 1774.87 836.244 2677.47 2677.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.001024 1024 290 432 9728 0.792576 0.7512 9.65821 49.8196 61.0946 61.1683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 0.001024 1024 130 144 17920 0.690048 1.76704 48.4351 50.934 50.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 3.2e-05 4096 140 2256 561152 202.897 124.897 3487.72 3693.69 7509.48 7509.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1320 0.000128 512 410 336 106496 8.45235 3.41331 15.0401 104.706 131.795 131.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 0.000256 512 180 288 61440 2.92992 1.70598 6.81482 52.5064 64.083 64.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 0.001024 512 430 288 12288 0.600064 0.349152 1.58522 12.6789 15.3098 15.4066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 280 0.000128 4096 67 5712 36864 80.7154 28.3211 605.86 836.608 1551.67 1551.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 890 0.000256 512 205 336 55296 3.81069 1.75923 20.0232 52.0328 77.7994 77.9325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1580 0.000128 512 130 432 147456 5.29907 3.41811 46.8766 104.953 160.694 160.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1210 0.000128 4096 460 6288 110304 38.0159 28.3976 3795.65 838.324 4700.5 4700.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.001024 1024 290 432 10512 0.802176 0.75728 6.78182 51.3155 59.7293 59.8016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 0.001024 1024 130 144 18216 0.743104 3.16608 51.2369 55.187 55.2435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 3.2e-05 4096 140 2256 561600 203.22 124.905 7140.34 3689.25 11158 11158.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1320 0.000128 512 410 336 108288 8.22794 3.41402 30.1242 103.799 145.753 145.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 0.000256 512 180 288 62784 2.89197 1.70394 13.6572 52.3886 70.7714 70.8829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 0.001024 512 430 288 13536 0.610336 0.360448 2.81386 13.141 17.0271 17.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 280 0.000128 4096 67 5712 36864 80.8043 28.3791 1275.58 835.258 2220.18 2220.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 890 0.000256 512 205 336 52992 3.8073 1.73802 14.073 51.3174 71.105 71.2355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1580 0.000128 512 130 432 146304 5.30048 3.41126 32.4363 104.642 145.934 146.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1210 0.000128 4096 460 6288 110016 37.9875 28.3768 2614.08 838.885 3519.43 3519.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.001024 1024 290 432 10368 0.798624 0.749568 4.68381 51.2185 57.5242 57.5977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 0.001024 1024 130 144 18144 0.741888 2.14662 51.2368 54.1689 54.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 3.2e-05 4096 140 2256 561024 203.13 124.891 4921.4 3698.97 8948.65 8948.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1320 0.000128 512 410 336 105984 8.14131 3.38224 20.5688 102.321 134.594 134.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 0.000256 512 180 288 62208 2.87488 1.69261 9.52515 52.0517 66.2801 66.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 0.001024 512 430 288 13248 0.607872 0.35648 2.11661 13.001 16.1796 16.2706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 280 0.000128 4096 67 5712 34560 80.7775 28.3115 828.275 841.673 1779.2 1779.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 890 0.000256 512 205 336 51840 3.87891 1.74285 11.8917 51.357 69.0412 69.1692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1580 0.000128 512 130 432 146880 5.30698 3.42211 27.7031 104.676 141.257 141.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1210 0.000128 4096 460 6288 109728 37.9955 28.3797 2216.95 836.11 3119.54 3119.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.001024 1024 290 432 9936 0.792672 0.751584 4.01117 49.8803 55.5073 55.5848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 0.001024 1024 130 144 17928 0.739168 1.85072 49.9916 52.6236 52.6787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 3.2e-05 4096 140 2256 559872 203.764 125.007 4171.4 3713.73 8214.17 8214.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1320 0.000128 512 410 336 103680 8.3127 3.38765 17.3245 102.363 131.576 131.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 0.000256 512 180 288 62208 2.91619 1.70595 8.39709 52.4823 65.6371 65.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 0.001024 512 430 288 12960 0.61216 0.359488 1.83088 13.0492 15.9499 16.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 280 0.000128 4096 67 5712 34560 81.7146 28.3741 704.275 836.235 1650.77 1650.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 890 0.000256 512 205 336 50688 3.7345 1.68992 10.9173 49.8586 66.3734 66.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1580 0.000128 512 130 432 145152 5.25766 3.39955 27.354 103.94 140.094 140.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1210 0.000128 4096 460 6288 109440 37.8715 28.3259 2210.08 836.369 3112.75 3112.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.001024 1024 290 432 9792 0.793216 0.755712 3.64246 49.9713 55.2326 55.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 0.001024 1024 130 144 17856 0.737248 1.86192 49.9937 52.6367 52.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 3.2e-05 4096 140 2256 559872 203.237 124.956 4178.47 3704.83 8211.76 8211.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1320 0.000128 512 410 336 101376 7.98256 3.34906 17.2684 99.3051 128.088 128.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 0.000256 512 180 288 59904 2.86845 1.67299 8.15091 51.3646 64.1898 64.2982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 0.001024 512 430 288 12672 0.59616 0.349536 1.7625 12.7087 15.5172 15.6134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 280 0.000128 4096 67 5712 32256 80.1914 28.1308 662.686 817.863 1589.03 1589.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 890 0.000256 512 205 336 55040 3.76989 1.7512 19.9106 51.7419 77.3432 77.4749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1580 0.000128 512 130 432 147840 5.29482 3.41843 46.6744 104.924 160.46 160.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1210 0.000128 4096 460 6288 110400 37.9735 28.3826 3764.51 838.096 4669.08 4669.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.001024 1024 290 432 10400 0.796768 0.747072 6.47571 51.1944 59.2884 59.3652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 0.001024 1024 130 144 18240 0.708608 3.0761 51.2599 55.0887 55.1424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 3.2e-05 4096 140 2256 561920 202.665 124.805 7093.37 3689.09 11110.2 11110.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1320 0.000128 512 410 336 110080 8.28061 3.41811 30.2205 106.987 149.089 149.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 0.000256 512 180 288 62720 2.87034 1.69984 13.45 52.1393 70.2928 70.4041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 0.001024 512 430 288 13440 0.608256 0.36032 2.78253 13.0743 16.9248 17.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 280 0.000128 4096 67 5712 38400 80.4221 28.3791 1314.34 838.252 2261.56 2261.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 890 0.000256 512 205 336 53760 3.83184 1.74694 13.8267 51.7859 71.3664 71.4951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1580 0.000128 512 130 432 145920 5.26064 3.40582 32.9864 104.112 145.911 146.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1210 0.000128 4096 460 6288 109440 37.7766 28.3223 2651.06 834.988 3552.25 3552.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.001024 1024 290 432 10240 0.794784 0.761568 4.48544 50.0318 56.147 56.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 0.001024 1024 130 144 18080 0.743168 2.04576 50.0943 52.9277 52.9831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 3.2e-05 4096 140 2256 561920 202.342 124.682 5039.82 3688.31 9055.42 9055.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1320 0.000128 512 410 336 107520 8.17142 3.39766 21.1059 103.255 136.117 136.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 0.000256 512 180 288 61440 2.86666 1.68586 9.54973 51.7498 65.985 66.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 0.001024 512 430 288 13440 0.608864 0.362496 2.18858 13.1326 16.3914 16.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 280 0.000128 4096 67 5712 35840 79.7263 28.2103 874.09 824.725 1806.91 1807.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 890 0.000256 512 205 336 53760 3.84496 1.75456 12.3683 51.8877 70.026 70.1555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1580 0.000128 512 130 432 145920 5.32339 3.41552 27.488 104.695 141.067 141.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1210 0.000128 4096 460 6288 109440 37.9064 28.3444 2197.04 836.225 3099.63 3099.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.001024 1024 290 432 10080 0.796992 0.76032 3.9672 51.2234 56.8227 56.8971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 0.001024 1024 130 144 18000 0.741504 2.04278 50.1216 52.9517 53.0082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 3.2e-05 4096 140 2256 560640 203.15 124.915 4159.17 3692.59 8180.11 8180.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1320 0.000128 512 410 336 107520 8.20141 3.40173 17.872 103.409 133.067 133.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 0.000256 512 180 288 61440 2.87882 1.69034 7.85578 51.8517 64.4066 64.5141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.001024 512 430 288 13440 0.616672 0.363808 1.76195 13.2014 16.0395 16.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 280 0.000128 4096 67 5712 34560 80.3579 28.2534 698.904 826.106 1633.78 1633.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 890 0.000256 512 205 336 51200 3.96352 1.75334 10.9405 51.8988 68.7325 68.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1580 0.000128 512 130 432 143360 5.26736 3.3945 25.4159 103.375 137.601 137.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1210 0.000128 4096 460 6288 108800 37.8478 28.2954 2015.83 832.548 2914.62 2914.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.001024 1024 290 432 10240 0.80384 0.751552 3.7553 51.2966 56.6795 56.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 0.001024 1024 130 144 17920 0.741248 1.88662 50.0963 52.7692 52.8246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 3.2e-05 4096 140 2256 560640 203.098 124.929 3848.23 3697.32 7873.85 7874.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1320 0.000128 512 410 336 102400 8.49846 3.39546 16.1223 103.377 131.576 131.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 0.000256 512 180 288 61440 2.8872 1.68669 7.49718 51.8624 64.079 64.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 0.001024 512 430 288 12800 0.62464 0.362496 1.85373 13.2343 16.1751 16.2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 280 0.000128 4096 67 5712 35840 79.8792 28.2369 674.201 826.618 1609.1 1609.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 890 0.000256 512 205 350 55296 3.83421 1.77005 19.4364 52.3823 77.5959 77.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1580 0.000128 512 130 450 147456 5.28774 3.43066 42.4265 104.872 156.146 156.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1210 0.000128 4096 460 6300 110464 37.9091 28.3426 3326.97 837.666 4231 4231.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 830 0.001024 1024 290 400 11840 0.797344 0.749568 10.5196 51.253 63.3921 63.4697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1460 0.001024 1024 130 150 18272 0.697856 4.62448 51.0886 56.4532 56.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1110 3.2e-05 4096 140 2250 562944 202.153 124.527 6733.04 3697.17 10757.2 10757.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1320 0.000128 512 410 300 110592 8.18435 3.41197 24.4634 104.527 140.773 140.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1030 0.000256 512 180 250 64512 2.86045 1.72726 16.2239 52.5213 73.4628 73.5642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1350 0.001024 512 430 300 13568 0.613856 0.36448 2.82099 13.2164 17.1125 17.2042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 280 0.000128 4096 67 5700 38912 80.1021 28.33 1180.69 837.852 2127.15 2127.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 890 0.000256 512 205 350 55296 3.8544 1.77142 16.6394 52.4638 74.9009 75.0339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1580 0.000128 512 130 450 147456 5.29686 3.43629 27.5553 105.013 141.43 141.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1210 0.000128 4096 460 6300 110336 37.9451 28.3493 2110.48 838.81 3015.7 3015.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 830 0.001024 1024 290 400 11776 0.801984 0.75344 10.496 51.3269 63.4488 63.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1460 0.001024 1024 130 150 18240 0.699136 4.58173 50.7915 56.1144 56.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1110 3.2e-05 4096 140 2250 562688 202.5 124.559 4641.61 3687.83 8656.78 8657.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1320 0.000128 512 410 300 110592 8.2976 3.4111 33.2223 104.68 149.799 149.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1030 0.000256 512 180 250 64000 2.86333 1.70595 15.3817 52.4294 72.5041 72.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1350 0.001024 512 430 300 13568 0.61584 0.370816 2.12147 13.25 16.4584 16.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 280 0.000128 4096 67 5700 37888 80.2721 28.3136 731.061 837.838 1677.64 1677.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 890 0.000256 512 205 350 53760 3.82653 1.7487 14.9105 51.7491 72.4044 72.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1580 0.000128 512 130 450 146688 5.30064 3.43245 22.7214 104.766 136.349 136.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1210 0.000128 4096 460 6300 110208 37.8571 28.3361 1732 836.803 2635.11 2635.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 830 0.001024 1024 290 400 11712 0.798976 0.754016 10.4046 51.2596 63.2907 63.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1460 0.001024 1024 130 150 18144 0.694208 4.57072 50.5296 55.8374 55.8912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1110 3.2e-05 4096 140 2250 562176 202.199 124.545 5096.18 3684.53 9107.75 9108.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1320 0.000128 512 410 300 107520 8.1832 3.396 31.4067 103.225 146.4 146.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1030 0.000256 512 180 250 63744 2.85565 1.69933 17.6387 52.2307 74.5559 74.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1350 0.001024 512 430 300 13056 0.61152 0.362496 3.92605 13.0868 18.0918 18.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 280 0.000128 4096 67 5700 36864 80.2846 28.287 582.976 844.082 1535.8 1535.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 890 0.000256 512 205 350 55680 3.86627 1.78099 16.7539 52.5629 75.1387 75.2701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1580 0.000128 512 130 450 147520 5.31085 3.41978 39.5587 104.878 153.315 153.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1210 0.000128 4096 460 6300 110400 38.0938 28.3988 3090.64 837.733 3994.97 3995.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 830 0.001024 1024 290 400 11840 0.799072 0.752992 9.2248 51.2496 62.098 62.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 0.001024 1024 130 150 18240 0.695904 2.57802 48.9017 52.2177 52.2711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 3.2e-05 4096 140 2250 562880 203.213 124.908 5819.62 3684.98 9833.01 9833.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1320 0.000128 512 410 300 110080 8.29037 3.4192 22.4857 104.884 139.259 139.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1030 0.000256 512 180 250 64640 2.87338 1.71242 10.1023 52.5372 67.3559 67.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 0.001024 512 430 300 13440 0.615936 0.362976 2.5177 13.1516 16.7455 16.8407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 280 0.000128 4096 67 5700 39040 80.4881 28.4036 1098.74 851.456 2059.26 2059.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 890 0.000256 512 205 350 53760 3.83325 1.75328 10.9033 51.7891 68.4513 68.5814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1580 0.000128 512 130 450 147200 5.3104 3.41866 25.8134 105.03 139.717 139.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1210 0.000128 4096 460 6300 110400 37.9468 28.3828 1988.1 838.895 2893.43 2893.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 830 0.001024 1024 290 400 11680 0.798048 0.746144 9.06851 51.222 61.9061 61.9808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1460 0.001024 1024 130 150 18160 0.71232 1.76976 51.243 53.7689 53.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 3.2e-05 4096 140 2250 562560 202.547 124.672 4239.03 3687.92 8254.44 8254.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1320 0.000128 512 410 300 110080 8.27981 3.41606 14.8713 105.028 131.779 131.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1030 0.000256 512 180 250 64000 2.84368 1.69779 6.80611 52.1802 63.652 63.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 0.001024 512 430 300 13120 0.611008 0.360672 1.86163 13.0897 16.0214 16.1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 280 0.000128 4096 67 5700 38400 80.4574 28.3689 695.874 838.935 1643.79 1643.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 890 0.000256 512 205 350 53760 3.8609 1.74899 9.25952 51.7698 66.8158 66.9488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1580 0.000128 512 130 450 146880 5.29731 3.42202 21.6536 104.534 135.051 135.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1210 0.000128 4096 460 6300 109920 38.0733 28.4119 1650.48 837.512 2554.57 2554.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 830 0.001024 1024 290 400 11520 0.794976 0.745312 8.9216 49.9838 60.5195 60.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1460 0.001024 1024 130 150 18120 0.743424 4.1288 51.2231 56.1405 56.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1110 3.2e-05 4096 140 2250 561600 203.254 124.75 3646.01 3683.21 7657.49 7657.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1320 0.000128 512 410 300 107520 8.20912 3.40131 12.3046 103.248 127.346 127.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1030 0.000256 512 180 250 64320 2.86608 1.70554 5.90467 52.3777 62.9994 63.0996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1350 0.001024 512 430 300 12960 0.615744 0.360896 1.68451 13.1023 15.8639 15.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 280 0.000128 4096 67 5700 38400 80.3019 28.3712 580.143 836.905 1525.88 1526.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 890 0.000256 512 205 350 53760 3.83821 1.75309 13.0008 51.8252 70.5913 70.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1580 0.000128 512 130 450 145920 5.26131 3.42426 18.5809 104.198 131.591 131.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1210 0.000128 4096 460 6300 109440 37.8144 28.3052 1415.6 835.648 2317.47 2317.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 830 0.001024 1024 290 400 11520 0.794624 0.759296 9.04166 50.0548 60.7237 60.7975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1460 0.001024 1024 130 150 18080 0.7432 4.09299 51.2364 56.1151 56.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1110 3.2e-05 4096 140 2250 561920 202.588 124.665 3285.04 3694.81 7307.37 7307.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1320 0.000128 512 410 300 107520 8.19773 3.39597 27.2096 103.341 142.327 142.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1030 0.000256 512 180 250 62720 2.84003 1.68144 13.0703 51.7948 69.5132 69.6197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1350 0.001024 512 430 300 12800 0.617344 0.362496 1.6121 13.1405 15.828 15.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 280 0.000128 4096 67 5700 35840 79.7638 28.2097 466.613 825.374 1400.12 1400.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 890 0.000256 512 205 350 54528 3.85194 1.76538 21.3544 52.2176 79.3634 79.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1580 0.000128 512 130 450 147072 5.29469 3.41466 53.4049 104.711 166.973 167.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1210 0.000128 4096 460 6300 110400 37.91 28.3595 4181.1 837.6 5085.07 5085.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.001024 1024 290 400 11808 0.796928 0.745952 7.33594 51.1922 60.1449 60.2194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 0.001024 1024 130 150 18240 0.743136 3.47674 51.2752 55.537 55.5927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 3.2e-05 4096 140 2250 562560 202.444 124.785 7886.65 3686.8 11900.9 11901.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1320 0.000128 512 410 300 109056 8.23958 3.40992 30.1116 104.203 146.15 146.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 0.000256 512 180 250 64512 2.85699 1.7079 13.3022 52.4455 70.4449 70.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.001024 512 430 300 13440 0.612352 0.36176 3.21366 13.1796 17.4635 17.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 280 0.000128 4096 67 5700 38400 80.3412 28.3521 1464.05 836.423 2409.34 2409.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 890 0.000256 512 205 350 53760 3.82941 1.74899 13.8748 51.7967 71.4212 71.5568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1580 0.000128 512 130 450 146688 5.30416 3.41334 34.2371 104.852 147.957 148.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1210 0.000128 4096 460 6300 110208 37.8719 28.342 2609.57 837.51 3513.4 3513.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 830 0.001024 1024 290 400 11712 0.799616 0.752256 14.4082 51.2844 67.3196 67.3918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 0.001024 1024 130 150 18144 0.692224 2.24256 42.6183 45.5961 45.6531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 3.2e-05 4096 140 2250 562176 201.971 124.571 4896.21 3687.45 8910.46 8910.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1320 0.000128 512 410 300 107520 8.16643 3.39149 19.109 103.31 134.161 134.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 0.000256 512 180 250 63744 2.85037 1.69779 8.44816 52.2673 65.3926 65.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.001024 512 430 300 13056 0.61344 0.36112 2.43072 13.0956 16.5981 16.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 280 0.000128 4096 67 5700 36864 80.2831 28.277 876.414 836.358 1821.49 1821.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 890 0.000256 512 205 350 52992 3.80672 1.74109 11.6672 51.3078 68.698 68.8273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1580 0.000128 512 130 450 146304 5.29514 3.40989 27.8613 104.629 141.341 141.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1210 0.000128 4096 460 6300 110016 38.0028 28.3754 2126.52 838.789 3031.79 3031.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 830 0.001024 1024 290 400 11520 0.796896 0.745472 14.2295 51.2174 67.0604 67.1343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 0.001024 1024 130 150 18144 0.693984 1.82531 42.6969 45.2603 45.3181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 3.2e-05 4096 140 2250 562176 202.394 124.727 4816.42 3687.34 8831.16 8831.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1320 0.000128 512 410 300 105984 8.14294 3.38608 15.6155 102.315 129.645 129.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1030 0.000256 512 180 250 63360 2.84416 1.69238 7.72077 52.0543 64.4368 64.5411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 0.001024 512 430 300 12672 0.609152 0.357568 2.15549 13.0016 16.2214 16.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 280 0.000128 4096 67 5700 36864 79.9487 28.3102 717.732 829.548 1655.7 1655.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 890 0.000256 512 205 350 52224 3.9161 1.75021 9.85107 51.8187 67.5118 67.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1580 0.000128 512 130 450 145920 5.29664 3.41014 24.0523 104.329 137.238 137.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1210 0.000128 4096 460 6300 109824 37.921 28.3395 1806.83 837.439 2710.64 2710.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 830 0.001024 1024 290 400 11520 0.796576 0.74336 14.1967 50.0798 65.8939 65.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1460 0.001024 1024 130 150 18048 0.691424 1.72374 43.6074 46.0646 46.1225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 3.2e-05 4096 140 2250 560640 202.692 124.634 4256.42 3685.39 8269.4 8269.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1320 0.000128 512 410 300 104448 8.38298 3.39558 12.9616 103.305 128.229 128.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1030 0.000256 512 180 250 62976 2.84138 1.6849 6.74688 51.787 63.1883 63.2915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1350 0.001024 512 430 300 13056 0.61552 0.361184 1.99069 13.1516 16.2211 16.3187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 280 0.000128 4096 67 5700 33792 80.5409 28.2366 561.463 825.218 1495.62 1495.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 890 0.000256 512 205 350 55552 3.85446 1.776 20.4708 52.5478 78.8204 78.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1580 0.000128 512 130 450 147392 5.30448 3.41904 49.3714 104.839 163.082 163.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1210 0.000128 4096 460 6300 110432 38.036 28.4014 3843.15 838.608 4748.31 4748.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.001024 1024 290 400 11760 0.797152 0.748864 6.94378 51.2019 59.7651 59.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 0.001024 1024 130 150 18200 0.694272 3.25766 50.5996 54.5922 54.6481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 3.2e-05 4096 140 2250 562240 203.152 124.854 7263.07 3687.88 11279.2 11279.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1320 0.000128 512 410 300 109312 8.31638 3.41968 28.0556 104.841 144.815 144.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 0.000256 512 180 250 64512 2.86781 1.70598 12.4794 52.5125 69.6981 69.8061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.001024 512 430 300 13216 0.612768 0.360416 2.85936 13.1143 17.0436 17.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 280 0.000128 4096 67 5700 38528 80.5401 28.3897 1346.66 839.756 2295.51 2295.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 890 0.000256 512 205 350 53760 3.85203 1.75194 13.58 51.932 71.2875 71.4181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1580 0.000128 512 130 450 146944 5.29955 3.41267 32.784 104.773 146.42 146.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1210 0.000128 4096 460 6300 110208 37.9211 28.3646 2442.6 836.876 3345.87 3345.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.001024 1024 290 400 11648 0.798592 0.74752 4.64867 50.056 56.3231 56.3972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 0.001024 1024 130 150 18144 0.743424 2.31613 51.2388 54.3399 54.3965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 3.2e-05 4096 140 2250 561792 202.788 124.843 4626.93 3687.25 8642.1 8642.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1320 0.000128 512 410 300 107520 8.22371 3.3983 18.5367 103.586 133.93 134.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 0.000256 512 180 250 64512 2.86211 1.70675 8.49875 52.4965 65.6976 65.8073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 0.001024 512 430 300 12992 0.613472 0.363904 1.99248 13.1372 16.2035 16.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 280 0.000128 4096 67 5700 37632 80.5839 28.3779 842.38 837.006 1788.51 1788.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 890 0.000256 512 205 350 53760 3.94643 1.77469 11.5118 52.6168 70.0239 70.1554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1580 0.000128 512 130 450 146496 5.33229 3.41811 26.54 104.901 140.335 140.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1210 0.000128 4096 460 6300 110208 38.0157 28.3932 2006.31 837.888 2910.71 2910.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.001024 1024 290 400 11424 0.797056 0.741408 11.0691 50.0059 62.6855 62.7589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 0.001024 1024 130 150 17976 0.692192 1.70323 46.6013 49.0399 49.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 3.2e-05 4096 140 2250 560448 203.361 124.843 3791.19 3688.56 7808.24 7808.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1320 0.000128 512 410 300 107520 8.43459 3.42186 15.2763 104.903 132.22 132.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 0.000256 512 180 250 64512 2.87507 1.71014 6.89725 52.5789 64.1921 64.3083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.001024 512 430 300 12768 0.608864 0.354368 1.73181 12.8858 15.6781 15.7724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 280 0.000128 4096 67 5700 37632 80.8091 28.3815 688.522 850.858 1653.29 1653.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 890 0.000256 512 205 350 50176 3.8679 1.71869 9.75965 50.8038 66.3264 66.4627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1580 0.000128 512 130 450 146944 5.29994 3.408 24.062 104.854 137.772 137.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1210 0.000128 4096 460 6300 110208 37.8532 28.3308 1809.95 837.516 2713.76 2713.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 830 0.001024 1024 290 400 11648 0.79824 0.75152 12.5595 51.2578 65.4372 65.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 0.001024 1024 130 150 17920 0.690272 1.62262 47.7646 50.1201 50.1762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 3.2e-05 4096 140 2250 560896 202.128 124.52 3412.93 3683.79 7423.66 7423.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1320 0.000128 512 410 300 100352 8.31818 3.36486 12.7326 101.249 125.851 125.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 0.000256 512 180 250 62720 2.86397 1.6921 6.35104 51.9726 63.0058 63.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 0.001024 512 430 300 12544 0.608448 0.357376 1.90598 12.9123 15.8819 15.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 280 0.000128 4096 67 5700 35840 79.9922 28.244 592.263 828 1528.66 1528.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 890 0.000256 512 205 350 55296 3.84938 1.7687 20.1334 52.4153 78.3414 78.4691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1580 0.000128 512 130 450 147456 5.29642 3.41443 50.1899 104.915 163.968 164.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1210 0.000128 4096 460 6300 110336 37.9389 28.3475 3770.89 838.01 4675.29 4675.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.001024 1024 290 400 11776 0.798784 0.75024 6.76966 51.3027 59.6951 59.7698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 0.001024 1024 130 150 18240 0.74752 3.22333 51.3092 55.3244 55.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 3.2e-05 4096 140 2250 562688 202.191 124.53 7193.79 3683.37 11204.2 11204.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1320 0.000128 512 410 300 110592 8.20586 3.41328 28.5427 104.576 144.924 145.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 0.000256 512 180 250 64000 2.86864 1.70003 12.422 52.3765 69.5052 69.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.001024 512 430 300 13568 0.61264 0.36192 2.96803 13.2378 17.2798 17.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 280 0.000128 4096 67 5700 37888 80.2414 28.3173 1304.53 835.293 2248.56 2248.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 890 0.000256 512 205 350 55296 3.8695 1.76954 14.0204 52.5007 72.3354 72.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1580 0.000128 512 130 450 146432 5.30714 3.408 32.5406 104.704 146.102 146.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1210 0.000128 4096 460 6300 109568 37.8565 28.3218 2442.9 836.291 3345.47 3345.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.001024 1024 290 400 11520 0.795136 0.752192 4.22576 50.0145 55.8591 55.9387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 0.001024 1024 130 150 18176 0.743776 2.2632 51.327 54.3774 54.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 3.2e-05 4096 140 2250 562176 202.539 124.7 4674.99 3720.15 8722.65 8722.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1320 0.000128 512 410 300 110592 8.21674 3.40771 19.0347 104.708 135.546 135.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 0.000256 512 180 250 63488 2.87997 1.70598 8.1951 52.4659 65.3751 65.4868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.001024 512 430 300 12800 0.608256 0.35872 1.9457 12.9493 15.9626 16.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 280 0.000128 4096 67 5700 36864 80.5782 28.3262 829.643 836.436 1775.14 1775.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 890 0.000256 512 205 350 52224 3.92259 1.74899 11.61 51.814 69.2746 69.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1580 0.000128 512 130 450 145920 5.29203 3.40986 27.6849 104.316 140.848 140.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1210 0.000128 4096 460 6300 109824 37.9439 28.3381 2044.07 837.336 2947.79 2947.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.001024 1024 290 400 11520 0.79872 0.74752 4.07581 50.076 55.7661 55.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 0.001024 1024 130 150 18048 0.742272 2.02387 51.2224 54.0321 54.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 3.2e-05 4096 140 2250 560640 202.647 124.613 3963.07 3704.22 7994.81 7995.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1320 0.000128 512 410 300 104448 8.3728 3.39782 14.858 103.294 130.108 130.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 0.000256 512 180 250 62976 2.84413 1.6855 7.05584 51.7806 63.4999 63.6108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.001024 512 430 300 13056 0.61488 0.362496 1.64525 13.148 15.8692 15.9636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 280 0.000128 4096 67 5700 33792 80.5676 28.2298 640.108 825.164 1574.22 1574.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 890 0.000256 512 205 350 53248 3.94262 1.77139 10.9384 52.5858 69.4162 69.5463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1580 0.000128 512 130 450 145408 5.3297 3.40992 24.547 104.791 138.223 138.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1210 0.000128 4096 460 6300 109568 37.929 28.3252 1814.39 837.078 2717.83 2717.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.001024 1024 290 400 11264 0.78928 0.739808 3.35491 49.843 54.8001 54.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 0.001024 1024 130 150 17920 0.743456 1.8985 50.0982 52.7835 52.8384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 3.2e-05 4096 140 2250 561152 202.935 124.848 3543.78 3716.4 7588.22 7588.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1320 0.000128 512 410 300 106496 8.4528 3.4128 14.0633 104.79 130.901 131.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 0.000256 512 180 250 63488 2.8847 1.70989 6.23747 52.5492 63.5159 63.6273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 0.001024 512 430 300 12288 0.599872 0.34928 1.67466 12.6883 15.4116 15.5011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 280 0.000128 4096 67 5700 36864 80.6964 28.3217 617.602 837.115 1563.9 1564.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 890 0.000256 512 205 350 54144 3.85402 1.76464 21.2403 51.9915 79.0236 79.1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1580 0.000128 512 130 450 147456 5.30461 3.41504 51.0407 104.881 164.788 164.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1210 0.000128 4096 460 6300 110304 38.031 28.3992 3934.92 837.712 4839.17 4839.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.001024 1024 290 400 11808 0.802816 0.747584 6.93082 51.2952 59.8473 59.9232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 0.001024 1024 130 150 18216 0.743424 3.43725 51.2839 55.507 55.5622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 3.2e-05 4096 140 2250 562176 202.891 124.821 7388.91 3688.56 11405.5 11405.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1320 0.000128 512 410 300 108288 8.22387 3.41434 28.4472 103.725 143.996 144.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 0.000256 512 180 250 63936 2.8655 1.70419 12.7882 52.3422 69.8359 69.9492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.001024 512 430 300 13248 0.613728 0.362432 2.97712 13.1341 17.1836 17.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 280 0.000128 4096 67 5700 38016 80.4551 28.382 1357.62 834.657 2301.28 2301.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 890 0.000256 512 205 350 52992 3.8057 1.73664 15.1225 51.311 72.1502 72.2851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1580 0.000128 512 130 450 146304 5.30352 3.40902 35.8833 104.631 149.372 149.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1210 0.000128 4096 460 6300 110016 37.9888 28.3731 2794.19 838.806 3699.46 3699.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.001024 1024 290 400 11520 0.80048 0.74592 4.77027 51.2152 57.6036 57.6771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 0.001024 1024 130 150 18144 0.743328 2.40003 51.3058 54.4918 54.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 3.2e-05 4096 140 2250 562176 202.369 124.712 5249.68 3701.6 9278.64 9278.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1320 0.000128 512 410 300 105984 8.14854 3.38115 20.1585 102.314 134.187 134.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 0.000256 512 180 250 63360 2.84742 1.6927 9.20198 52.051 65.9239 66.0345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.001024 512 430 300 12672 0.613664 0.3568 2.1951 13.0036 16.2659 16.3574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 280 0.000128 4096 67 5700 36864 79.9359 28.3119 938.935 829.565 1876.91 1877.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 890 0.000256 512 205 350 51840 3.88032 1.7449 12.8012 51.2998 69.8946 70.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1580 0.000128 512 130 450 146880 5.30957 3.41766 30.0399 104.564 143.478 143.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1210 0.000128 4096 460 6300 109728 37.9804 28.3887 2302.6 835.191 3204.27 3204.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.001024 1024 290 400 11232 0.791744 0.745472 4.29437 49.8497 55.751 55.8258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 0.001024 1024 130 150 17928 0.74272 2.0073 50.033 52.8255 52.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 3.2e-05 4096 140 2250 561600 203.033 124.779 4325.68 3699.23 8353 8353.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1320 0.000128 512 410 300 103680 8.31648 3.38733 16.5395 102.252 130.677 130.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 0.000256 512 180 250 63936 2.88166 1.71008 7.84944 52.4284 65.0015 65.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 0.001024 512 430 300 12960 0.612384 0.3584 1.96704 13.0369 16.0746 16.1655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 280 0.000128 4096 67 5700 38016 80.4717 28.3812 803.032 835.327 1747.37 1747.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 890 0.000256 512 205 350 50688 3.73866 1.68966 11.4546 49.8194 66.8763 67.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1580 0.000128 512 130 450 145152 5.2569 3.40355 28.2544 103.866 140.927 141.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1210 0.000128 4096 460 6300 109440 37.8591 28.3247 2162.72 835.784 3064.8 3064.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.001024 1024 290 400 10944 0.794624 0.745856 3.73523 49.9499 55.2964 55.3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 0.001024 1024 130 150 17856 0.741376 1.86931 50.0382 52.6936 52.7511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 3.2e-05 4096 140 2250 562176 202.184 124.643 4079.25 3704.35 8110.71 8110.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1320 0.000128 512 410 300 101376 7.99021 3.34845 15.4349 99.2346 126.195 126.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 0.000256 512 180 250 62208 2.82214 1.67437 7.1936 51.326 63.1503 63.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.001024 512 430 300 11520 0.607872 0.350208 1.83482 12.7108 15.6059 15.7041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 280 0.000128 4096 67 5700 32256 80.1863 28.1232 641.144 817.296 1566.92 1567.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 890 0.000256 512 205 350 51840 3.79792 1.71418 11.7017 50.6422 68.0273 68.1612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1580 0.000128 512 130 450 146880 5.31574 3.41968 26.0955 104.689 139.665 139.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1210 0.000128 4096 460 6300 109440 38.0964 28.3996 1981.98 836.19 2884.77 2884.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.001024 1024 290 400 10800 0.788416 0.734528 3.67606 49.6595 54.9319 55.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 0.001024 1024 130 150 17640 0.732064 2.14218 49.8426 52.7596 52.8159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 3.2e-05 4096 140 2250 558720 203.378 124.696 3716.36 3699.94 7744.65 7744.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1320 0.000128 512 410 300 103680 8.07824 3.36486 15.1517 100.831 127.613 127.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 0.000256 512 180 250 63360 2.90973 1.70701 6.89933 52.5355 64.1824 64.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 0.001024 512 430 300 11520 0.622976 0.356544 1.6656 12.9398 15.6809 15.7719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 280 0.000128 4096 67 5700 34560 81.8249 28.4093 632.8 855.186 1598.38 1598.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 890 0.000256 512 205 350 53760 3.82035 1.75318 20.1963 51.7868 77.732 77.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1580 0.000128 512 130 450 147200 5.31325 3.41606 49.7244 105.028 163.633 163.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1210 0.000128 4096 460 6300 110400 37.9588 28.3873 3811.36 838.902 4716.72 4716.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.001024 1024 290 400 11680 0.79872 0.749088 6.70416 51.2206 59.5465 59.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 0.001024 1024 130 150 18160 0.743424 3.30742 51.2448 55.3385 55.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 3.2e-05 4096 140 2250 562560 202.3 124.695 7151.6 3706.19 11185.1 11185.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1320 0.000128 512 410 300 110080 8.28106 3.41654 28.4046 105.04 145.326 145.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 0.000256 512 180 250 64000 2.84294 1.69779 12.1868 52.1842 69.0424 69.1537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.001024 512 430 300 13120 0.610112 0.359744 2.89997 13.0887 17.057 17.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 280 0.000128 4096 67 5700 38400 80.4245 28.377 1330.5 838.937 2278.41 2278.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 890 0.000256 512 205 350 53760 3.84061 1.74858 14.8542 51.7926 72.413 72.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1580 0.000128 512 130 450 145920 5.25866 3.40675 33.8848 104.123 146.827 146.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1210 0.000128 4096 460 6300 109440 37.7906 28.3142 2592.32 835.095 3493.63 3493.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.001024 1024 290 400 11520 0.7944 0.758816 4.58349 50.0342 56.2425 56.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 0.001024 1024 130 150 18080 0.743776 2.07821 51.3901 54.2538 54.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 3.2e-05 4096 140 2250 561920 202.376 124.667 4890.6 3694.87 8912.79 8913.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1320 0.000128 512 410 300 107520 8.17824 3.39968 19.0237 103.269 134.055 134.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 0.000256 512 180 250 62720 2.83958 1.68752 8.27888 51.7603 64.6973 64.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 0.001024 512 430 300 12800 0.615392 0.3632 2.19587 13.1254 16.4034 16.4946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 280 0.000128 4096 67 5700 35840 79.7629 28.2291 853.858 824.832 1786.85 1786.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 890 0.000256 512 205 350 53760 3.84931 1.75309 12.9515 51.8505 70.5818 70.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1580 0.000128 512 130 450 145920 5.3183 3.41363 28.8355 104.607 142.318 142.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1210 0.000128 4096 460 6300 109440 37.9031 28.3499 2247.34 835.524 3149.23 3149.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.001024 1024 290 400 11520 0.799136 0.755712 4.14909 51.1896 56.9635 57.0409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 0.001024 1024 130 150 18000 0.74208 2.14125 51.2205 54.1465 54.2023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 3.2e-05 4096 140 2250 560640 203.232 124.937 4216.19 3708.02 8252.66 8252.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1320 0.000128 512 410 300 107520 8.20579 3.39968 16.4258 103.319 131.533 131.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 0.000256 512 180 250 63360 2.83792 1.6896 7.17584 51.8097 63.6419 63.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.001024 512 430 300 12480 0.623456 0.362496 1.84934 13.1802 16.1153 16.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 280 0.000128 4096 67 5700 34560 80.369 28.2598 713.693 825.375 1647.85 1648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 890 0.000256 512 205 350 51200 3.96634 1.7511 11.5463 51.9436 69.3841 69.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1580 0.000128 512 130 450 143360 5.2633 3.39565 26.4021 103.46 138.666 138.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1210 0.000128 4096 460 6300 108800 37.8298 28.2807 2028.44 833.216 2927.87 2927.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.001024 1024 290 400 11520 0.802848 0.75744 3.91875 51.3268 56.8764 56.9527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 0.001024 1024 130 150 17920 0.744544 1.96918 51.2407 53.9938 54.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 3.2e-05 4096 140 2250 560640 203.151 124.894 3843.82 3700.48 7872.63 7872.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1320 0.000128 512 410 300 102400 8.48115 3.39789 15.1228 103.462 130.651 130.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 0.000256 512 180 250 61440 2.88358 1.69155 6.88352 51.9076 63.5064 63.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 0.001024 512 430 300 12800 0.620864 0.362752 1.93014 13.2488 16.2609 16.3574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 280 0.000128 4096 67 5700 35840 79.8595 28.2376 676.899 826.492 1611.65 1611.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 890 0.000256 512 205 350 51200 3.95174 1.75309 12.1276 51.9531 69.9616 70.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1580 0.000128 512 130 450 144000 5.25693 3.39968 25.5396 103.432 137.772 137.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1210 0.000128 4096 460 6300 108800 37.9556 28.3515 1963.29 834.672 2864.38 2864.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.001024 1024 290 400 10400 0.774624 0.733184 3.6721 49.2906 54.5458 54.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 0.001024 1024 130 150 17600 0.733248 1.58515 49.8442 52.2065 52.2626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 3.2e-05 4096 140 2250 560000 203.321 124.998 3706.33 3694.72 7729.64 7729.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1320 0.000128 512 410 300 102400 8.51766 3.39936 14.0798 103.429 129.608 129.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 0.000256 512 180 250 60800 2.89699 1.69779 6.96342 51.9197 63.6096 63.7267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 0.001024 512 430 300 11200 0.58576 0.343424 1.79066 12.2166 15.036 15.1309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 280 0.000128 4096 67 5700 32000 81.457 28.2684 583.644 830.268 1523.8 1523.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 890 0.000256 512 205 360 52224 3.95194 1.76822 17.1116 52.4049 75.4088 75.5397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1580 0.000128 512 130 420 147968 5.2735 3.43126 36.3293 104.908 150.071 150.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1210 0.000128 4096 460 6300 109952 37.9554 28.3354 3052.47 837.963 3956.82 3956.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 830 0.001024 1024 290 420 11008 0.79728 0.751296 9.30422 51.2662 62.1937 62.2674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1460 0.001024 1024 130 180 18016 0.694272 4.82304 49.1134 54.6723 54.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1110 3.2e-05 4096 140 2220 561664 202.739 124.767 6131.31 3691.96 10151 10151.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1320 0.000128 512 410 300 110592 8.18294 3.40992 21.843 104.57 138.189 138.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1030 0.000256 512 180 300 61952 2.91392 1.72541 11.626 52.5388 68.9295 69.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1350 0.001024 512 430 300 12800 0.619904 0.362496 2.52243 13.2202 16.8237 16.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 280 0.000128 4096 67 5700 38912 80.1106 28.3335 1086.32 838.113 2033.04 2033.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 890 0.000256 512 205 360 52224 3.97142 1.77152 14.4534 52.4239 72.7933 72.9212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1580 0.000128 512 130 420 147968 5.28662 3.43267 24.1548 104.93 137.933 138.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1210 0.000128 4096 460 6300 109824 37.9612 28.3382 1992.93 838.13 2897.46 2897.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 830 0.001024 1024 290 420 11008 0.802784 0.748128 9.31533 51.3024 62.2431 62.3165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1460 0.001024 1024 130 180 17984 0.718848 4.80256 51.2897 56.8526 56.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1110 3.2e-05 4096 140 2220 561152 203.362 124.824 4286.6 3692.29 8307.36 8307.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1320 0.000128 512 410 300 110592 8.22109 3.40992 28.7172 104.594 145.125 145.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1030 0.000256 512 180 300 61440 2.9176 1.70189 15.8332 52.3929 72.9783 73.0849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1350 0.001024 512 430 300 12800 0.622592 0.363424 1.94486 13.2407 16.2736 16.3746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 280 0.000128 4096 67 5700 37888 80.2534 28.3135 691.444 835.541 1635.71 1635.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 890 0.000256 512 205 360 50688 3.95587 1.74736 12.8696 51.7946 70.5383 70.6706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1580 0.000128 512 130 420 147456 5.2855 3.42803 19.926 104.855 133.624 133.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1210 0.000128 4096 460 6300 109440 37.917 28.3382 1609.2 837.5 2513.06 2513.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 830 0.001024 1024 290 420 10944 0.79872 0.75728 9.2248 51.2814 62.1347 62.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1460 0.001024 1024 130 180 17952 0.710656 4.79677 51.31 56.8602 56.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1110 3.2e-05 4096 140 2220 560640 202.905 124.796 3638.46 3695.21 7661.65 7661.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1320 0.000128 512 410 300 107520 8.1785 3.39354 27.6859 103.535 142.972 143.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1030 0.000256 512 180 300 61440 2.90454 1.69882 15.5274 52.2683 72.5289 72.6405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1350 0.001024 512 430 300 12288 0.61856 0.364544 3.44704 13.097 17.6226 17.7147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 280 0.000128 4096 67 5700 36864 80.2673 28.2786 544.214 834.23 1487.15 1487.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 890 0.000256 512 205 360 51200 4.0128 1.77357 24.3018 52.4598 82.724 82.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1580 0.000128 512 130 420 147456 5.27974 3.40979 17.3567 104.618 130.792 130.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1210 0.000128 4096 460 6300 109056 37.9121 28.3221 1390.2 835.842 2292.38 2292.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 0.001024 1024 290 420 10752 0.795264 0.749568 9.03795 49.9965 60.652 60.7282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1460 0.001024 1024 130 180 17920 0.69424 4.78742 49.3075 54.8311 54.8864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1110 3.2e-05 4096 140 2220 561152 204.184 124.826 10252.8 3711.02 14293.1 14293.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1320 0.000128 512 410 300 110592 8.24995 3.40582 28.3568 104.624 144.822 144.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1030 0.000256 512 180 300 61440 2.92502 1.70534 18.2047 52.4267 75.3901 75.4995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1350 0.001024 512 430 300 12288 0.613568 0.3584 3.42931 12.9369 17.4361 17.5322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 280 0.000128 4096 67 5700 36864 80.5954 28.3135 473.054 835.648 1417.77 1417.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 890 0.000256 512 205 360 52480 3.98336 1.77619 20.7024 52.5815 79.2175 79.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1580 0.000128 512 130 420 147840 5.30816 3.41712 49.6119 104.916 163.395 163.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1210 0.000128 4096 460 6300 109920 38.1278 28.3955 4188.31 837.996 5092.94 5093.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 830 0.001024 1024 290 420 10960 0.798592 0.74752 14.6433 51.25 67.5114 67.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 0.001024 1024 130 180 18000 0.69488 4.05392 34.1878 38.981 39.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 3.2e-05 4096 140 2220 561600 203.798 125.099 7856.47 3694.47 11880.1 11880.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1320 0.000128 512 410 300 111360 8.21805 3.4169 29.8305 104.917 146.565 146.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 0.000256 512 180 300 61760 2.9345 1.71008 15.2564 52.5411 72.5716 72.6853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 0.001024 512 430 300 12640 0.619264 0.360448 3.43824 13.1573 17.673 17.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 280 0.000128 4096 67 5700 39040 80.4279 28.3956 1489.55 838.028 2436.56 2436.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 890 0.000256 512 205 360 51200 3.93309 1.74893 13.3315 51.7446 70.924 71.0524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1580 0.000128 512 130 420 147840 5.28816 3.4177 32.1108 104.941 145.901 146.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1210 0.000128 4096 460 6300 109760 37.9826 28.3812 2600.86 838.178 3505.5 3505.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 830 0.001024 1024 290 420 10880 0.796672 0.746304 14.3431 51.1987 67.1562 67.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 0.001024 1024 130 180 17920 0.690944 2.50198 42.6865 45.9222 45.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 3.2e-05 4096 140 2220 561280 203.036 124.915 5578.76 3696.6 9603.58 9603.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1320 0.000128 512 410 300 110080 8.27638 3.41661 19.1419 104.942 135.959 136.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1030 0.000256 512 180 300 60800 2.91456 1.69984 10.3189 52.1385 67.2006 67.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 0.001024 512 430 300 12480 0.615008 0.36416 2.52979 13.0744 16.6836 16.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 280 0.000128 4096 67 5700 38400 80.408 28.3754 914.215 838.22 1861.38 1861.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 890 0.000256 512 205 360 49920 4.01274 1.75309 11.0606 51.7802 68.7758 68.9132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1580 0.000128 512 130 420 146880 5.2975 3.41971 26.1523 104.535 139.552 139.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1210 0.000128 4096 460 6300 109440 38.1032 28.3978 2123.53 837.568 3027.7 3027.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 830 0.001024 1024 290 420 10560 0.797216 0.743936 14.0683 49.9856 65.6647 65.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1460 0.001024 1024 130 180 17880 0.693088 7.07693 44.1798 51.9918 52.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1110 3.2e-05 4096 140 2220 560640 203.496 124.963 4791.1 3707.95 8827.78 8828.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1320 0.000128 512 410 300 107520 8.21174 3.40032 15.3364 103.257 130.39 130.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1030 0.000256 512 180 300 61440 2.9239 1.70595 8.82883 52.3874 65.9913 66.0931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1350 0.001024 512 430 300 12480 0.619552 0.360448 2.28874 13.1018 16.4708 16.5647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 280 0.000128 4096 67 5700 38400 80.3095 28.3791 747.652 835.037 1691.54 1691.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 890 0.000256 512 205 360 51200 3.9313 1.7456 16.694 51.8353 74.3815 74.5115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1580 0.000128 512 130 420 145920 5.26746 3.42922 22.2779 104.207 135.313 135.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1210 0.000128 4096 460 6300 108800 37.8495 28.3116 1789.57 835.801 2691.63 2691.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 830 0.001024 1024 290 420 10560 0.794624 0.760928 14.0435 50.0571 65.7306 65.8029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1460 0.001024 1024 130 180 17760 0.69024 6.78707 47.0252 54.545 54.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1110 3.2e-05 4096 140 2220 560640 202.997 124.856 4264.81 3717.92 8310.84 8311.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1320 0.000128 512 410 300 107520 8.17488 3.39418 13.3003 103.359 128.414 128.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1030 0.000256 512 180 300 60160 2.89744 1.68608 20.6236 51.7991 77.1374 77.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1350 0.001024 512 430 300 12160 0.620928 0.360928 2.15226 13.139 16.3741 16.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 280 0.000128 4096 67 5700 35840 79.7405 28.2111 592.946 825.71 1526.76 1526.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 890 0.000256 512 205 360 51456 3.96899 1.7631 19.1569 52.2166 77.2762 77.4002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1580 0.000128 512 130 420 147456 5.28499 3.41581 45.2977 104.714 158.857 158.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1210 0.000128 4096 460 6300 109824 37.9817 28.3569 3826.09 837.357 4729.89 4729.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.001024 1024 290 420 10944 0.797248 0.746944 7.05667 51.1876 59.861 59.9385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 0.001024 1024 130 180 18000 0.708128 3.78842 50.5781 55.1185 55.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 3.2e-05 4096 140 2220 561408 203.094 124.929 7214.58 3691.23 11234.1 11234.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1320 0.000128 512 410 300 110592 8.12918 3.40886 27.2838 104.201 143.207 143.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 0.000256 512 180 300 61824 2.91261 1.70643 14.0066 52.4397 71.2187 71.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 0.001024 512 430 300 12672 0.62032 0.362016 2.77146 13.1791 17.0306 17.1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 280 0.000128 4096 67 5700 38400 80.3378 28.3525 1342.06 836.354 2287.27 2287.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 890 0.000256 512 205 360 50688 3.95094 1.74694 12.6051 51.7391 70.2135 70.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1580 0.000128 512 130 420 147456 5.27213 3.40803 30.1937 104.743 143.763 143.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1210 0.000128 4096 460 6300 109440 37.9379 28.3344 2403.93 836.636 3306.94 3307.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 830 0.001024 1024 290 420 10944 0.79888 0.753664 12.3951 51.2604 65.2789 65.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 0.001024 1024 130 180 17952 0.694112 2.52291 45.3232 48.582 48.6399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 3.2e-05 4096 140 2220 560640 202.74 124.796 4517.53 3709.91 8555.24 8555.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1320 0.000128 512 410 300 107520 8.16797 3.3961 17.923 103.201 132.87 133.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 0.000256 512 180 300 61440 2.90538 1.69549 9.45098 52.2277 66.401 66.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 0.001024 512 430 300 12288 0.617824 0.361504 1.88038 13.0827 16.0392 16.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 280 0.000128 4096 67 5700 36864 80.2902 28.282 811.499 832.647 1752.87 1753.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 890 0.000256 512 205 360 48384 3.99613 1.73891 10.0896 51.3816 67.3846 67.5169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1580 0.000128 512 130 420 146304 5.30518 3.41347 24.4323 104.632 137.931 138.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1210 0.000128 4096 460 6300 109440 38.0368 28.3744 1983.81 838.801 2889.13 2889.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 830 0.001024 1024 290 420 10656 0.800352 0.745472 12.095 51.2165 64.9288 65.0043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 0.001024 1024 130 180 17856 0.692864 2.05379 48.5224 51.3123 51.3705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 3.2e-05 4096 140 2220 561024 203.115 124.903 3730.86 3712.03 7771.19 7771.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1320 0.000128 512 410 300 105984 8.15475 3.38125 14.6184 102.311 128.651 128.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 0.000256 512 180 300 61056 2.90051 1.6937 7.83446 52.0478 64.6028 64.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 0.001024 512 430 300 12096 0.616384 0.35664 2.13203 12.9978 16.2005 16.2941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 280 0.000128 4096 67 5700 36864 79.9308 28.308 668.388 829.672 1606.47 1606.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 890 0.000256 512 205 360 49152 4.03341 1.74806 9.35949 51.8491 67.168 67.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1580 0.000128 512 130 420 145920 5.29072 3.40538 21.9407 104.389 135.175 135.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1210 0.000128 4096 460 6300 109056 37.9892 28.3238 1778.55 837.91 2682.88 2682.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 830 0.001024 1024 290 420 10752 0.792896 0.743424 12.1498 50.1005 63.8591 63.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 0.001024 1024 130 180 17856 0.691552 2.04278 45.8052 48.5818 48.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 3.2e-05 4096 140 2220 559104 203.367 124.852 4042.07 3695.56 8066.14 8066.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1320 0.000128 512 410 300 104448 8.37248 3.39674 12.4484 103.363 127.767 127.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1030 0.000256 512 180 300 59904 2.9087 1.6823 7.36243 51.8208 63.9025 64.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 0.001024 512 430 300 12288 0.622944 0.364544 1.96979 13.1588 16.2182 16.3158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 280 0.000128 4096 67 5700 33792 80.524 28.2153 553.382 825.655 1487.94 1488.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 890 0.000256 512 205 360 49920 3.99472 1.75126 9.07245 51.8457 66.838 66.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1580 0.000128 512 130 420 145920 5.31597 3.41734 19.1592 104.606 132.643 132.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1210 0.000128 4096 460 6300 108480 37.9946 28.3572 1537.07 835.516 2439.04 2439.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 830 0.001024 1024 290 420 10560 0.797344 0.75472 11.9752 51.1997 64.796 64.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1460 0.001024 1024 130 180 17760 0.692128 6.17306 48.194 55.1033 55.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1110 3.2e-05 4096 140 2220 560640 203.272 124.884 3646.76 3691.86 7667.05 7667.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1320 0.000128 512 410 300 107520 8.20707 3.40566 11.5703 103.322 126.69 126.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1030 0.000256 512 180 300 59520 2.9241 1.69146 6.49968 51.8151 63.0726 63.1728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1350 0.001024 512 430 300 12480 0.623168 0.362848 1.86474 13.1827 16.1326 16.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 280 0.000128 4096 67 5700 34560 80.3436 28.2563 493.206 825.244 1427.21 1427.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 890 0.000256 512 205 360 51968 3.99789 1.77434 18.6222 52.5065 77.0718 77.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1580 0.000128 512 130 420 147392 5.30637 3.4168 44.8134 104.754 158.437 158.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1210 0.000128 4096 460 6300 109984 38.0897 28.3894 3671.45 837.946 4575.98 4576.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.001024 1024 290 420 10864 0.79888 0.749568 6.35603 51.1854 59.1615 59.2346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 0.001024 1024 130 180 17976 0.711232 3.69629 51.2721 55.7236 55.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 3.2e-05 4096 140 2220 561344 203.666 125.041 6900.66 3702.92 10932.6 10932.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1320 0.000128 512 410 300 111104 8.21293 3.42016 26.7481 104.76 143.327 143.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 0.000256 512 180 300 61824 2.92627 1.71203 13.9924 52.4684 71.233 71.3416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 0.001024 512 430 300 12544 0.620608 0.361664 2.7553 13.1049 16.9385 17.0311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 280 0.000128 4096 67 5700 38528 80.4954 28.3788 1291.93 850.501 2251.47 2251.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 890 0.000256 512 205 360 50176 3.99421 1.75325 12.2288 51.93 70.0805 70.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1580 0.000128 512 130 420 146944 5.3023 3.41235 28.7346 104.779 142.378 142.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1210 0.000128 4096 460 6300 109760 37.9639 28.3587 2326.94 836.914 3230.29 3230.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.001024 1024 290 420 10752 0.796672 0.74752 4.23446 50.0553 55.9076 55.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 0.001024 1024 130 180 17920 0.745472 2.58662 51.2648 54.6396 54.6964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 3.2e-05 4096 140 2220 560896 203.261 124.975 4378.07 3692.3 8398.87 8399.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1320 0.000128 512 410 300 107520 8.22915 3.40173 17.0671 103.581 132.466 132.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 0.000256 512 180 300 61824 2.91744 1.70598 9.27357 52.4988 66.5321 66.6378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 0.001024 512 430 300 12544 0.618624 0.360448 1.93523 13.1385 16.1526 16.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 280 0.000128 4096 67 5700 37632 80.5657 28.3511 801.674 845.362 1756.11 1756.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 890 0.000256 512 205 360 51072 4.04525 1.77904 10.7444 52.5707 69.3097 69.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1580 0.000128 512 130 420 146496 5.33094 3.41837 24.2285 104.815 137.939 138.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1210 0.000128 4096 460 6300 109536 38.0755 28.3853 1962.06 837.207 2865.83 2865.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.001024 1024 290 420 10416 0.794624 0.74544 3.69104 49.9797 55.2852 55.3613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 0.001024 1024 130 180 17808 0.744992 2.0583 51.1895 54.0348 54.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 3.2e-05 4096 140 2220 560448 203.337 124.837 3704.39 3704.93 7737.77 7738.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1320 0.000128 512 410 300 107520 8.43187 3.4121 14.7205 104.82 131.572 131.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 0.000256 512 180 300 61824 2.93568 1.71136 7.89472 52.5339 65.2082 65.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 0.001024 512 430 300 12096 0.614592 0.356 1.81456 12.8748 15.7613 15.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 280 0.000128 4096 67 5700 37632 91.128 28.3883 676.553 859.336 1655.57 1655.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 890 0.000256 512 205 360 46592 4.00656 1.7207 9.32515 50.8541 66.0816 66.2096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1580 0.000128 512 130 420 146944 5.2967 3.40944 21.4558 104.954 135.261 135.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1210 0.000128 4096 460 6300 109312 37.9352 28.3326 1710.58 838.298 2615.25 2615.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 830 0.001024 1024 290 420 10752 0.796928 0.748384 10.7209 51.2858 63.6245 63.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 0.001024 1024 130 180 17696 0.691808 1.86742 46.7845 49.3869 49.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 3.2e-05 4096 140 2220 559104 203.264 124.869 3237 3696.97 7262.37 7262.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1320 0.000128 512 410 300 100352 8.31232 3.36659 11.9716 101.348 125.179 125.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 0.000256 512 180 300 60928 2.8992 1.69366 6.40314 52.0215 63.1465 63.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 0.001024 512 430 300 11648 0.617632 0.35744 1.41555 12.9294 15.4192 15.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 280 0.000128 4096 67 5700 35840 80.0191 28.2425 565.481 828.709 1502.61 1502.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 890 0.000256 512 205 360 49280 4.0113 1.74474 8.35197 51.4924 65.7743 65.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1580 0.000128 512 130 420 145600 5.28602 3.41504 18.6311 104.078 131.558 131.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1210 0.000128 4096 460 6300 108640 38.1857 28.3955 1508.38 837.303 2412.37 2412.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 830 0.001024 1024 290 420 10080 0.796032 0.745344 10.1265 50.0046 61.7452 61.8224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 0.001024 1024 130 180 17640 0.744544 1.58061 50.0833 52.4509 52.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 3.2e-05 4096 140 2220 557760 204.392 125.055 2889.65 3695.51 6914.89 6915.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1320 0.000128 512 410 300 107520 8.10893 3.38944 11.9888 102.578 126.249 126.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 0.000256 512 180 300 58240 2.92758 1.6783 6.02957 51.4474 62.2143 62.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 0.001024 512 430 300 12320 0.62304 0.360544 1.95677 13.1112 16.1506 16.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 280 0.000128 4096 67 5700 31360 81.0568 28.1948 436.841 819.375 1365.63 1365.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 890 0.000256 512 205 360 52224 3.9688 1.77357 18.3962 52.4662 76.7774 76.9063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1580 0.000128 512 130 420 147968 5.27738 3.4159 43.2324 105.016 157.087 157.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1210 0.000128 4096 460 6300 109824 37.9526 28.361 3426.75 838.814 4331.98 4332.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.001024 1024 290 420 11008 0.8008 0.752352 6.2041 51.3295 59.1585 59.2364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 0.001024 1024 130 180 17984 0.74208 3.54122 51.31 55.6348 55.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 3.2e-05 4096 140 2220 561152 203.149 124.812 6598.21 3699.45 10625.9 10626.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1320 0.000128 512 410 300 110592 8.20042 3.40973 26.0721 104.68 142.551 142.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 0.000256 512 180 300 61440 2.92125 1.70323 13.4701 52.4324 70.6562 70.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 0.001024 512 430 300 12800 0.622016 0.365536 2.64397 13.2503 16.9803 17.0754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 280 0.000128 4096 67 5700 37888 80.2747 28.3155 1196.18 836.171 2141.1 2141.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 890 0.000256 512 205 360 51200 4.01603 1.77053 12.9129 52.4594 71.3344 71.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1580 0.000128 512 130 420 147456 5.27027 3.40944 29.3709 104.619 142.819 142.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1210 0.000128 4096 460 6300 109056 37.9183 28.33 2320.45 835.624 3222.42 3222.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.001024 1024 290 420 10752 0.794176 0.749248 4.15149 49.989 55.7578 55.8292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 0.001024 1024 130 180 17920 0.74432 2.60541 51.2881 54.6815 54.7389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 3.2e-05 4096 140 2220 561152 203.057 124.856 4511.45 3692.49 8532.12 8532.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1320 0.000128 512 410 300 110592 8.21158 3.40582 17.7026 104.619 134.124 134.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 0.000256 512 180 300 61440 2.92765 1.70394 9.2623 52.4222 66.4493 66.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 0.001024 512 430 300 12288 0.6144 0.356352 2.00035 12.9362 16.0047 16.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 280 0.000128 4096 67 5700 36864 80.5928 28.3324 791.804 835.755 1736.65 1736.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 890 0.000256 512 205 360 49152 4.03923 1.75104 10.633 51.8196 68.4166 68.5467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1580 0.000128 512 130 420 145920 5.29603 3.40944 24.253 104.315 137.417 137.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1210 0.000128 4096 460 6300 109056 38.004 28.3241 1926.6 837.323 2830.36 2830.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.001024 1024 290 420 10752 0.796576 0.749568 3.69616 50.0763 55.3917 55.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 0.001024 1024 130 180 17856 0.74752 2.29357 51.286 54.3692 54.4264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 3.2e-05 4096 140 2220 559104 203.306 124.86 3736.68 3693.2 7758.31 7758.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1320 0.000128 512 410 300 104448 8.36851 3.39504 13.8086 103.293 129.052 129.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 0.000256 512 180 300 59904 2.91328 1.68432 7.61795 51.7843 64.1292 64.2358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 0.001024 512 430 300 12288 0.624 0.361728 1.61638 13.1522 15.8529 15.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 280 0.000128 4096 67 5700 33792 80.5791 28.2235 602.392 829.336 1540.69 1540.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 890 0.000256 512 205 360 49152 4.11398 1.77357 10.1276 52.5947 68.7838 68.9152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1580 0.000128 512 130 420 147456 5.27942 3.41462 22.9864 104.8 136.625 136.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1210 0.000128 4096 460 6300 108544 38.0018 28.3378 1741.93 837.082 2645.47 2645.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.001024 1024 290 420 10240 0.790528 0.740064 3.35357 49.8496 54.807 54.8844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 0.001024 1024 130 180 17664 0.741856 2.22358 50.0849 53.0941 53.1512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 3.2e-05 4096 140 2220 561152 202.923 124.841 3466.44 3701.11 7495.57 7495.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1320 0.000128 512 410 300 106496 8.44928 3.4113 13.6951 104.805 130.543 130.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 0.000256 512 180 300 61440 2.93286 1.70787 7.12006 52.557 64.4495 64.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 0.001024 512 430 300 11264 0.609888 0.34992 1.68064 12.6908 15.4273 15.5239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 280 0.000128 4096 67 5700 36864 80.7241 28.3324 602.75 837.203 1549.17 1549.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 890 0.000256 512 205 360 51200 3.96701 1.75309 9.7992 51.8875 67.5839 67.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1580 0.000128 512 130 420 143360 5.26474 3.39763 20.1231 103.347 132.282 132.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1210 0.000128 4096 460 6300 107520 37.9526 28.287 1579.56 832.516 2478.43 2478.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.001024 1024 290 420 10240 0.800288 0.757824 8.12858 51.295 61.0551 61.1308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 0.001024 1024 130 180 17600 0.691776 1.93549 48.3203 50.99 51.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 3.2e-05 4096 140 2220 560640 203.118 124.937 3154.22 3696.64 7179.19 7179.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1320 0.000128 512 410 300 102400 8.50698 3.39552 11.9515 103.351 127.388 127.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 0.000256 512 180 300 58880 2.94083 1.68832 6.49827 51.856 63.1155 63.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 0.001024 512 430 300 11520 0.638048 0.3688 1.61046 13.2356 15.9551 16.0501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 280 0.000128 4096 67 5700 35840 79.8948 28.2282 532.709 829.103 1470.1 1470.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 890 0.000256 512 205 384 55808 3.80176 1.76893 18.2204 52.4001 76.369 76.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1580 0.000128 512 130 448 147456 5.2872 3.42934 38.1215 104.912 151.881 151.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1210 0.000128 4096 460 6272 110336 37.8844 28.3381 3004.27 837.986 3908.59 3908.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 830 0.001024 1024 290 448 10432 0.80048 0.763232 9.05475 51.2626 61.9512 62.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1460 0.001024 1024 130 128 18432 0.693056 3.45046 50.8016 54.9888 55.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1110 3.2e-05 4096 140 2240 561408 202.984 124.787 6060.32 3693.38 10081.7 10082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1320 0.000128 512 410 320 108544 8.30922 3.40582 22.5488 104.572 139.018 139.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1030 0.000256 512 180 256 61440 2.92218 1.72851 10.4252 52.5364 67.7431 67.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1350 0.001024 512 430 320 12416 0.624768 0.362592 2.56464 13.2181 16.87 16.9574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 280 0.000128 4096 67 5696 39424 79.9466 28.33 1081.33 850.116 2039.89 2040.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 890 0.000256 512 205 384 55296 3.85392 1.76886 14.6399 52.4607 72.8984 73.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1580 0.000128 512 130 448 147456 5.2952 3.43293 24.9125 105.005 138.773 138.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1210 0.000128 4096 460 6272 110336 37.93 28.3485 1928.37 838.721 2833.49 2833.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 830 0.001024 1024 290 448 10368 0.801344 0.764 9.05469 51.3229 62.0155 62.0891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1460 0.001024 1024 130 128 18368 0.695648 3.42835 48.2587 52.4261 52.4808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1110 3.2e-05 4096 140 2240 561152 203.338 124.803 4185.1 3695.75 8209.27 8209.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1320 0.000128 512 410 320 108544 8.35933 3.41155 29.4357 104.664 146.059 146.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1030 0.000256 512 180 256 60928 2.9273 1.70189 13.3676 52.4325 70.5587 70.6642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1350 0.001024 512 430 320 12288 0.627008 0.363712 1.98806 13.2484 16.3231 16.4234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 280 0.000128 4096 67 5696 38912 79.8769 28.31 685.978 836.127 1630.46 1630.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 890 0.000256 512 205 384 53760 3.83494 1.7495 12.9544 51.795 70.5063 70.6361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1580 0.000128 512 130 448 146688 5.304 3.42893 20.7557 104.854 134.47 134.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1210 0.000128 4096 460 6272 109824 37.9064 28.3208 1586.24 837.509 2490.08 2490.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 830 0.001024 1024 290 448 10368 0.802016 0.761792 8.99578 51.2837 61.9156 61.9898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1460 0.001024 1024 130 128 18336 0.694272 3.42326 48.1372 52.2995 52.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1110 3.2e-05 4096 140 2240 560640 202.898 124.799 3600.41 3695.8 7624.18 7624.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1320 0.000128 512 410 320 104448 8.3687 3.39558 28.0333 103.316 143.3 143.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1030 0.000256 512 180 256 60672 2.92336 1.69776 13.1327 52.2755 70.1592 70.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1350 0.001024 512 430 320 11904 0.618688 0.360288 3.44006 13.0939 17.6155 17.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 280 0.000128 4096 67 5696 38400 79.6797 28.2822 561.11 833.479 1502.71 1502.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 890 0.000256 512 205 384 55296 3.8712 1.77357 12.5565 52.5066 70.8854 71.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1580 0.000128 512 130 448 146432 5.30512 3.43094 17.959 104.719 131.543 131.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1210 0.000128 4096 460 6272 109568 37.8702 28.3183 1368.72 836.4 2271.42 2271.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 830 0.001024 1024 290 448 9984 0.795552 0.751584 8.74586 50.0159 60.3797 60.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1460 0.001024 1024 130 128 18304 0.69104 3.4185 48.968 53.1211 53.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1110 3.2e-05 4096 140 2240 561152 204.116 124.806 10106.7 3696.27 14132.2 14132.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1320 0.000128 512 410 320 106496 8.45936 3.40928 28.3818 107.061 147.499 147.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1030 0.000256 512 180 256 60416 2.9424 1.70189 15.792 52.4762 73.0419 73.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1350 0.001024 512 430 320 11776 0.6144 0.363808 3.41533 12.9488 17.4393 17.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 280 0.000128 4096 67 5696 38912 79.9082 28.3138 491.7 836.543 1436.63 1436.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 890 0.000256 512 205 384 56320 3.83094 1.78176 21.8479 52.6208 80.2531 80.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1580 0.000128 512 130 448 147200 5.31933 3.41709 50.6224 105.002 164.511 164.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1210 0.000128 4096 460 6272 110400 38.0619 28.3957 4035.28 838.68 4940.52 4940.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 830 0.001024 1024 290 448 10400 0.803392 0.760064 13.9611 51.2715 66.8671 66.9444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 0.001024 1024 130 128 18440 0.697344 2.89005 46.2541 49.8848 49.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 3.2e-05 4096 140 2240 561600 203.743 125.137 7606.22 3695.91 11631.3 11631.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1320 0.000128 512 410 320 108800 8.36726 3.41834 29.8154 105.002 146.784 146.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 0.000256 512 180 256 61440 2.94019 1.71008 13.3334 52.5863 70.6964 70.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 0.001024 512 430 320 12320 0.625184 0.362624 3.43478 13.1692 17.6928 17.7828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 280 0.000128 4096 67 5696 39040 80.4276 28.392 1435.99 841.044 2386.02 2386.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 890 0.000256 512 205 384 55040 3.7831 1.75027 14.1649 51.7902 71.6596 71.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1580 0.000128 512 130 448 147200 5.31056 3.42214 32.6486 105.027 146.554 146.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1210 0.000128 4096 460 6272 110400 37.9638 28.3749 2456.22 838.888 3361.55 3361.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 830 0.001024 1024 290 448 10240 0.7968 0.755328 13.742 51.2164 66.5835 66.6522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 0.001024 1024 130 128 18400 0.694272 1.77971 44.0795 46.5964 46.6531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 3.2e-05 4096 140 2240 561280 202.999 124.909 5271.57 3694.61 9294.35 9294.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1320 0.000128 512 410 320 107520 8.42701 3.41594 18.9791 105.03 136.038 136.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1030 0.000256 512 180 256 60800 2.91658 1.69725 9.14688 52.1813 66.0715 66.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 0.001024 512 430 320 12160 0.617024 0.360448 2.54778 13.0886 16.7134 16.8018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 280 0.000128 4096 67 5696 38400 80.4156 28.3887 859.927 838.941 1807.83 1807.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 890 0.000256 512 205 384 53760 3.8657 1.75187 11.4048 51.802 68.9969 69.1275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1580 0.000128 512 130 448 145920 5.32582 3.41789 26.4809 104.603 139.973 140.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1210 0.000128 4096 460 6272 109920 38.0712 28.3847 2029.78 838.071 2934.42 2934.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 830 0.001024 1024 290 448 10080 0.7976 0.75808 13.5092 50.004 65.1429 65.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1460 0.001024 1024 130 128 18360 0.69632 1.56058 47.6524 49.9536 50.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 3.2e-05 4096 140 2240 560640 203.49 124.957 4570.24 3690.86 8589.83 8590.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1320 0.000128 512 410 320 103680 8.42736 3.3985 15.0734 103.316 130.402 130.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1030 0.000256 512 180 256 60480 2.95632 1.70803 7.69251 52.4101 64.9019 65.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1350 0.001024 512 430 320 12000 0.623936 0.361024 2.28288 13.1096 16.4759 16.5724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 280 0.000128 4096 67 5696 38400 80.3454 28.3694 713.629 835.52 1658.03 1658.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 890 0.000256 512 205 384 53760 3.83795 1.74794 13.7158 51.8007 71.2793 71.4076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1580 0.000128 512 130 448 145920 5.26653 3.4304 23.0903 104.14 136.054 136.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1210 0.000128 4096 460 6272 109440 37.7957 28.313 1734.94 835.219 2636.37 2636.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 830 0.001024 1024 290 448 9920 0.796672 0.749568 13.3572 50.0389 65.0163 65.0919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1460 0.001024 1024 130 128 18240 0.692256 4.92701 44.6557 50.3193 50.3767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1110 3.2e-05 4096 140 2240 560640 202.914 124.87 4097.7 3714.73 8140.48 8140.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1320 0.000128 512 410 320 102400 8.47731 3.39606 13.4154 103.281 128.752 128.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1030 0.000256 512 180 256 60160 2.90061 1.70413 6.97226 51.7651 63.4693 63.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1350 0.001024 512 430 320 12160 0.622592 0.360608 2.19216 13.1303 16.4037 16.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 280 0.000128 4096 67 5696 35840 79.7608 28.2132 572.442 825.098 1505.67 1505.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 890 0.000256 512 205 384 54400 3.83149 1.75331 15.6647 51.8241 73.2484 73.3743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1580 0.000128 512 130 448 145600 5.32627 3.43546 21.0224 104.368 134.281 134.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1210 0.000128 4096 460 6272 109600 38.1057 28.3941 1586.08 837.891 2490.58 2490.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 830 0.001024 1024 290 448 10000 0.79872 0.7568 13.414 50.0839 65.1239 65.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1460 0.001024 1024 130 128 18200 0.692288 4.91398 44.4174 50.0679 50.1228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1110 3.2e-05 4096 140 2240 560000 204.02 125.111 3833.3 3711.29 7873.98 7874.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1320 0.000128 512 410 320 102400 8.51539 3.40154 38.3652 103.3 153.761 153.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1030 0.000256 512 180 256 59200 2.94099 1.6881 18.6379 51.7846 75.1938 75.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1350 0.001024 512 430 320 12000 0.627648 0.368576 2.12554 13.1538 16.3735 16.4721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 280 0.000128 4096 67 5696 35200 80.2693 28.2807 515.882 825.101 1449.69 1449.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 890 0.000256 512 205 384 55296 3.81603 1.76538 20.5249 52.281 78.5613 78.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1580 0.000128 512 130 448 147072 5.28186 3.41402 46.5783 104.823 160.245 160.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1210 0.000128 4096 460 6272 110208 37.9299 28.3686 3704.54 838.282 4609.23 4609.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.001024 1024 290 448 10368 0.798944 0.759872 6.75216 51.2169 59.6006 59.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 0.001024 1024 130 128 18432 0.698752 2.74432 50.2686 53.7556 53.8111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 3.2e-05 4096 140 2240 561408 203.125 124.943 6999.04 3696.59 11024 11024.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1320 0.000128 512 410 320 107520 8.32035 3.41114 27.4065 104.311 143.628 143.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 0.000256 512 180 256 61056 2.93235 1.70835 12.2789 52.4993 69.551 69.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 0.001024 512 430 320 12288 0.622816 0.363872 2.74614 13.193 17.027 17.1151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 280 0.000128 4096 67 5696 39168 80.0428 28.3405 1322.89 848.845 2280.28 2280.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 890 0.000256 512 205 384 53760 3.83222 1.75123 13.5893 51.7866 71.1379 71.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1580 0.000128 512 130 448 146688 5.30883 3.41104 30.9825 104.842 144.692 144.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1210 0.000128 4096 460 6272 109824 37.8867 28.3263 2314.6 837.397 3218.31 3218.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 830 0.001024 1024 290 448 10368 0.798944 0.763904 11.8657 51.2789 64.7802 64.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 0.001024 1024 130 128 18336 0.69328 1.73261 48.1482 50.6179 50.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 3.2e-05 4096 140 2240 560640 202.702 124.8 4381.36 3724.63 8433.77 8434.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1320 0.000128 512 410 320 104448 8.35059 3.39718 17.4776 103.298 132.713 132.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 0.000256 512 180 256 60672 2.91933 1.69674 8.25587 52.2648 65.2657 65.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 0.001024 512 430 320 11904 0.62464 0.36064 1.92784 13.0945 16.1093 16.2031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 280 0.000128 4096 67 5696 38400 79.6834 28.2829 814.058 845.063 1767.25 1767.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 890 0.000256 512 205 384 52992 3.80858 1.74022 11.0799 51.2737 68.0729 68.2031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1580 0.000128 512 130 448 146304 5.30707 3.41664 25.0891 104.556 138.514 138.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1210 0.000128 4096 460 6272 110016 37.9884 28.4084 1916.08 838.234 2820.81 2820.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 830 0.001024 1024 290 448 10080 0.796928 0.75664 11.5654 51.1973 64.39 64.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 0.001024 1024 130 128 18288 0.6952 1.4103 46.1052 48.2525 48.3083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 3.2e-05 4096 140 2240 561024 203.149 124.908 3614.17 3691.1 7633.6 7633.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1320 0.000128 512 410 320 101376 8.41613 3.38147 13.9986 102.239 128.219 128.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 0.000256 512 180 256 59904 2.92848 1.6921 6.8087 52.0114 63.5666 63.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 0.001024 512 430 320 11520 0.620704 0.357088 1.99238 12.9922 16.0587 16.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 280 0.000128 4096 67 5696 36864 79.9179 28.3083 644.798 829.09 1582.28 1582.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 890 0.000256 512 205 384 52224 3.91478 1.75104 9.70464 51.8142 67.3568 67.4898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1580 0.000128 512 130 448 145920 5.28886 3.40637 22.224 104.313 135.387 135.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1210 0.000128 4096 460 6272 109824 37.9298 28.3294 1691.48 837.316 2595.17 2595.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 830 0.001024 1024 290 448 9984 0.796416 0.761664 11.4011 50.0773 63.1089 63.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 0.001024 1024 130 128 18240 0.693664 1.24957 46.49 48.4774 48.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 3.2e-05 4096 140 2240 559104 203.355 124.868 3822.9 3712.47 7863.86 7864.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1320 0.000128 512 410 320 104448 8.3633 3.39818 12.5806 103.286 127.812 127.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1030 0.000256 512 180 256 59904 2.90227 1.6857 6.58355 51.7868 63.0864 63.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 0.001024 512 430 320 11520 0.628736 0.362272 1.9656 13.151 16.2045 16.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 280 0.000128 4096 67 5696 36864 79.5352 28.2276 571.127 825.124 1504.17 1504.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 890 0.000256 512 205 384 53760 3.84925 1.74954 8.91366 51.8905 66.5793 66.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1580 0.000128 512 130 448 145920 5.31376 3.41558 19.7245 104.697 133.295 133.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1210 0.000128 4096 460 6272 109440 37.905 28.3596 1488.16 836.241 2390.78 2390.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 830 0.001024 1024 290 448 10080 0.7968 0.757216 11.5571 51.2173 64.4028 64.4751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1460 0.001024 1024 130 128 18240 0.695264 1.36602 45.8749 47.979 48.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 3.2e-05 4096 140 2240 560640 203.267 124.919 3504.51 3692.68 7525.66 7525.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1320 0.000128 512 410 320 99840 8.64134 3.39872 11.3917 103.409 127.019 127.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1030 0.000256 512 180 256 59520 2.9208 1.69203 5.77043 51.9829 62.496 62.5948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1350 0.001024 512 430 320 11520 0.63232 0.36864 1.84538 13.1882 16.1328 16.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 280 0.000128 4096 67 5696 34560 80.3391 28.2583 474.507 826.039 1409.3 1409.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 890 0.000256 512 205 384 55552 3.86035 1.7759 19.3134 52.5455 77.6728 77.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1580 0.000128 512 130 448 146944 5.31267 3.41514 45.2114 104.837 158.919 159.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1210 0.000128 4096 460 6272 110208 38.0768 28.3865 3490.44 838.584 4395.6 4395.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.001024 1024 290 448 10304 0.797184 0.762016 6.26298 51.2047 59.1014 59.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 0.001024 1024 130 128 18424 0.745472 2.59805 51.3246 54.7102 54.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 3.2e-05 4096 140 2240 560896 203.937 125.094 6561.34 3698.46 10589.1 10589.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1320 0.000128 512 410 320 107520 8.41869 3.42077 26.534 104.846 143.404 143.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 0.000256 512 180 256 60928 2.94886 1.70803 11.6217 52.5102 68.9192 69.0272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 0.001024 512 430 320 12096 0.621184 0.362336 2.68112 13.1144 16.8764 16.9678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 280 0.000128 4096 67 5696 38528 80.534 28.3829 1226.84 837.534 2173.46 2173.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 890 0.000256 512 205 384 53760 3.85642 1.75552 12.9558 51.9445 70.6921 70.8211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1580 0.000128 512 130 448 146944 5.30992 3.41552 29.2763 104.794 142.938 143.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1210 0.000128 4096 460 6272 109760 37.9658 28.3635 2217.39 837.036 3120.86 3120.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.001024 1024 290 448 10080 0.79856 0.758944 4.01069 50.066 55.7129 55.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 0.001024 1024 130 128 18368 0.749056 1.67526 51.3035 53.7698 53.8235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 3.2e-05 4096 140 2240 560896 203.274 124.968 4206.98 3694.25 8229.75 8230
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1320 0.000128 512 410 320 103936 8.44096 3.40378 17.0039 103.594 132.627 132.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 0.000256 512 180 256 60928 2.94611 1.70678 7.57738 52.5019 64.8622 64.9763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 0.001024 512 430 320 12096 0.621248 0.361088 1.8209 13.1388 16.0415 16.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 280 0.000128 4096 67 5696 37632 80.566 28.3577 763.814 837.057 1709.96 1710.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 890 0.000256 512 205 384 53760 3.9463 1.77578 11.2485 52.5732 69.7127 69.8421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1580 0.000128 512 130 448 146496 5.3312 3.42211 24.6804 104.815 138.395 138.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1210 0.000128 4096 460 6272 109536 38.0828 28.3834 1864.02 837.195 2767.79 2767.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.001024 1024 290 448 10080 0.796544 0.755712 3.72966 49.982 55.337 55.4127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 0.001024 1024 130 128 18312 0.745376 1.66298 51.2974 53.7484 53.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 3.2e-05 4096 140 2240 559104 203.988 125.051 3547.93 3692.94 7570.18 7570.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1320 0.000128 512 410 320 107520 8.42976 3.41443 14.9459 104.82 131.788 131.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 0.000256 512 180 256 60480 2.96413 1.71222 6.7841 52.5349 64.1248 64.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 0.001024 512 430 320 11424 0.62064 0.356672 1.45462 12.877 15.409 15.4975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 280 0.000128 4096 67 5696 37632 80.7707 28.3894 649.289 837.292 1595.9 1596.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 890 0.000256 512 205 384 50176 3.86982 1.71978 9.26 50.8438 65.8674 65.9975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1580 0.000128 512 130 448 146944 5.30384 3.40717 21.9651 104.93 135.75 135.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1210 0.000128 4096 460 6272 109312 37.9333 28.3323 1632.98 838.088 2537.43 2537.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 830 0.001024 1024 290 448 9856 0.80128 0.760064 9.95126 51.2783 62.8657 62.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 0.001024 1024 130 128 18144 0.693344 1.42426 49.6515 51.8102 51.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 3.2e-05 4096 140 2240 559104 203.206 124.858 3116.76 3700.43 7145.51 7145.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1320 0.000128 512 410 320 100352 8.31296 3.36573 12.2586 101.327 125.45 125.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 0.000256 512 180 256 59136 2.93952 1.69194 5.56227 52.0086 62.3318 62.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 0.001024 512 430 320 11648 0.618848 0.356512 1.45248 12.9215 15.4484 15.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 280 0.000128 4096 67 5696 35840 80.0278 28.244 540.937 828.593 1477.96 1478.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 890 0.000256 512 205 384 53760 3.82854 1.74285 8.95235 51.4513 66.1501 66.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1580 0.000128 512 130 448 145600 5.28182 3.4111 19.0955 104.005 131.941 132.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1210 0.000128 4096 460 6272 109760 38.1088 28.4017 1458.12 836.728 2361.46 2361.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 830 0.001024 1024 290 448 9520 0.794624 0.756288 9.35958 49.9876 60.9725 61.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 0.001024 1024 130 128 18200 0.747808 1.08179 51.3 53.1733 53.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 3.2e-05 4096 140 2240 557760 204.365 125.068 2795.9 3692.15 6817.75 6817.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1320 0.000128 512 410 320 98560 8.62419 3.38944 10.7242 102.731 125.653 125.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 0.000256 512 180 256 58240 2.93206 1.67936 5.37421 51.418 61.5304 61.6465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 0.001024 512 430 320 11200 0.634784 0.360448 1.68301 13.1023 15.8784 15.9733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 280 0.000128 4096 67 5696 31360 81.0564 28.1764 419.953 818.742 1348.09 1348.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 890 0.000256 512 205 384 55296 3.86861 1.76979 19.7686 52.454 78.0307 78.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1580 0.000128 512 130 448 147456 5.2985 3.41258 45.6152 104.991 159.462 159.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1210 0.000128 4096 460 6272 110336 37.9213 28.3491 3418.47 838.858 4323.71 4323.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.001024 1024 290 448 10368 0.800576 0.772096 6.23002 51.3209 59.1946 59.2701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 0.001024 1024 130 128 18368 0.743648 2.66944 51.2534 54.711 54.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 3.2e-05 4096 140 2240 561152 203.138 124.807 6558.96 3694.46 10581.6 10581.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1320 0.000128 512 410 320 108544 8.31581 3.40736 26.7804 104.651 143.337 143.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 0.000256 512 180 256 60928 2.92691 1.70173 11.7634 52.4198 68.9466 69.0523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 0.001024 512 430 320 12288 0.626688 0.364544 2.75629 13.2485 17.0963 17.1848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 280 0.000128 4096 67 5696 38912 79.9176 28.314 1220.03 836.043 2164.46 2164.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 890 0.000256 512 205 384 55296 3.86435 1.77203 13.9646 52.5094 72.2856 72.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1580 0.000128 512 130 448 146432 5.29763 3.40861 30.4372 104.718 144.012 144.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1210 0.000128 4096 460 6272 109568 37.866 28.3279 2264.63 836.403 3167.33 3167.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.001024 1024 290 448 9984 0.792576 0.753728 4.28662 50.0166 55.9224 55.9949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 0.001024 1024 130 128 18304 0.74336 1.93126 51.2568 53.9729 54.0289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 3.2e-05 4096 140 2240 561152 203.09 124.789 4428.93 3714.44 8471.51 8471.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1320 0.000128 512 410 320 106496 8.44995 3.41053 17.9536 104.72 134.722 134.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 0.000256 512 180 256 60416 2.94294 1.70525 7.93757 52.4731 65.1913 65.2979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 0.001024 512 430 320 11776 0.617664 0.355552 1.93715 12.9494 15.9558 16.0474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 280 0.000128 4096 67 5696 38912 79.947 28.3334 815.926 836.597 1760.96 1761.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 890 0.000256 512 205 384 52224 3.92128 1.75104 10.9828 51.8569 68.6821 68.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1580 0.000128 512 130 448 145920 5.29024 3.40912 25.225 104.402 138.471 138.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1210 0.000128 4096 460 6272 109824 37.9496 28.3287 1883.27 838.026 2787.68 2787.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.001024 1024 290 448 9984 0.796672 0.756672 3.76342 50.1 55.4874 55.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 0.001024 1024 130 128 18240 0.742112 1.46595 51.2534 53.5045 53.5607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 3.2e-05 4096 140 2240 559104 203.295 124.872 3668.21 3696.22 7692.85 7693.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1320 0.000128 512 410 320 104448 8.37226 3.39968 14.3921 103.373 129.715 129.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 0.000256 512 180 256 59904 2.90854 1.68451 6.94006 51.8214 63.487 63.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 0.001024 512 430 320 11520 0.629408 0.36368 1.6496 13.1605 15.902 15.9949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 280 0.000128 4096 67 5696 36864 79.5456 28.2276 636.466 825.784 1570.18 1570.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 890 0.000256 512 205 384 53248 3.95651 1.77357 10.8429 52.5924 69.3384 69.4702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1580 0.000128 512 130 448 145408 5.3232 3.41155 23.3701 104.805 137.054 137.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1210 0.000128 4096 460 6272 109568 37.9267 28.3165 1702.4 837.072 2605.82 2605.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.001024 1024 290 448 9728 0.7936 0.751552 2.97165 49.8479 54.4354 54.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 0.001024 1024 130 128 18176 0.743616 1.69562 51.2553 53.7385 53.7942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 3.2e-05 4096 140 2240 561152 202.982 124.84 3384.72 3719.5 7432.31 7432.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1320 0.000128 512 410 320 106496 8.4567 3.40976 14.1519 104.803 131.003 131.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 0.000256 512 180 256 59392 2.97472 1.70803 6.16931 52.5589 63.5445 63.6543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 0.001024 512 430 320 11264 0.610304 0.356352 1.69827 12.6892 15.454 15.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 280 0.000128 4096 67 5696 36864 80.7116 28.3238 584.012 837.2 1530.4 1530.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 890 0.000256 512 205 384 51200 3.96326 1.75488 10.2492 51.9465 68.0875 68.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1580 0.000128 512 130 448 143360 5.26986 3.40022 21.056 103.472 133.341 133.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1210 0.000128 4096 460 6272 108800 37.8347 28.2876 1562.29 833.599 2462.12 2462.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.001024 1024 290 448 9600 0.8008 0.74752 3.3151 51.3262 56.2619 56.3351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 0.001024 1024 130 128 17920 0.7376 1.37501 49.9485 52.1055 52.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 3.2e-05 4096 140 2240 560640 203.215 124.905 3117.46 3700.7 7146.54 7146.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1320 0.000128 512 410 320 102400 8.50214 3.39763 12.4409 103.471 127.989 128.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 0.000256 512 180 256 58880 2.94499 1.68845 5.7425 51.9138 62.4236 62.5314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 0.001024 512 430 320 11520 0.637632 0.362496 1.67485 13.2499 16.0226 16.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 280 0.000128 4096 67 5696 35840 79.8635 28.2276 524.934 830.115 1463.3 1463.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 890 0.000256 512 205 384 49152 3.81101 1.69779 9.07242 49.8809 64.6334 64.7629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1580 0.000128 512 130 448 144384 5.24272 3.39558 20.4755 103.417 132.676 132.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1210 0.000128 4096 460 6272 109056 37.891 28.3245 1472.75 834.23 2373.3 2373.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 830 0.001024 1024 290 448 9216 0.77616 0.727168 8.47414 49.3133 59.3647 59.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 0.001024 1024 130 128 18048 0.693824 1.53197 49.8235 52.0924 52.1472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 3.2e-05 4096 140 2240 559104 203.399 124.862 2962.05 3699.06 6989.63 6989.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1320 0.000128 512 410 320 98304 8.18669 3.34669 11.5073 99.3006 122.523 122.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 0.000256 512 180 256 58368 2.9577 1.68755 5.7305 51.9066 62.4087 62.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 0.001024 512 430 320 10752 0.616704 0.350976 1.96806 12.762 15.8 15.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 280 0.000128 4096 67 5696 36864 79.6189 28.2132 509.246 826.036 1443.28 1443.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 890 0.000256 512 205 384 50688 4.01488 1.77562 24.1941 52.5629 82.7227 82.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1580 0.000128 512 130 512 143872 5.40285 3.41606 70.7555 104.883 184.596 184.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1210 0.000128 4096 460 6272 110080 38.0081 28.3711 2999.74 838.113 3904.34 3904.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 0.001024 1024 290 512 8416 0.799168 0.755712 8.7761 51.2805 61.6864 61.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1460 0.001024 1024 130 128 18464 0.696992 3.43882 48.6566 52.8356 52.8921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1110 3.2e-05 4096 140 2304 557952 205.975 125.428 11223.9 3711.15 15266.8 15267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1320 0.000128 512 410 384 86528 9.64707 3.4112 34.5194 104.892 152.655 152.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1030 0.000256 512 180 256 61440 2.93187 1.70806 16.0347 52.5268 73.3283 73.4385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1350 0.001024 512 430 384 9728 0.649792 0.365984 3.4399 13.2081 17.7654 17.8462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 280 0.000128 4096 67 5760 37888 80.5553 28.3648 1047.75 837.789 1994.63 1994.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 890 0.000256 512 205 384 50176 4.02624 1.76838 16.9502 52.3952 75.3122 75.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1580 0.000128 512 130 512 143872 5.38032 3.41014 49.0745 104.897 162.911 163.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1210 0.000128 4096 460 6272 109952 37.9105 28.3429 3345.09 837.816 4249.27 4249.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 830 0.001024 1024 290 512 8384 0.79872 0.760096 9.59222 51.2592 62.4829 62.5573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1460 0.001024 1024 130 128 18432 0.703232 3.64134 51.2748 55.6644 55.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1110 3.2e-05 4096 140 2304 557824 205.023 125.337 6882.75 3712.65 10926 10926.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1320 0.000128 512 410 384 86016 9.59366 3.40787 23.6675 104.552 141.405 141.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1030 0.000256 512 180 256 61440 2.92989 1.70614 11.6191 52.5304 68.9325 69.0318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1350 0.001024 512 430 384 9728 0.651552 0.362496 2.6711 13.2185 17.0043 17.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 280 0.000128 4096 67 5760 37888 80.4193 28.3445 1172.69 838.013 2119.64 2119.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 890 0.000256 512 205 384 50176 4.05869 1.77299 13.4364 52.4167 71.8588 71.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1580 0.000128 512 130 512 143872 5.37677 3.43133 33.608 104.914 147.456 147.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1210 0.000128 4096 460 6272 109824 37.9651 28.3383 2164.09 838.016 3068.52 3068.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 830 0.001024 1024 290 512 8320 0.801312 0.765952 9.60048 51.299 62.5408 62.6299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1460 0.001024 1024 130 128 18368 0.693888 3.62086 48.2407 52.5979 52.6531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1110 3.2e-05 4096 140 2304 557568 205.301 125.333 4751.27 3722.89 8805.06 8805.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1320 0.000128 512 410 384 86016 9.6015 3.4135 16.1962 104.575 133.967 134.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1030 0.000256 512 180 256 60928 2.92938 1.72442 14.0703 52.3813 71.2318 71.3316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1350 0.001024 512 430 384 9728 0.652064 0.370208 2.04941 13.2386 16.4096 16.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 280 0.000128 4096 67 5760 36864 80.5658 28.3463 740.816 848.119 1706.69 1706.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 890 0.000256 512 205 384 49152 4.0128 1.74794 13.1589 51.7437 70.8387 70.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1580 0.000128 512 130 512 143616 5.37066 3.43126 27.0465 104.748 140.724 140.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1210 0.000128 4096 460 6272 109440 37.9288 28.3297 1764.53 836.809 2667.7 2667.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 830 0.001024 1024 290 512 8256 0.800672 0.763104 9.40048 51.2552 62.2899 62.3638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1460 0.001024 1024 130 128 18336 0.6928 3.61139 51.2318 55.5808 55.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1110 3.2e-05 4096 140 2304 556800 205.241 125.357 4080.06 3713.1 8124.04 8124.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1320 0.000128 512 410 384 82944 9.58349 3.39427 27.7857 103.205 144.148 144.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1030 0.000256 512 180 256 60672 2.92685 1.70189 13.8203 52.2175 70.7934 70.9008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1350 0.001024 512 430 384 9216 0.650304 0.361344 1.87456 13.083 16.0685 16.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 280 0.000128 4096 67 5760 36864 80.2948 28.2865 602.902 832.739 1544.38 1544.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 890 0.000256 512 205 384 49152 4.10179 1.77178 12.2673 52.4575 70.7686 70.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1580 0.000128 512 130 512 143360 5.37542 3.42838 24.4649 104.618 138.017 138.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1210 0.000128 4096 460 6272 109056 37.9279 28.3279 1573.33 835.623 2475.31 2475.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 830 0.001024 1024 290 512 7936 0.792576 0.74992 9.1328 49.9892 60.7376 60.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1460 0.001024 1024 130 128 18304 0.695968 3.59488 48.9444 53.2761 53.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1110 3.2e-05 4096 140 2304 557056 205.84 125.43 3740.94 3715.48 7787.95 7788.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1320 0.000128 512 410 384 86016 9.6169 3.40579 28.1872 104.619 146.015 146.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1030 0.000256 512 180 256 60416 2.94461 1.70394 13.5756 52.4276 70.7826 70.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1350 0.001024 512 430 384 9216 0.641696 0.356352 1.81507 12.9415 15.8529 15.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 280 0.000128 4096 67 5760 36864 80.5915 28.3279 541.75 835.77 1486.6 1486.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 890 0.000256 512 205 384 48640 4.03648 1.74899 11.913 51.8446 69.7131 69.8436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1580 0.000128 512 130 512 142080 5.35962 3.42397 22.5427 104.219 135.673 135.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1210 0.000128 4096 460 6272 108800 37.8329 28.3135 1431.31 835.893 2333.45 2333.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 830 0.001024 1024 290 512 8000 0.795936 0.751168 9.10138 50.0584 60.7769 60.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1460 0.001024 1024 130 128 18240 0.704448 3.56726 51.2094 55.5231 55.5789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1110 3.2e-05 4096 140 2304 556800 205.731 125.532 3513.7 3719.75 7564.98 7565.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1320 0.000128 512 410 384 81920 9.63411 3.39533 27.1132 103.365 143.685 143.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1030 0.000256 512 180 256 60160 2.9 1.6864 13.5139 51.9418 70.1663 70.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1350 0.001024 512 430 384 8960 0.65024 0.362496 3.30774 13.141 17.5604 17.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 280 0.000128 4096 67 5760 33280 80.5831 28.2162 446.56 830.633 1386.15 1386.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 890 0.000256 512 205 384 49152 4.03149 1.75149 11.7543 51.8271 69.54 69.6709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1580 0.000128 512 130 512 142848 5.36115 3.43414 20.554 104.327 133.811 133.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1210 0.000128 4096 460 6272 109056 37.9865 28.3378 1323.77 837.432 2227.63 2227.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 830 0.001024 1024 290 512 8064 0.794848 0.758464 9.11155 50.0788 60.8193 60.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1460 0.001024 1024 130 128 18240 0.719264 3.57389 51.2412 55.5781 55.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1110 3.2e-05 4096 140 2304 556032 205.488 125.316 3312.51 3710.91 7354.5 7354.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1320 0.000128 512 410 384 79872 9.76509 3.39898 26.9699 103.394 143.711 143.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1030 0.000256 512 180 256 59904 2.91226 1.68714 13.5501 51.7887 70.064 70.1721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1350 0.001024 512 430 384 9216 0.650464 0.362496 3.3751 13.1512 17.642 17.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 280 0.000128 4096 67 5760 33792 80.5713 28.2354 420.184 825.213 1354.37 1354.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 890 0.000256 512 205 384 46592 4.00941 1.71645 11.0167 50.8499 67.7639 67.8953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1580 0.000128 512 130 512 143360 5.38528 3.42826 19.7656 104.943 133.651 133.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1210 0.000128 4096 460 6272 109312 37.9478 28.3208 1248.17 838.208 2152.75 2152.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 830 0.001024 1024 290 512 8064 0.803136 0.761856 9.15248 51.2824 62.0736 62.1486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1460 0.001024 1024 130 128 18144 0.723008 3.54813 50.1167 54.4311 54.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1110 3.2e-05 4096 140 2304 555520 205.803 125.388 3171.47 3715.8 7218.74 7218.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1320 0.000128 512 410 384 78848 9.57254 3.36486 26.4843 101.423 141.032 141.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1030 0.000256 512 180 256 59136 2.93824 1.68995 16.0708 52.0182 72.8431 72.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1350 0.001024 512 430 384 8960 0.640992 0.356288 3.29267 12.9244 17.3192 17.4102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 280 0.000128 4096 67 5760 35840 80.015 28.2368 420.291 828.856 1357.56 1357.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 890 0.000256 512 205 384 49152 4.10714 1.77766 11.2172 52.5294 69.8049 69.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1580 0.000128 512 130 512 143360 5.38058 3.43546 19.044 104.681 132.667 132.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1210 0.000128 4096 460 6272 108544 37.996 28.3181 1185.09 836.099 2087.62 2087.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 0.001024 1024 290 512 7680 0.794624 0.751616 8.71718 49.8155 60.1504 60.2278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1460 0.001024 1024 130 128 18176 0.69392 3.5632 50.0648 54.3639 54.4185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1110 3.2e-05 4096 140 2304 557056 206.323 125.435 10903 3714.82 14949.8 14950.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1320 0.000128 512 410 384 81920 9.85178 3.41446 27.598 104.681 145.733 145.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1030 0.000256 512 180 256 59392 2.97082 1.70842 15.9761 52.497 73.2841 73.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1350 0.001024 512 430 384 8192 0.640448 0.356352 3.06298 12.6815 16.8394 16.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 280 0.000128 4096 67 5760 36864 80.6991 28.3329 415.726 836.123 1361.04 1361.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 890 0.000256 512 205 360 46592 4.00301 1.71725 22.1867 50.8517 78.9316 79.0631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1580 0.000128 512 130 420 146944 5.32282 3.40822 56.2544 104.938 170.054 170.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1210 0.000128 4096 460 6300 109312 37.9449 28.3307 1158.63 838.199 2063.21 2063.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 0.001024 1024 290 420 10752 0.798016 0.751328 8.99155 51.2866 61.9006 61.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1460 0.001024 1024 130 180 17696 0.74192 4.8087 50.0808 55.6744 55.7281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1110 3.2e-05 4096 140 2220 559104 204.084 124.853 10247.2 3696.5 14273 14273.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1320 0.000128 512 410 300 100352 8.32906 3.36723 32.3296 101.337 145.551 145.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1030 0.000256 512 180 300 60928 2.89222 1.6913 18.0379 52.0222 74.773 74.8831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 0.001024 512 430 300 11648 0.615104 0.358528 3.28336 12.9286 17.2807 17.3646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 280 0.000128 4096 67 5700 35840 80.0154 28.2383 384.931 828.612 1321.96 1322.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 890 0.000256 512 205 384 50176 3.86048 1.71629 23.7781 50.8505 80.3808 80.5166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1580 0.000128 512 130 448 146944 5.32499 3.40787 58.1618 104.948 171.977 172.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1210 0.000128 4096 460 6272 109312 37.9493 28.3294 1132.4 838.283 2037.07 2037.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 0.001024 1024 290 448 9856 0.800768 0.762016 8.60829 51.2865 61.5317 61.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1460 0.001024 1024 130 128 18144 0.743424 3.51949 50.12 54.4278 54.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1110 3.2e-05 4096 140 2240 559104 204.19 124.828 10081.4 3697 14107.7 14108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1320 0.000128 512 410 320 100352 8.33674 3.3663 29.8356 101.351 143.075 143.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1030 0.000256 512 180 256 59136 2.93987 1.69216 15.5424 52.0264 72.3279 72.4359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 0.001024 512 430 320 11648 0.61696 0.3584 3.39421 12.9289 17.3947 17.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 280 0.000128 4096 67 5696 35840 80.0602 28.2307 380.575 828.756 1317.78 1317.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 890 0.000256 512 205 350 53760 3.82442 1.74694 25.8687 51.4816 83.0896 83.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1580 0.000128 512 130 450 145600 5.29664 3.4103 61.3774 104.057 174.272 174.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1210 0.000128 4096 460 6300 109760 38.1051 28.3914 1172.01 837.141 2075.75 2075.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 0.001024 1024 290 400 11200 0.79344 0.739968 8.68358 50.0033 60.2969 60.3731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1460 0.001024 1024 130 150 17920 0.74144 4.05923 51.1847 56.0267 56.0822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1110 3.2e-05 4096 140 2250 560000 204.228 124.705 10350.6 3682.05 14361.9 14362.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1320 0.000128 512 410 300 98560 8.62698 3.38669 33.1869 102.56 147.952 148.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1030 0.000256 512 180 250 62720 2.82144 1.67971 15.9052 51.4451 71.9813 72.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 0.001024 512 430 300 12320 0.617632 0.360448 3.43779 13.1214 17.6363 17.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 280 0.000128 4096 67 5700 31360 81.0494 28.1713 340.039 819.213 1268.63 1268.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 890 0.000256 512 205 336 53760 3.80883 1.7448 24.7681 51.4457 81.9445 82.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1580 0.000128 512 130 432 145600 5.29667 3.41347 59.5515 103.983 172.376 172.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1210 0.000128 4096 460 6288 109760 38.1055 28.4016 1162.33 836.606 2065.55 2065.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 0.001024 1024 290 432 10080 0.796992 0.751616 8.77293 49.9852 60.3809 60.4611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1460 0.001024 1024 130 144 17920 0.689824 3.81571 49.1179 53.6648 53.7204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1110 3.2e-05 4096 140 2256 560000 204.382 124.718 10394.3 3684.02 14407.7 14408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1320 0.000128 512 410 336 107520 8.12563 3.38534 40.1776 102.49 154.364 154.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1030 0.000256 512 180 288 60480 2.87514 1.68141 17.5312 51.4163 73.6318 73.7403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 0.001024 512 430 288 12320 0.620416 0.365376 3.38058 13.1018 17.5696 17.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 280 0.000128 4096 67 5712 31360 81.0723 28.1835 339.074 820.962 1269.46 1269.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 890 0.000256 512 205 352 57344 3.76435 1.76963 25.4014 52.509 83.6214 83.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1580 0.000128 512 130 416 147456 5.28848 3.4104 54.3854 104.717 167.931 168.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1210 0.000128 4096 460 6272 109568 37.8913 28.3239 1332.7 836.407 2235.43 2235.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 0.001024 1024 290 416 11008 0.79488 0.753664 8.79955 50.0188 60.4366 60.5116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1460 0.001024 1024 130 128 18304 0.694048 3.45027 49.0792 53.2678 53.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1110 3.2e-05 4096 140 2240 563200 203.204 124.42 10101.7 3700.61 14130.2 14130.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1320 0.000128 512 410 320 114688 7.97725 3.40675 38.7462 104.714 155.037 155.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 0.000256 512 180 256 63488 2.87658 1.70528 16.0638 52.4759 73.246 73.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 0.001024 512 430 288 13824 0.596896 0.357024 3.54022 12.9484 17.544 17.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 280 0.000128 4096 67 5696 38912 79.9599 28.3274 478.132 836.563 1423.14 1423.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 890 0.000256 512 205 352 53760 3.85379 1.75926 33.6703 52.0499 91.509 91.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1580 0.000128 512 130 416 145920 5.21258 3.3951 24.4045 103.559 136.704 136.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1210 0.000128 4096 460 6272 109440 37.9151 28.3344 2010.23 837.495 2914.09 2914.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 0.001024 1024 290 416 9600 0.772096 0.735456 11.8497 49.2079 62.6389 62.7154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1460 0.001024 1024 130 128 17760 0.687072 5.01126 46.1938 51.9356 51.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1110 3.2e-05 4096 140 2240 560640 201.824 124.097 14227.2 3674.58 18227.9 18228.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1320 0.000128 512 410 320 107520 8.21542 3.39686 46.3964 103.566 161.768 161.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1030 0.000256 512 180 256 61440 2.88275 1.69238 22.0659 52.0151 78.784 78.8949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1350 0.001024 512 430 288 11520 0.567744 0.336256 4.16048 12.0648 17.2371 17.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 280 0.000128 4096 67 5696 30720 81.7151 28.2425 570.574 827.279 1507.98 1508.11
