#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Mon May 26 11:37:33 2025
# Process ID: 6673
# Current directory: /home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1
# Command line: vivado -log lab1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab1_wrapper.tcl -notrace
# Log file: /home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/lab1_wrapper.vdi
# Journal file: /home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/vivado.jou
# Running On        :ares
# Platform          :Linuxmint
# Operating System  :Linux Mint 21.2
# Processor Detail  :Intel(R) Core(TM) i5-4200U CPU @ 1.60GHz
# CPU Frequency     :2600.000 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8217 MB
# Swap memory       :2147 MB
# Total Virtual     :10364 MB
# Available Virtual :5170 MB
#-----------------------------------------------------------
source lab1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1363.730 ; gain = 11.930 ; free physical = 1128 ; free virtual = 4572
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis/lab1_ip/axil_conv2D/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ares/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top lab1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_axil_conv2D_0_0/lab1_axil_conv2D_0_0.dcp' for cell 'lab1_i/axil_conv2D_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_processing_system7_0_0/lab1_processing_system7_0_0.dcp' for cell 'lab1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0.dcp' for cell 'lab1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_auto_pc_0/lab1_auto_pc_0.dcp' for cell 'lab1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1743.441 ; gain = 0.000 ; free physical = 596 ; free virtual = 4106
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_processing_system7_0_0/lab1_processing_system7_0_0.xdc] for cell 'lab1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_processing_system7_0_0/lab1_processing_system7_0_0.xdc] for cell 'lab1_i/processing_system7_0/inst'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0_board.xdc] for cell 'lab1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0_board.xdc] for cell 'lab1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0.xdc] for cell 'lab1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0.xdc] for cell 'lab1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.srcs/constrs_1/new/debug.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1967.000 ; gain = 0.000 ; free physical = 556 ; free virtual = 4011
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1967.000 ; gain = 577.520 ; free physical = 556 ; free virtual = 4011
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1973.641 ; gain = 6.641 ; free physical = 530 ; free virtual = 3986

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12eb92aa2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2400.438 ; gain = 426.797 ; free physical = 148 ; free virtual = 3599

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Mon May 26 13:12:06 2025
# Process ID: 5869
# Current directory: /home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1
# Command line: vivado -log lab1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab1_wrapper.tcl -notrace
# Log file: /home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/lab1_wrapper.vdi
# Journal file: /home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/vivado.jou
# Running On        :ares
# Platform          :Linuxmint
# Operating System  :Linux Mint 21.2
# Processor Detail  :Intel(R) Core(TM) i5-4200U CPU @ 1.60GHz
# CPU Frequency     :2500.000 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8217 MB
# Swap memory       :2147 MB
# Total Virtual     :10364 MB
# Available Virtual :6779 MB
#-----------------------------------------------------------
source lab1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1417.145 ; gain = 126.789 ; free physical = 444 ; free virtual = 6362
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis/lab1_ip/axil_conv2D/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ares/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top lab1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_axil_conv2D_0_0/lab1_axil_conv2D_0_0.dcp' for cell 'lab1_i/axil_conv2D_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_processing_system7_0_0/lab1_processing_system7_0_0.dcp' for cell 'lab1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0.dcp' for cell 'lab1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_auto_pc_0/lab1_auto_pc_0.dcp' for cell 'lab1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1742.262 ; gain = 0.000 ; free physical = 408 ; free virtual = 6086
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_processing_system7_0_0/lab1_processing_system7_0_0.xdc] for cell 'lab1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_processing_system7_0_0/lab1_processing_system7_0_0.xdc] for cell 'lab1_i/processing_system7_0/inst'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0_board.xdc] for cell 'lab1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0_board.xdc] for cell 'lab1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0.xdc] for cell 'lab1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.gen/sources_1/bd/lab1/ip/lab1_rst_ps7_0_100M_0/lab1_rst_ps7_0_100M_0.xdc] for cell 'lab1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.srcs/constrs_1/new/debug.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.852 ; gain = 0.000 ; free physical = 530 ; free virtual = 5976
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1963.852 ; gain = 546.707 ; free physical = 530 ; free virtual = 5976
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1970.492 ; gain = 6.641 ; free physical = 494 ; free virtual = 5941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12eb92aa2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2400.320 ; gain = 429.828 ; free physical = 323 ; free virtual = 5543

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = ab28a0a2a48bc764.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2738.938 ; gain = 0.000 ; free physical = 2886 ; free virtual = 5663
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.938 ; gain = 0.000 ; free physical = 2874 ; free virtual = 5651
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2746.875 ; gain = 0.000 ; free physical = 2833 ; free virtual = 5641
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 18c0afdf1

Time (s): cpu = 00:02:52 ; elapsed = 00:04:02 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2833 ; free virtual = 5641
Phase 1.1 Core Generation And Design Setup | Checksum: 18c0afdf1

Time (s): cpu = 00:02:52 ; elapsed = 00:04:02 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2833 ; free virtual = 5641

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18c0afdf1

Time (s): cpu = 00:02:52 ; elapsed = 00:04:02 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2833 ; free virtual = 5641
Phase 1 Initialization | Checksum: 18c0afdf1

Time (s): cpu = 00:02:52 ; elapsed = 00:04:02 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2833 ; free virtual = 5641

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18c0afdf1

Time (s): cpu = 00:02:53 ; elapsed = 00:04:02 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2832 ; free virtual = 5641

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18c0afdf1

Time (s): cpu = 00:02:53 ; elapsed = 00:04:02 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2832 ; free virtual = 5640
Phase 2 Timer Update And Timing Data Collection | Checksum: 18c0afdf1

Time (s): cpu = 00:02:53 ; elapsed = 00:04:02 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2832 ; free virtual = 5640

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1855e1f48

Time (s): cpu = 00:02:53 ; elapsed = 00:04:03 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2831 ; free virtual = 5640
Retarget | Checksum: 1855e1f48
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 42 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 14e454e69

Time (s): cpu = 00:02:53 ; elapsed = 00:04:03 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2831 ; free virtual = 5640
Constant propagation | Checksum: 14e454e69
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a74e0d7a

Time (s): cpu = 00:02:54 ; elapsed = 00:04:03 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2827 ; free virtual = 5634
Sweep | Checksum: 1a74e0d7a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 179 cells
INFO: [Opt 31-1021] In phase Sweep, 963 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1a74e0d7a

Time (s): cpu = 00:02:54 ; elapsed = 00:04:03 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2827 ; free virtual = 5634
BUFG optimization | Checksum: 1a74e0d7a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a74e0d7a

Time (s): cpu = 00:02:54 ; elapsed = 00:04:04 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2827 ; free virtual = 5634
Shift Register Optimization | Checksum: 1a74e0d7a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17e56c5ba

Time (s): cpu = 00:02:54 ; elapsed = 00:04:04 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2827 ; free virtual = 5634
Post Processing Netlist | Checksum: 17e56c5ba
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 181a25133

Time (s): cpu = 00:02:54 ; elapsed = 00:04:04 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2827 ; free virtual = 5635

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2746.875 ; gain = 0.000 ; free physical = 2827 ; free virtual = 5635
Phase 9.2 Verifying Netlist Connectivity | Checksum: 181a25133

Time (s): cpu = 00:02:54 ; elapsed = 00:04:04 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2827 ; free virtual = 5635
Phase 9 Finalization | Checksum: 181a25133

Time (s): cpu = 00:02:54 ; elapsed = 00:04:04 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2827 ; free virtual = 5635
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              42  |                                             65  |
|  Constant propagation         |               0  |              24  |                                             49  |
|  Sweep                        |               0  |             179  |                                            963  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 181a25133

Time (s): cpu = 00:02:54 ; elapsed = 00:04:04 . Memory (MB): peak = 2746.875 ; gain = 31.750 ; free physical = 2827 ; free virtual = 5635

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 183b59088

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2945.734 ; gain = 0.000 ; free physical = 2734 ; free virtual = 5535
Ending Power Optimization Task | Checksum: 183b59088

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2945.734 ; gain = 198.859 ; free physical = 2734 ; free virtual = 5535

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 183b59088

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.734 ; gain = 0.000 ; free physical = 2734 ; free virtual = 5535

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.734 ; gain = 0.000 ; free physical = 2734 ; free virtual = 5535
Ending Netlist Obfuscation Task | Checksum: e11aea50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2945.734 ; gain = 0.000 ; free physical = 2734 ; free virtual = 5535
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:13 ; elapsed = 00:04:23 . Memory (MB): peak = 2945.734 ; gain = 981.883 ; free physical = 2734 ; free virtual = 5535
INFO: [Vivado 12-24828] Executing command : report_drc -file lab1_wrapper_drc_opted.rpt -pb lab1_wrapper_drc_opted.pb -rpx lab1_wrapper_drc_opted.rpx
Command: report_drc -file lab1_wrapper_drc_opted.rpt -pb lab1_wrapper_drc_opted.pb -rpx lab1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/lab1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2717 ; free virtual = 5517
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2717 ; free virtual = 5517
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2717 ; free virtual = 5517
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2716 ; free virtual = 5517
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2716 ; free virtual = 5517
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2716 ; free virtual = 5517
Write Physdb Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2716 ; free virtual = 5518
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/lab1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2706 ; free virtual = 5512
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ba68caec

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2706 ; free virtual = 5512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2706 ; free virtual = 5512

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 151f3a9c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2702 ; free virtual = 5510

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f50e0e50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2699 ; free virtual = 5509

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f50e0e50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2699 ; free virtual = 5509
Phase 1 Placer Initialization | Checksum: f50e0e50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2699 ; free virtual = 5509

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c6354d36

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2696 ; free virtual = 5507

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 106502c48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2696 ; free virtual = 5507

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 106502c48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2696 ; free virtual = 5507

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15e6a1081

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2692 ; free virtual = 5504

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 225 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 96 nets or LUTs. Breaked 0 LUT, combined 96 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2690 ; free virtual = 5506

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             96  |                    96  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             96  |                    96  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1bde3b169

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2690 ; free virtual = 5506
Phase 2.4 Global Placement Core | Checksum: 1941da8dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2690 ; free virtual = 5506
Phase 2 Global Placement | Checksum: 1941da8dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2690 ; free virtual = 5506

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22cf311d8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5506

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1780a5871

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5506

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1878008ad

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5506

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24d773033

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2689 ; free virtual = 5506

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2401ed2fc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2688 ; free virtual = 5506

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f6ac3028

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2688 ; free virtual = 5506

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d5ca544f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2688 ; free virtual = 5506
Phase 3 Detail Placement | Checksum: 1d5ca544f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2688 ; free virtual = 5506

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2843a9c50

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.876 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f0cae65a

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1b2776107

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504
Phase 4.1.1.1 BUFG Insertion | Checksum: 2843a9c50

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.876. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2172ac626

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504
Phase 4.1 Post Commit Optimization | Checksum: 2172ac626

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2172ac626

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2172ac626

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504
Phase 4.3 Placer Reporting | Checksum: 2172ac626

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19fbf693a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504
Ending Placer Task | Checksum: 11459e4b7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504
93 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2669 ; free virtual = 5504
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file lab1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2652 ; free virtual = 5487
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab1_wrapper_utilization_placed.rpt -pb lab1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file lab1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2644 ; free virtual = 5476
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2644 ; free virtual = 5477
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2644 ; free virtual = 5484
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2644 ; free virtual = 5484
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2643 ; free virtual = 5484
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2643 ; free virtual = 5484
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2642 ; free virtual = 5484
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2642 ; free virtual = 5484
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/lab1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2640 ; free virtual = 5475
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.876 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2639 ; free virtual = 5477
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2637 ; free virtual = 5482
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2637 ; free virtual = 5482
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2637 ; free virtual = 5482
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2637 ; free virtual = 5483
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2637 ; free virtual = 5484
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2637 ; free virtual = 5484
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/lab1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 50897e2f ConstDB: 0 ShapeSum: 5a380f5d RouteDB: 6998572b
Post Restoration Checksum: NetGraph: e32b65a5 | NumContArr: 488bda66 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b1093545

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2495 ; free virtual = 5424

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b1093545

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2495 ; free virtual = 5425

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b1093545

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2494 ; free virtual = 5424
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29bd06137

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2491 ; free virtual = 5408
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.963  | TNS=0.000  | WHS=-0.206 | THS=-116.889|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1eb9aee4b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2474 ; free virtual = 5418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.963  | TNS=0.000  | WHS=-0.128 | THS=-2.440 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 20cfc91ae

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2497 ; free virtual = 5419

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5811
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5811
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26b4193eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2497 ; free virtual = 5418

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26b4193eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2497 ; free virtual = 5418

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29a46349b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2489 ; free virtual = 5417
Phase 4 Initial Routing | Checksum: 29a46349b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2489 ; free virtual = 5417

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.153  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ff783483

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.153  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1cba43f1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411
Phase 5 Rip-up And Reroute | Checksum: 1cba43f1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28aae8f83

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.302  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1be2a2231

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1be2a2231

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411
Phase 6 Delay and Skew Optimization | Checksum: 1be2a2231

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.302  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 29b63c7ed

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411
Phase 7 Post Hold Fix | Checksum: 29b63c7ed

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.29927 %
  Global Horizontal Routing Utilization  = 3.3187 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 29b63c7ed

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5411

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 29b63c7ed

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2487 ; free virtual = 5411

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28ea83230

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2487 ; free virtual = 5406

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28ea83230

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2487 ; free virtual = 5406

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.302  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 28ea83230

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2487 ; free virtual = 5406
Total Elapsed time in route_design: 27 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: eb4083c8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2487 ; free virtual = 5406
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: eb4083c8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2486 ; free virtual = 5405

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2956.750 ; gain = 0.000 ; free physical = 2486 ; free virtual = 5405
INFO: [Vivado 12-24828] Executing command : report_drc -file lab1_wrapper_drc_routed.rpt -pb lab1_wrapper_drc_routed.pb -rpx lab1_wrapper_drc_routed.rpx
Command: report_drc -file lab1_wrapper_drc_routed.rpt -pb lab1_wrapper_drc_routed.pb -rpx lab1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/lab1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file lab1_wrapper_methodology_drc_routed.rpt -pb lab1_wrapper_methodology_drc_routed.pb -rpx lab1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab1_wrapper_methodology_drc_routed.rpt -pb lab1_wrapper_methodology_drc_routed.pb -rpx lab1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/lab1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_wrapper_timing_summary_routed.rpt -pb lab1_wrapper_timing_summary_routed.pb -rpx lab1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file lab1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file lab1_wrapper_route_status.rpt -pb lab1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file lab1_wrapper_bus_skew_routed.rpt -pb lab1_wrapper_bus_skew_routed.pb -rpx lab1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file lab1_wrapper_power_routed.rpt -pb lab1_wrapper_power_summary_routed.pb -rpx lab1_wrapper_power_routed.rpx
Command: report_power -file lab1_wrapper_power_routed.rpt -pb lab1_wrapper_power_summary_routed.pb -rpx lab1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
141 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file lab1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2972.750 ; gain = 16.000 ; free physical = 2422 ; free virtual = 5347
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2972.750 ; gain = 0.000 ; free physical = 2422 ; free virtual = 5349
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2972.750 ; gain = 0.000 ; free physical = 2418 ; free virtual = 5351
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.750 ; gain = 0.000 ; free physical = 2418 ; free virtual = 5351
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2972.750 ; gain = 0.000 ; free physical = 2418 ; free virtual = 5351
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2972.750 ; gain = 0.000 ; free physical = 2418 ; free virtual = 5352
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2972.750 ; gain = 0.000 ; free physical = 2418 ; free virtual = 5353
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2972.750 ; gain = 0.000 ; free physical = 2418 ; free virtual = 5353
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab1_vivado/lab1_vivado.runs/impl_1/lab1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May 26 13:18:34 2025...
