\doxysection{samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+hello\+\_\+fpga.h File Reference}
\label{cxl__hello__fpga_8h}\index{samples/cxl\_hello\_fpga/cxl\_hello\_fpga.h@{samples/cxl\_hello\_fpga/cxl\_hello\_fpga.h}}
{\ttfamily \#include \char`\"{}he\+\_\+cache\+\_\+test.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__dfh}{hello\+\_\+fpga\+::he\+\_\+dfh}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__dsm__base}{hello\+\_\+fpga\+::he\+\_\+dsm\+\_\+base}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__ctl}{hello\+\_\+fpga\+::he\+\_\+ctl}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__info}{hello\+\_\+fpga\+::he\+\_\+info}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__num__lines}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+num\+\_\+lines}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__byte__enable}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+byte\+\_\+enable}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__config}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+config}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__addr__table__ctrl}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__wr__addr__table__data}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+data}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__rd__num__lines}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+num\+\_\+lines}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__rd__config}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+config}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__rd__addr__table__ctrl}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+ctrl}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__rd__addr__table__data}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+data}}
\item 
union \mbox{\hyperlink{unionhello__fpga_1_1he__err__status}{hello\+\_\+fpga\+::he\+\_\+err\+\_\+status}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__cache__dsm__status}{hello\+\_\+fpga\+::he\+\_\+cache\+\_\+dsm\+\_\+status}}
\item 
class \mbox{\hyperlink{classhello__fpga_1_1hello__fpga}{hello\+\_\+fpga\+::hello\+\_\+fpga}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__dfh_8____unnamed3____}{hello\+\_\+fpga\+::he\+\_\+dfh.\+\_\+\+\_\+unnamed3\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__dsm__base_8____unnamed6____}{hello\+\_\+fpga\+::he\+\_\+dsm\+\_\+base.\+\_\+\+\_\+unnamed6\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__ctl_8____unnamed9____}{hello\+\_\+fpga\+::he\+\_\+ctl.\+\_\+\+\_\+unnamed9\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__info_8____unnamed12____}{hello\+\_\+fpga\+::he\+\_\+info.\+\_\+\+\_\+unnamed12\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__num__lines_8____unnamed15____}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+num\+\_\+lines.\+\_\+\+\_\+unnamed15\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+byte\+\_\+enable.\+\_\+\+\_\+unnamed18\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__config_8____unnamed21____}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+config.\+\_\+\+\_\+unnamed21\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl.\+\_\+\+\_\+unnamed24\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+data.\+\_\+\+\_\+unnamed27\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__rd__num__lines_8____unnamed30____}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+num\+\_\+lines.\+\_\+\+\_\+unnamed30\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__rd__config_8____unnamed33____}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+config.\+\_\+\+\_\+unnamed33\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+ctrl.\+\_\+\+\_\+unnamed36\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+data.\+\_\+\+\_\+unnamed39\+\_\+\+\_\+}}
\item 
struct \mbox{\hyperlink{namespacehello__fpga_structhello__fpga_1_1he__err__status_8____unnamed42____}{hello\+\_\+fpga\+::he\+\_\+err\+\_\+status.\+\_\+\+\_\+unnamed42\+\_\+\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacehello__fpga}{hello\+\_\+fpga}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{cxl__hello__fpga_8h_a4736703a0eb0915314304d527acdf55d}{MEM\+\_\+\+TG\+\_\+\+FEATURE\+\_\+\+ID}}~0x25
\item 
\#define \mbox{\hyperlink{cxl__hello__fpga_8h_adba62009c92f202c4e9fc163301f26c3}{MEM\+\_\+\+TG\+\_\+\+FEATURE\+\_\+\+GUIDL}}~0x81599b5c2ebd4b23
\item 
\#define \mbox{\hyperlink{cxl__hello__fpga_8h_af5fc626e065828ba08501e0fb894b4c7}{MEM\+\_\+\+TG\+\_\+\+FEATURE\+\_\+\+GUIDH}}~0x0118e06b1fa349b9
\item 
\#define \mbox{\hyperlink{cxl__hello__fpga_8h_af85df86193e6fd14a7d2d76f666b6bb4}{HELLO\+\_\+\+FPGA\+\_\+\+CL\+\_\+\+HEADER}}~0x36db6db6
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{namespacehello__fpga_adef8d944c6fcc0d7e3ae45b39d4d5627}{hello\+\_\+fpga\+::test\+\_\+afu}} = \mbox{\hyperlink{classopae_1_1afu__test_1_1afu}{opae\+::afu\+\_\+test\+::afu}}
\item 
using \mbox{\hyperlink{namespacehello__fpga_aaf2b708aef68575d6f707cd88444d81a}{hello\+\_\+fpga\+::test\+\_\+command}} = \mbox{\hyperlink{classopae_1_1afu__test_1_1command}{opae\+::afu\+\_\+test\+::command}}
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \{ \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b}{hello\+\_\+fpga\+::\+HE\+\_\+\+DFH}} = 0x0000
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f}{hello\+\_\+fpga\+::\+HE\+\_\+\+ID\+\_\+L}} = 0x0008
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0}{hello\+\_\+fpga\+::\+HE\+\_\+\+ID\+\_\+H}} = 0x0010
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28}{hello\+\_\+fpga\+::\+HE\+\_\+\+DFH\+\_\+\+RSVD0}} = 0x0018
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1}{hello\+\_\+fpga\+::\+HE\+\_\+\+DFH\+\_\+\+RSVD1}} = 0x0020
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754}{hello\+\_\+fpga\+::\+HE\+\_\+\+SCRATCHPAD0}} = 0x028
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592}{hello\+\_\+fpga\+::\+HE\+\_\+\+DSM\+\_\+\+BASE}} = 0x030
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede}{hello\+\_\+fpga\+::\+HE\+\_\+\+CTL}} = 0x038
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc}{hello\+\_\+fpga\+::\+HE\+\_\+\+INFO}} = 0x040
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5}{hello\+\_\+fpga\+::\+HE\+\_\+\+WR\+\_\+\+NUM\+\_\+\+LINES}} = 0x048
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d}{hello\+\_\+fpga\+::\+HE\+\_\+\+WR\+\_\+\+BYTE\+\_\+\+ENABLE}} = 0x050
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35}{hello\+\_\+fpga\+::\+HE\+\_\+\+WR\+\_\+\+CONFIG}} = 0x058
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627}{hello\+\_\+fpga\+::\+HE\+\_\+\+WR\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+CTRL}} = 0x060
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b}{hello\+\_\+fpga\+::\+HE\+\_\+\+WR\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+DATA}} = 0x068
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d}{hello\+\_\+fpga\+::\+HE\+\_\+\+RD\+\_\+\+NUM\+\_\+\+LINES}} = 0x070
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be}{hello\+\_\+fpga\+::\+HE\+\_\+\+RD\+\_\+\+CONFIG}} = 0x078
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f}{hello\+\_\+fpga\+::\+HE\+\_\+\+RD\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+CTRL}} = 0x080
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f}{hello\+\_\+fpga\+::\+HE\+\_\+\+RD\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+DATA}} = 0x088
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+STATUS}} = 0x090
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+EXP\+\_\+\+DATA}} = 0x098
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA0}} = 0x0\+A0
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA1}} = 0x0\+A8
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA2}} = 0x0\+B0
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA3}} = 0x0\+B8
, \newline
\mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA4}} = 0x0\+C0
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA5}} = 0x0\+C8
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA6}} = 0x0\+D0
, \mbox{\hyperlink{namespacehello__fpga_a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656}{hello\+\_\+fpga\+::\+HE\+\_\+\+ERROR\+\_\+\+ACT\+\_\+\+DATA7}} = 0x0\+D8
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7}{hello\+\_\+fpga\+::he\+\_\+rd\+\_\+opcode}} \{ \mbox{\hyperlink{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8}{hello\+\_\+fpga\+::\+RD\+\_\+\+LINE\+\_\+I}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f}{hello\+\_\+fpga\+::\+RD\+\_\+\+LINE\+\_\+S}} = 0x1
, \mbox{\hyperlink{namespacehello__fpga_a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d}{hello\+\_\+fpga\+::\+RD\+\_\+\+LINE\+\_\+\+EM}} = 0x2
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4cea}{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+opcode}} \{ \newline
\mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d}{hello\+\_\+fpga\+::\+WR\+\_\+\+LINE\+\_\+I}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632}{hello\+\_\+fpga\+::\+WR\+\_\+\+LINE\+\_\+M}} = 0x1
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483}{hello\+\_\+fpga\+::\+WR\+\_\+\+PUSH\+\_\+I}} = 0x2
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad}{hello\+\_\+fpga\+::\+WR\+\_\+\+BARRIER\+\_\+\+FRNCE}} = 0x3
, \newline
\mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196}{hello\+\_\+fpga\+::\+WR\+\_\+\+FLUSH\+\_\+\+CL}} = 0x4
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c}{hello\+\_\+fpga\+::\+WR\+\_\+\+FLUSH\+\_\+\+CL\+\_\+\+HCOH}} = 0x5
, \mbox{\hyperlink{namespacehello__fpga_ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38}{hello\+\_\+fpga\+::\+WR\+\_\+\+FLUSH\+\_\+\+CL\+\_\+\+DCOH}} = 0x6
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a99b54a6c59fb3f11737e224c99bcf217}{hello\+\_\+fpga\+::he\+\_\+test\+\_\+mode}} \{ \mbox{\hyperlink{namespacehello__fpga_a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3}{hello\+\_\+fpga\+::\+HE\+\_\+\+HELLO\+\_\+\+FPGA}} = 0x0
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0}{hello\+\_\+fpga\+::he\+\_\+target}} \{ \mbox{\hyperlink{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81}{hello\+\_\+fpga\+::\+HE\+\_\+\+TARGET\+\_\+\+HOST}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9}{hello\+\_\+fpga\+::\+HE\+\_\+\+TARGET\+\_\+\+FPGA}} = 0x1
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1a}{hello\+\_\+fpga\+::he\+\_\+cxl\+\_\+latency}} \{ \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202}{hello\+\_\+fpga\+::\+HE\+\_\+\+CXL\+\_\+\+LATENCY\+\_\+\+NONE}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3}{hello\+\_\+fpga\+::\+HE\+\_\+\+CXL\+\_\+\+RD\+\_\+\+LATENCY}} = 0x1
, \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c}{hello\+\_\+fpga\+::\+HE\+\_\+\+CXL\+\_\+\+WR\+\_\+\+LATENCY}} = 0x2
, \mbox{\hyperlink{namespacehello__fpga_a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182}{hello\+\_\+fpga\+::\+HE\+\_\+\+CXL\+\_\+\+RD\+\_\+\+WR\+\_\+\+LATENCY}} = 0x3
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4}{hello\+\_\+fpga\+::he\+\_\+bisa\+\_\+support}} \{ \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123}{hello\+\_\+fpga\+::\+HOSTMEM\+\_\+\+BIAS}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f}{hello\+\_\+fpga\+::\+HOST\+\_\+\+BIAS\+\_\+\+NA}} = 0x1
, \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522}{hello\+\_\+fpga\+::\+FPGAMEM\+\_\+\+HOST\+\_\+\+BIAS}} = 0x2
, \mbox{\hyperlink{namespacehello__fpga_a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e}{hello\+\_\+fpga\+::\+FPGAMEM\+\_\+\+DEVICE\+\_\+\+BIAS}} = 0x3
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459}{hello\+\_\+fpga\+::he\+\_\+cxl\+\_\+dev}} \{ \mbox{\hyperlink{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399}{hello\+\_\+fpga\+::\+HE\+\_\+\+CXL\+\_\+\+DEVICE0}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2}{hello\+\_\+fpga\+::\+HE\+\_\+\+CXL\+\_\+\+DEVICE1}} = 0x1
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634ca}{hello\+\_\+fpga\+::he\+\_\+addrtable\+\_\+size}} \{ \newline
\mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE4096}} = 0xC
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE2048}} = 0xB
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE1024}} = 0xA
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE512}} = 0x9
, \newline
\mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE256}} = 0x8
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE128}} = 0x7
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE64}} = 0x6
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE32}} = 0x5
, \newline
\mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE16}} = 0x4
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE8}} = 0x3
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE4}} = 0x2
, \mbox{\hyperlink{namespacehello__fpga_ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258}{hello\+\_\+fpga\+::\+HE\+\_\+\+ADDRTABLE\+\_\+\+SIZE2}} = 0x1
 \}
\item 
enum \mbox{\hyperlink{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cd}{hello\+\_\+fpga\+::he\+\_\+traffic\+\_\+enable}} \{ \mbox{\hyperlink{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff}{hello\+\_\+fpga\+::\+HE\+\_\+\+ENABLE\+\_\+\+TRAFFIC\+\_\+\+STAGE}} = 0x0
, \mbox{\hyperlink{namespacehello__fpga_aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565}{hello\+\_\+fpga\+::\+HE\+\_\+\+SIP\+\_\+\+SEQ\+\_\+\+STAGE}} = 0x1
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
const char $\ast$ \mbox{\hyperlink{cxl__hello__fpga_8h_a72d02b17946176eac3d194950f7f02c8}{HE\+\_\+\+CACHE\+\_\+\+AFU\+\_\+\+ID}} = \char`\"{}0118E06B-\/1FA3-\/49B9-\/8159-\/9b5\+C2\+EBD4b23\char`\"{}
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a094eedd5b254c38c0de5e0523a2750de}{hello\+\_\+fpga\+::\+HE\+\_\+\+CACHE\+\_\+\+TEST\+\_\+\+TIMEOUT}} = 30000
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a2d3524a49468fd2cf2f7de9045ab1c47}{hello\+\_\+fpga\+::\+HE\+\_\+\+CACHE\+\_\+\+TEST\+\_\+\+SLEEP\+\_\+\+INVL}} = 100
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a76fa42340ade7d46ade85c334cdf6352}{hello\+\_\+fpga\+::\+CL}} = 64
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_aa143e52c0533a63c1cc963597d540128}{hello\+\_\+fpga\+::\+KB}} = 1024
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_af4a0543bd451d12284a92c9d33930ea5}{hello\+\_\+fpga\+::\+MB}} = KB $\ast$ 1024
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a85a3369d653bae9ec631cff6e5428301}{hello\+\_\+fpga\+::\+BUFFER\+\_\+\+SIZE\+\_\+2\+MB}} = 2 $\ast$ \mbox{\hyperlink{hello__fpga_8c_a44d2b171cc92225ec0a76ef70fc9b531}{MB}}
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a58603c424af273424ab307943286c12d}{hello\+\_\+fpga\+::\+BUFFER\+\_\+\+SIZE\+\_\+32\+KB}} = 32 $\ast$ KB
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_aff6fdfc524dcb0a794aee05c7637fe2f}{hello\+\_\+fpga\+::\+FPGA\+\_\+32\+KB\+\_\+\+CACHE\+\_\+\+LINES}} = (32 $\ast$ KB) / 64
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_ad283866644364911ac083135181ac2be}{hello\+\_\+fpga\+::\+FPGA\+\_\+2\+MB\+\_\+\+CACHE\+\_\+\+LINES}} = (2 $\ast$ \mbox{\hyperlink{hello__fpga_8c_a44d2b171cc92225ec0a76ef70fc9b531}{MB}}) / 64
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a1e9e2648346baa60a0f6211f9a284a04}{hello\+\_\+fpga\+::\+FPGA\+\_\+512\+CACHE\+\_\+\+LINES}} = 512
\item 
static const uint64\+\_\+t \mbox{\hyperlink{namespacehello__fpga_a85764c193b527d68458813f561a8416f}{hello\+\_\+fpga\+::\+HELLO\+\_\+\+FPGA\+\_\+\+NUMCACHE\+\_\+\+LINES}} = 5
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_af8421bbe5c82420605f63ac2d6017d80}{hello\+\_\+fpga\+::he\+\_\+test\+\_\+modes}}
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_a3854ee58186c9347b9e6f40fab1d4111}{hello\+\_\+fpga\+::he\+\_\+targets}}
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_a726d4af37b742e10979998c20618380c}{hello\+\_\+fpga\+::he\+\_\+bias}}
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_ad702dd8dfc4e378848e43406c99078b2}{hello\+\_\+fpga\+::he\+\_\+cxl\+\_\+device}}
\item 
const std\+::map$<$ std\+::string, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_a64c2430934a9728d30d630039b79b2bc}{hello\+\_\+fpga\+::traffic\+\_\+enable}}
\item 
std\+::map$<$ uint32\+\_\+t, uint32\+\_\+t $>$ \mbox{\hyperlink{namespacehello__fpga_a077c65c743b0848871dcfb005df7263c}{hello\+\_\+fpga\+::addrtable\+\_\+size}}
\end{DoxyCompactItemize}


\doxysubsection{Data Structure Documentation}
\index{hello\_fpga::he\_cache\_dsm\_status@{hello\_fpga::he\_cache\_dsm\_status}}\label{structhello__fpga_1_1he__cache__dsm__status}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+cache\+\_\+dsm\+\_\+status}


Definition at line 267 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a12d59ba57032563b32ecd46f1ddd7532}} 
uint32\_t&
test\_completed: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a0cb51f879357f6340acf70faee96f84d}} 
uint32\_t&
dsm\_number: 15&
\\
\hline

\mbox{\label{namespacehello__fpga_a09637455d734fd0902441d6d1af8009b}} 
uint32\_t&
res1: 16&
\\
\hline

\mbox{\label{namespacehello__fpga_a515795201ea0fbab85c01d87744d59be}} 
uint32\_t&
err\_vector: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a752e6b346ec430de81702bbe985b8478}} 
uint64\_t&
num\_ticks: 64&
\\
\hline

\mbox{\label{namespacehello__fpga_a79a08c4a27508c36513d8b39bced6856}} 
uint32\_t&
num\_reads: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_ad2b3abdadc346f3b1ac456196b91f24f}} 
uint32\_t&
num\_writes: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a2445cecca01d1790db6cf9a1c2d8bc2a}} 
uint32\_t&
penalty\_start: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a70a69c01df06d52ef53a23d6a328acf1}} 
uint32\_t&
penalty\_end: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a6fb4bf4fb1be5e2e24d70a2b688d47d3}} 
uint32\_t&
actual\_data: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_a50368a48e0bb7d35d926d3cf2a55f2d3}} 
uint32\_t&
expected\_data: 32&
\\
\hline

\mbox{\label{namespacehello__fpga_ab42a06b4e337c7f362db9aecad8253b1}} 
uint32\_t&
res5\mbox{[}2\mbox{]}&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_dfh.\_\_unnamed3\_\_@{hello\_fpga::he\_dfh.\_\_unnamed3\_\_}}\label{structhello__fpga_1_1he__dfh_8____unnamed3____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+dfh.\+\_\+\+\_\+unnamed3\+\_\+\+\_\+}


Definition at line 104 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_ab18ae725c16f7d13bebcf9a10965a91d}} 
uint64\_t&
CcipVersionNumber: 12&
\\
\hline

\mbox{\label{namespacehello__fpga_a8990d1a04a0288d5610740229a1d710f}} 
uint64\_t&
AfuMajVersion: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_a717c28589ac515ac0fe0037939fee723}} 
uint64\_t&
NextDfhOffset: 24&
\\
\hline

\mbox{\label{namespacehello__fpga_aecd284e164bdc984d109aea9e86e695c}} 
uint64\_t&
EOL: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a942d4e37dd5607ab68e54755540d4a47}} 
uint64\_t&
Reserved: 19&
\\
\hline

\mbox{\label{namespacehello__fpga_ad3abdac08cd922b2c2e5fe50b23ae5b2}} 
uint64\_t&
FeatureType: 4&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_dsm\_base.\_\_unnamed6\_\_@{hello\_fpga::he\_dsm\_base.\_\_unnamed6\_\_}}\label{structhello__fpga_1_1he__dsm__base_8____unnamed6____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+dsm\+\_\+base.\+\_\+\+\_\+unnamed6\+\_\+\+\_\+}


Definition at line 118 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a7a2e3d4c39e049659c85bedc400d04d7}} 
uint64\_t&
DsmBase: 64&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_ctl.\_\_unnamed9\_\_@{hello\_fpga::he\_ctl.\_\_unnamed9\_\_}}\label{structhello__fpga_1_1he__ctl_8____unnamed9____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+ctl.\+\_\+\+\_\+unnamed9\+\_\+\+\_\+}


Definition at line 127 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a413c7c71e8225663455de88e7693026f}} 
uint64\_t&
ResetL: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_aa6122a65eaa676f700ae68d393054a37}} 
uint64\_t&
Start: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_aff7373bf6fefae550cf7a7d7431a3cbc}} 
uint64\_t&
ForcedTestCmpl: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a355866a76cb4578ae11a08d2c68a3fb8}} 
uint64\_t&
bias\_support: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a942d4e37dd5607ab68e54755540d4a47}} 
uint64\_t&
Reserved: 59&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_info.\_\_unnamed12\_\_@{hello\_fpga::he\_info.\_\_unnamed12\_\_}}\label{structhello__fpga_1_1he__info_8____unnamed12____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+info.\+\_\+\+\_\+unnamed12\+\_\+\+\_\+}


Definition at line 140 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a409e358f64917dbe8b6ac2ae142f0532}} 
uint64\_t&
write\_addr\_table\_size: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_abafdaa1c66c594388107242944f8e182}} 
uint64\_t&
read\_addr\_table\_size: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_a942d4e37dd5607ab68e54755540d4a47}} 
uint64\_t&
Reserved: 56&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_num\_lines.\_\_unnamed15\_\_@{hello\_fpga::he\_wr\_num\_lines.\_\_unnamed15\_\_}}\label{structhello__fpga_1_1he__wr__num__lines_8____unnamed15____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+num\+\_\+lines.\+\_\+\+\_\+unnamed15\+\_\+\+\_\+}


Definition at line 151 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a04c4bda156e24e30095580f754d2baae}} 
uint64\_t&
write\_num\_lines: 16&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 48&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_byte\_enable.\_\_unnamed18\_\_@{hello\_fpga::he\_wr\_byte\_enable.\_\_unnamed18\_\_}}\label{structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+byte\+\_\+enable.\+\_\+\+\_\+unnamed18\+\_\+\+\_\+}


Definition at line 161 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a9cd78695742babe209a3ae2d19a9f487}} 
uint64\_t&
write\_byte\_enable: 64&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_config.\_\_unnamed21\_\_@{hello\_fpga::he\_wr\_config.\_\_unnamed21\_\_}}\label{structhello__fpga_1_1he__wr__config_8____unnamed21____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+config.\+\_\+\+\_\+unnamed21\+\_\+\+\_\+}


Definition at line 170 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a39bbf8f3a91bd2bf34e1b019eb8e3757}} 
uint64\_t&
write\_traffic\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_abbcd533076ac57dfb4faccad32a40a47}} 
uint64\_t&
continuous\_mode\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a4e3ab1b93dfa6fc41ce1a432f784830b}} 
uint64\_t&
waitfor\_completion: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a82595b3061136abd20a8680b652b9c92}} 
uint64\_t&
preread\_sync\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a8ce194270c81e5cd9e4636552c6b435d}} 
uint64\_t&
postread\_sync\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a622b5dd94df8d38fdb95dcb7f0684354}} 
uint64\_t&
data\_pattern: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a3109ca2a59c024a637d163975a027d12}} 
uint64\_t&
cl\_evict\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a882c467d02aec1bcbdb94b1a18d9b210}} 
uint64\_t&
opcode: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_a99130608aa1134c70e232717498cd4ae}} 
uint64\_t&
line\_repeat\_count: 8&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 44&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_addr\_table\_ctrl.\_\_unnamed24\_\_@{hello\_fpga::he\_wr\_addr\_table\_ctrl.\_\_unnamed24\_\_}}\label{structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl.\+\_\+\+\_\+unnamed24\+\_\+\+\_\+}


Definition at line 188 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_afa0605e0c361b4d97eb76beb46e12ed4}} 
uint64\_t&
enable\_address\_table: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_ab3a002a398f5a657b2971a9b417a9850}} 
uint64\_t&
enable\_address\_stride: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a47101375aa96fa02cfb1d55fd00af989}} 
uint64\_t&
stride: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 60&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_wr\_addr\_table\_data.\_\_unnamed27\_\_@{hello\_fpga::he\_wr\_addr\_table\_data.\_\_unnamed27\_\_}}\label{structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+data.\+\_\+\+\_\+unnamed27\+\_\+\+\_\+}


Definition at line 200 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a78d9019fc5b454bf912bed7595d9f434}} 
uint64\_t&
address\_table\_value: 64&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_rd\_num\_lines.\_\_unnamed30\_\_@{hello\_fpga::he\_rd\_num\_lines.\_\_unnamed30\_\_}}\label{structhello__fpga_1_1he__rd__num__lines_8____unnamed30____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+rd\+\_\+num\+\_\+lines.\+\_\+\+\_\+unnamed30\+\_\+\+\_\+}


Definition at line 209 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a40616ff53c294fe14f47e171881250e5}} 
uint64\_t&
read\_num\_lines: 16&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 48&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_rd\_config.\_\_unnamed33\_\_@{hello\_fpga::he\_rd\_config.\_\_unnamed33\_\_}}\label{structhello__fpga_1_1he__rd__config_8____unnamed33____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+rd\+\_\+config.\+\_\+\+\_\+unnamed33\+\_\+\+\_\+}


Definition at line 219 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a9aa6fb6e85ad466e5fb25f8c78698326}} 
uint64\_t&
read\_traffic\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_ac54927e17e42434020bcb10dfbdf704a}} 
uint64\_t&
continuous\_mode\_Enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a4e3ab1b93dfa6fc41ce1a432f784830b}} 
uint64\_t&
waitfor\_completion: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_aedb8dfd59548687260e8ee5d4f2f98c1}} 
uint64\_t&
prewrite\_sync\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_aebda1b9f4a54b21dd8a600aaa1561bdc}} 
uint64\_t&
postwrite\_sync\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a622b5dd94df8d38fdb95dcb7f0684354}} 
uint64\_t&
data\_pattern: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a3109ca2a59c024a637d163975a027d12}} 
uint64\_t&
cl\_evict\_enable: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a882c467d02aec1bcbdb94b1a18d9b210}} 
uint64\_t&
opcode: 4&
\\
\hline

\mbox{\label{namespacehello__fpga_a99130608aa1134c70e232717498cd4ae}} 
uint64\_t&
line\_repeat\_count: 8&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 44&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_rd\_addr\_table\_ctrl.\_\_unnamed36\_\_@{hello\_fpga::he\_rd\_addr\_table\_ctrl.\_\_unnamed36\_\_}}\label{structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+ctrl.\+\_\+\+\_\+unnamed36\+\_\+\+\_\+}


Definition at line 237 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_afa0605e0c361b4d97eb76beb46e12ed4}} 
uint64\_t&
enable\_address\_table: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_ab3a002a398f5a657b2971a9b417a9850}} 
uint64\_t&
enable\_address\_stride: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a47101375aa96fa02cfb1d55fd00af989}} 
uint64\_t&
stride: 2&
\\
\hline

\mbox{\label{namespacehello__fpga_a7f005c3fa691e77c52d3297cc2699072}} 
uint64\_t&
reserved: 60&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_rd\_addr\_table\_data.\_\_unnamed39\_\_@{hello\_fpga::he\_rd\_addr\_table\_data.\_\_unnamed39\_\_}}\label{structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+data.\+\_\+\+\_\+unnamed39\+\_\+\+\_\+}


Definition at line 249 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_a78d9019fc5b454bf912bed7595d9f434}} 
uint64\_t&
address\_table\_value: 64&
\\
\hline

\end{DoxyFields}
\index{hello\_fpga::he\_err\_status.\_\_unnamed42\_\_@{hello\_fpga::he\_err\_status.\_\_unnamed42\_\_}}\label{structhello__fpga_1_1he__err__status_8____unnamed42____}
\doxysubsubsection{struct hello\+\_\+fpga\+::he\+\_\+err\+\_\+status.\+\_\+\+\_\+unnamed42\+\_\+\+\_\+}


Definition at line 258 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\begin{DoxyFields}{Data Fields}
\mbox{\label{namespacehello__fpga_ace29e8f64e6faa54eea929ee7b698c7f}} 
uint64\_t&
data\_error: 1&
\\
\hline

\mbox{\label{namespacehello__fpga_a2e59fd4a2e93f065e82bde5d425fd332}} 
uint64\_t&
rsvd1: 15&
\\
\hline

\mbox{\label{namespacehello__fpga_a94657f12bf0cd985092032df2e94de31}} 
uint64\_t&
err\_index: 16&
\\
\hline

\mbox{\label{namespacehello__fpga_a0fcc3e567374f3c99a54d84d9697d68f}} 
uint64\_t&
rsvd2: 32&
\\
\hline

\end{DoxyFields}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{cxl__hello__fpga_8h_a4736703a0eb0915314304d527acdf55d}} 
\index{cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}!MEM\_TG\_FEATURE\_ID@{MEM\_TG\_FEATURE\_ID}}
\index{MEM\_TG\_FEATURE\_ID@{MEM\_TG\_FEATURE\_ID}!cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}}
\doxysubsubsection{\texorpdfstring{MEM\_TG\_FEATURE\_ID}{MEM\_TG\_FEATURE\_ID}}
{\footnotesize\ttfamily \#define MEM\+\_\+\+TG\+\_\+\+FEATURE\+\_\+\+ID~0x25}



Definition at line 30 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{cxl__hello__fpga_8h_adba62009c92f202c4e9fc163301f26c3}} 
\index{cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}!MEM\_TG\_FEATURE\_GUIDL@{MEM\_TG\_FEATURE\_GUIDL}}
\index{MEM\_TG\_FEATURE\_GUIDL@{MEM\_TG\_FEATURE\_GUIDL}!cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}}
\doxysubsubsection{\texorpdfstring{MEM\_TG\_FEATURE\_GUIDL}{MEM\_TG\_FEATURE\_GUIDL}}
{\footnotesize\ttfamily \#define MEM\+\_\+\+TG\+\_\+\+FEATURE\+\_\+\+GUIDL~0x81599b5c2ebd4b23}



Definition at line 31 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{cxl__hello__fpga_8h_af5fc626e065828ba08501e0fb894b4c7}} 
\index{cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}!MEM\_TG\_FEATURE\_GUIDH@{MEM\_TG\_FEATURE\_GUIDH}}
\index{MEM\_TG\_FEATURE\_GUIDH@{MEM\_TG\_FEATURE\_GUIDH}!cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}}
\doxysubsubsection{\texorpdfstring{MEM\_TG\_FEATURE\_GUIDH}{MEM\_TG\_FEATURE\_GUIDH}}
{\footnotesize\ttfamily \#define MEM\+\_\+\+TG\+\_\+\+FEATURE\+\_\+\+GUIDH~0x0118e06b1fa349b9}



Definition at line 32 of file cxl\+\_\+hello\+\_\+fpga.\+h.

\mbox{\label{cxl__hello__fpga_8h_af85df86193e6fd14a7d2d76f666b6bb4}} 
\index{cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}!HELLO\_FPGA\_CL\_HEADER@{HELLO\_FPGA\_CL\_HEADER}}
\index{HELLO\_FPGA\_CL\_HEADER@{HELLO\_FPGA\_CL\_HEADER}!cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}}
\doxysubsubsection{\texorpdfstring{HELLO\_FPGA\_CL\_HEADER}{HELLO\_FPGA\_CL\_HEADER}}
{\footnotesize\ttfamily \#define HELLO\+\_\+\+FPGA\+\_\+\+CL\+\_\+\+HEADER~0x36db6db6}



Definition at line 33 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Variable Documentation}
\mbox{\label{cxl__hello__fpga_8h_a72d02b17946176eac3d194950f7f02c8}} 
\index{cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}!HE\_CACHE\_AFU\_ID@{HE\_CACHE\_AFU\_ID}}
\index{HE\_CACHE\_AFU\_ID@{HE\_CACHE\_AFU\_ID}!cxl\_hello\_fpga.h@{cxl\_hello\_fpga.h}}
\doxysubsubsection{\texorpdfstring{HE\_CACHE\_AFU\_ID}{HE\_CACHE\_AFU\_ID}}
{\footnotesize\ttfamily const char$\ast$ HE\+\_\+\+CACHE\+\_\+\+AFU\+\_\+\+ID = \char`\"{}0118E06B-\/1FA3-\/49B9-\/8159-\/9b5\+C2\+EBD4b23\char`\"{}}



Definition at line 34 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::afu\+\_\+id(), and host\+\_\+exerciser\+::he\+\_\+cache\+\_\+cmd\+::afu\+\_\+id().

