{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701307317024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701307317025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 20:21:56 2023 " "Processing started: Wed Nov 29 20:21:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701307317025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307317025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pokemon -c pokemon " "Command: quartus_map --read_settings_files=on --write_settings_files=off pokemon -c pokemon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307317025 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "start_screen.qip " "Tcl Script File start_screen.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE start_screen.qip " "set_global_assignment -name QIP_FILE start_screen.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1701307317249 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1701307317249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701307317539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701307317539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/char.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/char.v" { { "Info" "ISGN_ENTITY_NAME" "1 char " "Found entity 1: char" {  } { { "RAM/char.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/char.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307323994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307323994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/bulb_moves.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/bulb_moves.v" { { "Info" "ISGN_ENTITY_NAME" "1 bulb_moves " "Found entity 1: bulb_moves" {  } { { "RAM/bulb_moves.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/bulb_moves.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307323996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307323996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/bulb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/bulb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bulb " "Found entity 1: bulb" {  } { { "RAM/bulb.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/bulb.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307323998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307323998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/battle_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/battle_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 battle_background " "Found entity 1: battle_background" {  } { { "RAM/battle_background.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/battle_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/watergun.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/watergun.v" { { "Info" "ISGN_ENTITY_NAME" "1 watergun " "Found entity 1: watergun" {  } { { "RAM/watergun.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/watergun.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/tackle.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/tackle.v" { { "Info" "ISGN_ENTITY_NAME" "1 tackle " "Found entity 1: tackle" {  } { { "RAM/tackle.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/tackle.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/supereffective.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/supereffective.v" { { "Info" "ISGN_ENTITY_NAME" "1 supereffective " "Found entity 1: supereffective" {  } { { "RAM/supereffective.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/supereffective.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/squir_moves.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/squir_moves.v" { { "Info" "ISGN_ENTITY_NAME" "1 squir_moves " "Found entity 1: squir_moves" {  } { { "RAM/squir_moves.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/squir_moves.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/squir.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/squir.v" { { "Info" "ISGN_ENTITY_NAME" "1 squir " "Found entity 1: squir" {  } { { "RAM/squir.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/squir.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/selectpokemon.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/selectpokemon.v" { { "Info" "ISGN_ENTITY_NAME" "1 selectPokemon " "Found entity 1: selectPokemon" {  } { { "RAM/selectPokemon.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/selectPokemon.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/razorleaf.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/razorleaf.v" { { "Info" "ISGN_ENTITY_NAME" "1 razorleaf " "Found entity 1: razorleaf" {  } { { "RAM/razorleaf.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/razorleaf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/player2wins.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/player2wins.v" { { "Info" "ISGN_ENTITY_NAME" "1 player2wins " "Found entity 1: player2wins" {  } { { "RAM/player2wins.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/player2wins.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/player2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/player2.v" { { "Info" "ISGN_ENTITY_NAME" "1 player2 " "Found entity 1: player2" {  } { { "RAM/player2.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/player2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/player1wins.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/player1wins.v" { { "Info" "ISGN_ENTITY_NAME" "1 player1wins " "Found entity 1: player1wins" {  } { { "RAM/player1wins.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/player1wins.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/player1select.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/player1select.v" { { "Info" "ISGN_ENTITY_NAME" "1 player1select " "Found entity 1: player1select" {  } { { "RAM/player1select.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/player1select.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/player_squir.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/player_squir.v" { { "Info" "ISGN_ENTITY_NAME" "1 player_squir " "Found entity 1: player_squir" {  } { { "RAM/player_squir.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/player_squir.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/player_char.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/player_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 player_char " "Found entity 1: player_char" {  } { { "RAM/player_char.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/player_char.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/player_bulb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/player_bulb.v" { { "Info" "ISGN_ENTITY_NAME" "1 player_bulb " "Found entity 1: player_bulb" {  } { { "RAM/player_bulb.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/player_bulb.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/notveryeffective.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/notveryeffective.v" { { "Info" "ISGN_ENTITY_NAME" "1 notveryeffective " "Found entity 1: notveryeffective" {  } { { "RAM/notveryeffective.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/notveryeffective.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/miss.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/miss.v" { { "Info" "ISGN_ENTITY_NAME" "1 miss " "Found entity 1: miss" {  } { { "RAM/miss.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/miss.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/gamestart.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/gamestart.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameStart " "Found entity 1: gameStart" {  } { { "RAM/gameStart.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/gameStart.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ember.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ember.v" { { "Info" "ISGN_ENTITY_NAME" "1 ember " "Found entity 1: ember" {  } { { "RAM/ember.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/ember.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/directhit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/directhit.v" { { "Info" "ISGN_ENTITY_NAME" "1 directhit " "Found entity 1: directhit" {  } { { "RAM/directhit.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/directhit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/criticalhit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/criticalhit.v" { { "Info" "ISGN_ENTITY_NAME" "1 criticalhit " "Found entity 1: criticalhit" {  } { { "RAM/criticalhit.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/criticalhit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/char_moves.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/char_moves.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_moves " "Found entity 1: char_moves" {  } { { "RAM/char_moves.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/RAM/char_moves.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file screen_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_counter " "Found entity 1: screen_counter" {  } { { "screen_counter.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/screen_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rate_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file rate_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 RateDivider " "Found entity 1: RateDivider" {  } { { "rate_divider.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/rate_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "hex_decoder.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/hex_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file title_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill " "Found entity 1: fill" {  } { { "title_screen.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/title_screen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file topfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 topFSM " "Found entity 1: topFSM" {  } { { "topFSM.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/topFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_poke_2 DRAW_POKE_2 my_control.v(21) " "Verilog HDL Declaration information at my_control.v(21): object \"draw_poke_2\" differs only in case from object \"DRAW_POKE_2\" in the same scope" {  } { { "my_control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/my_control.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701307324073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_message DRAW_MESSAGE my_control.v(21) " "Verilog HDL Declaration information at my_control.v(21): object \"draw_message\" differs only in case from object \"DRAW_MESSAGE\" in the same scope" {  } { { "my_control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/my_control.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701307324073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_message2 DRAW_MESSAGE2 my_control.v(21) " "Verilog HDL Declaration information at my_control.v(21): object \"draw_message2\" differs only in case from object \"DRAW_MESSAGE2\" in the same scope" {  } { { "my_control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/my_control.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701307324073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_control.v 1 1 " "Found 1 design units, including 1 entities, in source file my_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_control " "Found entity 1: my_control" {  } { { "my_control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/my_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pokemongame.v 1 1 " "Found 1 design units, including 1 entities, in source file pokemongame.v" { { "Info" "ISGN_ENTITY_NAME" "1 PokemonGame " "Found entity 1: PokemonGame" {  } { { "PokemonGame.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/PokemonGame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324076 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 my_top_controller.v(84) " "Verilog HDL Expression warning at my_top_controller.v(84): truncated literal to match 26 bits" {  } { { "my_top_controller.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/my_top_controller.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307324077 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 my_top_controller.v(86) " "Verilog HDL Expression warning at my_top_controller.v(86): truncated literal to match 26 bits" {  } { { "my_top_controller.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/my_top_controller.v" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1701307324077 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "my_top_controller.v(309) " "Verilog HDL Module Instantiation warning at my_top_controller.v(309): ignored dangling comma in List of Port Connections" {  } { { "my_top_controller.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/my_top_controller.v" 309 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701307324077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_top_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file my_top_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_top_controller " "Found entity 1: my_top_controller" {  } { { "my_top_controller.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/my_top_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701307324078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address datapath.v(175) " "Verilog HDL Implicit Net warning at datapath.v(175): created implicit net for \"address\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk datapath.v(178) " "Verilog HDL Implicit Net warning at datapath.v(178): created implicit net for \"clk\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_choosing_screen datapath.v(178) " "Verilog HDL Implicit Net warning at datapath.v(178): created implicit net for \"colour_choosing_screen\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_battling_screen datapath.v(179) " "Verilog HDL Implicit Net warning at datapath.v(179): created implicit net for \"colour_battling_screen\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_player1 datapath.v(181) " "Verilog HDL Implicit Net warning at datapath.v(181): created implicit net for \"colour_player1\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_player2 datapath.v(182) " "Verilog HDL Implicit Net warning at datapath.v(182): created implicit net for \"colour_player2\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bulb_green datapath.v(184) " "Verilog HDL Implicit Net warning at datapath.v(184): created implicit net for \"bulb_green\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "squir_blue datapath.v(185) " "Verilog HDL Implicit Net warning at datapath.v(185): created implicit net for \"squir_blue\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "char_red datapath.v(186) " "Verilog HDL Implicit Net warning at datapath.v(186): created implicit net for \"char_red\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_sprite_char datapath.v(188) " "Verilog HDL Implicit Net warning at datapath.v(188): created implicit net for \"colour_sprite_char\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_sprite_squir datapath.v(189) " "Verilog HDL Implicit Net warning at datapath.v(189): created implicit net for \"colour_sprite_squir\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_sprite_bulb datapath.v(190) " "Verilog HDL Implicit Net warning at datapath.v(190): created implicit net for \"colour_sprite_bulb\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_notveryeffective datapath.v(192) " "Verilog HDL Implicit Net warning at datapath.v(192): created implicit net for \"colour_notveryeffective\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_supereffective datapath.v(193) " "Verilog HDL Implicit Net warning at datapath.v(193): created implicit net for \"colour_supereffective\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_directhit datapath.v(194) " "Verilog HDL Implicit Net warning at datapath.v(194): created implicit net for \"colour_directhit\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_criticalhit datapath.v(195) " "Verilog HDL Implicit Net warning at datapath.v(195): created implicit net for \"colour_criticalhit\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_miss datapath.v(196) " "Verilog HDL Implicit Net warning at datapath.v(196): created implicit net for \"colour_miss\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_ember datapath.v(198) " "Verilog HDL Implicit Net warning at datapath.v(198): created implicit net for \"colour_ember\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_watergun datapath.v(199) " "Verilog HDL Implicit Net warning at datapath.v(199): created implicit net for \"colour_watergun\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_razorleaf datapath.v(200) " "Verilog HDL Implicit Net warning at datapath.v(200): created implicit net for \"colour_razorleaf\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_tackle datapath.v(201) " "Verilog HDL Implicit Net warning at datapath.v(201): created implicit net for \"colour_tackle\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_squir_moves datapath.v(203) " "Verilog HDL Implicit Net warning at datapath.v(203): created implicit net for \"colour_squir_moves\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_char_moves datapath.v(204) " "Verilog HDL Implicit Net warning at datapath.v(204): created implicit net for \"colour_char_moves\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_bulb_moves datapath.v(205) " "Verilog HDL Implicit Net warning at datapath.v(205): created implicit net for \"colour_bulb_moves\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324079 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_player1wins datapath.v(207) " "Verilog HDL Implicit Net warning at datapath.v(207): created implicit net for \"colour_player1wins\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_player2wins datapath.v(208) " "Verilog HDL Implicit Net warning at datapath.v(208): created implicit net for \"colour_player2wins\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colour_gameStart datapath.v(212) " "Verilog HDL Implicit Net warning at datapath.v(212): created implicit net for \"colour_gameStart\"" {  } { { "datapath.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/datapath.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_player_1_pokemon topFSM.v(16) " "Verilog HDL Implicit Net warning at topFSM.v(16): created implicit net for \"draw_player_1_pokemon\"" {  } { { "topFSM.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/topFSM.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "draw_player_2_pokemon topFSM.v(16) " "Verilog HDL Implicit Net warning at topFSM.v(16): created implicit net for \"draw_player_2_pokemon\"" {  } { { "topFSM.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/topFSM.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "battle_background topFSM.v(17) " "Verilog HDL Implicit Net warning at topFSM.v(17): created implicit net for \"battle_background\"" {  } { { "topFSM.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/topFSM.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "drawP1Special_done topFSM.v(21) " "Verilog HDL Implicit Net warning at topFSM.v(21): created implicit net for \"drawP1Special_done\"" {  } { { "topFSM.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/topFSM.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "drawP2Special_done topFSM.v(21) " "Verilog HDL Implicit Net warning at topFSM.v(21): created implicit net for \"drawP2Special_done\"" {  } { { "topFSM.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/topFSM.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "drawWin topFSM.v(22) " "Verilog HDL Implicit Net warning at topFSM.v(22): created implicit net for \"drawWin\"" {  } { { "topFSM.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/topFSM.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_select topFSM.v(22) " "Verilog HDL Implicit Net warning at topFSM.v(22): created implicit net for \"p1_select\"" {  } { { "topFSM.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/topFSM.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2_select topFSM.v(22) " "Verilog HDL Implicit Net warning at topFSM.v(22): created implicit net for \"p2_select\"" {  } { { "topFSM.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/topFSM.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307324080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701307324375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(54) " "Verilog HDL assignment warning at control.v(54): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(58) " "Verilog HDL assignment warning at control.v(58): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(65) " "Verilog HDL assignment warning at control.v(65): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(69) " "Verilog HDL assignment warning at control.v(69): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(76) " "Verilog HDL assignment warning at control.v(76): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(80) " "Verilog HDL assignment warning at control.v(80): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(88) " "Verilog HDL assignment warning at control.v(88): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(93) " "Verilog HDL assignment warning at control.v(93): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(99) " "Verilog HDL assignment warning at control.v(99): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(103) " "Verilog HDL assignment warning at control.v(103): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(110) " "Verilog HDL assignment warning at control.v(110): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(114) " "Verilog HDL assignment warning at control.v(114): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324376 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(120) " "Verilog HDL assignment warning at control.v(120): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324377 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(123) " "Verilog HDL assignment warning at control.v(123): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324377 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(129) " "Verilog HDL assignment warning at control.v(129): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324377 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(132) " "Verilog HDL assignment warning at control.v(132): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324377 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(135) " "Verilog HDL assignment warning at control.v(135): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324377 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(139) " "Verilog HDL Case Statement warning at control.v(139): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 139 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(148) " "Verilog HDL Case Statement warning at control.v(148): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 148 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(157) " "Verilog HDL Case Statement warning at control.v(157): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 157 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(166) " "Verilog HDL Case Statement warning at control.v(166): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 166 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(175) " "Verilog HDL Case Statement warning at control.v(175): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 175 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(184) " "Verilog HDL Case Statement warning at control.v(184): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 184 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(196) " "Verilog HDL Case Statement warning at control.v(196): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 196 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(205) " "Verilog HDL Case Statement warning at control.v(205): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 205 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(214) " "Verilog HDL Case Statement warning at control.v(214): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 214 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(223) " "Verilog HDL Case Statement warning at control.v(223): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 223 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(232) " "Verilog HDL Case Statement warning at control.v(232): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 232 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(241) " "Verilog HDL Case Statement warning at control.v(241): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 241 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(251) " "Verilog HDL assignment warning at control.v(251): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 3 control.v(258) " "Verilog HDL assignment warning at control.v(258): truncated value with size 21 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701307324378 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(332) " "Verilog HDL Case Statement warning at control.v(332): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 332 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324379 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(336) " "Verilog HDL Case Statement warning at control.v(336): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 336 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324379 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(340) " "Verilog HDL Case Statement warning at control.v(340): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 340 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324379 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(344) " "Verilog HDL Case Statement warning at control.v(344): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 344 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324379 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(348) " "Verilog HDL Case Statement warning at control.v(348): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 348 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324379 "|control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "control.v(352) " "Verilog HDL Case Statement warning at control.v(352): case item expression never matches the case expression" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 352 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1701307324379 "|control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(287) " "Verilog HDL Case Statement warning at control.v(287): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 287 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701307324379 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2_select control.v(266) " "Verilog HDL Always Construct warning at control.v(266): inferring latch(es) for variable \"p2_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 266 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701307324379 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1_select control.v(266) " "Verilog HDL Always Construct warning at control.v(266): inferring latch(es) for variable \"p1_select\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 266 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701307324379 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_select control.v(266) " "Inferred latch for \"p1_select\" at control.v(266)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324380 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_select control.v(266) " "Inferred latch for \"p2_select\" at control.v(266)" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307324380 "|control"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "drawP2MoveSel GND " "Pin \"drawP2MoveSel\" is stuck at GND" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701307324715 "|control|drawP2MoveSel"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawP1Tackle GND " "Pin \"drawP1Tackle\" is stuck at GND" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701307324715 "|control|drawP1Tackle"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawP2Tackle GND " "Pin \"drawP2Tackle\" is stuck at GND" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701307324715 "|control|drawP2Tackle"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawP1Special GND " "Pin \"drawP1Special\" is stuck at GND" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701307324715 "|control|drawP1Special"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawP2Special GND " "Pin \"drawP2Special\" is stuck at GND" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701307324715 "|control|drawP2Special"} { "Warning" "WMLS_MLS_STUCK_PIN" "drawWin GND " "Pin \"drawWin\" is stuck at GND" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701307324715 "|control|drawWin"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1_select VCC " "Pin \"p1_select\" is stuck at VCC" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701307324715 "|control|p1_select"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2_select VCC " "Pin \"p2_select\" is stuck at VCC" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701307324715 "|control|p2_select"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701307324715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701307324772 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "start_screen 3 " "Ignored 3 assignments for entity \"start_screen\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_mem_if_ddr3_emif -entity start_screen -sip start_screen.sip -library lib_start_screen " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mem_if_ddr3_emif -entity start_screen -sip start_screen.sip -library lib_start_screen was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701307324953 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 20.1 -entity start_screen -sip start_screen.sip -library lib_start_screen " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity start_screen -sip start_screen.sip -library lib_start_screen was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701307324953 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity start_screen -sip start_screen.sip -library lib_start_screen " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity start_screen -sip start_screen.sip -library lib_start_screen was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701307324953 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701307324953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Downloads/ECE241/final/output_files/pokemon.map.smsg " "Generated suppressed messages file C:/Users/Admin/Downloads/ECE241/final/output_files/pokemon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307325066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701307325166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701307325166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p1Dead " "No output dependent on input pin \"p1Dead\"" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701307325190 "|control|p1Dead"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p2Dead " "No output dependent on input pin \"p2Dead\"" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701307325190 "|control|p2Dead"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drawWin_done " "No output dependent on input pin \"drawWin_done\"" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701307325190 "|control|drawWin_done"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drawP1Tackle_done " "No output dependent on input pin \"drawP1Tackle_done\"" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701307325190 "|control|drawP1Tackle_done"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drawP2Tackle_done " "No output dependent on input pin \"drawP2Tackle_done\"" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701307325190 "|control|drawP2Tackle_done"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drawP2MoveSel_done " "No output dependent on input pin \"drawP2MoveSel_done\"" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701307325190 "|control|drawP2MoveSel_done"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drawP1Special_done " "No output dependent on input pin \"drawP1Special_done\"" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701307325190 "|control|drawP1Special_done"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drawP2Special_done " "No output dependent on input pin \"drawP2Special_done\"" {  } { { "control.v" "" { Text "C:/Users/Admin/Downloads/ECE241/final/control.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701307325190 "|control|drawP2Special_done"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701307325190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701307325190 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701307325190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701307325190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701307325190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701307325203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 20:22:05 2023 " "Processing ended: Wed Nov 29 20:22:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701307325203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701307325203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701307325203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701307325203 ""}
