// Seed: 2418028760
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input reg id_3,
    output logic id_4,
    output reg id_5
);
  always @(posedge id_1 or posedge id_1) id_5 <= id_3;
endmodule
