# Microsemi Corp.
# Date: 2017-Nov-20 10:41:09
# This file was generated based on the following SDC source files:
#   C:/Users/ciaran.lappin/Desktop/MiV_Github/RTG4/MIV_RV32IMA_BaseDesign_vlog/constraint/RTG4_RV32_BaseDesign_derived_constraints.sdc
#

create_clock -name {rcosc_50mhz} -period 20 [ get_pins { RCOSC_50MHZ_0.CLKOUT } ]
create_generated_clock -name {RTG4FCCC_0/GL0} -multiply_by 2 -divide_by 2 -source [ get_pins { RTG4FCCC_0.CCC_INST.RCOSC_50MHZ } ] [ get_pins { RTG4FCCC_0.CCC_INST.GL0 } ]
create_generated_clock -name {RTG4FCCC_0/GL1} -multiply_by 2 -divide_by 2 -source [ get_pins { RTG4FCCC_0.CCC_INST.RCOSC_50MHZ } ] [ get_pins { RTG4FCCC_0.CCC_INST.GL1 } ]
