Release 11.5 - xst L.70 (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </proj/sw/Xilinx/11.1/EDK/virtex5/data/virtex5.acd> with local file </proj/sw/Xilinx/11.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "hard_ethernet_mac_wrapper_xst.prj"
Verilog Include Directory          : {"/proj/users/hmnguyen/EDKproject/qmfir_new/pcores/" "/proj/sw/Xilinx/11.1/edk_user_repository/MyProcessorIPLib/pcores/" "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vfx130tff1738-1
Output File Name                   : "../implementation/hard_ethernet_mac_wrapper.ngc"

---- Source Options
Top Module Name                    : hard_ethernet_mac_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/hard_ethernet_mac_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_compare.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_address_compare> compiled.
Entity <soft_address_compare> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx_pack.vhd" in Library soft_temac_wrap_v2_03_a.
Package <soft_rx_pack> compiled.
Package body <soft_rx_pack> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_cc8ce.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_cc8ce> compiled.
Entity <soft_cc8ce> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_cc2ce.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_cc2ce> compiled.
Entity <soft_cc2ce> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_prbs.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tx_prbs> compiled.
Entity <soft_tx_prbs> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_crc32_8.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_crc32_8> compiled.
Entity <soft_crc32_8> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_flow_ctrl_pack.vhd" in Library soft_temac_wrap_v2_03_a.
Package <soft_flow_ctrl_pack> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_sync_block.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_sync_block> compiled.
Entity <soft_sync_block> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/sync_block.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <sync_block> compiled.
Entity <sync_block> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_filter_dynamic_config.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_address_filter_dynamic_config> compiled.
Entity <soft_address_filter_dynamic_config> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_filter_static_config.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_address_filter_static_config> compiled.
Entity <soft_address_filter_static_config> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_miim.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_miim> compiled.
Entity <soft_miim> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_config.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_config> compiled.
Entity <soft_config> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_crc_64_32.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_crc_64_32> compiled.
Entity <soft_crc_64_32> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rate_adapt.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_rate_adapt> compiled.
Entity <soft_rate_adapt> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_elastic_buffer_6.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_elastic_buffer_6> compiled.
Entity <soft_elastic_buffer_6> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_state_machines.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_state_machines> compiled.
Entity <soft_state_machines> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_decode_frame.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_decode_frame> compiled.
Entity <soft_decode_frame> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_param_check.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_param_check> compiled.
Entity <soft_param_check> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_state_mach.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tx_state_mach> compiled.
Entity <soft_tx_state_mach> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_deference_state_mach.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tx_deference_state_mach> compiled.
Entity <soft_tx_deference_state_mach> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_burst_state_mach.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tx_burst_state_mach> compiled.
Entity <soft_tx_burst_state_mach> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_rand_gen.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tx_rand_gen> compiled.
Entity <soft_tx_rand_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx_control.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_rx_control> compiled.
Entity <soft_rx_control> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_control.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tx_control> compiled.
Entity <soft_tx_control> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx_pause_control.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_rx_pause_control> compiled.
Entity <soft_rx_pause_control> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_pause_control.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tx_pause_control> compiled.
Entity <soft_tx_pause_control> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_1000basex_rocketio_wrapper_gtx_tile.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_1000basex_rocketio_wrapper_gtx_tile> compiled.
Entity <v5_1000basex_rocketio_wrapper_gtx_tile> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rocketio_wrapper_gtp_tile.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_rocketio_wrapper_gtp_tile> compiled.
Entity <v5_rocketio_wrapper_gtp_tile> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_rocketio_wrapper_gtx_tile.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_sgmii_rocketio_wrapper_gtx_tile> compiled.
Entity <v5_dual_sgmii_rocketio_wrapper_gtx_tile> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_rocketio_wrapper_gtx_tile.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_sgmii_rocketio_wrapper_gtx_tile> compiled.
Entity <v5_single_sgmii_rocketio_wrapper_gtx_tile> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex_rocketio_wrapper_gtx.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_1000basex_rocketio_wrapper_gtx> compiled.
Entity <v6_1000basex_rocketio_wrapper_gtx> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii_rocketio_wrapper_gtx.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_sgmii_rocketio_wrapper_gtx> compiled.
Entity <v6_sgmii_rocketio_wrapper_gtx> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/pre_accumulator.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <pre_accumulator> compiled.
Entity <pre_accumulator> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/increment_controller.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <increment_controller> compiled.
Entity <increment_controller> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_sync_reset.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_sync_reset> compiled.
Entity <soft_sync_reset> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_control.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_control> compiled.
Entity <soft_control> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tx> compiled.
Entity <soft_tx> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_mii_tx.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_gmii_mii_tx> compiled.
Entity <soft_gmii_mii_tx> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_rx.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_rx> compiled.
Entity <soft_rx> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_mii_rx.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_gmii_mii_rx> compiled.
Entity <soft_gmii_mii_rx> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_management.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_management> compiled.
Entity <soft_management> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_address_filter.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_address_filter> compiled.
Entity <soft_address_filter> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 223. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_reset_sync.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_reset_sync> compiled.
Entity <soft_reset_sync> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_gt11_to_gt_rxclkcorcnt_shim.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_gt11_to_gt_rxclkcorcnt_shim> compiled.
Entity <v4_gt11_to_gt_rxclkcorcnt_shim> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_cal_block_v1_4_1.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_cal_block_v1_4_1> compiled.
Entity <v4_cal_block_v1_4_1> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_rx_elastic_buffer.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_rx_elastic_buffer> compiled.
Entity <v4_rx_elastic_buffer> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_1000basex_rocketio_wrapper_gtx.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_1000basex_rocketio_wrapper_gtx> compiled.
Entity <v5_1000basex_rocketio_wrapper_gtx> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rocketio_wrapper_gtp.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_rocketio_wrapper_gtp> compiled.
Entity <v5_rocketio_wrapper_gtp> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_rocketio_wrapper_gtx.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_sgmii_rocketio_wrapper_gtx> compiled.
Entity <v5_dual_sgmii_rocketio_wrapper_gtx> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_rx_elastic_buffer.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5fxt_rx_elastic_buffer> compiled.
Entity <v5fxt_rx_elastic_buffer> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_rocketio_wrapper_gtx.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_sgmii_rocketio_wrapper_gtx> compiled.
Entity <v5_single_sgmii_rocketio_wrapper_gtx> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rx_elastic_buffer.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_rx_elastic_buffer> compiled.
Entity <v5_rx_elastic_buffer> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex_rocketio_wrapper.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_1000basex_rocketio_wrapper> compiled.
Entity <v6_1000basex_rocketio_wrapper> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii_rocketio_wrapper.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_sgmii_rocketio_wrapper> compiled.
Entity <v6_sgmii_rocketio_wrapper> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rx_elastic_buffer.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_rx_elastic_buffer> compiled.
Entity <v6_rx_elastic_buffer> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/statistics_64bit.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <statistics_64bit> compiled.
Entity <statistics_64bit> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/statistics_32bit.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <statistics_32bit> compiled.
Entity <statistics_32bit> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/statistics_virtex5.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <statistics_virtex5> compiled.
Entity <statistics_virtex5> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_csum_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_csum_top> compiled.
Entity <tx_csum_top> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_trimac_gen.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_trimac_gen> compiled.
Entity <soft_trimac_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_dcm_reset.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_dcm_reset> compiled.
Entity <soft_dcm_reset> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_1000basex_gt11_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_1000basex_gt11_dual_1000X> compiled.
Entity <v4_dual_1000basex_gt11_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_gt11_init_rx.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_gt11_init_rx> compiled.
Entity <v4_gt11_init_rx> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_gt11_init_tx.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_gt11_init_tx> compiled.
Entity <v4_gt11_init_tx> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_1000basex.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_1000basex> compiled.
Entity <v4_dual_1000basex> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_1000basex_gt11_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_1000basex_gt11_dual_1000X> compiled.
Entity <v4_single_1000basex_gt11_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_1000basex.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_1000basex> compiled.
Entity <v4_single_1000basex> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_rgmii2_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_rgmii2_if> compiled.
Entity <v4_rgmii2_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_rgmii2.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_rgmii2> compiled.
Entity <v4_dual_rgmii2> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_rgmii2.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_rgmii2> compiled.
Entity <v4_single_rgmii2> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_rgmii13_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_rgmii13_if> compiled.
Entity <v4_rgmii13_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_rgmii13.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_rgmii13> compiled.
Entity <v4_dual_rgmii13> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_rgmii13.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_rgmii13> compiled.
Entity <v4_single_rgmii13> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_sgmii_gt11_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_sgmii_gt11_dual_1000X> compiled.
Entity <v4_dual_sgmii_gt11_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_sgmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_sgmii> compiled.
Entity <v4_dual_sgmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_sgmii_gt11_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_sgmii_gt11_dual_1000X> compiled.
Entity <v4_single_sgmii_gt11_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_sgmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_sgmii> compiled.
Entity <v4_single_sgmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_gmii_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_gmii_if> compiled.
Entity <v4_gmii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_gmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_gmii> compiled.
Entity <v4_dual_gmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_gmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_gmii> compiled.
Entity <v4_single_gmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_mii_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_mii_if> compiled.
Entity <v4_mii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_mii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_mii> compiled.
Entity <v4_dual_mii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_mii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_mii> compiled.
Entity <v4_single_mii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_1000basex_gtx_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_1000basex_gtx_dual_1000X> compiled.
Entity <v5_dual_1000basex_gtx_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_1000basex.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_1000basex> compiled.
Entity <v5_dual_1000basex> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_1000basex_gtx_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_1000basex_gtx_dual_1000X> compiled.
Entity <v5_single_1000basex_gtx_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_1000basex.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_1000basex> compiled.
Entity <v5_single_1000basex> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_1000basex_gtp_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_1000basex_GTP_dual_1000X> compiled.
Entity <v5_dual_1000basex_GTP_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_1000basex_gtp_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_1000basex_GTP_dual_1000X> compiled.
Entity <v5_single_1000basex_GTP_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rgmii2_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_rgmii2_if> compiled.
Entity <v5_rgmii2_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_rgmii2.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_rgmii2> compiled.
Entity <v5_dual_rgmii2> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_rgmii2.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_rgmii2> compiled.
Entity <v5_single_rgmii2> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_rgmii13_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_rgmii13_if> compiled.
Entity <v5_rgmii13_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_rgmii13.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_rgmii13> compiled.
Entity <v5_dual_rgmii13> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_rgmii13.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_rgmii13> compiled.
Entity <v5_single_rgmii13> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_gtx_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_sgmii_gtx_dual_1000X> compiled.
Entity <v5_dual_sgmii_gtx_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_sgmii> compiled.
Entity <v5_dual_sgmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_gtx_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_sgmii_gtx_dual_1000X> compiled.
Entity <v5_single_sgmii_gtx_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_sgmii> compiled.
Entity <v5_single_sgmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_gtp_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_sgmii_GTP_dual_1000X> compiled.
Entity <v5_dual_sgmii_GTP_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_gtp_dual_1000X.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_sgmii_GTP_dual_1000X> compiled.
Entity <v5_single_sgmii_GTP_dual_1000X> (Architecture <structural>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_gmii_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_gmii_if> compiled.
Entity <v5_gmii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_gmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_gmii> compiled.
Entity <v5_dual_gmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_gmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_gmii> compiled.
Entity <v5_single_gmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_mii_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_mii_if> compiled.
Entity <v5_mii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_mii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_mii> compiled.
Entity <v5_dual_mii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_mii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_mii> compiled.
Entity <v5_single_mii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex_rocketio_wrapper_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_1000basex_rocketio_wrapper_top> compiled.
Entity <v6_1000basex_rocketio_wrapper_top> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_1000basex> compiled.
Entity <v6_1000basex> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii2_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_rgmii2_if> compiled.
Entity <v6_rgmii2_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_fcs_blk_rgmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_fcs_blk_rgmii> compiled.
Entity <v6_fcs_blk_rgmii> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii2.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_rgmii2> compiled.
Entity <v6_rgmii2> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii13_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_rgmii13_if> compiled.
Entity <v6_rgmii13_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii13.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_rgmii13> compiled.
Entity <v6_rgmii13> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii_rocketio_wrapper_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_sgmii_rocketio_wrapper_top> compiled.
Entity <v6_sgmii_rocketio_wrapper_top> (Architecture <RTL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_sgmii> compiled.
Entity <v6_sgmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_gmii_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_gmii_if> compiled.
Entity <v6_gmii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_fcs_blk_gmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_fcs_blk_gmii> compiled.
Entity <v6_fcs_blk_gmii> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_gmii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_gmii> compiled.
Entity <v6_gmii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_mii_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_mii_if> compiled.
Entity <v6_mii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_fcs_blk_mii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_fcs_blk_mii> compiled.
Entity <v6_fcs_blk_mii> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_mii.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_mii> compiled.
Entity <v6_mii> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/ethernet_statistics_gen.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <ethernet_statistics_gen> compiled.
Entity <ethernet_statistics_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_csum_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <rx_csum_top> compiled.
Entity <rx_csum_top> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if_sm.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_temac_if_sm> compiled.
Entity <tx_temac_if_sm> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_csum_mux.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_csum_mux> compiled.
Entity <tx_csum_mux> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_data_mux.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_data_mux> compiled.
Entity <tx_data_mux> (Architecture <simulation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_cl_if> compiled.
Entity <tx_cl_if> (Architecture <simulation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_csum_top_wrapper.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_csum_top_wrapper> compiled.
Entity <tx_csum_top_wrapper> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_vlan_support.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_vlan_support> compiled.
Entity <tx_vlan_support> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" in Library lib_common_v1_00_a.
Entity <addr_iet_inc_ip_bus> compiled.
Entity <addr_iet_inc_ip_bus> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tx_clk_gen.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tx_clk_gen> compiled.
Entity <soft_tx_clk_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_gmii_if.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_gmii_if> compiled.
Entity <soft_gmii_if> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_tri_mode_eth_mac_v4_1.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_tri_mode_eth_mac_v4_1> compiled.
Entity <soft_tri_mode_eth_mac_v4_1> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/dcr2ghi.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <dcr2ghi> compiled.
Entity <dcr2ghi> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_mii_if.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_mii_if> compiled.
Entity <soft_mii_if> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/dcr2ghi.vhd" in Library xps_ll_temac_v2_03_a.
Entity <dcr2ghi> compiled.
Entity <dcr2ghi> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_mii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_mii_top> compiled.
Entity <v4_single_mii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_mii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_mii_top> compiled.
Entity <v4_dual_mii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_gmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_gmii_top> compiled.
Entity <v4_single_gmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_gmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_gmii_top> compiled.
Entity <v4_dual_gmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_sgmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_sgmii_top> compiled.
Entity <v4_single_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_sgmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_sgmii_top> compiled.
Entity <v4_dual_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_rgmii13_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_rgmii13_top> compiled.
Entity <v4_single_rgmii13_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_rgmii13_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_rgmii13_top> compiled.
Entity <v4_dual_rgmii13_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_rgmii2_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_rgmii2_top> compiled.
Entity <v4_single_rgmii2_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_rgmii2_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_rgmii2_top> compiled.
Entity <v4_dual_rgmii2_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_single_1000basex_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_single_1000basex_top> compiled.
Entity <v4_single_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_dual_1000basex_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_dual_1000basex_top> compiled.
Entity <v4_dual_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_mii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_mii_top> compiled.
Entity <v5_single_mii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_mii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_mii_top> compiled.
Entity <v5_dual_mii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_gmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_gmii_top> compiled.
Entity <v5_single_gmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_gmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_gmii_top> compiled.
Entity <v5_dual_gmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_sgmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_sgmii_top> compiled.
Entity <v5_single_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_sgmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_sgmii_top> compiled.
Entity <v5_dual_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_single_sgmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5fxt_single_sgmii_top> compiled.
Entity <v5fxt_single_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_dual_sgmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5fxt_dual_sgmii_top> compiled.
Entity <v5fxt_dual_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_rgmii13_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_rgmii13_top> compiled.
Entity <v5_single_rgmii13_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_rgmii13_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_rgmii13_top> compiled.
Entity <v5_dual_rgmii13_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_rgmii2_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_rgmii2_top> compiled.
Entity <v5_single_rgmii2_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_rgmii2_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_rgmii2_top> compiled.
Entity <v5_dual_rgmii2_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_1000basex_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_single_1000basex_top> compiled.
Entity <v5_single_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_dual_1000basex_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_dual_1000basex_top> compiled.
Entity <v5_dual_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_single_1000basex_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5fxt_single_1000basex_top> compiled.
Entity <v5fxt_single_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5fxt_dual_1000basex_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5fxt_dual_1000basex_top> compiled.
Entity <v5fxt_dual_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_mii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_mii_top> compiled.
Entity <v6_mii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_gmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_gmii_top> compiled.
Entity <v6_gmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_sgmii_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_sgmii_top> compiled.
Entity <v6_sgmii_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii13_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_rgmii13_top> compiled.
Entity <v6_rgmii13_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_rgmii2_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_rgmii2_top> compiled.
Entity <v6_rgmii2_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_1000basex_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_1000basex_top> compiled.
Entity <v6_1000basex_top> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/reset_sync.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <reset_sync> compiled.
Entity <reset_sync> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/vector_decode_hard.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <vector_decode_hard> compiled.
Entity <vector_decode_hard> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/vector_decode_hardv6.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <vector_decode_hardv6> compiled.
Entity <vector_decode_hardv6> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/ethernet_statistics_v3_3.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <ethernet_statistics_v3_3> compiled.
Entity <ethernet_statistics_v3_3> (Architecture <xilinx>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/vector_decode_soft.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <vector_decode_soft> compiled.
Entity <vector_decode_soft> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <rx_cl_if> compiled.
Entity <rx_cl_if> (Architecture <simulation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <rx_ll_if> compiled.
Entity <rx_ll_if> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_vlan_ll_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <rx_vlan_ll_if> compiled.
Entity <rx_vlan_ll_if> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_ll_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_ll_if> compiled.
Entity <tx_ll_if> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_temac_if> compiled.
Entity <tx_temac_if> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_cr.vhd" in Library xps_ll_temac_v2_03_a.
Entity <reg_cr> compiled.
Entity <reg_cr> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_tp.vhd" in Library xps_ll_temac_v2_03_a.
Entity <reg_tp> compiled.
Entity <reg_tp> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ifgp.vhd" in Library xps_ll_temac_v2_03_a.
Entity <reg_ifgp> compiled.
Entity <reg_ifgp> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_is.vhd" in Library xps_ll_temac_v2_03_a.
Entity <reg_is> compiled.
Entity <reg_is> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ip.vhd" in Library xps_ll_temac_v2_03_a.
Entity <reg_ip> compiled.
Entity <reg_ip> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ie.vhd" in Library xps_ll_temac_v2_03_a.
Entity <reg_ie> compiled.
Entity <reg_ie> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_32b.vhd" in Library xps_ll_temac_v2_03_a.
Entity <reg_32b> compiled.
Entity <reg_32b> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_16bl.vhd" in Library xps_ll_temac_v2_03_a.
Entity <reg_16bl> compiled.
Entity <reg_16bl> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" in Library xps_ll_temac_v2_03_a.
Entity <registers> compiled.
Entity <registers> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <tx_llink_top> compiled.
Entity <tx_llink_top> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_top.vhd" in Library xps_ll_temac_v2_03_a.
Entity <rx_top> compiled.
Entity <rx_top> (Architecture <beh>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/plb2ghi.vhd" in Library xps_ll_temac_v2_03_a.
Entity <plb2ghi> compiled.
Entity <plb2ghi> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/eth_stat_wrap_v2_03_a/hdl/vhdl/eth_stat_wrap.vhd" in Library eth_stat_wrap_v2_03_a.
Entity <eth_stat_wrap> compiled.
Entity <eth_stat_wrap> (Architecture <wrapper>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v6_temac_wrap.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v6_temac_wrap> compiled.
Entity <v6_temac_wrap> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_temac_wrap.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v5_temac_wrap> compiled.
Entity <v5_temac_wrap> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v4_temac_wrap.vhd" in Library xps_ll_temac_v2_03_a.
Entity <v4_temac_wrap> compiled.
Entity <v4_temac_wrap> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/soft_temac_wrap_v2_03_a/hdl/vhdl/soft_temac_wrap.vhd" in Library soft_temac_wrap_v2_03_a.
Entity <soft_temac_wrap> compiled.
Entity <soft_temac_wrap> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/addr_response_shim.vhd" in Library xps_ll_temac_v2_03_a.
Entity <addr_response_shim> compiled.
Entity <addr_response_shim> (Architecture <rtl>) compiled.
Compiling vhdl file "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" in Library xps_ll_temac_v2_03_a.
Entity <xps_ll_temac> compiled.
Entity <xps_ll_temac> (Architecture <imp>) compiled.
Compiling vhdl file "/proj/users/hmnguyen/EDKproject/qmfir_new/hdl/hard_ethernet_mac_wrapper.vhd" in Library work.
Entity <hard_ethernet_mac_wrapper> compiled.
Entity <hard_ethernet_mac_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hard_ethernet_mac_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <xps_ll_temac> in library <xps_ll_temac_v2_03_a> (architecture <imp>) with generics.
	C_BASEADDR = "10000011110010000000000000000000"
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10000011110011111111111111111111"
	C_INCLUDE_IO = 1
	C_NUM_IDELAYCTRL = 0
	C_PHY_TYPE = 0
	C_RESERVED = 0
	C_SIMULATION = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SUBFAMILY = "FX"
	C_TEMAC0_AVB = 0
	C_TEMAC0_MCAST_EXTEND = 0
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC0_RXCSUM = 0
	C_TEMAC0_RXFIFO = 4096
	C_TEMAC0_RXVLAN_STRP = 0
	C_TEMAC0_RXVLAN_TAG = 0
	C_TEMAC0_RXVLAN_TRAN = 0
	C_TEMAC0_STATS = 0
	C_TEMAC0_TXCSUM = 0
	C_TEMAC0_TXFIFO = 4096
	C_TEMAC0_TXVLAN_STRP = 0
	C_TEMAC0_TXVLAN_TAG = 0
	C_TEMAC0_TXVLAN_TRAN = 0
	C_TEMAC1_AVB = 0
	C_TEMAC1_ENABLED = 0
	C_TEMAC1_MCAST_EXTEND = 0
	C_TEMAC1_PHYADDR = "00010"
	C_TEMAC1_RXCSUM = 0
	C_TEMAC1_RXFIFO = 4096
	C_TEMAC1_RXVLAN_STRP = 0
	C_TEMAC1_RXVLAN_TAG = 0
	C_TEMAC1_RXVLAN_TRAN = 0
	C_TEMAC1_STATS = 0
	C_TEMAC1_TXCSUM = 0
	C_TEMAC1_TXFIFO = 4096
	C_TEMAC1_TXVLAN_STRP = 0
	C_TEMAC1_TXVLAN_TAG = 0
	C_TEMAC1_TXVLAN_TRAN = 0
	C_TEMAC_TYPE = 0

Analyzing hierarchy for entity <registers> in library <xps_ll_temac_v2_03_a> (architecture <imp>) with generics.
	C_FAMILY = "virtex5"
	C_TEMAC0_MCAST_EXTEND = 0
	C_TEMAC0_RXVLAN_STRP = 0
	C_TEMAC0_RXVLAN_TAG = 0
	C_TEMAC0_RXVLAN_TRAN = 0
	C_TEMAC0_RXVLAN_WIDTH = 0
	C_TEMAC0_STATS = 0
	C_TEMAC0_TXVLAN_STRP = 0
	C_TEMAC0_TXVLAN_TAG = 0
	C_TEMAC0_TXVLAN_TRAN = 0
	C_TEMAC0_TXVLAN_WIDTH = 0
	C_TEMAC1_ENABLED = 0
	C_TEMAC1_MCAST_EXTEND = 0
	C_TEMAC1_RXVLAN_STRP = 0
	C_TEMAC1_RXVLAN_TAG = 0
	C_TEMAC1_RXVLAN_TRAN = 0
	C_TEMAC1_RXVLAN_WIDTH = 0
	C_TEMAC1_STATS = 0
	C_TEMAC1_TXVLAN_STRP = 0
	C_TEMAC1_TXVLAN_TAG = 0
	C_TEMAC1_TXVLAN_TRAN = 0
	C_TEMAC1_TXVLAN_WIDTH = 0
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 331: Null range in type of signal <plbClkTxVlan0RdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 332: Null range in type of signal <plbClkTxVlan1RdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 334: Null range in type of signal <plbClkTxVlan0WrData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 335: Null range in type of signal <plbClkTxVlan1WrData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 340: Null range in type of signal <plbClkRxVlan0RdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 341: Null range in type of signal <plbClkRxVlan1RdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 343: Null range in type of signal <plbClkRxVlan0WrData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 344: Null range in type of signal <plbClkRxVlan1WrData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 346: Null range in type of signal <llink0ClkTxRdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 347: Null range in type of signal <llink1ClkTxRdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 348: Null range in type of signal <llink0ClkRxRdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 349: Null range in type of signal <llink1ClkRxRdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 351: Null range in type of signal <temac0_txvlan_dina>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 352: Null range in type of signal <temac0_rxvlan_dina>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 353: Null range in type of signal <temac1_txvlan_dina>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 354: Null range in type of signal <temac1_rxvlan_dina>.

Analyzing hierarchy for entity <tx_llink_top> in library <xps_ll_temac_v2_03_a> (architecture <beh>) with generics.
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_STATS = 0
	C_TEMAC_TXCSUM = 0
	C_TEMAC_TXFIFO = 4096
	C_TEMAC_TXVLAN_STRP = 0
	C_TEMAC_TXVLAN_TAG = 0
	C_TEMAC_TXVLAN_TRAN = 0
	C_TEMAC_TYPE = 0

Analyzing hierarchy for entity <rx_top> in library <xps_ll_temac_v2_03_a> (architecture <beh>) with generics.
	C_FAMILY = "virtex5"
	C_TEMAC_MCAST_EXTEND = 0
	C_TEMAC_RXCSUM = 0
	C_TEMAC_RXFIFO = 4096
	C_TEMAC_RXVLAN_STRP = 0
	C_TEMAC_RXVLAN_TAG = 0
	C_TEMAC_RXVLAN_TRAN = 0
	C_TEMAC_RXVLAN_WIDTH = 0
	C_TEMAC_STATS = 0
	C_TEMAC_TYPE = 0

Analyzing hierarchy for entity <v5_temac_wrap> in library <xps_ll_temac_v2_03_a> (architecture <imp>) with generics.
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_EMAC1_PRESENT = 0
	C_INCLUDE_IO = 1
	C_NUM_IDELAYCTRL = 0
	C_PHY_TYPE = 0
	C_RESERVED = 0
	C_SUBFAMILY = "FX"
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011110010000000000000000000",
	                          "0000000000000000000000000000000010000011110011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <addr_response_shim> in library <xps_ll_temac_v2_03_a> (architecture <rtl>) with generics.
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_NUM_CE = 41
	C_NUM_CS = 10
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128

Analyzing hierarchy for entity <reg_cr> in library <xps_ll_temac_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <reg_tp> in library <xps_ll_temac_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <reg_ifgp> in library <xps_ll_temac_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <reg_is> in library <xps_ll_temac_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <reg_ip> in library <xps_ll_temac_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <reg_ie> in library <xps_ll_temac_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <reg_32b> in library <xps_ll_temac_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <reg_16bl> in library <xps_ll_temac_v2_03_a> (architecture <imp>).

Analyzing hierarchy for entity <tx_ll_if> in library <xps_ll_temac_v2_03_a> (architecture <beh>) with generics.
	C_FAMILY = "virtex5"
	C_FIFO_DEPTH_LOG2X = 13
	C_TEMAC_TXCSUM = 0
	C_TEMAC_TXVLAN_STRP = 0
	C_TEMAC_TXVLAN_TAG = 0
	C_TEMAC_TXVLAN_TRAN = 0

Analyzing hierarchy for entity <sync_fifo_fg> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_DCOUNT_WIDTH = 7
	C_ENABLE_RLOCS = 0
	C_FAMILY = "virtex5"
	C_HAS_ALMOST_FULL = 0
	C_HAS_DCOUNT = 0
	C_HAS_RD_ACK = 1
	C_HAS_RD_ERR = 0
	C_HAS_WR_ACK = 0
	C_HAS_WR_ERR = 0
	C_MEMORY_TYPE = 1
	C_PORTS_DIFFER = 0
	C_PRELOAD_LATENCY = 1
	C_PRELOAD_REGS = 0
	C_RD_ACK_LOW = 0
	C_RD_ERR_LOW = 0
	C_READ_DATA_WIDTH = 36
	C_READ_DEPTH = 64
	C_WRITE_DATA_WIDTH = 36
	C_WRITE_DEPTH = 64
	C_WR_ACK_LOW = 0
	C_WR_ERR_LOW = 0

Analyzing hierarchy for entity <sync_fifo_fg> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_DCOUNT_WIDTH = 11
	C_ENABLE_RLOCS = 0
	C_FAMILY = "virtex5"
	C_HAS_ALMOST_FULL = 0
	C_HAS_DCOUNT = 1
	C_HAS_RD_ACK = 0
	C_HAS_RD_ERR = 0
	C_HAS_WR_ACK = 0
	C_HAS_WR_ERR = 0
	C_MEMORY_TYPE = 1
	C_PORTS_DIFFER = 0
	C_PRELOAD_LATENCY = 1
	C_PRELOAD_REGS = 0
	C_RD_ACK_LOW = 0
	C_RD_ERR_LOW = 0
	C_READ_DATA_WIDTH = 36
	C_READ_DEPTH = 1024
	C_WRITE_DATA_WIDTH = 36
	C_WRITE_DEPTH = 1024
	C_WR_ACK_LOW = 0
	C_WR_ERR_LOW = 0

Analyzing hierarchy for entity <tx_temac_if> in library <xps_ll_temac_v2_03_a> (architecture <beh>) with generics.
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_TYPE = 0

Analyzing hierarchy for entity <rx_cl_if> in library <xps_ll_temac_v2_03_a> (architecture <simulation>) with generics.
	C_FAMILY = "virtex5"
	C_MEM_DEPTH = 9
	C_TEMAC_MCAST_EXTEND = 0
	C_TEMAC_RXFIFO = 4096
	C_TEMAC_TYPE = 0

Analyzing hierarchy for entity <rx_ll_if> in library <xps_ll_temac_v2_03_a> (architecture <beh>) with generics.
	C_FAMILY = "virtex5"
	C_MEM_DEPTH = 9
	C_TEMAC_RXCSUM = 0
	C_TEMAC_RXFIFO = 4096
	C_TEMAC_RXVLAN_STRP = 0
	C_TEMAC_RXVLAN_TAG = 0
	C_TEMAC_RXVLAN_TRAN = 0
	C_TEMAC_TYPE = 0

Analyzing hierarchy for entity <v5_single_mii_top> in library <xps_ll_temac_v2_03_a> (architecture <TOP_LEVEL>) with generics.
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_INCLUDE_IO = 1
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011110010000000000000000000",
	                          "0000000000000000000000000000000010000011110011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <tx_temac_if_sm> in library <xps_ll_temac_v2_03_a> (architecture <beh>) with generics.
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'

Analyzing hierarchy for entity <tx_csum_mux> in library <xps_ll_temac_v2_03_a> (architecture <beh>) with generics.
	C_BUS_DWIDTH = 32

Analyzing hierarchy for entity <tx_data_mux> in library <xps_ll_temac_v2_03_a> (architecture <simulation>) with generics.
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_TX_MUX_REG = '0'

Analyzing hierarchy for entity <tx_cl_if> in library <xps_ll_temac_v2_03_a> (architecture <simulation>) with generics.
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_TYPE = 0

Analyzing hierarchy for entity <blk_mem_gen_wrapper> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	c_addra_width = 10
	c_addrb_width = 10
	c_algorithm = 1
	c_byte_size = 9
	c_common_clk = 0
	c_default_data = "0"
	c_disable_warn_bhv_coll = 0
	c_disable_warn_bhv_range = 0
	c_family = "virtex5"
	c_has_ena = 1
	c_has_enb = 0
	c_has_mem_output_regs_a = 0
	c_has_mem_output_regs_b = 0
	c_has_mux_output_regs_a = 0
	c_has_mux_output_regs_b = 0
	c_has_regcea = 0
	c_has_regceb = 0
	c_has_ssra = 0
	c_has_ssrb = 0
	c_init_file_name = "no_coe_file_loaded"
	c_load_init_file = 0
	c_mem_type = 2
	c_mux_pipeline_stages = 0
	c_prim_type = 1
	c_read_depth_a = 1024
	c_read_depth_b = 1024
	c_read_width_a = 36
	c_read_width_b = 36
	c_sim_collision_check = "NONE"
	c_sinita_val = "0"
	c_sinitb_val = "0"
	c_use_byte_wea = 0
	c_use_byte_web = 0
	c_use_default_data = 0
	c_use_ecc = 0
	c_use_ramb16bwer_rst_bhv = 0
	c_wea_width = 1
	c_web_width = 1
	c_write_depth_a = 1024
	c_write_depth_b = 1024
	c_write_mode_a = "NO_CHANGE"
	c_write_mode_b = "NO_CHANGE"
	c_write_width_a = 36
	c_write_width_b = 36
	c_xdevicefamily = "virtex5"

Analyzing hierarchy for entity <v5_mii_if> in library <xps_ll_temac_v2_03_a> (architecture <PHY_IF>) with generics.
	C_INCLUDE_IO = 1

Analyzing hierarchy for entity <v5_single_mii> in library <xps_ll_temac_v2_03_a> (architecture <WRAPPER>) with generics.
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_INCLUDE_IO = 1
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011110010000000000000000000",
	                          "0000000000000000000000000000000010000011110011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for entity <async_fifo_fg> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_ALLOW_2N_DEPTH = 0
	C_DATA_WIDTH = 18
	C_ENABLE_RLOCS = 0
	C_FAMILY = "virtex5"
	C_FIFO_DEPTH = 15
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_ALMOST_FULL = 0
	C_HAS_RD_ACK = 0
	C_HAS_RD_COUNT = 0
	C_HAS_RD_ERR = 0
	C_HAS_WR_ACK = 0
	C_HAS_WR_COUNT = 1
	C_HAS_WR_ERR = 0
	C_RD_ACK_LOW = 0
	C_RD_COUNT_WIDTH = 2
	C_RD_ERR_LOW = 0
	C_USE_BLOCKMEM = 1
	C_WR_ACK_LOW = 0
	C_WR_COUNT_WIDTH = 4
	C_WR_ERR_LOW = 0

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 13
	C_AW = 32
	C_BAR = "10000011110010000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hard_ethernet_mac_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IP_GROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "RUN_NGCBUILD". This constraint/property is not supported by the current software release and will be ignored.
Entity <hard_ethernet_mac_wrapper> analyzed. Unit <hard_ethernet_mac_wrapper> generated.

Analyzing generic Entity <xps_ll_temac> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
	C_BASEADDR = "10000011110010000000000000000000"
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10000011110011111111111111111111"
	C_INCLUDE_IO = 1
	C_NUM_IDELAYCTRL = 0
	C_PHY_TYPE = 0
	C_RESERVED = 0
	C_SIMULATION = 0
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
	C_SUBFAMILY = "FX"
	C_TEMAC0_AVB = 0
	C_TEMAC0_MCAST_EXTEND = 0
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC0_RXCSUM = 0
	C_TEMAC0_RXFIFO = 4096
	C_TEMAC0_RXVLAN_STRP = 0
	C_TEMAC0_RXVLAN_TAG = 0
	C_TEMAC0_RXVLAN_TRAN = 0
	C_TEMAC0_STATS = 0
	C_TEMAC0_TXCSUM = 0
	C_TEMAC0_TXFIFO = 4096
	C_TEMAC0_TXVLAN_STRP = 0
	C_TEMAC0_TXVLAN_TAG = 0
	C_TEMAC0_TXVLAN_TRAN = 0
	C_TEMAC1_AVB = 0
	C_TEMAC1_ENABLED = 0
	C_TEMAC1_MCAST_EXTEND = 0
	C_TEMAC1_PHYADDR = "00010"
	C_TEMAC1_RXCSUM = 0
	C_TEMAC1_RXFIFO = 4096
	C_TEMAC1_RXVLAN_STRP = 0
	C_TEMAC1_RXVLAN_TAG = 0
	C_TEMAC1_RXVLAN_TRAN = 0
	C_TEMAC1_STATS = 0
	C_TEMAC1_TXCSUM = 0
	C_TEMAC1_TXFIFO = 4096
	C_TEMAC1_TXVLAN_STRP = 0
	C_TEMAC1_TXVLAN_TAG = 0
	C_TEMAC1_TXVLAN_TRAN = 0
	C_TEMAC_TYPE = 0
WARNING:Xst:819 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1241: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <LlinkTemac1_CLK>
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1497: Unconnected output port 'TXFIFO_Und_Intr' of component 'tx_llink_top'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 1497: Unconnected output port 'Tx2ClientUnderRunIntrpt' of component 'tx_llink_top'.
    Set user-defined property "KEEP =  TRUE" for signal <Tx_Cl_Clk> in unit <tx_llink_top>.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2248: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'v5_temac_wrap'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2248: Unconnected output port 'EMAC0CLIENTRXDVREG6' of component 'v5_temac_wrap'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2248: Unconnected output port 'EMAC1CLIENTRXDVLDMSW' of component 'v5_temac_wrap'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 2248: Unconnected output port 'EMAC1CLIENTRXDVREG6' of component 'v5_temac_wrap'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 3097: Unconnected output port 'Bus2IP_Reset' of component 'plbv46_slave_single'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd" line 3097: Unconnected output port 'Bus2IP_BE' of component 'plbv46_slave_single'.
Entity <xps_ll_temac> analyzed. Unit <xps_ll_temac> generated.

Analyzing generic Entity <registers> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
	C_FAMILY = "virtex5"
	C_TEMAC0_MCAST_EXTEND = 0
	C_TEMAC0_RXVLAN_STRP = 0
	C_TEMAC0_RXVLAN_TAG = 0
	C_TEMAC0_RXVLAN_TRAN = 0
	C_TEMAC0_RXVLAN_WIDTH = 0
	C_TEMAC0_STATS = 0
	C_TEMAC0_TXVLAN_STRP = 0
	C_TEMAC0_TXVLAN_TAG = 0
	C_TEMAC0_TXVLAN_TRAN = 0
	C_TEMAC0_TXVLAN_WIDTH = 0
	C_TEMAC1_ENABLED = 0
	C_TEMAC1_MCAST_EXTEND = 0
	C_TEMAC1_RXVLAN_STRP = 0
	C_TEMAC1_RXVLAN_TAG = 0
	C_TEMAC1_RXVLAN_TRAN = 0
	C_TEMAC1_RXVLAN_WIDTH = 0
	C_TEMAC1_STATS = 0
	C_TEMAC1_TXVLAN_STRP = 0
	C_TEMAC1_TXVLAN_TAG = 0
	C_TEMAC1_TXVLAN_TRAN = 0
	C_TEMAC1_TXVLAN_WIDTH = 0
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 331: Null range in type of signal <plbClkTxVlan0RdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 332: Null range in type of signal <plbClkTxVlan1RdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 334: Null range in type of signal <plbClkTxVlan0WrData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 335: Null range in type of signal <plbClkTxVlan1WrData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 340: Null range in type of signal <plbClkRxVlan0RdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 341: Null range in type of signal <plbClkRxVlan1RdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 343: Null range in type of signal <plbClkRxVlan0WrData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 344: Null range in type of signal <plbClkRxVlan1WrData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 346: Null range in type of signal <llink0ClkTxRdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 347: Null range in type of signal <llink1ClkTxRdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 348: Null range in type of signal <llink0ClkRxRdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 349: Null range in type of signal <llink1ClkRxRdData_i>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 351: Null range in type of signal <temac0_txvlan_dina>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 352: Null range in type of signal <temac0_rxvlan_dina>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 353: Null range in type of signal <temac1_txvlan_dina>.
WARNING:Xst:1994 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 354: Null range in type of signal <temac1_rxvlan_dina>.
WARNING:Xst:1995 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 437: Use of null array on signal <temac0_txvlan_dina> is not supported.
WARNING:Xst:1995 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 438: Use of null array on signal <temac0_rxvlan_dina> is not supported.
WARNING:Xst:1995 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 439: Use of null array on signal <temac1_txvlan_dina> is not supported.
WARNING:Xst:1995 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 440: Use of null array on signal <temac1_rxvlan_dina> is not supported.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 805: Unconnected output port 'TPReq' of component 'reg_32b'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 817: Unconnected output port 'TPReq' of component 'reg_32b'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 829: Unconnected output port 'TPReq' of component 'reg_32b'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 841: Unconnected output port 'TPReq' of component 'reg_16bl'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 853: Unconnected output port 'TPReq' of component 'reg_32b'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd" line 865: Unconnected output port 'TPReq' of component 'reg_32b'.
Entity <registers> analyzed. Unit <registers> generated.

Analyzing Entity <reg_cr> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
INFO:Xst:2679 - Register <reg_data<18>> in unit <reg_cr> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg_data<31>> in unit <reg_cr> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <reg_cr> analyzed. Unit <reg_cr> generated.

Analyzing Entity <reg_tp> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
Entity <reg_tp> analyzed. Unit <reg_tp> generated.

Analyzing Entity <reg_ifgp> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
Entity <reg_ifgp> analyzed. Unit <reg_ifgp> generated.

Analyzing Entity <reg_is> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
Entity <reg_is> analyzed. Unit <reg_is> generated.

Analyzing Entity <reg_ip> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
Entity <reg_ip> analyzed. Unit <reg_ip> generated.

Analyzing Entity <reg_ie> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
Entity <reg_ie> analyzed. Unit <reg_ie> generated.

Analyzing Entity <reg_32b> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
Entity <reg_32b> analyzed. Unit <reg_32b> generated.

Analyzing Entity <reg_16bl> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
Entity <reg_16bl> analyzed. Unit <reg_16bl> generated.

Analyzing generic Entity <tx_llink_top> in library <xps_ll_temac_v2_03_a> (Architecture <beh>).
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_STATS = 0
	C_TEMAC_TXCSUM = 0
	C_TEMAC_TXFIFO = 4096
	C_TEMAC_TXVLAN_STRP = 0
	C_TEMAC_TXVLAN_TAG = 0
	C_TEMAC_TXVLAN_TRAN = 0
	C_TEMAC_TYPE = 0
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Unconnected output port 'Almost_full' of component 'sync_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Unconnected output port 'Wr_ack' of component 'sync_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Unconnected output port 'Rd_err' of component 'sync_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Unconnected output port 'Wr_err' of component 'sync_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 349: Unconnected output port 'Data_count' of component 'sync_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Unconnected output port 'Almost_full' of component 'sync_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Unconnected output port 'Rd_ack' of component 'sync_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Unconnected output port 'Wr_ack' of component 'sync_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Unconnected output port 'Rd_err' of component 'sync_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd" line 387: Unconnected output port 'Wr_err' of component 'sync_fifo_fg'.
Entity <tx_llink_top> analyzed. Unit <tx_llink_top> generated.

Analyzing generic Entity <tx_ll_if> in library <xps_ll_temac_v2_03_a> (Architecture <beh>).
	C_FAMILY = "virtex5"
	C_FIFO_DEPTH_LOG2X = 13
	C_TEMAC_TXCSUM = 0
	C_TEMAC_TXVLAN_STRP = 0
	C_TEMAC_TXVLAN_TAG = 0
	C_TEMAC_TXVLAN_TRAN = 0
Entity <tx_ll_if> analyzed. Unit <tx_ll_if> generated.

Analyzing generic Entity <sync_fifo_fg.1> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_DCOUNT_WIDTH = 7
	C_ENABLE_RLOCS = 0
	C_FAMILY = "virtex5"
	C_HAS_ALMOST_FULL = 0
	C_HAS_DCOUNT = 0
	C_HAS_RD_ACK = 1
	C_HAS_RD_ERR = 0
	C_HAS_WR_ACK = 0
	C_HAS_WR_ERR = 0
	C_MEMORY_TYPE = 1
	C_PORTS_DIFFER = 0
	C_PRELOAD_LATENCY = 1
	C_PRELOAD_REGS = 0
	C_RD_ACK_LOW = 0
	C_RD_ERR_LOW = 0
	C_READ_DATA_WIDTH = 36
	C_READ_DEPTH = 64
	C_WRITE_DATA_WIDTH = 36
	C_WRITE_DEPTH = 64
	C_WR_ACK_LOW = 0
	C_WR_ERR_LOW = 0
    Set property "GENERATOR_FOR_XST = generatecore com.xilinx.ip.fifo_generator_v4_3.fifo_generator_v4_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for unit <hard_ethernet_mac_wrapper_fifo_generator_v4_3_1>.
Entity <sync_fifo_fg.1> analyzed. Unit <sync_fifo_fg.1> generated.

Analyzing generic Entity <sync_fifo_fg.2> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_DCOUNT_WIDTH = 11
	C_ENABLE_RLOCS = 0
	C_FAMILY = "virtex5"
	C_HAS_ALMOST_FULL = 0
	C_HAS_DCOUNT = 1
	C_HAS_RD_ACK = 0
	C_HAS_RD_ERR = 0
	C_HAS_WR_ACK = 0
	C_HAS_WR_ERR = 0
	C_MEMORY_TYPE = 1
	C_PORTS_DIFFER = 0
	C_PRELOAD_LATENCY = 1
	C_PRELOAD_REGS = 0
	C_RD_ACK_LOW = 0
	C_RD_ERR_LOW = 0
	C_READ_DATA_WIDTH = 36
	C_READ_DEPTH = 1024
	C_WRITE_DATA_WIDTH = 36
	C_WRITE_DEPTH = 1024
	C_WR_ACK_LOW = 0
	C_WR_ERR_LOW = 0
    Set property "GENERATOR_FOR_XST = generatecore com.xilinx.ip.fifo_generator_v4_3.fifo_generator_v4_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for unit <hard_ethernet_mac_wrapper_fifo_generator_v4_3_2>.
Entity <sync_fifo_fg.2> analyzed. Unit <sync_fifo_fg.2> generated.

Analyzing generic Entity <tx_temac_if> in library <xps_ll_temac_v2_03_a> (Architecture <beh>).
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_TYPE = 0
Entity <tx_temac_if> analyzed. Unit <tx_temac_if> generated.

Analyzing generic Entity <tx_temac_if_sm> in library <xps_ll_temac_v2_03_a> (Architecture <beh>).
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
Entity <tx_temac_if_sm> analyzed. Unit <tx_temac_if_sm> generated.

Analyzing generic Entity <tx_csum_mux> in library <xps_ll_temac_v2_03_a> (Architecture <beh>).
	C_BUS_DWIDTH = 32
Entity <tx_csum_mux> analyzed. Unit <tx_csum_mux> generated.

Analyzing generic Entity <tx_data_mux> in library <xps_ll_temac_v2_03_a> (Architecture <simulation>).
	C_BUS_DWIDTH = 32
	C_CLIENT_DWIDTH = 8
	C_RESET_ACTIVE = '1'
	C_TX_MUX_REG = '0'
Entity <tx_data_mux> analyzed. Unit <tx_data_mux> generated.

Analyzing generic Entity <tx_cl_if> in library <xps_ll_temac_v2_03_a> (Architecture <simulation>).
	C_CLIENT_DWIDTH = 8
	C_FAMILY = "virtex5"
	C_RESET_ACTIVE = '1'
	C_TEMAC_TYPE = 0
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Unconnected output port 'Almost_full' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Unconnected output port 'Almost_empty' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Unconnected output port 'Rd_count' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Unconnected output port 'Rd_ack' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Unconnected output port 'Rd_err' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Unconnected output port 'Wr_ack' of component 'async_fifo_fg'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd" line 263: Unconnected output port 'Wr_err' of component 'async_fifo_fg'.
Entity <tx_cl_if> analyzed. Unit <tx_cl_if> generated.

Analyzing generic Entity <async_fifo_fg> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_ALLOW_2N_DEPTH = 0
	C_DATA_WIDTH = 18
	C_ENABLE_RLOCS = 0
	C_FAMILY = "virtex5"
	C_FIFO_DEPTH = 15
	C_HAS_ALMOST_EMPTY = 0
	C_HAS_ALMOST_FULL = 0
	C_HAS_RD_ACK = 0
	C_HAS_RD_COUNT = 0
	C_HAS_RD_ERR = 0
	C_HAS_WR_ACK = 0
	C_HAS_WR_COUNT = 1
	C_HAS_WR_ERR = 0
	C_RD_ACK_LOW = 0
	C_RD_COUNT_WIDTH = 2
	C_RD_ERR_LOW = 0
	C_USE_BLOCKMEM = 1
	C_WR_ACK_LOW = 0
	C_WR_COUNT_WIDTH = 4
	C_WR_ERR_LOW = 0
    Set property "GENERATOR_FOR_XST = generatecore com.xilinx.ip.fifo_generator_v4_3.fifo_generator_v4_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for unit <hard_ethernet_mac_wrapper_fifo_generator_v4_3_4>.
Entity <async_fifo_fg> analyzed. Unit <async_fifo_fg> generated.

Analyzing generic Entity <rx_top> in library <xps_ll_temac_v2_03_a> (Architecture <beh>).
	C_FAMILY = "virtex5"
	C_TEMAC_MCAST_EXTEND = 0
	C_TEMAC_RXCSUM = 0
	C_TEMAC_RXFIFO = 4096
	C_TEMAC_RXVLAN_STRP = 0
	C_TEMAC_RXVLAN_TAG = 0
	C_TEMAC_RXVLAN_TRAN = 0
	C_TEMAC_RXVLAN_WIDTH = 0
	C_TEMAC_STATS = 0
	C_TEMAC_TYPE = 0
Entity <rx_top> analyzed. Unit <rx_top> generated.

Analyzing generic Entity <rx_cl_if> in library <xps_ll_temac_v2_03_a> (Architecture <simulation>).
	C_FAMILY = "virtex5"
	C_MEM_DEPTH = 9
	C_TEMAC_MCAST_EXTEND = 0
	C_TEMAC_RXFIFO = 4096
	C_TEMAC_TYPE = 0
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" line 734: Unconnected output port 'dbiterr' of component 'blk_mem_gen_wrapper'.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd" line 734: Unconnected output port 'sbiterr' of component 'blk_mem_gen_wrapper'.
Entity <rx_cl_if> analyzed. Unit <rx_cl_if> generated.

Analyzing generic Entity <blk_mem_gen_wrapper> in library <proc_common_v3_00_a> (Architecture <implementation>).
	c_addra_width = 10
	c_addrb_width = 10
	c_algorithm = 1
	c_byte_size = 9
	c_common_clk = 0
	c_default_data = "0"
	c_disable_warn_bhv_coll = 0
	c_disable_warn_bhv_range = 0
	c_family = "virtex5"
	c_has_ena = 1
	c_has_enb = 0
	c_has_mem_output_regs_a = 0
	c_has_mem_output_regs_b = 0
	c_has_mux_output_regs_a = 0
	c_has_mux_output_regs_b = 0
	c_has_regcea = 0
	c_has_regceb = 0
	c_has_ssra = 0
	c_has_ssrb = 0
	c_init_file_name = "no_coe_file_loaded"
	c_load_init_file = 0
	c_mem_type = 2
	c_mux_pipeline_stages = 0
	c_prim_type = 1
	c_read_depth_a = 1024
	c_read_depth_b = 1024
	c_read_width_a = 36
	c_read_width_b = 36
	c_sim_collision_check = "NONE"
	c_sinita_val = "0"
	c_sinitb_val = "0"
	c_use_byte_wea = 0
	c_use_byte_web = 0
	c_use_default_data = 0
	c_use_ecc = 0
	c_use_ramb16bwer_rst_bhv = 0
	c_wea_width = 1
	c_web_width = 1
	c_write_depth_a = 1024
	c_write_depth_b = 1024
	c_write_mode_a = "NO_CHANGE"
	c_write_mode_b = "NO_CHANGE"
	c_write_width_a = 36
	c_write_width_b = 36
	c_xdevicefamily = "virtex5"
    Set property "GENERATOR_FOR_XST = generatecore com.xilinx.ip.blk_mem_gen_v2_7.blk_mem_gen_v2_7 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for unit <hard_ethernet_mac_wrapper_blk_mem_gen_v2_7>.
Entity <blk_mem_gen_wrapper> analyzed. Unit <blk_mem_gen_wrapper> generated.

Analyzing generic Entity <rx_ll_if> in library <xps_ll_temac_v2_03_a> (Architecture <beh>).
	C_FAMILY = "virtex5"
	C_MEM_DEPTH = 9
	C_TEMAC_RXCSUM = 0
	C_TEMAC_RXFIFO = 4096
	C_TEMAC_RXVLAN_STRP = 0
	C_TEMAC_RXVLAN_TAG = 0
	C_TEMAC_RXVLAN_TRAN = 0
	C_TEMAC_TYPE = 0
    Set property "GENERATOR_FOR_XST = generatecore com.xilinx.ip.fifo_generator_v4_3.fifo_generator_v4_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for unit <hard_ethernet_mac_wrapper_fifo_generator_v4_3_3>.
INFO:Xst:2679 - Register <footWord7<16>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord7<17>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<15>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<16>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<17>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<18>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<19>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<20>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<21>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<22>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<23>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<24>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<25>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<26>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<27>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <footWord5<28>> in unit <rx_ll_if> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <rx_ll_if> analyzed. Unit <rx_ll_if> generated.

Analyzing generic Entity <v5_temac_wrap> in library <xps_ll_temac_v2_03_a> (Architecture <imp>).
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_EMAC1_PRESENT = 0
	C_INCLUDE_IO = 1
	C_NUM_IDELAYCTRL = 0
	C_PHY_TYPE = 0
	C_RESERVED = 0
	C_SUBFAMILY = "FX"
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_r>.
    Set property "buffer_type = none" for signal <gtx_clk_0_i>.
    Set property "buffer_type = none" for signal <gtx_clk_i>.
Entity <v5_temac_wrap> analyzed. Unit <v5_temac_wrap> generated.

Analyzing generic Entity <v5_single_mii_top> in library <xps_ll_temac_v2_03_a> (Architecture <TOP_LEVEL>).
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_INCLUDE_IO = 1
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"
    Set user-defined property "ASYNC_REG =  TRUE" for signal <tx_enable_0_pre_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rx_enable_0_pre_r>.
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_mii_top.vhd" line 361: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'v5_single_mii'.
Entity <v5_single_mii_top> analyzed. Unit <v5_single_mii_top> generated.

Analyzing generic Entity <v5_mii_if> in library <xps_ll_temac_v2_03_a> (Architecture <PHY_IF>).
	C_INCLUDE_IO = 1
Entity <v5_mii_if> analyzed. Unit <v5_mii_if> generated.

Analyzing generic Entity <v5_single_mii> in library <xps_ll_temac_v2_03_a> (Architecture <WRAPPER>).
	C_EMAC0_DCRBASEADDR = "0000000000"
	C_EMAC1_DCRBASEADDR = "0000000100"
	C_INCLUDE_IO = 1
	C_TEMAC0_PHYADDR = "00001"
	C_TEMAC1_PHYADDR = "00010"
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_HOST_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_PHYRESET =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_SPEED_LSB =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_UNICASTADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC0_USECLKEN =  TRUE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_HOST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_PAUSEADDR =  000000000000" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_PHYRESET =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_RX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_SPEED_LSB =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_TX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_single_mii>.
Entity <v5_single_mii> analyzed. Unit <v5_single_mii> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011110010000000000000000000",
	                          "0000000000000000000000000000000010000011110011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
INFO:Xst:1561 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" line 535: Mux is complete : default of case is discarded
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011110010000000000000000000",
	                          "0000000000000000000000000000000010000011110011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 1
	C_SPLB_P2P = 0
WARNING:Xst:753 - "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Unconnected output port 'Count_Out' of component 'counter_f'.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000010000011110010000000000000000000",
	                          "0000000000000000000000000000000010000011110011111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 13
	C_AW = 32
	C_BAR = "10000011110010000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f> analyzed. Unit <pselect_f> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 1
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 1
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing generic Entity <addr_response_shim> in library <xps_ll_temac_v2_03_a> (Architecture <rtl>).
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_NUM_CE = 41
	C_NUM_CS = 10
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
Entity <addr_response_shim> analyzed. Unit <addr_response_shim> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <addr_response_shim>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/addr_response_shim.vhd".
    Found 32x1-bit ROM for signal <shim2IP_CS_int_0$mux0032>.
    Found 11-bit register for signal <Shim2IP_CS>.
    Found 42-bit register for signal <Shim2IP_RdCE>.
    Found 42-bit register for signal <Shim2IP_WrCE>.
    Found 32-bit register for signal <Shim2IP_Addr>.
    Found 1-bit register for signal <Shim2IP_RNW>.
    Found 32-bit register for signal <bus2Shim_Addr_reg>.
    Found 1-bit register for signal <bus2Shim_CS_reg>.
    Found 1-bit register for signal <bus2Shim_RdCE_reg>.
    Found 1-bit register for signal <bus2Shim_WrCE_reg>.
    Found 1-bit register for signal <invalidAddrRspns_reg>.
    Found 1-bit register for signal <invalidRdReq>.
    Found 1-bit register for signal <invalidWrReq>.
    Found 1-bit register for signal <shim2IP_RNW_int>.
    Summary:
	inferred   1 ROM(s).
	inferred 167 D-type flip-flop(s).
Unit <addr_response_shim> synthesized.


Synthesizing Unit <reg_cr>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_cr.vhd".
    Found 1-bit register for signal <intPlbClkStatRstDetected2Host>.
    Found 1-bit register for signal <intPlbClkStatRstDetected2Ref>.
    Found 1-bit register for signal <intPlbClkStatRstDetected2Rx>.
    Found 1-bit register for signal <intPlbClkStatRstDetected2Tx>.
    Found 12-bit register for signal <reg_data<19:30>>.
    Found 1-bit register for signal <reset_1_i>.
    Found 1-bit register for signal <reset_2_i>.
    Found 5-bit up counter for signal <resetCnt_1>.
    Found 1-bit register for signal <statRstHostClkDomain>.
    Found 1-bit register for signal <statRstRefClkDomain>.
    Found 1-bit register for signal <statRstRxClClkDomain>.
    Found 1-bit register for signal <statRstTxClClkDomain>.
    Summary:
	inferred   1 Counter(s).
	inferred  22 D-type flip-flop(s).
Unit <reg_cr> synthesized.


Synthesizing Unit <reg_tp>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_tp.vhd".
    Found 1-bit register for signal <TPReq>.
    Found 16-bit register for signal <reg_data>.
    Found 1-bit register for signal <wrCE_d>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <reg_tp> synthesized.


Synthesizing Unit <reg_ifgp>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ifgp.vhd".
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_ifgp> synthesized.


Synthesizing Unit <reg_is>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_is.vhd".
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_is> synthesized.


Synthesizing Unit <reg_ip>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ip.vhd".
    Found 1-bit register for signal <Intrpt>.
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <reg_ip> synthesized.


Synthesizing Unit <reg_ie>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_ie.vhd".
    Found 8-bit register for signal <reg_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_ie> synthesized.


Synthesizing Unit <reg_32b>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_32b.vhd".
    Found 1-bit register for signal <TPReq>.
    Found 32-bit register for signal <reg_data>.
    Found 1-bit register for signal <wrCE_d>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <reg_32b> synthesized.


Synthesizing Unit <reg_16bl>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/reg_16bl.vhd".
    Found 1-bit register for signal <TPReq>.
    Found 16-bit register for signal <reg_data>.
    Found 1-bit register for signal <wrCE_d>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <reg_16bl> synthesized.


Synthesizing Unit <tx_ll_if>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_ll_if.vhd".
WARNING:Xst:647 - Input <Csum_Ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tpid0RegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkNewFncEnbl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TtagRegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CSFIFO2LL_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <txFIFO2IP_aFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkTxVStrpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkTxVTagMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tpid1RegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkRdData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wren> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tied_low<0:2>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1780 - Signal <tied_low<3:7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tied_low<8:31>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <lLTemac_Data_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LLTemac_SOF_dly_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ll_temac_hdr>.
    Found 32-bit register for signal <LLTemac_Data_dly_csum>.
    Found 1-bit register for signal <LLTemac_DST_RDY_dly_n_csum>.
    Found 1-bit register for signal <LLTemac_EOF_dly_n_csum>.
    Found 1-bit register for signal <LLTemac_EOP_dly_n_csum>.
    Found 4-bit register for signal <LLTemac_REM_dly_csum>.
    Found 1-bit register for signal <LLTemac_SOP_dly_n_csum>.
    Found 1-bit register for signal <LLTemac_SRC_RDY_dly_n_csum>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <tx_ll_if> synthesized.


Synthesizing Unit <tx_temac_if_sm>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if_sm.vhd".
WARNING:Xst:647 - Input <Bytes_Valid<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sm_encoded> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reTrnsMit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <tx_sm_ps>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | LLTemac_Clk               (rising_edge)        |
    | Reset              | LLTemac_Rst               (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <eop_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <tx_temac_if_sm> synthesized.


Synthesizing Unit <tx_csum_mux>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_csum_mux.vhd".
WARNING:Xst:647 - Input <Csum_insert<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sig_debug> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mux_sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_adj> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <byte_cnt_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <byte_cnt_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <byte_cnt_data>.
    Found 32-bit register for signal <byte_cnt_data_d1>.
    Found 32-bit comparator lessequal for signal <mux_data_out$cmp_le0000> created at line 227.
    Found 14-bit register for signal <offset>.
    Found 1-bit register for signal <sig_csum_en>.
    Found 32-bit comparator greater for signal <sig_csum_en$cmp_gt0000> created at line 218.
    Found 1-bit register for signal <sig_tx_eop>.
    Found 1-bit register for signal <sop>.
    Summary:
	inferred   1 Counter(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <tx_csum_mux> synthesized.


Synthesizing Unit <tx_data_mux>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_data_mux.vhd".
WARNING:Xst:647 - Input <LLTemac_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LLTemac_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <tx_data_mux> synthesized.


Synthesizing Unit <v5_mii_if>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_mii_if.vhd".
WARNING:Xst:646 - Signal <vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gnd_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <MII_TXD>.
    Found 4-bit register for signal <RXD_TO_MAC>.
    Found 1-bit register for signal <RX_ER_TO_MAC>.
    Found 1-bit register for signal <MII_TX_EN>.
    Found 1-bit register for signal <MII_TX_ER>.
    Found 1-bit register for signal <RX_DV_TO_MAC>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <v5_mii_if> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 297.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <pselect_f>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<13:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <registers>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/registers.vhd".
WARNING:Xst:647 - Input <RxClClkMcastAddr0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClkMcastAddr1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0ClkRxVlanAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0ClkRxVlanBramEnA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<16:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdCE<37:41>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<16:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<37>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrCE<40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Intrpts1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClkMcastEn0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClkMcastEn1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1ClkTxVlanBramEnA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1ClkTxAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClk0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClClk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1ClkRxVlanAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_CS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0ClkTxAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink0ClkTxVlanBramEnA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Llink1ClkRxVlanBramEnA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <uawU1RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uawU1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uawL1RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uawL1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ttag1RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ttag1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tpid11RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tpid11RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tpid10RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tpid10RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tp1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <softWrite1_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <softWrite1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <softRead1_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <softRead1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rtag1RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rtag1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plbClkTxVlan1RdData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plbClkRxVlan1RdData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plbClkMcast1RdData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plbClkMcast1RdData<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <plbClkMcast0RdData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <is1RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <is1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ip1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ifgp1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ie1RegData_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ie1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcrTemac1Op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Write1_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Write1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Write0_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Read1_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Read1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dCR_Read0_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cr1RdData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2IP_WrCE_41_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2IP_WrCE_39_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2IP_WrCE_38_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2IP_WrCE_36_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2IP_WrCE_34_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2IP_WrCE_33_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <DCR_Write>.
    Found 32-bit register for signal <DCRTemac_DBus>.
    Found 1-bit register for signal <DCR_Read>.
    Found 10-bit register for signal <DCR_ABus>.
    Found 1-bit register for signal <iP2Bus_RdAck_i>.
    Found 1-bit register for signal <iP2Bus_WrAck_i>.
    Found 1-bit register for signal <rdAckBlocker>.
    Found 1-bit register for signal <softRead0_d1>.
    Found 1-bit register for signal <softWrite0_d1>.
    Found 1-bit register for signal <wrAckBlocker>.
    Summary:
	inferred  50 D-type flip-flop(s).
Unit <registers> synthesized.


Synthesizing Unit <sync_fifo_fg_1>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
Unit <sync_fifo_fg_1> synthesized.


Synthesizing Unit <sync_fifo_fg_2>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd".
Unit <sync_fifo_fg_2> synthesized.


Synthesizing Unit <async_fifo_fg>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd".
Unit <async_fifo_fg> synthesized.


Synthesizing Unit <rx_ll_if>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_ll_if.vhd".
WARNING:Xst:647 - Input <RtagRegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tpid0RegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkNewFncEnbl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkVlanRdData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tpid1RegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <threeMask> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxLlClkMemEmptyDuringRd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxLlClkCsumEnbl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rsumReady_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifoFull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <rxLlRdSm_Cs>.
    -----------------------------------------------------------------------
    | States             | 26                                             |
    | Transitions        | 36                                             |
    | Inputs             | 5                                              |
    | Outputs            | 27                                             |
    | Clock              | LLTemac_Clk               (rising_edge)        |
    | Reset              | LLTemac_Rst               (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | pwr_up_init_last_proc                          |
    | Power Up State     | pwr_up_init_last_proc                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RxLLinkRdMemPtrErr>.
    Found 10-bit register for signal <RxLlClkLastProcessedGray>.
    Found 6-bit comparator greater for signal <fifoAlmostFull$cmp_gt0000> created at line 964.
    Found 36-bit register for signal <fifoDataIn_i>.
    Found 1-bit register for signal <fifoWrEn>.
    Found 16-bit register for signal <footWord3>.
    Found 32-bit register for signal <footWord4>.
    Found 15-bit register for signal <footWord5<0:14>>.
    Found 3-bit register for signal <footWord5<29:31>>.
    Found 16-bit register for signal <footWord6>.
    Found 16-bit register for signal <footWord7<0:15>>.
    Found 14-bit register for signal <footWord7<18:31>>.
    Found 10-bit adder for signal <oneMask>.
    Found 14-bit register for signal <rxLlClkFrameLengthBytes>.
    Found 10-bit register for signal <rxLlClkLastProcessed_d>.
    Found 10-bit register for signal <rxLlClkLastProcessed_d2>.
    Found 10-bit subtractor for signal <rxLlClkLastProcessed_d2$addsub0000> created at line 382.
    Found 10-bit comparator equal for signal <rxLlClkLastProcessed_d2$cmp_eq0000> created at line 381.
    Found 10-bit up counter for signal <rxLlClkLastProcessed_d2_clean>.
    Found 10-bit comparator greatequal for signal <rxLlClkLastProcessed_d2_clean$cmp_ge0000> created at line 357.
    Found 10-bit comparator lessequal for signal <rxLlClkLastProcessed_d2_clean$cmp_le0000> created at line 358.
    Found 10-bit comparator lessequal for signal <rxLlClkLastProcessed_d2_clean$cmp_le0001> created at line 356.
    Found 1-bit xor2 for signal <rxLlClkLastProcessed_d_gray$xor0000> created at line 198.
    Found 1-bit xor2 for signal <rxLlClkLastProcessed_d_gray$xor0001> created at line 198.
    Found 1-bit xor2 for signal <rxLlClkLastProcessed_d_gray$xor0002> created at line 198.
    Found 1-bit xor2 for signal <rxLlClkLastProcessed_d_gray$xor0003> created at line 198.
    Found 1-bit xor2 for signal <rxLlClkLastProcessed_d_gray$xor0004> created at line 198.
    Found 1-bit xor2 for signal <rxLlClkLastProcessed_d_gray$xor0005> created at line 198.
    Found 1-bit xor2 for signal <rxLlClkLastProcessed_d_gray$xor0006> created at line 198.
    Found 1-bit xor2 for signal <rxLlClkLastProcessed_d_gray$xor0007> created at line 198.
    Found 1-bit xor2 for signal <rxLlClkLastProcessed_d_gray$xor0008> created at line 198.
    Found 1-bit register for signal <rxLlClkMemNotEmptyBeforeStart>.
    Found 10-bit subtractor for signal <rxLlClkMemNotEmptyBeforeStart$addsub0000> created at line 593.
    Found 10-bit comparator equal for signal <rxLlClkMemNotEmptyBeforeStart$cmp_eq0000> created at line 592.
    Found 10-bit comparator equal for signal <rxLlClkMemNotEmptyBeforeStart$cmp_eq0001> created at line 593.
    Found 10-bit register for signal <rxLlClkNextAvailable>.
    Found 10-bit register for signal <rxLlClkRdAddrCntr>.
    Found 10-bit comparator equal for signal <rxLlClkRdAddrCntr$cmp_eq0000> created at line 562.
    Found 10-bit comparator equal for signal <rxLlClkRdAddrCntr$cmp_eq0001> created at line 569.
    Found 10-bit comparator equal for signal <rxLlClkRdAddrCntr$cmp_eq0002> created at line 575.
    Found 10-bit addsub for signal <rxLlClkRdAddrCntr$share0000> created at line 560.
    Found 3-bit up counter for signal <rxLlClkWordsReadCnt>.
    Found 36-bit register for signal <rxLLinkClkDPMemRdData_d1>.
    Found 10-bit comparator equal for signal <RxLLinkRdMemPtrErr$cmp_eq0000> created at line 510.
    Found 10-bit comparator equal for signal <rxLlRdSm_Cs$cmp_eq0000> created at line 679.
    Found 10-bit adder for signal <twoMask>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 251 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <rx_ll_if> synthesized.


Synthesizing Unit <blk_mem_gen_wrapper>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd".
Unit <blk_mem_gen_wrapper> synthesized.


Synthesizing Unit <v5_single_mii>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_mii.vhd".
WARNING:Xst:647 - Input <CLIENTEMAC0TXFIRSTBYTE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC0TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mii_txd_0_i<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gnd_v48_i<47:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v5_single_mii> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <tx_cl_if>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_cl_if.vhd".
WARNING:Xst:646 - Signal <fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cl_sm_encoding> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TxFirstByte> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <cl_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | Tx_Cl_Clk                 (rising_edge)        |
    | Reset              | rstTxDomain               (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cl_fifo_rd_dly>.
    Found 1-bit register for signal <cl_fifo_rd_reg1>.
    Found 1-bit register for signal <client2TxColl_i>.
    Found 1-bit register for signal <client2TxRetran_i>.
    Found 1-bit register for signal <clientEmacPauseReq_i>.
    Found 1-bit register for signal <clientEmacTxUnd_i>.
    Found 1-bit register for signal <emacClientTxAck_cmplt>.
    Found 1-bit register for signal <emacClientTxCE_reg>.
    Found 1-bit register for signal <emacClientTxColl_d>.
    Found 1-bit register for signal <emacClientTxRetran_d>.
    Found 1-bit register for signal <fifo_empty_reg>.
    Found 1-bit register for signal <llTemacRstDetected>.
    Found 1-bit register for signal <mux_sel>.
    Found 1-bit register for signal <rstTxDomain>.
    Found 1-bit register for signal <start_cl_sm>.
    Found 1-bit register for signal <tx2ClientPauseReq_d>.
    Found 1-bit register for signal <tx2ClientUnd_d>.
    Found 1-bit register for signal <tx_in_progress>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  18 D-type flip-flop(s).
Unit <tx_cl_if> synthesized.


Synthesizing Unit <rx_cl_if>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_cl_if.vhd".
WARNING:Xst:647 - Input <UawURegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkNewFncEnbl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkEMultiFltrEnbl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SoftEmacClientRxStats> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RxClClkMcastAddr> is never assigned. Tied to value 000000000000000.
WARNING:Xst:1305 - Output <RxClClkMcastEn> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RxClClkMcastRdData<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UawLRegData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rxWrStateEnc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxClClkStatistics> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxClClkStartOfStats> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxClClkRxdVld_d4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxClClkRdLastProcessedAddrEn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxClClkMcastEn_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxClClkMcastAddr_i_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxClClkMcastAddr_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxClClkLastProcessed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxClClkFrameLengthBytes> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxClClkDPMemRdData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <rxClClkRxdVld_d1> equivalent to <emacClientRxdVld_d1> has been removed
    Found finite state machine <FSM_3> for signal <rxClWrSm_Cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | Rx_Cl_Clk                 (rising_edge)        |
    | Clock enable       | RxClClkEn                 (positive)           |
    | Reset              | RxClClk_Rst               (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | pwr_up_init_last_proc                          |
    | Power Up State     | pwr_up_init_last_proc                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RxClClkFrameDropInt>.
    Found 1-bit register for signal <RxClClkFrameAcptInt>.
    Found 1-bit register for signal <RxClClkFrameRejtInt>.
    Found 1-bit register for signal <RxClClkMemFullInt>.
    Found 8-bit register for signal <emacClientRxd_d1>.
    Found 8-bit register for signal <emacClientRxd_d2>.
    Found 1-bit register for signal <emacClientRxdVld_d1>.
    Found 1-bit register for signal <emacClientRxdVld_d2>.
    Found 1-bit register for signal <emacClientRxFrameDrop_i>.
    Found 10-bit subtractor for signal <fullMaskMinusOne>.
    Found 10-bit subtractor for signal <fullMaskMinusTwo>.
    Found 10-bit adder for signal <oneMask>.
    Found 1-bit register for signal <promiscuousFrameRecvd>.
    Found 1-bit register for signal <rxClClkBroadcast>.
    Found 1-bit register for signal <rxClClkEndOfFrame>.
    Found 1-bit register for signal <rxClClkEndOfStats>.
    Found 1-bit register for signal <rxClClkEndOfStats_d1>.
    Found 16-bit up counter for signal <rxClClkFrameLengthBytesTrue>.
    Found 1-bit register for signal <rxClClkIPMulticast>.
    Found 1-bit xor2 for signal <rxClClkLastProcessedBinary$xor0000> created at line 219.
    Found 1-bit xor2 for signal <rxClClkLastProcessedBinary$xor0001> created at line 219.
    Found 1-bit xor2 for signal <rxClClkLastProcessedBinary$xor0002> created at line 219.
    Found 1-bit xor2 for signal <rxClClkLastProcessedBinary$xor0003> created at line 219.
    Found 1-bit xor2 for signal <rxClClkLastProcessedBinary$xor0004> created at line 219.
    Found 1-bit xor2 for signal <rxClClkLastProcessedBinary$xor0005> created at line 219.
    Found 1-bit xor2 for signal <rxClClkLastProcessedBinary$xor0006> created at line 219.
    Found 1-bit xor2 for signal <rxClClkLastProcessedBinary$xor0007> created at line 219.
    Found 1-bit xor2 for signal <rxClClkLastProcessedBinary$xor0008> created at line 219.
    Found 10-bit register for signal <rxClClkLastProcessedBinary_d1>.
    Found 10-bit register for signal <rxClClkLastProcessedGray_d1>.
    Found 10-bit register for signal <rxClClkLastProcessedGray_d2>.
    Found 10-bit register for signal <rxClClkLastProcessedSubOne>.
    Found 10-bit subtractor for signal <rxClClkLastProcessedSubOne$addsub0000> created at line 875.
    Found 10-bit comparator equal for signal <rxClClkLastProcessedSubOne$cmp_eq0000> created at line 865.
    Found 10-bit comparator equal for signal <rxClClkLastProcessedSubOne$cmp_eq0001> created at line 867.
    Found 10-bit comparator equal for signal <rxClClkLastProcessedSubOne$cmp_eq0002> created at line 870.
    Found 10-bit register for signal <rxClClkLastProcessedSubTwo>.
    Found 10-bit subtractor for signal <rxClClkLastProcessedSubTwo$addsub0000> created at line 876.
    Found 1-bit register for signal <rxClClkMemFullBeforeStart>.
    Found 10-bit comparator equal for signal <rxClClkMemFullBeforeStart$cmp_eq0000> created at line 895.
    Found 10-bit comparator equal for signal <rxClClkMemFullBeforeStart$cmp_eq0001> created at line 895.
    Found 10-bit comparator equal for signal <rxClClkMemFullBeforeStart$cmp_eq0002> created at line 896.
    Found 10-bit comparator equal for signal <rxClClkMemFullBeforeStart$cmp_eq0003> created at line 896.
    Found 1-bit register for signal <rxClClkMemFullBeforeStart_d1>.
    Found 1-bit register for signal <rxClClkMemFullDuringWr>.
    Found 10-bit comparator equal for signal <rxClClkMemFullDuringWr$cmp_eq0000> created at line 918.
    Found 10-bit comparator equal for signal <rxClClkMemFullDuringWr$cmp_eq0001> created at line 918.
    Found 10-bit comparator not equal for signal <rxClClkMemFullDuringWr$cmp_ne0000> created at line 918.
    Found 10-bit comparator not equal for signal <rxClClkMemFullDuringWr$cmp_ne0001> created at line 918.
    Found 10-bit comparator not equal for signal <rxClClkMemFullDuringWr$cmp_ne0002> created at line 917.
    Found 1-bit register for signal <rxClClkMulticast>.
    Found 10-bit register for signal <rxClClkNextAvailable_d>.
    Found 1-bit register for signal <rxClClkRegCrBrdCastRej>.
    Found 1-bit register for signal <rxClClkRegCrBrdCastRej_d1>.
    Found 1-bit register for signal <rxClClkRegCrMulCastRej>.
    Found 1-bit register for signal <rxClClkRegCrMulCastRej_d1>.
    Found 1-bit register for signal <rxClClkRxBadFrame_d1>.
    Found 1-bit register for signal <rxClClkRxBadFrame_d2>.
    Found 36-bit register for signal <rxClClkRxDataPacked>.
    Found 2-bit register for signal <rxClClkRxDataPackState>.
    Found 2-bit adder for signal <rxClClkRxDataPackState$addsub0000> created at line 699.
    Found 1-bit register for signal <rxClClkRxGoodFrame_d1>.
    Found 1-bit register for signal <rxClClkRxGoodFrame_d2>.
    Found 1-bit register for signal <rxClClkRxStatsVld_d1>.
    Found 1-bit register for signal <rxClClkStartOfFrame>.
    Found 10-bit register for signal <rxClClkWrAddrCntr>.
    Found 10-bit adder for signal <rxClClkWrAddrCntr$addsub0000> created at line 604.
    Found 10-bit comparator equal for signal <rxClClkWrAddrCntr$cmp_eq0000> created at line 603.
    Found 10-bit comparator not equal for signal <rxClClkWrAddrCntr$cmp_ne0000> created at line 604.
    Found 1-bit register for signal <rxClClkWriteRxDataPacked>.
    Found 10-bit adder for signal <twoMask>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 152 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <rx_cl_if> synthesized.


Synthesizing Unit <v5_single_mii_top>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_single_mii_top.vhd".
WARNING:Xst:646 - Signal <tx_gmii_mii_clk_out_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_client_clk_out_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tx_client_clk_in_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_client_clk_out_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_client_clk_in_0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rx_enable_0_pre_r>.
    Found 1-bit register for signal <rx_enable_0_r>.
    Found 1-bit register for signal <tx_client_ack_0_r>.
    Found 1-bit register for signal <tx_enable_0_pre_r>.
    Found 1-bit register for signal <tx_enable_0_r>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <v5_single_mii_top> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cs_out_i<0>>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <rx_top>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/rx_top.vhd".
WARNING:Xst:647 - Input <LlinkClkRxVTagMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkClkRxVStrpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rxLLinkRdMemPtrErrInt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Pckt_Ovr_Run>.
    Found 1-bit register for signal <Rx_cmplt>.
    Found 1-bit register for signal <Rx_pckt_rej>.
    Found 1-bit register for signal <llTemacRstDetected>.
    Found 1-bit register for signal <rstRxDomain>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d1>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d2>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d3>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d4>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d5>.
    Found 1-bit register for signal <rxClClkPcktOvrRun_d6>.
    Found 1-bit register for signal <rxClClkRxCmplt_d1>.
    Found 1-bit register for signal <rxClClkRxCmplt_d2>.
    Found 1-bit register for signal <rxClClkRxCmplt_d3>.
    Found 1-bit register for signal <rxClClkRxCmplt_d4>.
    Found 1-bit register for signal <rxClClkRxCmplt_d5>.
    Found 1-bit register for signal <rxClClkRxCmplt_d6>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d1>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d2>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d3>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d4>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d5>.
    Found 1-bit register for signal <rxClClkRxPcktRej_d6>.
    Found 1-bit register for signal <rxLlClkPcktOvrRun_d1>.
    Found 1-bit register for signal <rxLlClkPcktOvrRun_d2>.
    Found 1-bit register for signal <rxLlClkRxCmplt_d1>.
    Found 1-bit register for signal <rxLlClkRxCmplt_d2>.
    Found 1-bit register for signal <rxLlClkRxPcktRej_d1>.
    Found 1-bit register for signal <rxLlClkRxPcktRej_d2>.
    Summary:
	inferred  29 D-type flip-flop(s).
Unit <rx_top> synthesized.


Synthesizing Unit <v5_temac_wrap>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/v5_temac_wrap.vhd".
WARNING:Xst:1305 - Output <EMAC1CLIENTTXSTATSBYTEVLD> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <TXP_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXFRAMEDROP> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RGMII_RXD_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <TXP_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RGMII_RXD_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXRETRANSMIT> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXSTATSVLD> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MII_TX_EN_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLIENTEMAC1PAUSEVAL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_DV_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_DV_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXACK> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <GTX_CLK_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <GMII_TX_ER_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <GMII_TX_ER_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLIENTEMAC1TXFIRSTBYTE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_TX_CLK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_ER_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_ER_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <HOSTRDDATA> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <MII_RXD_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXBADFRAME> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RXN_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXN_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RX_CTL_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXDVLD_TOSTATS> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXGOODFRAME> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <RGMII_RX_CTL_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RGMII_TXC_0> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <GMII_RXD_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <RGMII_TXC_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXD> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <GMII_RXD_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXUNDERRUN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXDVLD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REFCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <GMII_TX_CLK_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <GMII_TX_CLK_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RGMII_TXD_0> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXDVLD> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RGMII_TXD_1> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <HOSTWRDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXP_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RXP_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_DV_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <TX_CLIENT_CLK_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLIENTEMAC1TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MII_RX_CLK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MII_TX_ER_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <GMII_TX_EN_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXSTATSBYTEVLD> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <GMII_TX_EN_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RX_CLIENT_CLK_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MII_RX_ER_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXSTATSVLD> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <MDIO_1_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1PAUSEREQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC0TXFIRSTBYTE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MII_TXD_1> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXSTATS> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <CLIENTEMAC0TXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <TXN_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <TXN_1> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTTXCOLLISION> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <HOSTMIIMRDY> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EMAC1CLIENTRXSTATS> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <GMII_TXD_0> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <GMII_TXD_1> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <RGMII_TX_CTL_0> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RGMII_TX_CTL_1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <GMII_RX_CLK_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RXC_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GMII_RX_CLK_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RGMII_RXC_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HOSTMIIMSEL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGTCLK_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLIENTEMAC1TXIFGDELAY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MGTCLK_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_phy_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_phy_clk_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_phy_clk_0_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_phy_clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_gmii_mii_clk1_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_gmii_mii_clk0_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_0_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_client_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_client_clk_0_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_client_clk1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_client_clk0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <speed_vector_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <speed_vector_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_good_frame_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_data_valid_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_data_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_clk_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_clk_0_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_client_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_client_clk_0_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_client_clk1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_client_clk0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_bad_frame_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rgmii_rxc_1_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rgmii_rxc_0_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclk_ibufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclk_bufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rESETDONE_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rESETDONE_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mii_tx_clk_1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mii_tx_clk_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mDIO_1_T_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mDIO_1_O_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mDC_1_i> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <idelayctrl_reset_0_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <idelayctrl_reset_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gtx_clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gtx_clk_0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gtreset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gnd_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gmii_rx_clk_1_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gmii_rx_clk_0_delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <emac1speedis10100> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <emac0speedis10100> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eMAC1CLIENTSYNCACQSTATUS_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eMAC1ANINTERRUPT_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eMAC0CLIENTSYNCACQSTATUS_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eMAC0ANINTERRUPT_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_ds> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk62_5_pre_bufg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk62_5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk125_o_bufg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk125_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk125_fb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk125> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <client_clk_1_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <client_clk_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <client_clk_0_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <client_clk_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <EMAC0CLIENTRXGOODFRAME>.
    Found 1-bit register for signal <EMAC0CLIENTRXBADFRAME>.
    Found 1-bit register for signal <EMAC0CLIENTRXDVLD>.
    Found 8-bit register for signal <EMAC0CLIENTRXD>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <v5_temac_wrap> synthesized.


Synthesizing Unit <tx_temac_if>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_temac_if.vhd".
WARNING:Xst:647 - Input <TXFIFO2IP_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CSFIFO2IP_Data<33:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tx2ClientUnderRun> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <sM_encoded> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eop_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <csum_en_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client2TxRetransmit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client2TxCollision> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Tx_cmplt>.
    Found 1-bit register for signal <ClientEmacTxdVld_d1>.
    Found 1-bit register for signal <ClientEmacTxdVld_done>.
    Found 1-bit register for signal <ClientEmacTxdVld_samp>.
    Found 1-bit register for signal <eop_i>.
    Found 1-bit register for signal <sig_tx_rdy>.
    Found 1-bit register for signal <sop_i>.
    Found 1-bit register for signal <tx_cmplt_d1>.
    Found 1-bit register for signal <tx_cmplt_d2>.
    Found 1-bit register for signal <tx_cmplt_d3>.
    Found 1-bit register for signal <tx_cmplt_d4>.
    Found 1-bit register for signal <tx_cmplt_d5>.
    Found 1-bit register for signal <tx_pckt_valid>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <tx_temac_if> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <master_id<31>>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 1-bit register for signal <sl_mbusy_i<0>>.
    Found 1-bit register for signal <sl_mrderr_i<0>>.
    Found 1-bit register for signal <sl_mwrerr_i<0>>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 159 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <tx_llink_top>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/tx_llink_top.vhd".
WARNING:Xst:1780 - Signal <t_sM_encoded> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <csfifo2ll_full_reg>.
    Found 1-bit register for signal <csum_ready>.
    Found 1-bit register for signal <lL2CSFIFO_wren_dly1>.
    Found 1-bit register for signal <txFIFO2IP_aFull>.
    Found 11-bit comparator greater for signal <txFIFO2IP_aFull_cmb$cmp_gt0000> created at line 432.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <tx_llink_top> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <xps_ll_temac>.
    Related source file is "/proj/sw/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/hdl/vhdl/xps_ll_temac.vhd".
WARNING:Xst:1305 - Output <Temac1Llink_REM> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <Avb2Temac0TxAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac0RxFrameGood> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_EOP_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Avb2Temac1TxAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_SOF_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac1TxUnderrun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac1RxFrameGood> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_EOP_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac0RxData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_SRC_RDY_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Avb2Temac0RxDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_DST_RDY_n> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Temac1Llink_EOF_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Avb2Temac0RxFrameBad> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac1RxData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac0TxData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_Data> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <LlinkTemac1_SRC_RDY_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_SOP_n> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Avb2Temac1RxDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_DST_RDY_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_EOF_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac1TxData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac0TxUnderrun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_SOP_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac0TxDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LlinkTemac1_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Core_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Temac1RxFrameBad> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Avb2Mac1TxDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Temac1Llink_SOF_n> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uawU1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <uawL1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txClientClkEnbl1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ttag1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tpid11RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tpid10RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_SRC_RDY_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_SOP_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_SOF_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_REM_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_EOP_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_EOF_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_Data_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temac1Llink_DST_RDY_n_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tPReq1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stat1Reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stat0Reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <softEmac1ClientTxStats> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <softEmac1ClientRxStats> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <softEmac0ClientTxStats> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxClientClkEnbl1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxClClkMcastRdData1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rxClClkMcastEn1> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <rxClClkMcastAddr1> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000.
WARNING:Xst:646 - Signal <rtag1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plbClkTemac1LlPlb_RST_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_SRC_RDY_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_SOP_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_SOF_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_REM_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_EOP_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_EOF_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_Data_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llinkTemac1_DST_RDY_n_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llink1ClkTxVTagMode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llink1ClkTxVStrpMode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llink1ClkTxRdData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <llink1ClkTxAddr> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <llink1ClkRxVlanRdData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <llink1ClkRxVlanAddr> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <llink1ClkRxVTagMode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llink1ClkRxVStrpMode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llink1ClkNewFncEnbl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <llink1ClkEMultiFltrEnbl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lLinkClkTemac1LlPlb_RST_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <is1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <is0RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip0RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ie1RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ie0RegData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iP2Bus_WrAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iP2Bus_RdAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iP2Bus_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostStatsMswRdy1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostStatsMswRdy0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostStatsLswRdy1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostStatsLswRdy0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostReq1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostReq0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostRdData1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostRdData0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostMiiMSel1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostMiiMSel0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostAddr1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hostAddr0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTTXRETRANSMIT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTTXCOLLISION> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTTXACK_temac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXGOODFRAME_temac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXFRAMEDROP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXD_temac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXDVLD_temac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eMAC1CLIENTRXBADFRAME_temac> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy<15>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy<14:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy<10:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cr1RegData<29:30>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cLIENTEMAC1TXIFGDELAY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2IP_WrCE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2IP_RdCE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2IP_RNW> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2IP_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2IP_CS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2IP_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RGMII_IOB_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RGMII_IOB_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Llink1ClkTxVlanBramEnA> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Llink1ClkRxVlanBramEnA> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <EMAC1CLIENTRXDVLD_TOSTATS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EMAC0CLIENTRXDVLD_TOSTATS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <lL0RstPlbDomain>.
    Found 1-bit register for signal <lL0TemacRstDetected>.
    Found 1-bit register for signal <lL1RstPlbDomain>.
    Found 1-bit register for signal <lL1TemacRstDetected>.
    Found 32-bit register for signal <llinkTemac0_Data_i>.
    Found 1-bit register for signal <llinkTemac0_EOF_n_i>.
    Found 1-bit register for signal <llinkTemac0_EOP_n_i>.
    Found 4-bit register for signal <llinkTemac0_REM_i>.
    Found 1-bit register for signal <llinkTemac0_RST_d1>.
    Found 1-bit register for signal <llinkTemac0_RST_d2>.
    Found 1-bit register for signal <llinkTemac0_RST_d3>.
    Found 1-bit register for signal <llinkTemac0_RST_d4>.
    Found 1-bit register for signal <llinkTemac0_SOF_n_i>.
    Found 1-bit register for signal <llinkTemac0_SOP_n_i>.
    Found 1-bit register for signal <llinkTemac0_SRC_RDY_n_i>.
    Found 1-bit register for signal <llinkTemac1_RST_d1>.
    Found 1-bit register for signal <llinkTemac1_RST_d2>.
    Found 1-bit register for signal <llinkTemac1_RST_d3>.
    Found 1-bit register for signal <llinkTemac1_RST_d4>.
    Found 1-bit register for signal <plbRstLL0Domain>.
    Found 1-bit register for signal <plbRstLL1Domain>.
    Found 1-bit register for signal <plbTemacRstDetected0>.
    Found 1-bit register for signal <plbTemacRstDetected1>.
    Found 1-bit register for signal <sPLB_Rst_d1>.
    Found 1-bit register for signal <sPLB_Rst_d10>.
    Found 1-bit register for signal <sPLB_Rst_d11>.
    Found 1-bit register for signal <sPLB_Rst_d2>.
    Found 1-bit register for signal <sPLB_Rst_d3>.
    Found 1-bit register for signal <sPLB_Rst_d4>.
    Found 1-bit register for signal <sPLB_Rst_d5>.
    Found 1-bit register for signal <sPLB_Rst_d6>.
    Found 1-bit register for signal <sPLB_Rst_d7>.
    Found 1-bit register for signal <sPLB_Rst_d8>.
    Found 1-bit register for signal <sPLB_Rst_d9>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <xps_ll_temac> synthesized.


Synthesizing Unit <hard_ethernet_mac_wrapper>.
    Related source file is "/proj/users/hmnguyen/EDKproject/qmfir_new/hdl/hard_ethernet_mac_wrapper.vhd".
Unit <hard_ethernet_mac_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
Release 11.5 - generatecore $Revision: 1.23 $ (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Last:0 Text:(null)
Last:1 Text:Warning: EDIF Netlist being generated
XSTHandler: XST: HDL Compilation
XSTHandler: XST: Design Hierarchy Analysis
XSTHandler: XST: HDL Analysis
XSTHandler: XST: HDL Synthesis
XSTHandler: XST: Advanced HDL Synthesis
XSTHandler: XST: Low Level Synthesis
XSTHandler: XST: Partition Report
XSTHandler: XST: Final Report

Successfully generated unit: <hard_ethernet_mac_wrapper_fifo_generator_v4_3_1>.

End of process call...
Release 11.5 - generatecore $Revision: 1.23 $ (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Last:0 Text:(null)
Last:0 Text:Warning: EDIF Netlist being generated
XSTHandler: XST: HDL Compilation
XSTHandler: XST: Design Hierarchy Analysis
XSTHandler: XST: HDL Analysis
XSTHandler: XST: HDL Synthesis
XSTHandler: XST: Advanced HDL Synthesis
XSTHandler: XST: Low Level Synthesis
XSTHandler: XST: Partition Report
XSTHandler: XST: Final Report

Last:0 Text:(null)
Last:1 Text:(null)
Successfully generated unit: <hard_ethernet_mac_wrapper_fifo_generator_v4_3_2>.

End of process call...
Release 11.5 - generatecore $Revision: 1.23 $ (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Last:0 Text:(null)
Last:0 Text:Warning: EDIF Netlist being generated
XSTHandler: XST: HDL Compilation
XSTHandler: XST: Design Hierarchy Analysis
XSTHandler: XST: HDL Analysis

Last:0 Text:(null)
Last:1 Text:XSTHandler: XST: HDL Synthesis
XSTHandler: XST: Advanced HDL Synthesis
XSTHandler: XST: Low Level Synthesis
XSTHandler: XST: Partition Report
XSTHandler: XST: Final Report

Successfully generated unit: <hard_ethernet_mac_wrapper_fifo_generator_v4_3_4>.

End of process call...
Release 11.5 - generatecore $Revision: 1.23 $ (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Last:0 Text:(null)
Last:1 Text:Warning: EDIF Netlist being generated
XSTHandler: XST: HDL Compilation
XSTHandler: XST: Design Hierarchy Analysis
XSTHandler: XST: HDL Analysis
XSTHandler: XST: HDL Synthesis
XSTHandler: XST: Advanced HDL Synthesis
XSTHandler: XST: Low Level Synthesis
XSTHandler: XST: Partition Report
XSTHandler: XST: Final Report

Successfully generated unit: <hard_ethernet_mac_wrapper_blk_mem_gen_v2_7>.

End of process call...
Release 11.5 - generatecore $Revision: 1.23 $ (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Last:0 Text:(null)
Last:0 Text:Warning: EDIF Netlist being generated
XSTHandler: XST: HDL Compilation
XSTHandler: XST: Design Hierarchy Analysis
XSTHandler: XST: HDL Analysis
XSTHandler: XST: HDL Synthesis
XSTHandler: XST: Advanced HDL Synthesis
XSTHandler: XST: Low Level Synthesis

Last:0 Text:(null)
Last:1 Text:XSTHandler: XST: Partition Report
XSTHandler: XST: Final Report

Successfully generated unit: <hard_ethernet_mac_wrapper_fifo_generator_v4_3_3>.

End of process call...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 5
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 6
 2-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 410
 1-bit register                                        : 356
 10-bit register                                       : 13
 11-bit register                                       : 1
 14-bit register                                       : 2
 16-bit register                                       : 3
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 15
 36-bit register                                       : 2
 4-bit register                                        : 7
 42-bit register                                       : 2
 8-bit register                                        : 6
 9-bit register                                        : 1
# Comparators                                          : 29
 10-bit comparator equal                               : 18
 10-bit comparator greatequal                          : 1
 10-bit comparator lessequal                           : 2
 10-bit comparator not equal                           : 4
 11-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 6-bit comparator greater                              : 1
# Xors                                                 : 18
 1-bit xor2                                            : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs/FSM> on signal <rxClWrSm_Cs[1:8]> with one-hot encoding.
-----------------------------------------
 State                       | Encoding
-----------------------------------------
 pwr_up_init_last_proc       | 00000001
 pwr_up_init_next_avail      | 00000010
 wait_for_strt_of_frame      | 00000100
 rcving_a_frame              | 00001000
 end_of_frame_check_good_bad | 00010000
 write_frame_length          | 00100000
 update_next_avail           | 01000000
 write_next_avail            | 10000000
-----------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/cl_cs/FSM> on signal <cl_cs[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 rd_wait | 01
 hbyte   | 11
 lbyte   | 10
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlRdSm_Cs/FSM> on signal <rxLlRdSm_Cs[1:26]> with one-hot encoding.
-----------------------------------------------------
 State                 | Encoding
-----------------------------------------------------
 pwr_up_init_last_proc | 00000000000000000000000001
 pwr_up_wait_init_done | 00000000000000000000000010
 read_next_avail_ptr   | 00000000000000000000010000
 read_next_avail_ptr2  | 00000000000000000000001000
 read_next_avail_ptr3  | 00000000000000000000100000
 wait_for_frame_avail  | 00000000000000000000000100
 wait_for_fifo_empty   | 00000000000000000001000000
 wait_for_fifo_empty2  | 10000000000000000000000000
 sof                   | 00000000000000000010000000
 sop                   | 00000000000000000100000000
 rd_frame_from_mem     | 00000000000000001000000000
 almost_full_wait1     | 00000000000001000000000000
 almost_full_wait2     | 00000000000010000000000000
 almost_full_wait3     | 00000000000100000000000000
 almost_full_wait4     | 00000000001000000000000000
 special_eop           | 00000000000000100000000000
 eop                   | 00000000000000010000000000
 foot_0                | 00000000010000000000000000
 foot_1                | 00000000100000000000000000
 foot_2                | 00000001000000000000000000
 foot_3                | 00000010000000000000000000
 foot_4                | 00000100000000000000000000
 foot_5                | 00001000000000000000000000
 foot_6                | 00010000000000000000000000
 eof                   | 00100000000000000000000000
 write_last_proc       | 01000000000000000000000000
-----------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/tx_sm_ps/FSM> on signal <tx_sm_ps[1:3]> with gray encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 000
 rd_csfifo              | 001
 rd_txfifo              | 011
 wr_clfifo_00           | 010
 rd_txfifo_wr_clfifo_01 | 110
 tx_done                | 111
------------------------------------
WARNING:Xst:2404 -  FFs/Latches <DCR_ABus<0:1>> (without init value) have a constant value of 0 in block <registers>.

Synthesizing (advanced) Unit <addr_response_shim>.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <bus2Shim_Addr_reg> prevents it from being combined with the ROM <Mrom_shim2IP_CS_int_0_mux0032> for implementation as read-only block RAM.
Unit <addr_response_shim> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 32x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 5
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 6
 2-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 1291
 Flip-Flops                                            : 1291
# Comparators                                          : 29
 10-bit comparator equal                               : 18
 10-bit comparator greatequal                          : 1
 10-bit comparator lessequal                           : 2
 10-bit comparator not equal                           : 4
 11-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 6-bit comparator greater                              : 1
# Xors                                                 : 18
 1-bit xor2                                            : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sl_mrderr_i_0> (without init value) has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
WARNING:Xst:2677 - Node <TPID01_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TPID01_I/wrCE_d> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TPID00_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TPID00_I/wrCE_d> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <UAWL0_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <UAWL0_I/wrCE_d> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <RTAG0_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <RTAG0_I/wrCE_d> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TTAG0_I/TPReq> of sequential type is unconnected in block <registers>.
WARNING:Xst:2677 - Node <TTAG0_I/wrCE_d> of sequential type is unconnected in block <registers>.
WARNING:Xst:1710 - FF/Latch <tx2ClientUnd_d> (without init value) has a constant value of 0 in block <tx_cl_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <clientEmacTxUnd_i> (without init value) has a constant value of 0 in block <tx_cl_if>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <hard_ethernet_mac_wrapper> ...

Optimizing unit <addr_response_shim> ...

Optimizing unit <reg_cr> ...

Optimizing unit <reg_tp> ...

Optimizing unit <reg_ifgp> ...

Optimizing unit <reg_is> ...

Optimizing unit <reg_ip> ...

Optimizing unit <reg_ie> ...

Optimizing unit <reg_16bl> ...

Optimizing unit <tx_ll_if> ...

Optimizing unit <tx_temac_if_sm> ...

Optimizing unit <tx_csum_mux> ...

Optimizing unit <v5_mii_if> ...

Optimizing unit <counter_f> ...

Optimizing unit <rx_ll_if> ...

Optimizing unit <registers> ...

Optimizing unit <tx_cl_if> ...

Optimizing unit <rx_cl_if> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <rx_top> ...

Optimizing unit <v5_temac_wrap> ...

Optimizing unit <tx_temac_if> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <tx_llink_top> ...

Optimizing unit <plbv46_slave_single> ...

Optimizing unit <xps_ll_temac> ...
WARNING:Xst:1710 - FF/Latch <Hard_Ethernet_MAC/I_REGISTERS/IS0_I/reg_data_30> (without init value) has a constant value of 0 in block <hard_ethernet_mac_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hard_Ethernet_MAC/I_REGISTERS/IP0_I/reg_data_30> (without init value) has a constant value of 0 in block <hard_ethernet_mac_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_be_reg_3> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxColl_d> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/emacClientTxRetran_d> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/client2TxRetran_i> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/client2TxColl_i> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/RxLLinkRdMemPtrErr> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/CR0_I/intPlbClkStatRstDetected2Tx> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/CR0_I/intPlbClkStatRstDetected2Ref> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/CR0_I/statRstHostClkDomain> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/CR0_I/statRstRxClClkDomain> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/CR0_I/statRstTxClClkDomain> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/CR0_I/statRstRefClkDomain> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/CR0_I/intPlbClkStatRstDetected2Rx> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/CR0_I/intPlbClkStatRstDetected2Host> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/CR0_I/reset_2_i> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/UAWU0_I/TPReq> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_REGISTERS/UAWU0_I/wrCE_d> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_10> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_9> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_8> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_5> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_4> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_3> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_CS_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/shim2IP_RNW_int> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_41> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_40> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_39> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_38> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_37> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_32> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_31> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_30> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_29> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_28> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_27> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RdCE_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_41> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_40> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_39> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_38> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_37> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_32> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_31> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_30> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_29> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_28> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_27> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_WrCE_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_31> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_30> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_11> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_10> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_9> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_8> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_5> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_4> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_3> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/bus2Shim_Addr_reg_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_RNW> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_31> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_30> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_27> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_26> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_25> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_24> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_23> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_22> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_21> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_20> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_19> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_18> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_17> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_16> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_15> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_14> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_13> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_12> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_11> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_10> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_9> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_8> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_7> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_6> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_5> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_4> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_3> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_2> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_1> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.
WARNING:Xst:2677 - Node <Hard_Ethernet_MAC/I_ADDR_SHIM/Shim2IP_Addr_0> of sequential type is unconnected in block <hard_ethernet_mac_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_TEMAC_IF_SM/eop_i> in Unit <hard_ethernet_mac_wrapper> is equivalent to the following FF/Latch, which will be removed : <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/eop_i> 

Final Macro Processing ...

Processing Unit <hard_ethernet_mac_wrapper> :
	Found 2-bit shift register for signal <Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/ClientEmacTxdVld_d1>.
	Found 6-bit shift register for signal <Hard_Ethernet_MAC/sPLB_Rst_d7>.
Unit <hard_ethernet_mac_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1227
 Flip-Flops                                            : 1227
# Shift Registers                                      : 2
 2-bit shift register                                  : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/hard_ethernet_mac_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 864

Cell Usage :
# BELS                             : 1208
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 24
#      LUT2                        : 90
#      LUT3                        : 195
#      LUT4                        : 181
#      LUT5                        : 128
#      LUT6                        : 414
#      MUXCY                       : 87
#      MUXF7                       : 13
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 1235
#      FD                          : 12
#      FDC                         : 17
#      FDCE                        : 11
#      FDE                         : 80
#      FDR                         : 413
#      FDRE                        : 637
#      FDRS                        : 13
#      FDRSE                       : 7
#      FDS                         : 24
#      FDSE                        : 21
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# Others                           : 6
#      hard_ethernet_mac_wrapper_blk_mem_gen_v2_7: 1
#      hard_ethernet_mac_wrapper_fifo_generator_v4_3_1: 1
#      hard_ethernet_mac_wrapper_fifo_generator_v4_3_2: 1
#      hard_ethernet_mac_wrapper_fifo_generator_v4_3_3: 1
#      hard_ethernet_mac_wrapper_fifo_generator_v4_3_4: 1
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx130tff1738-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1235  out of  81920     1%  
 Number of Slice LUTs:                 1050  out of  81920     1%  
    Number used as Logic:              1048  out of  81920     1%  
    Number used as Memory:                2  out of  25280     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1728
   Number with an unused Flip Flop:     493  out of   1728    28%  
   Number with an unused LUT:           678  out of   1728    39%  
   Number of fully used LUT-FF pairs:   557  out of   1728    32%  
   Number of unique control sets:       115

IO Utilization: 
 Number of IOs:                         864
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                  | Load  |
-----------------------------------+------------------------------------------------------------------------+-------+
SPLB_Clk                           | NONE(Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h)| 520   |
LlinkTemac0_CLK                    | NONE(Hard_Ethernet_MAC/I_TX0/csum_ready)                               | 482   |
MII_TX_CLK_0                       | BUFG                                                                   | 21    |
MII_RX_CLK_0                       | BUFG                                                                   | 214   |
-----------------------------------+------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+-----------------------------------------------------------------+-------+
Control Signal                                   | Buffer(FF name)                                                 | Load  |
-------------------------------------------------+-----------------------------------------------------------------+-------+
Hard_Ethernet_MAC/hRst(Hard_Ethernet_MAC/hRst1:O)| NONE(Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/EMAC0CLIENTRXBADFRAME)| 28    |
-------------------------------------------------+-----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.731ns (Maximum Frequency: 268.025MHz)
   Minimum input arrival time before clock: 4.340ns
   Maximum output required time after clock: 4.216ns
   Maximum combinational path delay: 3.496ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 3.187ns (frequency: 313.775MHz)
  Total number of paths / destination ports: 3413 / 1138
-------------------------------------------------------------------------
Delay:               3.187ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/I_ADDR_SHIM/invalidRdReq (FF)
  Destination:       Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: Hard_Ethernet_MAC/I_ADDR_SHIM/invalidRdReq to Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.471   1.096  Hard_Ethernet_MAC/I_ADDR_SHIM/invalidRdReq (Hard_Ethernet_MAC/I_ADDR_SHIM/invalidRdReq)
     LUT6:I0->O            8   0.094   0.518  Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en1 (Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en)
     LUT6:I5->O            2   0.094   0.341  Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1 (Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1)
     FDS:S                     0.573          Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7
    ----------------------------------------
    Total                      3.187ns (1.232ns logic, 1.955ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LlinkTemac0_CLK'
  Clock period: 3.731ns (frequency: 268.025MHz)
  Total number of paths / destination ports: 9066 / 1102
-------------------------------------------------------------------------
Delay:               3.731ns (Levels of Logic = 7)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/offset_13 (FF)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/sig_csum_en (FF)
  Source Clock:      LlinkTemac0_CLK rising
  Destination Clock: LlinkTemac0_CLK rising

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/offset_13 to Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/sig_csum_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   0.989  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/offset_13 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/offset_13)
     LUT5:I0->O            0   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_lutdi6 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_lutdi6)
     MUXCY:DI->O           1   0.362   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<6> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<7> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<8> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<9> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.254   0.480  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<10> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_sig_csum_en_cmp_gt0000_cy<10>)
     LUT4:I3->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/sig_csum_en_or00001 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/sig_csum_en_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/sig_csum_en
    ----------------------------------------
    Total                      3.731ns (1.926ns logic, 1.805ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MII_TX_CLK_0'
  Clock period: 3.386ns (frequency: 295.334MHz)
  Total number of paths / destination ports: 74 / 22
-------------------------------------------------------------------------
Delay:               3.386ns (Levels of Logic = 3)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/cl_cs_FSM_FFd1 (FF)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Source Clock:      MII_TX_CLK_0 rising
  Destination Clock: MII_TX_CLK_0 rising

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/cl_cs_FSM_FFd1 to Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.471   0.529  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/cl_cs_FSM_FFd1 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/cl_cs_FSM_FFd1)
     LUT2:I1->O            1   0.094   0.710  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000_SW0 (N138)
     LUT6:I3->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or00002 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    ----------------------------------------
    Total                      3.386ns (1.326ns logic, 2.060ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MII_RX_CLK_0'
  Clock period: 3.645ns (frequency: 274.348MHz)
  Total number of paths / destination ports: 2142 / 490
-------------------------------------------------------------------------
Delay:               3.645ns (Levels of Logic = 3)
  Source:            Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 (FF)
  Destination:       Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast (FF)
  Source Clock:      MII_RX_CLK_0 rising
  Destination Clock: MII_RX_CLK_0 rising

  Data Path: Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 to Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   1.069  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxd_d2_0)
     LUT6:I0->O            1   0.094   0.789  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011143 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011143)
     LUT6:I2->O            2   0.094   0.485  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not000111171 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_and0001)
     LUT3:I2->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not00011 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkIPMulticast
    ----------------------------------------
    Total                      3.645ns (0.966ns logic, 2.679ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 319 / 319
-------------------------------------------------------------------------
Offset:              1.640ns (Levels of Logic = 1)
  Source:            SPLB_Rst (PAD)
  Destination:       Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I1->O            1   0.094   0.336  Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr1 (Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_IPIF_BLK/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0
    ----------------------------------------
    Total                      1.640ns (1.304ns logic, 0.336ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LlinkTemac0_CLK'
  Total number of paths / destination ports: 3481 / 368
-------------------------------------------------------------------------
Offset:              4.340ns (Levels of Logic = 5)
  Source:            Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:DATA_COUNT<3> (PAD)
  Destination:       Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_6 (FF)
  Destination Clock: LlinkTemac0_CLK rising

  Data Path: Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:DATA_COUNT<3> to Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    hard_ethernet_mac_wrapper_fifo_generator_v4_3_3:DATA_COUNT<3>    2   0.000   1.074  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataCount<2>)
     LUT6:I0->O            1   0.094   1.069  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/incrementRdAddrCntr_or0000_SW0 (N168)
     LUT6:I0->O           23   0.094   1.090  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/incrementRdAddrCntr_or0000 (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/incrementRdAddrCntr)
     LUT6:I1->O            1   0.094   0.000  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_mux0003<6>1_SW0_F (N348)
     MUXF7:I0->O           1   0.251   0.480  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_mux0003<6>1_SW0 (N207)
     LUT6:I5->O            1   0.094   0.000  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_mux0003<6>1 (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_mux0003<6>)
     FDE:D                    -0.018          Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdAddrCntr_6
    ----------------------------------------
    Total                      4.340ns (0.627ns logic, 3.713ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MII_TX_CLK_0'
  Total number of paths / destination ports: 35 / 19
-------------------------------------------------------------------------
Offset:              3.063ns (Levels of Logic = 3)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM:DOUT<17> (PAD)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel (FF)
  Destination Clock: MII_TX_CLK_0 rising

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM:DOUT<17> to Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    hard_ethernet_mac_wrapper_fifo_generator_v4_3_4:DOUT<17>    5   0.000   0.811  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/high_byte_vld)
     LUT4:I0->O            1   0.094   0.576  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000_SW1 (N139)
     LUT6:I4->O            2   0.094   0.485  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress_or0000)
     LUT5:I4->O            1   0.094   0.336  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or00002 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel_or0000)
     FDRE:R                    0.573          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/mux_sel
    ----------------------------------------
    Total                      3.063ns (0.855ns logic, 2.208ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MII_RX_CLK_0'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              1.364ns (Levels of Logic = 1)
  Source:            Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP (PAD)
  Destination:       Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i (FF)
  Destination Clock: MII_RX_CLK_0 rising

  Data Path: Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXFRAMEDROP to Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXFRAMEDROP    3   0.000   0.721  Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac (Hard_Ethernet_MAC/eMAC0CLIENTRXFRAMEDROP)
     LUT5:I2->O            1   0.094   0.336  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not00011 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i_not0001)
     FDRE:CE                   0.213          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/emacClientRxFrameDrop_i
    ----------------------------------------
    Total                      1.364ns (0.307ns logic, 1.057ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LlinkTemac0_CLK'
  Total number of paths / destination ports: 2918 / 114
-------------------------------------------------------------------------
Offset:              4.216ns (Levels of Logic = 8)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/byte_cnt_data_12 (FF)
  Destination:       Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM:DIN<15> (PAD)
  Source Clock:      LlinkTemac0_CLK rising

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/byte_cnt_data_12 to Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM:DIN<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   0.989  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/byte_cnt_data_12 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/byte_cnt_data_12)
     LUT5:I0->O            1   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_lut<6> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_lut<6>)
     MUXCY:S->O            1   0.372   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<6> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<7> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<8> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<9> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<9>)
     MUXCY:CI->O           2   0.254   0.715  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/Mcompar_mux_data_out_cmp_le0000_cy<10> (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/mux_data_out_cmp_le0000)
     LUT3:I0->O           16   0.094   1.055  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/mux_data_out<16>11 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_CSUM_MUX/N11)
     LUT6:I1->O            0   0.094   0.000  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_DATA_MUX/wFIFO2TxClient_i<9>1 (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/TXFIFO2TxClient<9>)
    hard_ethernet_mac_wrapper_fifo_generator_v4_3_4:DIN<6>        0.000          Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIENT_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM
    ----------------------------------------
    Total                      4.216ns (1.457ns logic, 2.759ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 197 / 197
-------------------------------------------------------------------------
Offset:              1.508ns (Levels of Logic = 1)
  Source:            Hard_Ethernet_MAC/I_REGISTERS/CR0_I/reset_1_i (FF)
  Destination:       Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:RESET (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: Hard_Ethernet_MAC/I_REGISTERS/CR0_I/reset_1_i to Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             1   0.471   0.480  Hard_Ethernet_MAC/I_REGISTERS/CR0_I/reset_1_i (Hard_Ethernet_MAC/I_REGISTERS/CR0_I/reset_1_i)
     LUT2:I1->O           29   0.094   0.463  Hard_Ethernet_MAC/hRst1 (Hard_Ethernet_MAC/hRst)
    TEMAC:RESET                0.000          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      1.508ns (0.565ns logic, 0.943ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MII_TX_CLK_0'
  Total number of paths / destination ports: 18 / 17
-------------------------------------------------------------------------
Offset:              1.695ns (Levels of Logic = 1)
  Source:            Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress (FF)
  Destination:       Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:CLIENTEMAC0TXDVLD (PAD)
  Source Clock:      MII_TX_CLK_0 rising

  Data Path: Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress to Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac:CLIENTEMAC0TXDVLD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.789  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress (Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/tx_in_progress)
     LUT4:I0->O            2   0.094   0.341  Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/ClientEmacTxdVld1 (Hard_Ethernet_MAC/cLIENTEMAC0TXDVLD_temac)
    TEMAC:CLIENTEMAC0TXDVLD        0.000          Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_MII.I_EMAC_TOP/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      1.695ns (0.565ns logic, 1.130ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MII_RX_CLK_0'
  Total number of paths / destination ports: 252 / 54
-------------------------------------------------------------------------
Offset:              2.209ns (Levels of Logic = 2)
  Source:            Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3 (FF)
  Destination:       Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN:DINA<9> (PAD)
  Source Clock:      MII_RX_CLK_0 rising

  Data Path: Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3 to Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN:DINA<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            49   0.471   0.706  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClWrSm_Cs_FSM_FFd3)
     LUT2:I0->O           11   0.094   0.844  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkWriteRxFrameLength1 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkWriteRxFrameLength)
     LUT6:I2->O            0   0.094   0.000  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkDPMemWrData<9>1 (Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/rxClClkDPMemWrData<9>)
    hard_ethernet_mac_wrapper_blk_mem_gen_v2_7:DINA<9>        0.000          Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN
    ----------------------------------------
    Total                      2.209ns (0.659ns logic, 1.550ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 386 / 134
-------------------------------------------------------------------------
Delay:               3.496ns (Levels of Logic = 5)
  Source:            Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN:DOUTB<32> (PAD)
  Destination:       Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:DIN<32> (PAD)

  Data Path: Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN:DOUTB<32> to Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO:DIN<32>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    hard_ethernet_mac_wrapper_blk_mem_gen_v2_7:DOUTB<32>    7   0.000   0.822  Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_TRUE_DUAL_PORT_BLK_MEM_GEN (Hard_Ethernet_MAC/I_RX0/rxLLinkClkDPMemRdData<32>)
     LUT4:I0->O            7   0.094   0.822  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdFrameLengthDetct_cmp_eq00001 (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/rxLlClkRdFrameLengthDetct)
     LUT4:I0->O            6   0.094   0.507  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/remEncodeInfo_and000311 (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/N26)
     LUT4:I3->O            2   0.094   0.715  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/remEncodeInfo<3>_SW0 (N159)
     LUT6:I3->O            1   0.094   0.000  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn<3>11 (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn<3>1)
     MUXF7:I1->O           0   0.254   0.000  Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn<3>1_f7 (Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/fifoDataIn<3>)
    hard_ethernet_mac_wrapper_fifo_generator_v4_3_3:DIN<32>        0.000          Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V6_OR_S6.ELASTIC_FIFO
    ----------------------------------------
    Total                      3.496ns (0.630ns logic, 2.866ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================


Total REAL time to Xst completion: 608.00 secs
Total CPU time to Xst completion: 68.77 secs
 
--> 


Total memory usage is 307292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  706 (   0 filtered)
Number of infos    :   24 (   0 filtered)

