library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity g10_7_seg_test is
port( code1            : in std_logic_vector(3 downto 0);
		code2            : in std_logic_vector(3 downto 0);
		code3            : in std_logic_vector(3 downto 0);
		code4            : in std_logic_vector(3 downto 0);
		RippleBlank_In  : in std_logic;
		RippleBlank_Out : out std_logic;  
		segments1        : out std_logic_vector(6 downto 0);
		segments2        : out std_logic_vector(6 downto 0);
		segments3        : out std_logic_vector(6 downto 0);
		segments4        : out std_logic_vector(6 downto 0));
end g10_7_seg_test;