--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: clkRst/CLK_500
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: clkRst/CLK_500_n
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clkRst/CLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X22Y81.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.397ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      16.358ns (Levels of Logic = 3)
  Clock Path Skew:      3.383ns (5.126 - 1.743)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X17Y73.C5      net (fanout=22)       3.685   clkRst/rstDelay<24>
    SLICE_X17Y73.C       Tilo                  0.259   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25643_84
    PLL_ADV_X0Y0.RST     net (fanout=3)        4.069   ][419416_85
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         1.300   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X13Y80.C5      net (fanout=2)        4.806   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X13Y80.CMUX    Tilo                  0.337   lut25006_11
                                                       lut459279_86713
    SLICE_X22Y81.SR      net (fanout=1)        1.196   ][IN_virtPIBox_30340_86714
    SLICE_X22Y81.CLK     Trck                  0.230   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     16.358ns (2.602ns logic, 13.756ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.657ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      7.618ns (Levels of Logic = 2)
  Clock Path Skew:      3.383ns (5.126 - 1.743)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X17Y73.C5      net (fanout=22)       3.685   clkRst/rstDelay<24>
    SLICE_X17Y73.C       Tilo                  0.259   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25643_84
    SLICE_X13Y80.C1      net (fanout=3)        1.435   ][419416_85
    SLICE_X13Y80.CMUX    Tilo                  0.337   lut25006_11
                                                       lut459279_86713
    SLICE_X22Y81.SR      net (fanout=1)        1.196   ][IN_virtPIBox_30340_86714
    SLICE_X22Y81.CLK     Trck                  0.230   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      7.618ns (1.302ns logic, 6.316ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X22Y81.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      2.092ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      7.159ns (Levels of Logic = 2)
  Clock Path Skew:      4.645ns (6.041 - 1.396)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.449   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X17Y73.C5      net (fanout=22)       3.501   clkRst/rstDelay<24>
    SLICE_X17Y73.C       Tilo                  0.244   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25643_84
    SLICE_X13Y80.C1      net (fanout=3)        1.355   ][419416_85
    SLICE_X13Y80.CMUX    Tilo                  0.317   lut25006_11
                                                       lut459279_86713
    SLICE_X22Y81.SR      net (fanout=1)        1.136   ][IN_virtPIBox_30340_86714
    SLICE_X22Y81.CLK     Tremck      (-Th)    -0.157   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      7.159ns (1.167ns logic, 5.992ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.806ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      8.810ns (Levels of Logic = 3)
  Clock Path Skew:      1.582ns (2.281 - 0.699)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X17Y73.C5      net (fanout=22)       2.073   clkRst/rstDelay<24>
    SLICE_X17Y73.C       Tilo                  0.156   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25643_84
    PLL_ADV_X0Y0.RST     net (fanout=3)        2.238   ][419416_85
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         0.541   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X13Y80.C5      net (fanout=2)        2.635   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X13Y80.CMUX    Tilo                  0.203   lut25006_11
                                                       lut459279_86713
    SLICE_X22Y81.SR      net (fanout=1)        0.659   ][IN_virtPIBox_30340_86714
    SLICE_X22Y81.CLK     Tremck      (-Th)    -0.105   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      8.810ns (1.205ns logic, 7.605ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset2_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X12Y73.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.386ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      5.361ns (Levels of Logic = 1)
  Clock Path Skew:      3.397ns (5.140 - 1.743)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X17Y73.C5      net (fanout=22)       3.685   clkRst/rstDelay<24>
    SLICE_X17Y73.C       Tilo                  0.259   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25643_84
    SLICE_X12Y73.SR      net (fanout=3)        0.658   ][419416_85
    SLICE_X12Y73.CLK     Trck                  0.283   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (1.018ns logic, 4.343ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X12Y73.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.051ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      5.030ns (Levels of Logic = 1)
  Clock Path Skew:      4.659ns (6.055 - 1.396)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.449   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X17Y73.C5      net (fanout=22)       3.501   clkRst/rstDelay<24>
    SLICE_X17Y73.C       Tilo                  0.244   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25643_84
    SLICE_X12Y73.SR      net (fanout=3)        0.622   ][419416_85
    SLICE_X12Y73.CLK     Tremck      (-Th)    -0.214   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (0.907ns logic, 4.123ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset3_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X12Y73.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.397ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      5.372ns (Levels of Logic = 1)
  Clock Path Skew:      3.397ns (5.140 - 1.743)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X17Y73.C5      net (fanout=22)       3.685   clkRst/rstDelay<24>
    SLICE_X17Y73.C       Tilo                  0.259   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25643_84
    SLICE_X12Y73.SR      net (fanout=3)        0.658   ][419416_85
    SLICE_X12Y73.CLK     Trck                  0.294   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (1.029ns logic, 4.343ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset3_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X12Y73.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.041ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      5.040ns (Levels of Logic = 1)
  Clock Path Skew:      4.659ns (6.055 - 1.396)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.449   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X17Y73.C5      net (fanout=22)       3.501   clkRst/rstDelay<24>
    SLICE_X17Y73.C       Tilo                  0.244   mcs_0/U0/filter_reset.reset_vec<2>
                                                       lut25643_84
    SLICE_X12Y73.SR      net (fanout=3)        0.622   ][419416_85
    SLICE_X12Y73.CLK     Tremck      (-Th)    -0.224   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (0.917ns logic, 4.123ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk 
PHASE 6 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk PHASE 6 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 911 paths analyzed, 376 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.681ns.
--------------------------------------------------------------------------------

Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 (FF)
  Destination:          GPO1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.539ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (2.657 - 2.580)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 to GPO1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.BQ      Tcko                  0.430   GPO1_i<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5
    OLOGIC_X1Y119.D1     net (fanout=1)        6.931   GPO1_i<5>
    OLOGIC_X1Y119.CLK0   Todck                 1.178   GPO1_5
                                                       GPO1_5
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (1.608ns logic, 6.931ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 (FF)
  Destination:          GPO1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.551ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (2.648 - 2.580)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 to GPO1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.CQ      Tcko                  0.430   GPO1_i<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6
    OLOGIC_X27Y4.D1      net (fanout=1)        4.943   GPO1_i<6>
    OLOGIC_X27Y4.CLK0    Todck                 1.178   GPO1_6
                                                       GPO1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.551ns (1.608ns logic, 4.943ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point GPO1_0 (OLOGIC_X27Y38.D1), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_1_0 (FF)
  Destination:          GPO1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.712ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (2.613 - 2.585)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_1_0 to GPO1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.525   regs_1<3>
                                                       regs_1_0
    SLICE_X45Y44.A5      net (fanout=2)        2.224   regs_1<0>
    SLICE_X45Y44.A       Tilo                  0.259   GPO1_r<0>
                                                       Mmux_GPO1_r<0>11
    OLOGIC_X27Y38.D1     net (fanout=1)        1.526   GPO1_r<0>
    OLOGIC_X27Y38.CLK0   Todck                 1.178   GPO1_0
                                                       GPO1_0
    -------------------------------------------------  ---------------------------
    Total                                      5.712ns (1.962ns logic, 3.750ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0 (FF)
  Destination:          GPO1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (2.613 - 2.558)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0 to GPO1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.AQ      Tcko                  0.525   GPO1_i<3>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_0
    SLICE_X45Y44.A3      net (fanout=1)        0.546   GPO1_i<0>
    SLICE_X45Y44.A       Tilo                  0.259   GPO1_r<0>
                                                       Mmux_GPO1_r<0>11
    OLOGIC_X27Y38.D1     net (fanout=1)        1.526   GPO1_r<0>
    OLOGIC_X27Y38.CLK0   Todck                 1.178   GPO1_0
                                                       GPO1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (1.962ns logic, 2.072ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i (FF)
  Destination:          GPO1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (2.613 - 2.560)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i to GPO1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y44.AMUX    Tshcko                0.518   GPO1_r<0>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/Using_PIT.pit_toggle_i
    SLICE_X45Y44.A2      net (fanout=1)        0.541   PIT1_Toggle
    SLICE_X45Y44.A       Tilo                  0.259   GPO1_r<0>
                                                       Mmux_GPO1_r<0>11
    OLOGIC_X27Y38.D1     net (fanout=1)        1.526   GPO1_r<0>
    OLOGIC_X27Y38.CLK0   Todck                 1.178   GPO1_0
                                                       GPO1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (1.955ns logic, 2.067ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/rstPipe_1_shift4 (SLICE_X50Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/rstPipe_1_shift3 (FF)
  Destination:          withHdmiTx.edidRom/rstPipe_1_shift4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/rstPipe_1_shift3 to withHdmiTx.edidRom/rstPipe_1_shift4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.CQ      Tcko                  0.200   withHdmiTx.edidRom/rstPipe_1_shift4
                                                       withHdmiTx.edidRom/rstPipe_1_shift3
    SLICE_X50Y52.DX      net (fanout=1)        0.137   withHdmiTx.edidRom/rstPipe_1_shift3
    SLICE_X50Y52.CLK     Tckdi       (-Th)    -0.048   withHdmiTx.edidRom/rstPipe_1_shift4
                                                       withHdmiTx.edidRom/rstPipe_1_shift4
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/sclPipe_8 (SLICE_X54Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/sclPipe_7 (FF)
  Destination:          withHdmiTx.edidRom/sclPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/sclPipe_7 to withHdmiTx.edidRom/sclPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y53.CQ      Tcko                  0.200   withHdmiTx.edidRom/sclPipe<8>
                                                       withHdmiTx.edidRom/sclPipe_7
    SLICE_X54Y53.DX      net (fanout=3)        0.144   withHdmiTx.edidRom/sclPipe<7>
    SLICE_X54Y53.CLK     Tckdi       (-Th)    -0.048   withHdmiTx.edidRom/sclPipe<8>
                                                       withHdmiTx.edidRom/sclPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/sdaPipe_4 (SLICE_X58Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/sdaPipe_3 (FF)
  Destination:          withHdmiTx.edidRom/sdaPipe_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/sdaPipe_3 to withHdmiTx.edidRom/sdaPipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y50.CQ      Tcko                  0.200   withHdmiTx.edidRom/sdaPipe<4>
                                                       withHdmiTx.edidRom/sdaPipe_3
    SLICE_X58Y50.DX      net (fanout=2)        0.144   withHdmiTx.edidRom/sdaPipe<3>
    SLICE_X58Y50.CLK     Tckdi       (-Th)    -0.048   withHdmiTx.edidRom/sdaPipe<4>
                                                       withHdmiTx.edidRom/sdaPipe_4
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.486ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_650
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Logical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Location pin: RAMB8_X3Y25.CLKAWRCLK
  Clock network: sysClk
--------------------------------------------------------------------------------
Slack: 6.640ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" 
TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: clkMem2x180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP 
"clkRst_clkGen_clkout5" TS_Clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17346 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.738ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (ILOGIC_X0Y117.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.122ns (Levels of Logic = 2)
  Clock Path Skew:      0.495ns (1.257 - 0.762)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y53.AQ      Tcko                  0.476   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X13Y80.D5      net (fanout=6)        3.303   clkRst/localRst
    SLICE_X13Y80.D       Tilo                  0.259   lut25006_11
                                                       lut25006_11
    SLICE_X4Y70.D6       net (fanout=6)        1.392   lut25006_11
    SLICE_X4Y70.D        Tilo                  0.235   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y117.SR     net (fanout=58)       5.715   ][418825_12
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     12.122ns (1.712ns logic, 10.410ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.197ns (Levels of Logic = 3)
  Clock Path Skew:      0.519ns (1.165 - 0.646)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y80.DMUX    Tshcko                0.518   lut25006_11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X10Y75.A1      net (fanout=3)        1.221   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X10Y75.A       Tilo                  0.254   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB2
                                                       lut25005_10
    SLICE_X13Y80.D3      net (fanout=2)        0.861   ][364996_63005
    SLICE_X13Y80.D       Tilo                  0.259   lut25006_11
                                                       lut25006_11
    SLICE_X4Y70.D6       net (fanout=6)        1.392   lut25006_11
    SLICE_X4Y70.D        Tilo                  0.235   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y117.SR     net (fanout=58)       5.715   ][418825_12
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     11.197ns (2.008ns logic, 9.189ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.066ns (Levels of Logic = 3)
  Clock Path Skew:      0.499ns (1.165 - 0.666)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y75.AQ      Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X10Y75.A2      net (fanout=2)        1.178   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X10Y75.A       Tilo                  0.254   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB2
                                                       lut25005_10
    SLICE_X13Y80.D3      net (fanout=2)        0.861   ][364996_63005
    SLICE_X13Y80.D       Tilo                  0.259   lut25006_11
                                                       lut25006_11
    SLICE_X4Y70.D6       net (fanout=6)        1.392   lut25006_11
    SLICE_X4Y70.D        Tilo                  0.235   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y117.SR     net (fanout=58)       5.715   ][418825_12
    ILOGIC_X0Y117.CLK0   Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     11.066ns (1.920ns logic, 9.146ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (SLICE_X7Y92.A3), 69 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.582ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.610 - 0.628)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y100.AQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
    SLICE_X22Y100.C3     net (fanout=4)        2.182   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29
    SLICE_X22Y100.C      Tilo                  0.255   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
                                                       lut382802_64040
    SLICE_X12Y101.B4     net (fanout=2)        2.081   ][366819_64041
    SLICE_X12Y101.B      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       lut383346_64257
    SLICE_X25Y102.A5     net (fanout=7)        2.351   ][367063_64258
    SLICE_X25Y102.A      Tilo                  0.259   lut383784_61852
                                                       lut383696_64414
    SLICE_X7Y92.B1       net (fanout=5)        2.547   lut383696_64414
    SLICE_X7Y92.B        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       lut383698_64416
    SLICE_X7Y92.A3       net (fanout=1)        0.564   lut383698_64416
    SLICE_X7Y92.CLK      Tas                   0.373   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       lut383699_64417
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    -------------------------------------------------  ---------------------------
    Total                                     11.582ns (1.857ns logic, 9.725ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.231ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y93.AQ       Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49
    SLICE_X12Y91.B4      net (fanout=11)       1.219   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49
    SLICE_X12Y91.BMUX    Tilo                  0.298   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48
                                                       lut382941_64125
    SLICE_X9Y93.A3       net (fanout=2)        0.872   ][366903_64126
    SLICE_X9Y93.AMUX     Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
                                                       lut383409_64297
    SLICE_X25Y102.B1     net (fanout=3)        2.366   lut383409_64297
    SLICE_X25Y102.BMUX   Tilo                  0.337   lut383784_61852
                                                       lut383695_64413
    SLICE_X25Y102.A3     net (fanout=7)        0.370   lut383695_64413
    SLICE_X25Y102.A      Tilo                  0.259   lut383784_61852
                                                       lut383696_64414
    SLICE_X7Y92.B1       net (fanout=5)        2.547   lut383696_64414
    SLICE_X7Y92.B        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       lut383698_64416
    SLICE_X7Y92.A3       net (fanout=1)        0.564   lut383698_64416
    SLICE_X7Y92.CLK      Tas                   0.373   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       lut383699_64417
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    -------------------------------------------------  ---------------------------
    Total                                     10.231ns (2.293ns logic, 7.938ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.674ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.610 - 0.629)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.CQ     Tcko                  0.525   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X22Y100.C5     net (fanout=3)        0.225   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
    SLICE_X22Y100.C      Tilo                  0.255   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28
                                                       lut382802_64040
    SLICE_X12Y101.B4     net (fanout=2)        2.081   ][366819_64041
    SLICE_X12Y101.B      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       lut383346_64257
    SLICE_X25Y102.A5     net (fanout=7)        2.351   ][367063_64258
    SLICE_X25Y102.A      Tilo                  0.259   lut383784_61852
                                                       lut383696_64414
    SLICE_X7Y92.B1       net (fanout=5)        2.547   lut383696_64414
    SLICE_X7Y92.B        Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       lut383698_64416
    SLICE_X7Y92.A3       net (fanout=1)        0.564   lut383698_64416
    SLICE_X7Y92.CLK      Tas                   0.373   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<5>
                                                       lut383699_64417
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5
    -------------------------------------------------  ---------------------------
    Total                                      9.674ns (1.906ns logic, 7.768ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (ILOGIC_X0Y37.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkRst/localRst (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.997ns (Levels of Logic = 2)
  Clock Path Skew:      0.480ns (1.145 - 0.665)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkRst/localRst to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y53.AQ      Tcko                  0.476   clkRst/localRst
                                                       clkRst/localRst
    SLICE_X13Y80.D5      net (fanout=6)        3.303   clkRst/localRst
    SLICE_X13Y80.D       Tilo                  0.259   lut25006_11
                                                       lut25006_11
    SLICE_X4Y70.D6       net (fanout=6)        1.392   lut25006_11
    SLICE_X4Y70.D        Tilo                  0.235   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       5.590   ][418825_12
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     11.997ns (1.712ns logic, 10.285ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.072ns (Levels of Logic = 3)
  Clock Path Skew:      0.494ns (1.237 - 0.743)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y80.DMUX    Tshcko                0.518   lut25006_11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X10Y75.A1      net (fanout=3)        1.221   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X10Y75.A       Tilo                  0.254   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB2
                                                       lut25005_10
    SLICE_X13Y80.D3      net (fanout=2)        0.861   ][364996_63005
    SLICE_X13Y80.D       Tilo                  0.259   lut25006_11
                                                       lut25006_11
    SLICE_X4Y70.D6       net (fanout=6)        1.392   lut25006_11
    SLICE_X4Y70.D        Tilo                  0.235   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       5.590   ][418825_12
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     11.072ns (2.008ns logic, 9.064ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.941ns (Levels of Logic = 3)
  Clock Path Skew:      0.474ns (1.237 - 0.763)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y75.AQ      Tcko                  0.430   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X10Y75.A2      net (fanout=2)        1.178   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X10Y75.A       Tilo                  0.254   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1_BRB2
                                                       lut25005_10
    SLICE_X13Y80.D3      net (fanout=2)        0.861   ][364996_63005
    SLICE_X13Y80.D       Tilo                  0.259   lut25006_11
                                                       lut25006_11
    SLICE_X4Y70.D6       net (fanout=6)        1.392   lut25006_11
    SLICE_X4Y70.D        Tilo                  0.235   ][418825_12
                                                       ][418825_12_INV_0
    ILOGIC_X0Y37.SR      net (fanout=58)       5.590   ][418825_12
    ILOGIC_X0Y37.CLK0    Tirsrck               0.742   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    -------------------------------------------------  ---------------------------
    Total                                     10.941ns (1.920ns logic, 9.021ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49 (SLICE_X9Y93.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y93.AQ      Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X9Y93.SR       net (fanout=78)       0.303   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X9Y93.CLK      Tcksr       (-Th)     0.131   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.067ns logic, 0.303ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 (SLICE_X15Y93.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y93.AQ      Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X15Y93.SR      net (fanout=78)       0.313   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X15Y93.CLK     Tcksr       (-Th)     0.139   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.059ns logic, 0.313ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 (SLICE_X9Y93.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y93.AQ      Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X9Y93.SR       net (fanout=78)       0.303   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X9Y93.CLK      Tcksr       (-Th)     0.127   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.071ns logic, 0.303ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkRst/clkGen/clkout6_buf/I0
  Logical resource: clkRst/clkGen/clkout6_buf/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: clkRst/clkGen/clkout5
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Location pin: ILOGIC_X0Y117.CLK0
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: ILOGIC_X0Y117.SR
  Clock network: ][418825_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 
6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: clkMem2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30787926 paths analyzed, 14393 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.691ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF (SLICE_X18Y65.A2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/dlmb_cntlr/lmb_as (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.734 - 0.750)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/dlmb_cntlr/lmb_as to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.AQ      Tcko                  0.525   mcs_0/U0/dlmb_cntlr/lmb_as
                                                       mcs_0/U0/dlmb_cntlr/lmb_as
    SLICE_X18Y53.B6      net (fanout=2)        1.789   mcs_0/U0/dlmb_cntlr/lmb_as
    SLICE_X18Y53.B       Tilo                  0.254   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Op1_Low<1>
                                                       lut27538_142
    SLICE_X16Y49.C6      net (fanout=33)       1.177   lut27538_142
    SLICE_X16Y49.C       Tilo                  0.235   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data<18>
                                                       lut27549_153
    SLICE_X17Y63.D2      net (fanout=2)        2.309   ][420692_154
    SLICE_X17Y63.D       Tilo                  0.259   mcs_0/Trace_New_Reg_Value<15>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X18Y65.C2      net (fanout=5)        1.171   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<15>
    SLICE_X18Y65.CMUX    Tilo                  0.326   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<4>
                                                       lut416502_70603
    SLICE_X18Y65.A2      net (fanout=1)        1.192   lut416502_70603
    SLICE_X18Y65.CLK     Tas                   0.339   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<4>
                                                       lut416503_70604
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.576ns (1.938ns logic, 7.638ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[15].RAMB16_S1_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.334ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.734 - 0.733)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[15].RAMB16_S1_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOB0    Trcko_DOB             2.100   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[15].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[15].RAMB16_S1_1
    SLICE_X16Y49.C1      net (fanout=1)        1.403   mcs_0/U0/dlmb_port_BRAM_Din<15>
    SLICE_X16Y49.C       Tilo                  0.235   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data<18>
                                                       lut27549_153
    SLICE_X17Y63.D2      net (fanout=2)        2.309   ][420692_154
    SLICE_X17Y63.D       Tilo                  0.259   mcs_0/Trace_New_Reg_Value<15>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X18Y65.C2      net (fanout=5)        1.171   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<15>
    SLICE_X18Y65.CMUX    Tilo                  0.326   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<4>
                                                       lut416502_70603
    SLICE_X18Y65.A2      net (fanout=1)        1.192   lut416502_70603
    SLICE_X18Y65.CLK     Tas                   0.339   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<4>
                                                       lut416503_70604
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.334ns (3.259ns logic, 6.075ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/io_ready_Q (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.269ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.734 - 0.773)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/io_ready_Q to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AMUX    Tshcko                0.518   lut25065_58
                                                       mcs_0/U0/iomodule_0/io_ready_Q
    SLICE_X28Y53.B5      net (fanout=2)        0.910   mcs_0/U0/iomodule_0/io_ready_Q
    SLICE_X28Y53.B       Tilo                  0.235   clkRst/localRst
                                                       lut27539_143
    SLICE_X16Y49.C4      net (fanout=33)       1.775   lut27539_143
    SLICE_X16Y49.C       Tilo                  0.235   mcs_0/U0/iomodule_0/IOModule_Core_I1/PIT_I1/PIT_Data<18>
                                                       lut27549_153
    SLICE_X17Y63.D2      net (fanout=2)        2.309   ][420692_154
    SLICE_X17Y63.D       Tilo                  0.259   mcs_0/Trace_New_Reg_Value<15>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[15].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X18Y65.C2      net (fanout=5)        1.171   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<15>
    SLICE_X18Y65.CMUX    Tilo                  0.326   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<4>
                                                       lut416502_70603
    SLICE_X18Y65.A2      net (fanout=1)        1.192   lut416502_70603
    SLICE_X18Y65.CLK     Tas                   0.339   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<4>
                                                       lut416503_70604
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.269ns (1.912ns logic, 7.357ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000072 (SLICE_X8Y8.CIN), 3955884 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.565ns (Levels of Logic = 12)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y6.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X16Y6.B3       net (fanout=42)       1.094   withMbrot.mbCompute/update
    SLICE_X16Y6.BMUX     Tilo                  0.298   withMbrot.mbCompute/latency3.fmul_4/sig00000288
                                                       lut25711_119
    SLICE_X22Y11.B4      net (fanout=46)       1.204   lut25711_119
    SLICE_X22Y11.COUT    Topcyb                0.483   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000046b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000257
    SLICE_X22Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
    SLICE_X22Y12.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000004e5
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000024b
    SLICE_X22Y13.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004e5
    SLICE_X22Y13.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000004d9
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000023f
    SLICE_X22Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004d9
    SLICE_X22Y14.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000004cd
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000233
    SLICE_X22Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004cd
    SLICE_X22Y15.CMUX    Tcinc                 0.279   withMbrot.mbCompute/latency3.fmul_4/sig000004c1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000227
    SLICE_X24Y12.A5      net (fanout=2)        0.888   withMbrot.mbCompute/latency3.fmul_4/sig0000044a
    SLICE_X24Y12.COUT    Topcya                0.472   withMbrot.mbCompute/latency3.fmul_4/sig000003c7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000034f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000345
    SLICE_X24Y13.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003c7
    SLICE_X24Y13.BMUX    Tcinb                 0.277   withMbrot.mbCompute/latency3.fmul_4/sig000003bf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000339
    SLICE_X20Y7.D5       net (fanout=1)        1.231   withMbrot.mbCompute/latency3.fmul_4/sig0000041c
    SLICE_X20Y7.COUT     Topcyd                0.290   withMbrot.mbCompute/latency3.fmul_4/sig0000035d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002ba
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002b9
    SLICE_X20Y8.CIN      net (fanout=1)        0.082   withMbrot.mbCompute/latency3.fmul_4/sig0000035d
    SLICE_X20Y8.BMUX     Tcinb                 0.277   withMbrot.mbCompute/latency3.fmul_4/sig000001a1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002b0
    SLICE_X8Y7.B6        net (fanout=1)        1.196   withMbrot.mbCompute/latency3.fmul_4/sig0000019f
    SLICE_X8Y7.COUT      Topcyb                0.448   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000032
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
    SLICE_X8Y8.CIN       net (fanout=1)        0.082   withMbrot.mbCompute/latency3.fmul_4/sig00000088
    SLICE_X8Y8.CLK       Tcinck                0.240   withMbrot.mbCompute/latency3.fmul_4/sig00000130
                                                       PhysOnlyBuf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.565ns (3.773ns logic, 5.792ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.563ns (Levels of Logic = 12)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y6.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X22Y17.A5      net (fanout=42)       1.291   withMbrot.mbCompute/update
    SLICE_X22Y17.A       Tilo                  0.254   withMbrot.mbCompute/latency3.fmul_4/sig00000426
                                                       lut25748_129
    SLICE_X22Y11.B2      net (fanout=46)       1.049   lut25748_129
    SLICE_X22Y11.COUT    Topcyb                0.483   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000046b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000257
    SLICE_X22Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
    SLICE_X22Y12.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000004e5
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000024b
    SLICE_X22Y13.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004e5
    SLICE_X22Y13.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000004d9
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000023f
    SLICE_X22Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004d9
    SLICE_X22Y14.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000004cd
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000233
    SLICE_X22Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004cd
    SLICE_X22Y15.CMUX    Tcinc                 0.279   withMbrot.mbCompute/latency3.fmul_4/sig000004c1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000227
    SLICE_X24Y12.A5      net (fanout=2)        0.888   withMbrot.mbCompute/latency3.fmul_4/sig0000044a
    SLICE_X24Y12.COUT    Topcya                0.472   withMbrot.mbCompute/latency3.fmul_4/sig000003c7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000034f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000345
    SLICE_X24Y13.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003c7
    SLICE_X24Y13.BMUX    Tcinb                 0.277   withMbrot.mbCompute/latency3.fmul_4/sig000003bf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000339
    SLICE_X20Y7.D5       net (fanout=1)        1.231   withMbrot.mbCompute/latency3.fmul_4/sig0000041c
    SLICE_X20Y7.COUT     Topcyd                0.290   withMbrot.mbCompute/latency3.fmul_4/sig0000035d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002ba
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002b9
    SLICE_X20Y8.CIN      net (fanout=1)        0.082   withMbrot.mbCompute/latency3.fmul_4/sig0000035d
    SLICE_X20Y8.BMUX     Tcinb                 0.277   withMbrot.mbCompute/latency3.fmul_4/sig000001a1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002b0
    SLICE_X8Y7.B6        net (fanout=1)        1.196   withMbrot.mbCompute/latency3.fmul_4/sig0000019f
    SLICE_X8Y7.COUT      Topcyb                0.448   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000032
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
    SLICE_X8Y8.CIN       net (fanout=1)        0.082   withMbrot.mbCompute/latency3.fmul_4/sig00000088
    SLICE_X8Y8.CLK       Tcinck                0.240   withMbrot.mbCompute/latency3.fmul_4/sig00000130
                                                       PhysOnlyBuf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.563ns (3.729ns logic, 5.834ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.561ns (Levels of Logic = 12)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y6.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X16Y6.B3       net (fanout=42)       1.094   withMbrot.mbCompute/update
    SLICE_X16Y6.BMUX     Tilo                  0.298   withMbrot.mbCompute/latency3.fmul_4/sig00000288
                                                       lut25711_119
    SLICE_X22Y11.B4      net (fanout=46)       1.204   lut25711_119
    SLICE_X22Y11.COUT    Topcyb                0.483   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000046b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000257
    SLICE_X22Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
    SLICE_X22Y12.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000004e5
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000024b
    SLICE_X22Y13.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004e5
    SLICE_X22Y13.CMUX    Tcinc                 0.279   withMbrot.mbCompute/latency3.fmul_4/sig000004d9
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000023f
    SLICE_X24Y10.A5      net (fanout=2)        0.888   withMbrot.mbCompute/latency3.fmul_4/sig0000047a
    SLICE_X24Y10.COUT    Topcya                0.472   withMbrot.mbCompute/latency3.fmul_4/sig000003d7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000367
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000035d
    SLICE_X24Y11.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003d7
    SLICE_X24Y11.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.fmul_4/sig000003cf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000351
    SLICE_X24Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003cf
    SLICE_X24Y12.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.fmul_4/sig000003c7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000345
    SLICE_X24Y13.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003c7
    SLICE_X24Y13.BMUX    Tcinb                 0.277   withMbrot.mbCompute/latency3.fmul_4/sig000003bf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000339
    SLICE_X20Y7.D5       net (fanout=1)        1.231   withMbrot.mbCompute/latency3.fmul_4/sig0000041c
    SLICE_X20Y7.COUT     Topcyd                0.290   withMbrot.mbCompute/latency3.fmul_4/sig0000035d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002ba
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002b9
    SLICE_X20Y8.CIN      net (fanout=1)        0.082   withMbrot.mbCompute/latency3.fmul_4/sig0000035d
    SLICE_X20Y8.BMUX     Tcinb                 0.277   withMbrot.mbCompute/latency3.fmul_4/sig000001a1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002b0
    SLICE_X8Y7.B6        net (fanout=1)        1.196   withMbrot.mbCompute/latency3.fmul_4/sig0000019f
    SLICE_X8Y7.COUT      Topcyb                0.448   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000032
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
    SLICE_X8Y8.CIN       net (fanout=1)        0.082   withMbrot.mbCompute/latency3.fmul_4/sig00000088
    SLICE_X8Y8.CLK       Tcinck                0.240   withMbrot.mbCompute/latency3.fmul_4/sig00000130
                                                       PhysOnlyBuf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.561ns (3.769ns logic, 5.792ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (SLICE_X42Y15.CIN), 27506 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.536ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.623 - 0.668)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y6.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X25Y4.C5       net (fanout=42)       0.740   withMbrot.mbCompute/update
    SLICE_X25Y4.CMUX     Tilo                  0.337   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000610
                                                       lut25699_113
    SLICE_X29Y4.B1       net (fanout=33)       2.063   lut25699_113
    SLICE_X29Y4.B        Tilo                  0.259   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004bf
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000420
    SLICE_X36Y8.C1       net (fanout=25)       1.871   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000060d
    SLICE_X36Y8.COUT     Topcyc                0.348   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000029c
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce
    SLICE_X36Y9.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
    SLICE_X36Y9.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6
    SLICE_X36Y10.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c
    SLICE_X36Y10.AMUX    Tcina                 0.210   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000314
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002de
    SLICE_X40Y12.A1      net (fanout=1)        1.027   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030f
    SLICE_X40Y12.A       Tilo                  0.235   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082e
    SLICE_X42Y13.C1      net (fanout=2)        1.178   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000594
    SLICE_X42Y13.COUT    Topcyc                0.325   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000525
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508
    SLICE_X42Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2
    SLICE_X42Y14.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504
    SLICE_X42Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce
    SLICE_X42Y15.CLK     Tcinck                0.319   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    -------------------------------------------------  ---------------------------
    Total                                      9.536ns (2.645ns logic, 6.891ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.527ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.623 - 0.668)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y6.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X25Y4.C5       net (fanout=42)       0.740   withMbrot.mbCompute/update
    SLICE_X25Y4.CMUX     Tilo                  0.337   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000610
                                                       lut25699_113
    SLICE_X29Y4.B1       net (fanout=33)       2.063   lut25699_113
    SLICE_X29Y4.BMUX     Tilo                  0.337   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004bf
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000417
    SLICE_X36Y8.B1       net (fanout=25)       1.684   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000060e
    SLICE_X36Y8.COUT     Topcyb                0.448   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000299
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce
    SLICE_X36Y9.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
    SLICE_X36Y9.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6
    SLICE_X36Y10.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c
    SLICE_X36Y10.AMUX    Tcina                 0.210   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000314
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002de
    SLICE_X40Y12.A1      net (fanout=1)        1.027   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030f
    SLICE_X40Y12.A       Tilo                  0.235   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082e
    SLICE_X42Y13.C1      net (fanout=2)        1.178   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000594
    SLICE_X42Y13.COUT    Topcyc                0.325   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000525
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508
    SLICE_X42Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2
    SLICE_X42Y14.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504
    SLICE_X42Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce
    SLICE_X42Y15.CLK     Tcinck                0.319   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    -------------------------------------------------  ---------------------------
    Total                                      9.527ns (2.823ns logic, 6.704ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.513ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.623 - 0.668)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y6.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X25Y4.C5       net (fanout=42)       0.740   withMbrot.mbCompute/update
    SLICE_X25Y4.CMUX     Tilo                  0.337   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000610
                                                       lut25699_113
    SLICE_X29Y4.B1       net (fanout=33)       2.063   lut25699_113
    SLICE_X29Y4.B        Tilo                  0.259   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004bf
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000420
    SLICE_X36Y8.C1       net (fanout=25)       1.871   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000060d
    SLICE_X36Y8.COUT     Topcyc                0.325   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000029b
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce
    SLICE_X36Y9.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
    SLICE_X36Y9.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6
    SLICE_X36Y10.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c
    SLICE_X36Y10.AMUX    Tcina                 0.210   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000314
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002de
    SLICE_X40Y12.A1      net (fanout=1)        1.027   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030f
    SLICE_X40Y12.A       Tilo                  0.235   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082e
    SLICE_X42Y13.C1      net (fanout=2)        1.178   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000594
    SLICE_X42Y13.COUT    Topcyc                0.325   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000525
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508
    SLICE_X42Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2
    SLICE_X42Y14.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504
    SLICE_X42Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce
    SLICE_X42Y15.CLK     Tcinck                0.319   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    -------------------------------------------------  ---------------------------
    Total                                      9.513ns (2.622ns logic, 6.891ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point regs_3_8 (SLICE_X21Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          regs_3_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.990 - 0.948)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to regs_3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X21Y43.SR      net (fanout=22)       0.350   clkRst/rstDelay<24>
    SLICE_X21Y43.CLK     Tcksr       (-Th)     0.131   regs_3<11>
                                                       regs_3_8
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.069ns logic, 0.350ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point regs_3_9 (SLICE_X21Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          regs_3_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.990 - 0.948)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to regs_3_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X21Y43.SR      net (fanout=22)       0.350   clkRst/rstDelay<24>
    SLICE_X21Y43.CLK     Tcksr       (-Th)     0.128   regs_3<11>
                                                       regs_3_9
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.072ns logic, 0.350ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point regs_3_11 (SLICE_X21Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          regs_3_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.990 - 0.948)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to regs_3_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X21Y43.SR      net (fanout=22)       0.350   clkRst/rstDelay<24>
    SLICE_X21Y43.CLK     Tcksr       (-Th)     0.127   regs_3<11>
                                                       regs_3_11
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.073ns logic, 0.350ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Logical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Location pin: DSP48_X0Y6.CLK
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: cpuClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRxClk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRxClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRx_n_3_ 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRx_n_3_ HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"     
    TS_clkRst_CLK_100s / 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.261ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/dataToggle (SLICE_X7Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.559ns (Levels of Logic = 0)
  Clock Path Skew:      -0.447ns (2.295 - 2.742)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/dataToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y81.AQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X7Y119.SR      net (fanout=23)       5.624   withHdmiTx.Inst_hdmiOutIF/localRst
    SLICE_X7Y119.CLK     Tsrck                 0.410   withHdmiTx.Inst_hdmiOutIF/dataToggle
                                                       withHdmiTx.Inst_hdmiOutIF/dataToggle
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (0.935ns logic, 5.624ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master (OLOGIC_X12Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.987ns (Levels of Logic = 0)
  Clock Path Skew:      -0.433ns (2.309 - 2.742)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y81.AQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y119.SR    net (fanout=23)       5.210   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y119.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_master
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (0.777ns logic, 5.210ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (OLOGIC_X12Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.987ns (Levels of Logic = 0)
  Clock Path Skew:      -0.433ns (2.309 - 2.742)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y81.AQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y118.SR    net (fanout=23)       5.210   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X12Y118.CLKDIVTosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_0/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (0.777ns logic, 5.210ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1 (SLICE_X34Y104.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_8 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.448ns (2.711 - 2.263)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_8 to withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y104.AMUX   Tshcko                0.488   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_8
    SLICE_X34Y104.C5     net (fanout=1)        0.201   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<8>
    SLICE_X34Y104.CLK    Tah         (-Th)    -0.118   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_1_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<8>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_3_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.606ns logic, 0.201ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1 (SLICE_X35Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (1.045 - 0.987)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9 to withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y104.AQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_9
    SLICE_X35Y107.AX     net (fanout=1)        0.305   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q<9>
    SLICE_X35Y107.CLK    Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_4_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.257ns logic, 0.305ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1 (SLICE_X34Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_6 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.049 - 0.994)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_6 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y107.CQ     Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<8>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_6
    SLICE_X34Y109.AX     net (fanout=1)        0.382   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<6>
    SLICE_X34Y109.CLK    Tckdi       (-Th)    -0.041   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_1_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.241ns logic, 0.382ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.026ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB1/CK
  Location pin: SLICE_X30Y109.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2/CK
  Location pin: SLICE_X30Y109.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP        
 "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRst_CLK_100s / 6.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"     
    TS_clkRst_CLK_100s / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6682 paths analyzed, 826 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.273ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5EN), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      10.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X8Y74.A6       net (fanout=4)        3.897   c3_p5_rd_empty
    SLICE_X8Y74.A        Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
                                                       lut25062_57
    MCB_X0Y1.P5EN        net (fanout=1)        3.204   lut25062_57
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.138ns (3.037ns logic, 7.101ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      7.224ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.693 - 0.744)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y81.DQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X8Y75.B4       net (fanout=4)        1.879   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X8Y75.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut25050_54
    SLICE_X8Y74.A2       net (fanout=7)        0.709   lut25050_54
    SLICE_X8Y74.A        Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
                                                       lut25062_57
    MCB_X0Y1.P5EN        net (fanout=1)        3.204   lut25062_57
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.224ns (1.432ns logic, 5.792ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_r (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      6.296ns (Levels of Logic = 2)
  Clock Path Skew:      -0.075ns (0.693 - 0.768)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_r to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y77.CQ      Tcko                  0.430   withHdmiTx.Inst_dram_reader/hsync_r
                                                       withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X8Y75.B3       net (fanout=3)        0.951   withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X8Y75.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut25050_54
    SLICE_X8Y74.A2       net (fanout=7)        0.709   lut25050_54
    SLICE_X8Y74.A        Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2
                                                       lut25062_57
    MCB_X0Y1.P5EN        net (fanout=1)        3.204   lut25062_57
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.296ns (1.432ns logic, 4.864ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rowAddr_14 (SLICE_X1Y73.B2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.200ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.629 - 0.647)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withHdmiTx.Inst_dram_reader/rowAddr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y81.DQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X8Y75.B4       net (fanout=4)        1.879   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X8Y75.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut25050_54
    SLICE_X14Y77.A1      net (fanout=7)        1.189   lut25050_54
    SLICE_X14Y77.A       Tilo                  0.254   lut387275_65576
                                                       lut386975_65452
    SLICE_X2Y75.D3       net (fanout=5)        2.386   lut386975_65452
    SLICE_X2Y75.D        Tilo                  0.254   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor<24>_rt
                                                       lut386976_65453
    SLICE_X1Y73.B2       net (fanout=8)        1.200   lut386976_65453
    SLICE_X1Y73.CLK      Tas                   0.373   withHdmiTx.Inst_dram_reader/rowAddr<18>
                                                       lut387068_65496
                                                       withHdmiTx.Inst_dram_reader/rowAddr_14
    -------------------------------------------------  ---------------------------
    Total                                      8.200ns (1.546ns logic, 6.654ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_r (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.272ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.287 - 0.313)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_r to withHdmiTx.Inst_dram_reader/rowAddr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y77.CQ      Tcko                  0.430   withHdmiTx.Inst_dram_reader/hsync_r
                                                       withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X8Y75.B3       net (fanout=3)        0.951   withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X8Y75.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut25050_54
    SLICE_X14Y77.A1      net (fanout=7)        1.189   lut25050_54
    SLICE_X14Y77.A       Tilo                  0.254   lut387275_65576
                                                       lut386975_65452
    SLICE_X2Y75.D3       net (fanout=5)        2.386   lut386975_65452
    SLICE_X2Y75.D        Tilo                  0.254   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor<24>_rt
                                                       lut386976_65453
    SLICE_X1Y73.B2       net (fanout=8)        1.200   lut386976_65453
    SLICE_X1Y73.CLK      Tas                   0.373   withHdmiTx.Inst_dram_reader/rowAddr<18>
                                                       lut387068_65496
                                                       withHdmiTx.Inst_dram_reader/rowAddr_14
    -------------------------------------------------  ---------------------------
    Total                                      7.272ns (1.546ns logic, 5.726ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.093ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.287 - 0.315)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9 to withHdmiTx.Inst_dram_reader/rowAddr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y79.BQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_vpos_cnt_xor<9>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9
    SLICE_X17Y79.D2      net (fanout=2)        0.539   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_vpos_cnt_xor<9>_rt
    SLICE_X17Y79.D       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
                                                       lut385960_65261
    SLICE_X14Y77.B5      net (fanout=3)        0.614   ][368535_65319
    SLICE_X14Y77.B       Tilo                  0.254   lut387275_65576
                                                       lut386974_65451
    SLICE_X14Y77.A3      net (fanout=1)        0.484   lut386974_65451
    SLICE_X14Y77.A       Tilo                  0.254   lut387275_65576
                                                       lut386975_65452
    SLICE_X2Y75.D3       net (fanout=5)        2.386   lut386975_65452
    SLICE_X2Y75.D        Tilo                  0.254   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor<24>_rt
                                                       lut386976_65453
    SLICE_X1Y73.B2       net (fanout=8)        1.200   lut386976_65453
    SLICE_X1Y73.CLK      Tas                   0.373   withHdmiTx.Inst_dram_reader/rowAddr<18>
                                                       lut387068_65496
                                                       withHdmiTx.Inst_dram_reader/rowAddr_14
    -------------------------------------------------  ---------------------------
    Total                                      7.093ns (1.870ns logic, 5.223ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rowAddr_18 (SLICE_X1Y73.D1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_18 (FF)
  Requirement:          15.384ns
  Data Path Delay:      8.188ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.629 - 0.647)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync to withHdmiTx.Inst_dram_reader/rowAddr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y81.DQ      Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X8Y75.B4       net (fanout=4)        1.879   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hsync
    SLICE_X8Y75.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut25050_54
    SLICE_X14Y77.A1      net (fanout=7)        1.189   lut25050_54
    SLICE_X14Y77.A       Tilo                  0.254   lut387275_65576
                                                       lut386975_65452
    SLICE_X2Y75.D3       net (fanout=5)        2.386   lut386975_65452
    SLICE_X2Y75.D        Tilo                  0.254   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor<24>_rt
                                                       lut386976_65453
    SLICE_X1Y73.D1       net (fanout=8)        1.188   lut386976_65453
    SLICE_X1Y73.CLK      Tas                   0.373   withHdmiTx.Inst_dram_reader/rowAddr<18>
                                                       lut387032_65480
                                                       withHdmiTx.Inst_dram_reader/rowAddr_18
    -------------------------------------------------  ---------------------------
    Total                                      8.188ns (1.546ns logic, 6.642ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_r (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_18 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.260ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.287 - 0.313)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_r to withHdmiTx.Inst_dram_reader/rowAddr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y77.CQ      Tcko                  0.430   withHdmiTx.Inst_dram_reader/hsync_r
                                                       withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X8Y75.B3       net (fanout=3)        0.951   withHdmiTx.Inst_dram_reader/hsync_r
    SLICE_X8Y75.B        Tilo                  0.235   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       lut25050_54
    SLICE_X14Y77.A1      net (fanout=7)        1.189   lut25050_54
    SLICE_X14Y77.A       Tilo                  0.254   lut387275_65576
                                                       lut386975_65452
    SLICE_X2Y75.D3       net (fanout=5)        2.386   lut386975_65452
    SLICE_X2Y75.D        Tilo                  0.254   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor<24>_rt
                                                       lut386976_65453
    SLICE_X1Y73.D1       net (fanout=8)        1.188   lut386976_65453
    SLICE_X1Y73.CLK      Tas                   0.373   withHdmiTx.Inst_dram_reader/rowAddr<18>
                                                       lut387032_65480
                                                       withHdmiTx.Inst_dram_reader/rowAddr_18
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (1.546ns logic, 5.714ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rowAddr_18 (FF)
  Requirement:          15.384ns
  Data Path Delay:      7.081ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.287 - 0.315)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9 to withHdmiTx.Inst_dram_reader/rowAddr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y79.BQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_vpos_cnt_xor<9>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_9
    SLICE_X17Y79.D2      net (fanout=2)        0.539   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_vpos_cnt_xor<9>_rt
    SLICE_X17Y79.D       Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active
                                                       lut385960_65261
    SLICE_X14Y77.B5      net (fanout=3)        0.614   ][368535_65319
    SLICE_X14Y77.B       Tilo                  0.254   lut387275_65576
                                                       lut386974_65451
    SLICE_X14Y77.A3      net (fanout=1)        0.484   lut386974_65451
    SLICE_X14Y77.A       Tilo                  0.254   lut387275_65576
                                                       lut386975_65452
    SLICE_X2Y75.D3       net (fanout=5)        2.386   lut386975_65452
    SLICE_X2Y75.D        Tilo                  0.254   withHdmiTx.Inst_dram_reader/Madd_rowAddr[24]_GND_892_o_add_4_OUT_xor<24>_rt
                                                       lut386976_65453
    SLICE_X1Y73.D1       net (fanout=8)        1.188   lut386976_65453
    SLICE_X1Y73.CLK      Tas                   0.373   withHdmiTx.Inst_dram_reader/rowAddr<18>
                                                       lut387032_65480
                                                       withHdmiTx.Inst_dram_reader/rowAddr_18
    -------------------------------------------------  ---------------------------
    Total                                      7.081ns (1.870ns logic, 5.211ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5CMDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/cmdAddr_20 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/cmdAddr_20 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y73.CQ       Tcko                  0.198   withHdmiTx.Inst_dram_reader/cmdAddr<21>
                                                       withHdmiTx.Inst_dram_reader/cmdAddr_20
    MCB_X0Y1.P5CMDRA8    net (fanout=2)        0.166   withHdmiTx.Inst_dram_reader/cmdAddr<20>
    MCB_X0Y1.P5CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.227ns logic, 0.166ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (SLICE_X8Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 to withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y75.CQ       Tcko                  0.200   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X8Y75.CX       net (fanout=6)        0.125   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X8Y75.CLK      Tckdi       (-Th)    -0.106   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3-In14
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.306ns logic, 0.125ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (SLICE_X7Y74.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1 to withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.DQ       Tcko                  0.198   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    SLICE_X7Y74.D6       net (fanout=8)        0.028   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    SLICE_X7Y74.CLK      Tah         (-Th)    -0.215   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
                                                       lut387526_65676
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2
--------------------------------------------------------------------------------
Slack: 13.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P5CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Location pin: MCB_X0Y1.P5CMDCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 13.985ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mshreg_de_reg/CLK
  Location pin: SLICE_X34Y100.CLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<7>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X44Y42.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter_0/CK
  Location pin: SLICE_X56Y57.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter<3>/SR
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter_0/SR
  Location pin: SLICE_X56Y57.SR
  Clock network: ][419039_60
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4675 paths analyzed, 1814 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.207ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X53Y62.A1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.733ns (Levels of Logic = 2)
  Clock Path Skew:      -0.416ns (2.022 - 2.438)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5
    SLICE_X53Y61.B2      net (fanout=4)        0.948   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<5>
    SLICE_X53Y61.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<9>
                                                       lut380598_63426
    SLICE_X53Y62.A1      net (fanout=1)        0.723   lut380598_63426
    SLICE_X53Y62.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
                                                       lut380599_63427
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.733ns (1.062ns logic, 1.671ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.461ns (Levels of Logic = 2)
  Clock Path Skew:      -0.416ns (2.022 - 2.438)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y62.DQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_3
    SLICE_X53Y61.B3      net (fanout=4)        0.630   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<3>
    SLICE_X53Y61.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<9>
                                                       lut380598_63426
    SLICE_X53Y62.A1      net (fanout=1)        0.723   lut380598_63426
    SLICE_X53Y62.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
                                                       lut380599_63427
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (1.108ns logic, 1.353ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 2)
  Clock Path Skew:      -0.416ns (2.022 - 2.438)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y62.CQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_2
    SLICE_X53Y61.B4      net (fanout=4)        0.605   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<2>
    SLICE_X53Y61.B       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<9>
                                                       lut380598_63426
    SLICE_X53Y62.A1      net (fanout=1)        0.723   lut380598_63426
    SLICE_X53Y62.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
                                                       lut380599_63427
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.108ns logic, 1.328ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X51Y55.B4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.011 - 2.425)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_4
    SLICE_X51Y55.C2      net (fanout=4)        1.050   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<4>
    SLICE_X51Y55.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut381328_63612
    SLICE_X51Y55.B4      net (fanout=1)        0.352   lut381328_63612
    SLICE_X51Y55.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut381330_63614
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (1.157ns logic, 1.402ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.416ns (2.011 - 2.427)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.DQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_3
    SLICE_X51Y55.C1      net (fanout=4)        0.805   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<3>
    SLICE_X51Y55.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut381328_63612
    SLICE_X51Y55.B4      net (fanout=1)        0.352   lut381328_63612
    SLICE_X51Y55.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut381330_63614
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (1.062ns logic, 1.157ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.212ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.011 - 2.425)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y56.CQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_6
    SLICE_X51Y55.C5      net (fanout=4)        0.703   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<6>
    SLICE_X51Y55.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut381328_63612
    SLICE_X51Y55.B4      net (fanout=1)        0.352   lut381328_63612
    SLICE_X51Y55.CLK     Tas                   0.373   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut381330_63614
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (1.157ns logic, 1.055ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X50Y45.C6), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.414ns (1.996 - 2.410)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0
    SLICE_X50Y44.D5      net (fanout=4)        0.774   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<0>
    SLICE_X50Y44.D       Tilo                  0.235   lut380962_63518
                                                       lut380962_63518
    SLICE_X50Y45.D6      net (fanout=1)        0.327   lut380962_63518
    SLICE_X50Y45.D       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut380963_63519
    SLICE_X50Y45.C6      net (fanout=1)        0.143   lut380963_63519
    SLICE_X50Y45.CLK     Tas                   0.349   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut380965_63521
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (1.249ns logic, 1.244ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.414ns (1.996 - 2.410)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1
    SLICE_X50Y44.D6      net (fanout=4)        0.666   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<1>
    SLICE_X50Y44.D       Tilo                  0.235   lut380962_63518
                                                       lut380962_63518
    SLICE_X50Y45.D6      net (fanout=1)        0.327   lut380962_63518
    SLICE_X50Y45.D       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut380963_63519
    SLICE_X50Y45.C6      net (fanout=1)        0.143   lut380963_63519
    SLICE_X50Y45.CLK     Tas                   0.349   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut380965_63521
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (1.249ns logic, 1.136ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          6.000ns
  Data Path Delay:      2.022ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (1.996 - 2.410)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.CQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_2
    SLICE_X50Y45.D3      net (fanout=4)        0.865   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<2>
    SLICE_X50Y45.D       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut380963_63519
    SLICE_X50Y45.C6      net (fanout=1)        0.143   lut380963_63519
    SLICE_X50Y45.CLK     Tas                   0.349   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
                                                       lut380965_63521
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (1.014ns logic, 1.008ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X48Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.896 - 0.862)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.AQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0
    SLICE_X48Y42.AX      net (fanout=4)        0.439   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<0>
    SLICE_X48Y42.CLK     Tdh         (-Th)     0.120   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.078ns logic, 0.439ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn (SLICE_X49Y76.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         hdmiRxClk rising at 18.000ns
  Destination Clock:    hdmiRxClk rising at 18.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y76.DQ      Tcko                  0.234   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q
    SLICE_X49Y76.SR      net (fanout=1)        0.164   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn_q
    SLICE_X49Y76.CLK     Tcksr       (-Th)     0.131   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/blnkbgn
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.103ns logic, 0.164ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP (SLICE_X44Y62.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_9 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.930 - 0.889)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_9 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y61.BQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<9>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_9
    SLICE_X44Y62.BI      net (fanout=2)        0.344   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<9>
    SLICE_X44Y62.CLK     Tdh         (-Th)     0.000   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/sdata<9>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.198ns logic, 0.344ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<7>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X44Y42.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1367 paths analyzed, 500 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.452ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1 (SLICE_X47Y77.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.BQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3
    SLICE_X46Y76.A2      net (fanout=11)       1.803   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3
    SLICE_X46Y76.A       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut380249_63338
    SLICE_X46Y78.C4      net (fanout=3)        0.751   ][365620_63359
    SLICE_X46Y78.C       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut380251_63340
    SLICE_X47Y77.CE      net (fanout=3)        0.458   lut380251_63340
    SLICE_X47Y77.CLK     Tceck                 0.390   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.336ns logic, 3.012ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.CQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
    SLICE_X46Y76.A1      net (fanout=12)       1.576   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
    SLICE_X46Y76.A       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut380249_63338
    SLICE_X46Y78.C4      net (fanout=3)        0.751   ][365620_63359
    SLICE_X46Y78.C       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut380251_63340
    SLICE_X47Y77.CE      net (fanout=3)        0.458   lut380251_63340
    SLICE_X47Y77.CLK     Tceck                 0.390   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.336ns logic, 2.785ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.882ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2
    SLICE_X46Y76.A6      net (fanout=11)       1.337   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2
    SLICE_X46Y76.A       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut380249_63338
    SLICE_X46Y78.C4      net (fanout=3)        0.751   ][365620_63359
    SLICE_X46Y78.C       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut380251_63340
    SLICE_X47Y77.CE      net (fanout=3)        0.458   lut380251_63340
    SLICE_X47Y77.CLK     Tceck                 0.390   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (1.336ns logic, 2.546ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (SLICE_X47Y77.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.BQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3
    SLICE_X46Y76.A2      net (fanout=11)       1.803   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3
    SLICE_X46Y76.A       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut380249_63338
    SLICE_X46Y78.C4      net (fanout=3)        0.751   ][365620_63359
    SLICE_X46Y78.C       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut380251_63340
    SLICE_X47Y77.CE      net (fanout=3)        0.458   lut380251_63340
    SLICE_X47Y77.CLK     Tceck                 0.365   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (1.311ns logic, 3.012ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.CQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
    SLICE_X46Y76.A1      net (fanout=12)       1.576   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
    SLICE_X46Y76.A       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut380249_63338
    SLICE_X46Y78.C4      net (fanout=3)        0.751   ][365620_63359
    SLICE_X46Y78.C       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut380251_63340
    SLICE_X47Y77.CE      net (fanout=3)        0.458   lut380251_63340
    SLICE_X47Y77.CLK     Tceck                 0.365   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (1.311ns logic, 2.785ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.295 - 0.306)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2
    SLICE_X46Y76.A6      net (fanout=11)       1.337   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd2
    SLICE_X46Y76.A       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/flag
                                                       lut380249_63338
    SLICE_X46Y78.C4      net (fanout=3)        0.751   ][365620_63359
    SLICE_X46Y78.C       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut380251_63340
    SLICE_X47Y77.CE      net (fanout=3)        0.458   lut380251_63340
    SLICE_X47Y77.CLK     Tceck                 0.365   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<1>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.311ns logic, 2.546ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (SLICE_X54Y76.CE), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.BQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2
    SLICE_X52Y81.A1      net (fanout=13)       1.272   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd2
    SLICE_X52Y81.A       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/flag
                                                       lut379612_63211
    SLICE_X54Y81.C2      net (fanout=3)        0.900   ][365346_63230
    SLICE_X54Y81.C       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut379615_63214
    SLICE_X54Y76.CE      net (fanout=4)        0.893   lut379615_63214
    SLICE_X54Y76.CLK     Tceck                 0.289   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (1.254ns logic, 3.065ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y76.CQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    SLICE_X54Y80.D5      net (fanout=10)       0.986   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
    SLICE_X54Y80.D       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379608_63207
    SLICE_X54Y80.A3      net (fanout=4)        0.365   lut379608_63207
    SLICE_X54Y80.A       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/incdec_data_d
                                                       lut379614_63213
    SLICE_X54Y81.C3      net (fanout=1)        0.572   lut379614_63213
    SLICE_X54Y81.C       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut379615_63214
    SLICE_X54Y76.CE      net (fanout=4)        0.893   lut379615_63214
    SLICE_X54Y76.CLK     Tceck                 0.289   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (1.470ns logic, 2.816ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.CQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd4
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3
    SLICE_X52Y81.A4      net (fanout=13)       1.015   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/state_FSM_FFd3
    SLICE_X52Y81.A       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/flag
                                                       lut379612_63211
    SLICE_X54Y81.C2      net (fanout=3)        0.900   ][365346_63230
    SLICE_X54Y81.C       Tilo                  0.235   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<2>
                                                       lut379615_63214
    SLICE_X54Y76.CE      net (fanout=4)        0.893   lut379615_63214
    SLICE_X54Y76.CLK     Tceck                 0.289   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (1.254ns logic, 2.808ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2 (SLICE_X47Y61.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.928 - 0.890)
  Source Clock:         hdmiRxClk rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.CQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear
    SLICE_X47Y61.DX      net (fanout=2)        0.296   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/flipgear
    SLICE_X47Y61.CLK     Tckdi       (-Th)    -0.059   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.257ns logic, 0.296ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle (SLICE_X54Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y65.AQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
    SLICE_X54Y65.A6      net (fanout=2)        0.025   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
    SLICE_X54Y65.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
                                                       ][365232_63180_INV_0
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int (SLICE_X50Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y59.DQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int
    SLICE_X50Y59.D6      net (fanout=3)        0.028   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int
    SLICE_X50Y59.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int
                                                       lut387418_65613
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/inc_data_int
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter_0/CK
  Location pin: SLICE_X56Y57.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter<3>/SR
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/des_0/counter_0/SR
  Location pin: SLICE_X56Y57.SR
  Clock network: ][419039_60
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      3.334ns|      9.691ns|            0|            0|            0|     30812971|
| TS_clkRst_CLK_100s            |     10.000ns|      8.681ns|      9.439ns|            0|            0|          911|         6788|
|  TS_withHdmiTx_Inst_hdmiOutIF_|      7.692ns|      7.261ns|          N/A|            0|            0|          106|            0|
|  xgaTiming_clkGen_clkout1     |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  clk_650                      |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|     15.385ns|     10.273ns|          N/A|            0|            0|         6682|            0|
|  xgaTiming_clkGen_clkout2     |             |             |             |             |             |             |             |
| TS_clkRst_CLK_500_n           |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_clkGen_clkout5      |     20.000ns|     11.738ns|          N/A|            0|            0|        17346|            0|
| TS_clkRst_CLK_500             |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_CLK_100c            |     10.000ns|      9.691ns|          N/A|            0|            0|     30787926|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_hdmiRxClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hdmiRxClk                   |     12.000ns|      1.052ns|      8.904ns|            0|            0|            0|         6042|
| TS_hdmiRx_n_3_                |     12.000ns|      1.052ns|      8.904ns|            0|            0|            0|         6042|
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      5.000ns|      8.904ns|            0|            0|            0|         6042|
|  eiveDecoder_rxclk            |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|     12.000ns|      8.207ns|          N/A|            0|            0|         4675|            0|
|   ceiveDecoder_pllclk1        |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|   ceiveDecoder_pllclk0        |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      6.000ns|      4.452ns|          N/A|            0|            0|         1367|            0|
|   ceiveDecoder_pllclk2        |             |             |             |             |             |             |             |
| TS_withHdmiRx_Inst_hdmiRx_rece|     12.000ns|      5.000ns|      5.332ns|            0|            0|            0|            0|
| iveDecoder_rxclk_0            |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk1_0        |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk0_0        |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      6.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk2_0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   13.397|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    8.207|         |         |         |
hdmiRx_p<3>    |    8.207|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_p<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    8.207|         |         |         |
hdmiRx_p<3>    |    8.207|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30819017 paths, 0 nets, and 28158 connections

Design statistics:
   Minimum period:  11.738ns{1}   (Maximum frequency:  85.193MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  4 10:39:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 253 MB



