INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ale/Xilinx/CED_LAB4_2_4/CED_LAB4_2_4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ale/Xilinx/CED_LAB4_2_4/CED_LAB4_2_4.srcs/sim_1/imports/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ale/Xilinx/CED_LAB4_2_4/CED_LAB4_2_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
