# Test vectors for control signals logic
Reset Clock Direction A B
1     0     0	      0 0
0     0     0         0 0
0     1     0         0 1
0     0     0         0 1
0     1     0         1 1
0     0     0         1 1
0     1     0         1 0
0     0     0         1 0
0     1     0         0 0
# Change to CCW direction
1     0     1         0 0
0     0     1         0 0 
0     1     1         1 0
0     0     1         1 0
0     1     1         1 1
0     0     1         1 1
0     1     1         0 1
0     0     1         0 1
0     1     1         0 0