// This content was generated on Mon Nov 28 16:25:22 CET 2016
// Do not edit directly.
// Contact: eda@tum

#ifndef ROSE_ARMv6MINSTRUCTIONENUM_H
#define ROSE_ARMv6MINSTRUCTIONENUM_H

#include "common/h/entryIDs.h"


enum ARMv6MRegisterClass {
	ARMv6M_regclass_r
};

enum ARMv6MRegister {
	ARMv6M_r_R = 0,
	ARMv6M_r_R0 = 1,
	ARMv6M_r_R1 = 2,
	ARMv6M_r_R2 = 3,
	ARMv6M_r_R3 = 4,
	ARMv6M_r_R4 = 5,
	ARMv6M_r_R5 = 6,
	ARMv6M_r_R6 = 7,
	ARMv6M_r_R7 = 8,
	ARMv6M_r_R8 = 9,
	ARMv6M_r_R9 = 10,
	ARMv6M_r_R10 = 11,
	ARMv6M_r_R11 = 12,
	ARMv6M_r_R12 = 13,
	ARMv6M_r_R13 = 14,
	ARMv6M_r_R14 = 15,
	ARMv6M_r_R15 = 16,
	ARMv6M_r_SP = 14,
	ARMv6M_r_LR = 15,
	ARMv6M_r_PC = 16,
	ARMv6M_r_PSR = 20,
	ARMv6M_r_PSR0 = 21,
	ARMv6M_r_PSR1 = 22,
	ARMv6M_r_PSR2 = 23,
	ARMv6M_r_PSR3 = 24,
	ARMv6M_r_PSR4 = 25,
	ARMv6M_r_PSR5 = 26,
	ARMv6M_r_PSR6 = 27,
	ARMv6M_r_PSR7 = 28,
	ARMv6M_r_PSR8 = 29,
	ARMv6M_r_PSR9 = 30,
	ARMv6M_r_PSR10 = 31,
	ARMv6M_r_PSR11 = 32,
	ARMv6M_r_PSR12 = 33,
	ARMv6M_r_PSR13 = 34,
	ARMv6M_r_PSR14 = 35,
	ARMv6M_r_PSR15 = 36,
	ARMv6M_r_PSR16 = 37,
	ARMv6M_r_PSR17 = 38,
	ARMv6M_r_PSR18 = 39,
	ARMv6M_r_PSR19 = 40,
	ARMv6M_r_PSR20 = 41,
	ARMv6M_r_PSR21 = 42,
	ARMv6M_r_PSR22 = 43,
	ARMv6M_r_PSR23 = 44,
	ARMv6M_r_PSR24 = 45,
	ARMv6M_r_PSR25 = 46,
	ARMv6M_r_PSR26 = 47,
	ARMv6M_r_PSR27 = 48,
	ARMv6M_r_PSR28 = 49,
	ARMv6M_r_PSR29 = 50,
	ARMv6M_r_PSR30 = 51,
	ARMv6M_r_PSR31 = 52,
	ARMv6M_r_APSR = 53,
	ARMv6M_r_APSR0 = 49,
	ARMv6M_r_APSR1 = 50,
	ARMv6M_r_APSR2 = 51,
	ARMv6M_r_APSR3 = 52,
	ARMv6M_r_N = 52,
	ARMv6M_r_Z = 51,
	ARMv6M_r_C = 50,
	ARMv6M_r_V = 49,
	ARMv6M_r_EPSR = 45,
	ARMv6M_r_T = 45,
	ARMv6M_r_IPSR = 64,
	ARMv6M_r_IPSR0 = 21,
	ARMv6M_r_IPSR1 = 22,
	ARMv6M_r_IPSR2 = 23,
	ARMv6M_r_IPSR3 = 24,
	ARMv6M_r_IPSR4 = 25,
	ARMv6M_r_IPSR5 = 26,
};

enum ARMv6MInstructionKind {
	rose_ARMv6M_op_ADDS4 = ARMv6M_op_ADDS4,
	rose_ARMv6M_op_SEV = ARMv6M_op_SEV,
	rose_ARMv6M_op_ISB2 = ARMv6M_op_ISB2,
	rose_ARMv6M_op_ASRS2 = ARMv6M_op_ASRS2,
	rose_ARMv6M_op_STR2 = ARMv6M_op_STR2,
	rose_ARMv6M_op_BHS = ARMv6M_op_BHS,
	rose_ARMv6M_op_RSBS = ARMv6M_op_RSBS,
	rose_ARMv6M_op_ADCS2 = ARMv6M_op_ADCS2,
	rose_ARMv6M_op_BICS = ARMv6M_op_BICS,
	rose_ARMv6M_op_EORS = ARMv6M_op_EORS,
	rose_ARMv6M_op_CMP = ARMv6M_op_CMP,
	rose_ARMv6M_op_REV = ARMv6M_op_REV,
	rose_ARMv6M_op_MVNS = ARMv6M_op_MVNS,
	rose_ARMv6M_op_LDR4 = ARMv6M_op_LDR4,
	rose_ARMv6M_op_CMP2 = ARMv6M_op_CMP2,
	rose_ARMv6M_op_CMP3 = ARMv6M_op_CMP3,
	rose_ARMv6M_op_BKPT = ARMv6M_op_BKPT,
	rose_ARMv6M_op_LDRSH = ARMv6M_op_LDRSH,
	rose_ARMv6M_op_LDRB3 = ARMv6M_op_LDRB3,
	rose_ARMv6M_op_SUBS3 = ARMv6M_op_SUBS3,
	rose_ARMv6M_op_LDRB = ARMv6M_op_LDRB,
	rose_ARMv6M_op_RORS = ARMv6M_op_RORS,
	rose_ARMv6M_op_MOVS9 = ARMv6M_op_MOVS9,
	rose_ARMv6M_op_DSB = ARMv6M_op_DSB,
	rose_ARMv6M_op_SUBS = ARMv6M_op_SUBS,
	rose_ARMv6M_op_BL = ARMv6M_op_BL,
	rose_ARMv6M_op_MOVS2 = ARMv6M_op_MOVS2,
	rose_ARMv6M_op_ORRS2 = ARMv6M_op_ORRS2,
	rose_ARMv6M_op_UDF_W = ARMv6M_op_UDF_W,
	rose_ARMv6M_op_CMN = ARMv6M_op_CMN,
	rose_ARMv6M_op_LDRH = ARMv6M_op_LDRH,
	rose_ARMv6M_op_LSLS = ARMv6M_op_LSLS,
	rose_ARMv6M_op_ASRS3 = ARMv6M_op_ASRS3,
	rose_ARMv6M_op_ADDS2 = ARMv6M_op_ADDS2,
	rose_ARMv6M_op_BAL = ARMv6M_op_BAL,
	rose_ARMv6M_op_WFE = ARMv6M_op_WFE,
	rose_ARMv6M_op_ADCS = ARMv6M_op_ADCS,
	rose_ARMv6M_op_STR5 = ARMv6M_op_STR5,
	rose_ARMv6M_op_STRB = ARMv6M_op_STRB,
	rose_ARMv6M_op_BLO = ARMv6M_op_BLO,
	rose_ARMv6M_op_LSRS3 = ARMv6M_op_LSRS3,
	rose_ARMv6M_op_ADDS3 = ARMv6M_op_ADDS3,
	rose_ARMv6M_op_UDF_W2 = ARMv6M_op_UDF_W2,
	rose_ARMv6M_op_SXTB = ARMv6M_op_SXTB,
	rose_ARMv6M_op_LDR7 = ARMv6M_op_LDR7,
	rose_ARMv6M_op_YIELD = ARMv6M_op_YIELD,
	rose_ARMv6M_op_POP = ARMv6M_op_POP,
	rose_ARMv6M_op_ISB = ARMv6M_op_ISB,
	rose_ARMv6M_op_LDR3 = ARMv6M_op_LDR3,
	rose_ARMv6M_op_BCS = ARMv6M_op_BCS,
	rose_ARMv6M_op_STRH = ARMv6M_op_STRH,
	rose_ARMv6M_op_STRH2 = ARMv6M_op_STRH2,
	rose_ARMv6M_op_BVS = ARMv6M_op_BVS,
	rose_ARMv6M_op_ADD = ARMv6M_op_ADD,
	rose_ARMv6M_op_MOVS3 = ARMv6M_op_MOVS3,
	rose_ARMv6M_op_MULS = ARMv6M_op_MULS,
	rose_ARMv6M_op_LDRSB = ARMv6M_op_LDRSB,
	rose_ARMv6M_op_PUSH = ARMv6M_op_PUSH,
	rose_ARMv6M_op_REV16 = ARMv6M_op_REV16,
	rose_ARMv6M_op_BKPT2 = ARMv6M_op_BKPT2,
	rose_ARMv6M_op_LDRH3 = ARMv6M_op_LDRH3,
	rose_ARMv6M_op_LDM = ARMv6M_op_LDM,
	rose_ARMv6M_op_SBCS2 = ARMv6M_op_SBCS2,
	rose_ARMv6M_op_SUB = ARMv6M_op_SUB,
	rose_ARMv6M_op_RORS2 = ARMv6M_op_RORS2,
	rose_ARMv6M_op_STM = ARMv6M_op_STM,
	rose_ARMv6M_op_SXTH = ARMv6M_op_SXTH,
	rose_ARMv6M_op_UXTH = ARMv6M_op_UXTH,
	rose_ARMv6M_op_STRH3 = ARMv6M_op_STRH3,
	rose_ARMv6M_op_LDR2 = ARMv6M_op_LDR2,
	rose_ARMv6M_op_BICS2 = ARMv6M_op_BICS2,
	rose_ARMv6M_op_STRB2 = ARMv6M_op_STRB2,
	rose_ARMv6M_op_TST = ARMv6M_op_TST,
	rose_ARMv6M_op_SUBS4 = ARMv6M_op_SUBS4,
	rose_ARMv6M_op_CPSID = ARMv6M_op_CPSID,
	rose_ARMv6M_op_STRB3 = ARMv6M_op_STRB3,
	rose_ARMv6M_op_ANDS2 = ARMv6M_op_ANDS2,
	rose_ARMv6M_op_LDM2 = ARMv6M_op_LDM2,
	rose_ARMv6M_op_BLX = ARMv6M_op_BLX,
	rose_ARMv6M_op_BGT = ARMv6M_op_BGT,
	rose_ARMv6M_op_MULS2 = ARMv6M_op_MULS2,
	rose_ARMv6M_op_ASRS = ARMv6M_op_ASRS,
	rose_ARMv6M_op_LSLS3 = ARMv6M_op_LSLS3,
	rose_ARMv6M_op_ADD4 = ARMv6M_op_ADD4,
	rose_ARMv6M_op_DSB2 = ARMv6M_op_DSB2,
	rose_ARMv6M_op_SBCS = ARMv6M_op_SBCS,
	rose_ARMv6M_op_STR3 = ARMv6M_op_STR3,
	rose_ARMv6M_op_MOVS6 = ARMv6M_op_MOVS6,
	rose_ARMv6M_op_CPSIE = ARMv6M_op_CPSIE,
	rose_ARMv6M_op_ADD7 = ARMv6M_op_ADD7,
	rose_ARMv6M_op_MSR = ARMv6M_op_MSR,
	rose_ARMv6M_op_MOVS8 = ARMv6M_op_MOVS8,
	rose_ARMv6M_op_NEG = ARMv6M_op_NEG,
	rose_ARMv6M_op_DMB = ARMv6M_op_DMB,
	rose_ARMv6M_op_MRS = ARMv6M_op_MRS,
	rose_ARMv6M_op_LDRB2 = ARMv6M_op_LDRB2,
	rose_ARMv6M_op_SUB2 = ARMv6M_op_SUB2,
	rose_ARMv6M_op_LDR6 = ARMv6M_op_LDR6,
	rose_ARMv6M_op_SUBS5 = ARMv6M_op_SUBS5,
	rose_ARMv6M_op_LDR = ARMv6M_op_LDR,
	rose_ARMv6M_op_STR4 = ARMv6M_op_STR4,
	rose_ARMv6M_op_BX = ARMv6M_op_BX,
	rose_ARMv6M_op_LSRS = ARMv6M_op_LSRS,
	rose_ARMv6M_op_BLE = ARMv6M_op_BLE,
	rose_ARMv6M_op_ADD3 = ARMv6M_op_ADD3,
	rose_ARMv6M_op_BLT = ARMv6M_op_BLT,
	rose_ARMv6M_op_RSBS2 = ARMv6M_op_RSBS2,
	rose_ARMv6M_op_BCC = ARMv6M_op_BCC,
	rose_ARMv6M_op_BHI = ARMv6M_op_BHI,
	rose_ARMv6M_op_REVSH = ARMv6M_op_REVSH,
	rose_ARMv6M_op_BNE = ARMv6M_op_BNE,
	rose_ARMv6M_op_MOVS5 = ARMv6M_op_MOVS5,
	rose_ARMv6M_op_BGE = ARMv6M_op_BGE,
	rose_ARMv6M_op_LSLS2 = ARMv6M_op_LSLS2,
	rose_ARMv6M_op_ADR = ARMv6M_op_ADR,
	rose_ARMv6M_op_LDRH2 = ARMv6M_op_LDRH2,
	rose_ARMv6M_op_ANDS = ARMv6M_op_ANDS,
	rose_ARMv6M_op_BLS = ARMv6M_op_BLS,
	rose_ARMv6M_op_ADD5 = ARMv6M_op_ADD5,
	rose_ARMv6M_op_STR = ARMv6M_op_STR,
	rose_ARMv6M_op_MOVS = ARMv6M_op_MOVS,
	rose_ARMv6M_op_NOP = ARMv6M_op_NOP,
	rose_ARMv6M_op_ADD6 = ARMv6M_op_ADD6,
	rose_ARMv6M_op_DMB2 = ARMv6M_op_DMB2,
	rose_ARMv6M_op_LDR5 = ARMv6M_op_LDR5,
	rose_ARMv6M_op_UXTB = ARMv6M_op_UXTB,
	rose_ARMv6M_op_MOVS4 = ARMv6M_op_MOVS4,
	rose_ARMv6M_op_ADD2 = ARMv6M_op_ADD2,
	rose_ARMv6M_op_BPL = ARMv6M_op_BPL,
	rose_ARMv6M_op_EORS2 = ARMv6M_op_EORS2,
	rose_ARMv6M_op_UDF2 = ARMv6M_op_UDF2,
	rose_ARMv6M_op_MOV = ARMv6M_op_MOV,
	rose_ARMv6M_op_SUBS2 = ARMv6M_op_SUBS2,
	rose_ARMv6M_op_BVC = ARMv6M_op_BVC,
	rose_ARMv6M_op_SVC2 = ARMv6M_op_SVC2,
	rose_ARMv6M_op_LSRS2 = ARMv6M_op_LSRS2,
	rose_ARMv6M_op_UDF = ARMv6M_op_UDF,
	rose_ARMv6M_op_ORRS = ARMv6M_op_ORRS,
	rose_ARMv6M_op_NEG2 = ARMv6M_op_NEG2,
	rose_ARMv6M_op_MOVS7 = ARMv6M_op_MOVS7,
	rose_ARMv6M_op_BMI = ARMv6M_op_BMI,
	rose_ARMv6M_op_WFI = ARMv6M_op_WFI,
	rose_ARMv6M_op_ADDS = ARMv6M_op_ADDS,
	rose_ARMv6M_op_SVC = ARMv6M_op_SVC,
	rose_ARMv6M_op_BEQ = ARMv6M_op_BEQ,
	rose_ARMv6M_op_INVALID
};

#endif // ROSE_ARMv6MINSTRUCTIONENUM_H