// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
        westmere = {
        # simpleCore = {
            cores = 4;
            type = "OOO";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    frequency = 4096;
    lineSize = 32;

    caches = {
        l1d = {
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            caches = 4;
            latency = 4;
            size = 32768;
        };
        l1i = {
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            caches = 4;
            latency = 3;
            size = 32768;
        };
        l2 = {
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            caches = 4;
            latency = 7;
            children = "l1i|l1d";  // interleave
            size = 262144;
        };
        l3 = {
            array = {
                hash = "H3";
                type = "SetAssoc";
                ways = 16;
            };
            banks = 4;
            caches = 1;
            latency = 27;
            children = "l2"
            size = 8388608;
        };
    };

    mem = {
        # addrMapping = "rank:col:bank";
        controllers = 3;
        type= "DDR";
        # tech = "DDR3-1333-CL10"
        controllerLatency = 40;
        # controllers = 3;
        # closedPage = True;
    };
};

sim = {
    phaseLength = 10000;  # Cycles
    attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    # logToFile = True;
    # aslr = True;
    # contentionThreads = 1;
    # domains = 1;
    # statsPhaseInterval = 10000;
};

process0 = {
    # command = "./app/BASIC/conv";
    command = "python3 ./app/test1.py";
    # env = "PATH=/home/usr/bin";
    # startFastForwarded = True;
    # ffiPoints = "10000000 20000000";
};