// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_cut_length (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ipDataDropFifo_V_dout,
        ipDataDropFifo_V_empty_n,
        ipDataDropFifo_V_read,
        ipDataCutFifo_V_din,
        ipDataCutFifo_V_full_n,
        ipDataCutFifo_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_7F = 8'b1111111;
parameter    ap_const_lv8_3F = 8'b111111;
parameter    ap_const_lv8_1F = 8'b11111;
parameter    ap_const_lv8_F = 8'b1111;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv20_8 = 20'b1000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] ipDataDropFifo_V_dout;
input   ipDataDropFifo_V_empty_n;
output   ipDataDropFifo_V_read;
output  [72:0] ipDataCutFifo_V_din;
input   ipDataCutFifo_V_full_n;
output   ipDataCutFifo_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ipDataDropFifo_V_read;
reg ipDataCutFifo_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] tmp_nbreadreq_fu_120_p3;
reg    ap_sig_bdd_59;
reg   [0:0] cl_drop_load_reg_385;
reg   [0:0] tmp_reg_389;
reg    ap_sig_bdd_74;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_80;
reg   [0:0] cl_drop = 1'b0;
reg   [15:0] cl_wordCount_V = 16'b0000000000000000;
reg   [15:0] cl_totalLength_V = 16'b0000000000000000;
reg   [0:0] tmp_last_V_reg_141;
wire   [63:0] p_Val2_s_fu_231_p1;
reg   [63:0] p_Val2_s_reg_393;
wire   [0:0] grp_fu_217_p3;
wire   [0:0] cond_fu_249_p2;
wire   [0:0] tmp_40_fu_281_p2;
wire   [0:0] ap_reg_phiprechg_tmp_last_V_reg_141pp0_it0;
wire   [3:0] leftLength_V_fu_309_p2;
reg   [0:0] tmp_last_V_phi_fu_144_p20;
wire   [7:0] ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it0;
reg   [7:0] ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1;
wire   [15:0] p_tmp_s_fu_355_p3;
wire   [15:0] p_Result_s_24_fu_335_p3;
wire   [18:0] tmp_s_fu_259_p3;
wire   [19:0] tmp_63_cast_fu_267_p1;
wire   [19:0] tmp_39_fu_271_p2;
wire   [19:0] tmp_65_cast_fu_277_p1;
wire   [0:0] tmp_133_fu_297_p1;
wire   [3:0] tmp_132_fu_293_p1;
wire   [3:0] tmp_41_fu_301_p3;
wire   [7:0] p_Result_10_fu_325_p4;
wire   [7:0] p_Result_s_fu_315_p4;
wire   [15:0] tmp_42_fu_349_p2;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_351;
reg    ap_sig_bdd_353;
reg    ap_sig_bdd_348;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == cond_fu_249_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & ~(ap_const_lv1_0 == tmp_40_fu_281_p2)))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= {{ipDataDropFifo_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= ap_const_lv8_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_3))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= ap_const_lv8_7;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_4))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= ap_const_lv8_F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_5))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= ap_const_lv8_1F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_6))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= ap_const_lv8_3F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_7))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= ap_const_lv8_7F;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_7) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_6) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_5) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_4) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_3) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_2) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_1))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= ap_const_lv8_FF;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_1) & (ap_const_lv1_0 == tmp_40_fu_281_p2))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= ap_const_lv8_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1 <= ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_348) begin
        if (ap_sig_bdd_353) begin
            cl_drop <= ap_const_lv1_0;
        end else if (ap_sig_bdd_351) begin
            cl_drop <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == cond_fu_249_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & ~(ap_const_lv1_0 == tmp_40_fu_281_p2)))) begin
        tmp_last_V_reg_141 <= ipDataDropFifo_V_dout[ap_const_lv32_48];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_1) & (ap_const_lv1_0 == tmp_40_fu_281_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_7) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_6) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_5) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_4) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_3) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_2) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_7)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_6)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_5)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_2)))) begin
        tmp_last_V_reg_141 <= ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        tmp_last_V_reg_141 <= ap_reg_phiprechg_tmp_last_V_reg_141pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        cl_drop_load_reg_385 <= cl_drop;
        tmp_reg_389 <= tmp_nbreadreq_fu_120_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == cond_fu_249_p2))) begin
        cl_totalLength_V <= p_Result_s_24_fu_335_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        cl_wordCount_V <= p_tmp_s_fu_355_p3;
        p_Val2_s_reg_393 <= p_Val2_s_fu_231_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_80)
begin
    if (ap_sig_bdd_80) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// ipDataCutFifo_V_write assign process. ///
always @ (ap_done_reg or cl_drop_load_reg_385 or tmp_reg_389 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_lv1_0 == cl_drop_load_reg_385) & ~(ap_const_lv1_0 == tmp_reg_389) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74))) begin
        ipDataCutFifo_V_write = ap_const_logic_1;
    end else begin
        ipDataCutFifo_V_write = ap_const_logic_0;
    end
end

/// ipDataDropFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_120_p3 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1 or cl_drop)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~(cl_drop == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        ipDataDropFifo_V_read = ap_const_logic_1;
    end else begin
        ipDataDropFifo_V_read = ap_const_logic_0;
    end
end

/// tmp_last_V_phi_fu_144_p20 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ipDataDropFifo_V_dout or tmp_nbreadreq_fu_120_p3 or cl_drop or cond_fu_249_p2 or tmp_40_fu_281_p2 or ap_reg_phiprechg_tmp_last_V_reg_141pp0_it0 or leftLength_V_fu_309_p2)
begin
    if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~(ap_const_lv1_0 == cond_fu_249_p2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & (ap_const_lv1_0 == cond_fu_249_p2) & ~(ap_const_lv1_0 == tmp_40_fu_281_p2)))) begin
        tmp_last_V_phi_fu_144_p20 = ipDataDropFifo_V_dout[ap_const_lv32_48];
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & (ap_const_lv1_0 == cond_fu_249_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_1) & (ap_const_lv1_0 == tmp_40_fu_281_p2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_7) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_6) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_5) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_4) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_3) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_2) & ~(leftLength_V_fu_309_p2 == ap_const_lv4_1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_6)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_5)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (leftLength_V_fu_309_p2 == ap_const_lv4_2)))) begin
        tmp_last_V_phi_fu_144_p20 = ap_const_lv1_1;
    end else begin
        tmp_last_V_phi_fu_144_p20 = ap_reg_phiprechg_tmp_last_V_reg_141pp0_it0;
    end
end
/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74) & ~ap_sig_bdd_59)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_74) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_59)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_last_V_reg_141pp0_it0 = 'bx;

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_348 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_nbreadreq_fu_120_p3 or ap_sig_bdd_59 or ap_sig_bdd_74 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_348 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_59 | (ap_sig_bdd_74 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_351 assign process. ///
always @ (cl_drop or grp_fu_217_p3 or cond_fu_249_p2 or tmp_40_fu_281_p2)
begin
    ap_sig_bdd_351 = ((cl_drop == ap_const_lv1_0) & (ap_const_lv1_0 == cond_fu_249_p2) & (ap_const_lv1_0 == tmp_40_fu_281_p2) & (ap_const_lv1_0 == grp_fu_217_p3));
end

/// ap_sig_bdd_353 assign process. ///
always @ (cl_drop or grp_fu_217_p3)
begin
    ap_sig_bdd_353 = (~(cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_217_p3));
end

/// ap_sig_bdd_59 assign process. ///
always @ (ap_start or ap_done_reg or ipDataDropFifo_V_empty_n or tmp_nbreadreq_fu_120_p3 or cl_drop)
begin
    ap_sig_bdd_59 = (((ipDataDropFifo_V_empty_n == ap_const_logic_0) & (cl_drop == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3)) | ((ipDataDropFifo_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_120_p3) & ~(cl_drop == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_74 assign process. ///
always @ (ipDataCutFifo_V_full_n or cl_drop_load_reg_385 or tmp_reg_389)
begin
    ap_sig_bdd_74 = ((ipDataCutFifo_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cl_drop_load_reg_385) & ~(ap_const_lv1_0 == tmp_reg_389));
end

/// ap_sig_bdd_80 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_80 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end
assign cond_fu_249_p2 = (cl_wordCount_V == ap_const_lv16_0? 1'b1: 1'b0);
assign grp_fu_217_p3 = ipDataDropFifo_V_dout[ap_const_lv32_48];
assign ipDataCutFifo_V_din = {{{{tmp_last_V_reg_141}, {ap_reg_phiprechg_tmp_keep_V_reg_175pp0_it1}}}, {p_Val2_s_reg_393}};
assign leftLength_V_fu_309_p2 = (tmp_132_fu_293_p1 - tmp_41_fu_301_p3);
assign p_Result_10_fu_325_p4 = {{ipDataDropFifo_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_s_24_fu_335_p3 = {{p_Result_10_fu_325_p4}, {p_Result_s_fu_315_p4}};
assign p_Result_s_fu_315_p4 = {{ipDataDropFifo_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Val2_s_fu_231_p1 = ipDataDropFifo_V_dout[63:0];
assign p_tmp_s_fu_355_p3 = ((tmp_last_V_phi_fu_144_p20)? ap_const_lv16_0: tmp_42_fu_349_p2);
assign tmp_132_fu_293_p1 = cl_totalLength_V[3:0];
assign tmp_133_fu_297_p1 = cl_wordCount_V[0:0];
assign tmp_39_fu_271_p2 = (tmp_63_cast_fu_267_p1 + ap_const_lv20_8);
assign tmp_40_fu_281_p2 = (tmp_39_fu_271_p2 < tmp_65_cast_fu_277_p1? 1'b1: 1'b0);
assign tmp_41_fu_301_p3 = {{tmp_133_fu_297_p1}, {ap_const_lv3_0}};
assign tmp_42_fu_349_p2 = (cl_wordCount_V + ap_const_lv16_1);
assign tmp_63_cast_fu_267_p1 = tmp_s_fu_259_p3;
assign tmp_65_cast_fu_277_p1 = cl_totalLength_V;
assign tmp_nbreadreq_fu_120_p3 = ipDataDropFifo_V_empty_n;
assign tmp_s_fu_259_p3 = {{cl_wordCount_V}, {ap_const_lv3_0}};


endmodule //ip_handler_cut_length

