Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Mar 31 13:39:24 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/float_to_fixed_top_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             42.492ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.495ns (46.596%)  route 4.006ns (53.404%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[8]
                         net (fo=5, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[8]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_30/O
                         net (fo=4, unplaced)         0.926     5.277    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_30_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.401 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_20/O
                         net (fo=4, unplaced)         0.926     6.327    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_20_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.451 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[10]_i_7/O
                         net (fo=1, unplaced)         0.902     7.353    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[10]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[10]_i_4/O
                         net (fo=1, unplaced)         0.000     7.477    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[10]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.724 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.452     8.176    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[10]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.474 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[10]_i_1/O
                         net (fo=1, unplaced)         0.000     8.474    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[10]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[10]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                 42.492    

Slack (MET) :             42.492ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.495ns (46.596%)  route 4.006ns (53.404%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[8]
                         net (fo=5, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[8]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_30/O
                         net (fo=4, unplaced)         0.926     5.277    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_30_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.401 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_20/O
                         net (fo=4, unplaced)         0.926     6.327    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_20_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.451 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[18]_i_7/O
                         net (fo=1, unplaced)         0.902     7.353    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[18]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[18]_i_4/O
                         net (fo=1, unplaced)         0.000     7.477    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[18]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.724 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[18]_i_2/O
                         net (fo=1, unplaced)         0.452     8.176    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[18]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.474 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[18]_i_1/O
                         net (fo=1, unplaced)         0.000     8.474    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[18]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[18]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[18]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                 42.492    

Slack (MET) :             42.492ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.495ns (46.596%)  route 4.006ns (53.404%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[6]
                         net (fo=5, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[6]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_47/O
                         net (fo=4, unplaced)         0.926     5.277    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_47_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.401 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_12/O
                         net (fo=4, unplaced)         0.926     6.327    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.451 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[8]_i_7/O
                         net (fo=1, unplaced)         0.902     7.353    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[8]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[8]_i_4/O
                         net (fo=1, unplaced)         0.000     7.477    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[8]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.724 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[8]_i_2/O
                         net (fo=1, unplaced)         0.452     8.176    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[8]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.474 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[8]_i_1/O
                         net (fo=1, unplaced)         0.000     8.474    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[8]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[8]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[8]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                 42.492    

Slack (MET) :             42.492ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.495ns (46.596%)  route 4.006ns (53.404%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[7]
                         net (fo=5, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[7]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_29/O
                         net (fo=4, unplaced)         0.926     5.277    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_29_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.401 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[21]_i_15/O
                         net (fo=4, unplaced)         0.926     6.327    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[21]_i_15_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.451 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[9]_i_7/O
                         net (fo=1, unplaced)         0.902     7.353    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[9]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.477 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[9]_i_4/O
                         net (fo=1, unplaced)         0.000     7.477    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[9]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.724 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[9]_i_2/O
                         net (fo=1, unplaced)         0.452     8.176    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[9]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.474 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[9]_i_1/O
                         net (fo=1, unplaced)         0.000     8.474    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[9]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[9]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                 42.492    

Slack (MET) :             42.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 3.495ns (46.633%)  route 4.000ns (53.367%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[9]
                         net (fo=5, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[9]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_31/O
                         net (fo=4, unplaced)         0.926     5.277    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.401 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[19]_i_13/O
                         net (fo=3, unplaced)         0.920     6.321    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[19]_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.445 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[11]_i_7/O
                         net (fo=1, unplaced)         0.902     7.347    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[11]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.471 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[11]_i_4/O
                         net (fo=1, unplaced)         0.000     7.471    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[11]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.718 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[11]_i_2/O
                         net (fo=1, unplaced)         0.452     8.170    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[11]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.468 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[11]_i_1/O
                         net (fo=1, unplaced)         0.000     8.468    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[11]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[11]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[11]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 42.498    

Slack (MET) :             42.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 3.495ns (46.633%)  route 4.000ns (53.367%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[9]
                         net (fo=5, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[9]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_31/O
                         net (fo=4, unplaced)         0.926     5.277    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.401 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[19]_i_13/O
                         net (fo=3, unplaced)         0.920     6.321    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[19]_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[19]_i_7/O
                         net (fo=1, unplaced)         0.902     7.347    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[19]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.471 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[19]_i_4/O
                         net (fo=1, unplaced)         0.000     7.471    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[19]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.718 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[19]_i_2/O
                         net (fo=1, unplaced)         0.452     8.170    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[19]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.468 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[19]_i_1/O
                         net (fo=1, unplaced)         0.000     8.468    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[19]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[19]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[19]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 42.498    

Slack (MET) :             42.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 3.495ns (46.633%)  route 4.000ns (53.367%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[10]
                         net (fo=5, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[10]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_32/O
                         net (fo=4, unplaced)         0.926     5.277    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_32_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.401 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_13/O
                         net (fo=3, unplaced)         0.920     6.321    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_7/O
                         net (fo=1, unplaced)         0.902     7.347    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.471 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_4/O
                         net (fo=1, unplaced)         0.000     7.471    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[20]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.718 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[20]_i_2/O
                         net (fo=1, unplaced)         0.452     8.170    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[20]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.468 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_1/O
                         net (fo=1, unplaced)         0.000     8.468    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[20]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[20]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[20]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 42.498    

Slack (MET) :             42.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 3.495ns (46.633%)  route 4.000ns (53.367%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[11]
                         net (fo=5, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[11]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_33/O
                         net (fo=4, unplaced)         0.926     5.277    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.401 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[21]_i_16/O
                         net (fo=3, unplaced)         0.920     6.321    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[21]_i_16_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[21]_i_8/O
                         net (fo=1, unplaced)         0.902     7.347    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[21]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.471 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[21]_i_4/O
                         net (fo=1, unplaced)         0.000     7.471    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[21]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.718 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[21]_i_2/O
                         net (fo=1, unplaced)         0.452     8.170    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[21]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.468 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[21]_i_1/O
                         net (fo=1, unplaced)         0.000     8.468    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[21]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[21]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 42.498    

Slack (MET) :             42.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 3.495ns (46.633%)  route 4.000ns (53.367%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[12]
                         net (fo=5, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[12]
                         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_34/O
                         net (fo=4, unplaced)         0.926     5.277    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.401 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_21/O
                         net (fo=3, unplaced)         0.920     6.321    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_21_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.445 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_8/O
                         net (fo=1, unplaced)         0.902     7.347    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.471 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_4/O
                         net (fo=1, unplaced)         0.000     7.471    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[22]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.718 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[22]_i_2/O
                         net (fo=1, unplaced)         0.452     8.170    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[22]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.468 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_1/O
                         net (fo=1, unplaced)         0.000     8.468    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[22]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[22]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[22]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 42.498    

Slack (MET) :             42.920ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 3.545ns (50.122%)  route 3.528ns (49.878%))
  Logic Levels:           6  (LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.973     0.973    bd_0_i/hls_inst/inst/r_v_v_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/r_v_v_U/ram_reg/DOADO[0]
                         net (fo=7, unplaced)         0.800     4.227    bd_0_i/hls_inst/inst/r_v_v_U/DOADO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     4.351 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_17/O
                         net (fo=7, unplaced)         0.937     5.288    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[20]_i_17_n_0
                         LUT5 (Prop_lut5_I0_O)        0.148     5.436 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_25/O
                         net (fo=3, unplaced)         0.437     5.873    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[22]_i_25_n_0
                         LUT5 (Prop_lut5_I1_O)        0.150     6.023 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[6]_i_7/O
                         net (fo=1, unplaced)         0.902     6.925    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[6]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.049 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[6]_i_4/O
                         net (fo=1, unplaced)         0.000     7.049    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1817_1_fu_749_p3[6]
                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.296 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091_reg[6]_i_2/O
                         net (fo=1, unplaced)         0.452     7.748    bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_2_fu_756_p3[6]
                         LUT5 (Prop_lut5_I4_O)        0.298     8.046 r  bd_0_i/hls_inst/inst/r_v_v_U/select_ln1796_3_reg_1091[6]_i_1/O
                         net (fo=1, unplaced)         0.000     8.046    bd_0_i/hls_inst/inst/select_ln1796_3_fu_772_p3[6]
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=308, unset)          0.924    50.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[6]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
                         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/select_ln1796_3_reg_1091_reg[6]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                 42.920    




