{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 16:11:33 2019 " "Info: Processing started: Fri Aug 30 16:11:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off practice -c practice --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off practice -c practice --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AS Cout 15.030 ns Longest " "Info: Longest tpd from source pin \"AS\" to destination pin \"Cout\" is 15.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns AS 1 PIN PIN_D6 33 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_D6; Fanout = 33; PIN Node = 'AS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AS } "NODE_NAME" } } { "ADD_SUB_32.v" "" { Text "D:/Verilog/ADD_SUB_32.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.960 ns) + CELL(0.420 ns) 7.230 ns comb~7 2 COMB LCCOMB_X2_Y29_N16 2 " "Info: 2: + IC(5.960 ns) + CELL(0.420 ns) = 7.230 ns; Loc. = LCCOMB_X2_Y29_N16; Fanout = 2; COMB Node = 'comb~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.380 ns" { AS comb~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.495 ns) 8.457 ns ADD32:ADD_SUB\|Add0~17 3 COMB LCCOMB_X1_Y30_N30 2 " "Info: 3: + IC(0.732 ns) + CELL(0.495 ns) = 8.457 ns; Loc. = LCCOMB_X1_Y30_N30; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { comb~7 ADD32:ADD_SUB|Add0~17 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.528 ns ADD32:ADD_SUB\|Add0~19 4 COMB LCCOMB_X1_Y29_N0 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.528 ns; Loc. = LCCOMB_X1_Y29_N0; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~17 ADD32:ADD_SUB|Add0~19 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.599 ns ADD32:ADD_SUB\|Add0~21 5 COMB LCCOMB_X1_Y29_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.599 ns; Loc. = LCCOMB_X1_Y29_N2; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~19 ADD32:ADD_SUB|Add0~21 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.670 ns ADD32:ADD_SUB\|Add0~23 6 COMB LCCOMB_X1_Y29_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.670 ns; Loc. = LCCOMB_X1_Y29_N4; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~21 ADD32:ADD_SUB|Add0~23 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.741 ns ADD32:ADD_SUB\|Add0~25 7 COMB LCCOMB_X1_Y29_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.741 ns; Loc. = LCCOMB_X1_Y29_N6; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~23 ADD32:ADD_SUB|Add0~25 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.812 ns ADD32:ADD_SUB\|Add0~27 8 COMB LCCOMB_X1_Y29_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.812 ns; Loc. = LCCOMB_X1_Y29_N8; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~25 ADD32:ADD_SUB|Add0~27 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.883 ns ADD32:ADD_SUB\|Add0~29 9 COMB LCCOMB_X1_Y29_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.883 ns; Loc. = LCCOMB_X1_Y29_N10; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~27 ADD32:ADD_SUB|Add0~29 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.954 ns ADD32:ADD_SUB\|Add0~31 10 COMB LCCOMB_X1_Y29_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.954 ns; Loc. = LCCOMB_X1_Y29_N12; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~29 ADD32:ADD_SUB|Add0~31 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.113 ns ADD32:ADD_SUB\|Add0~33 11 COMB LCCOMB_X1_Y29_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 9.113 ns; Loc. = LCCOMB_X1_Y29_N14; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ADD32:ADD_SUB|Add0~31 ADD32:ADD_SUB|Add0~33 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.184 ns ADD32:ADD_SUB\|Add0~35 12 COMB LCCOMB_X1_Y29_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 9.184 ns; Loc. = LCCOMB_X1_Y29_N16; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~33 ADD32:ADD_SUB|Add0~35 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.255 ns ADD32:ADD_SUB\|Add0~37 13 COMB LCCOMB_X1_Y29_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 9.255 ns; Loc. = LCCOMB_X1_Y29_N18; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~35 ADD32:ADD_SUB|Add0~37 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.326 ns ADD32:ADD_SUB\|Add0~39 14 COMB LCCOMB_X1_Y29_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.326 ns; Loc. = LCCOMB_X1_Y29_N20; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~37 ADD32:ADD_SUB|Add0~39 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.397 ns ADD32:ADD_SUB\|Add0~41 15 COMB LCCOMB_X1_Y29_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.397 ns; Loc. = LCCOMB_X1_Y29_N22; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~39 ADD32:ADD_SUB|Add0~41 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.468 ns ADD32:ADD_SUB\|Add0~43 16 COMB LCCOMB_X1_Y29_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.468 ns; Loc. = LCCOMB_X1_Y29_N24; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~41 ADD32:ADD_SUB|Add0~43 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.539 ns ADD32:ADD_SUB\|Add0~45 17 COMB LCCOMB_X1_Y29_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.539 ns; Loc. = LCCOMB_X1_Y29_N26; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~43 ADD32:ADD_SUB|Add0~45 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.610 ns ADD32:ADD_SUB\|Add0~47 18 COMB LCCOMB_X1_Y29_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 9.610 ns; Loc. = LCCOMB_X1_Y29_N28; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~45 ADD32:ADD_SUB|Add0~47 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.756 ns ADD32:ADD_SUB\|Add0~49 19 COMB LCCOMB_X1_Y29_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.146 ns) = 9.756 ns; Loc. = LCCOMB_X1_Y29_N30; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { ADD32:ADD_SUB|Add0~47 ADD32:ADD_SUB|Add0~49 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.827 ns ADD32:ADD_SUB\|Add0~51 20 COMB LCCOMB_X1_Y28_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 9.827 ns; Loc. = LCCOMB_X1_Y28_N0; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~49 ADD32:ADD_SUB|Add0~51 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.898 ns ADD32:ADD_SUB\|Add0~53 21 COMB LCCOMB_X1_Y28_N2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.898 ns; Loc. = LCCOMB_X1_Y28_N2; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~51 ADD32:ADD_SUB|Add0~53 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.969 ns ADD32:ADD_SUB\|Add0~55 22 COMB LCCOMB_X1_Y28_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.969 ns; Loc. = LCCOMB_X1_Y28_N4; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~53 ADD32:ADD_SUB|Add0~55 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.040 ns ADD32:ADD_SUB\|Add0~57 23 COMB LCCOMB_X1_Y28_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 10.040 ns; Loc. = LCCOMB_X1_Y28_N6; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~55 ADD32:ADD_SUB|Add0~57 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.111 ns ADD32:ADD_SUB\|Add0~59 24 COMB LCCOMB_X1_Y28_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 10.111 ns; Loc. = LCCOMB_X1_Y28_N8; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~57 ADD32:ADD_SUB|Add0~59 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.182 ns ADD32:ADD_SUB\|Add0~61 25 COMB LCCOMB_X1_Y28_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 10.182 ns; Loc. = LCCOMB_X1_Y28_N10; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~59 ADD32:ADD_SUB|Add0~61 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.253 ns ADD32:ADD_SUB\|Add0~63 26 COMB LCCOMB_X1_Y28_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 10.253 ns; Loc. = LCCOMB_X1_Y28_N12; Fanout = 2; COMB Node = 'ADD32:ADD_SUB\|Add0~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ADD32:ADD_SUB|Add0~61 ADD32:ADD_SUB|Add0~63 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.412 ns ADD32:ADD_SUB\|Add0~65 27 COMB LCCOMB_X1_Y28_N14 1 " "Info: 27: + IC(0.000 ns) + CELL(0.159 ns) = 10.412 ns; Loc. = LCCOMB_X1_Y28_N14; Fanout = 1; COMB Node = 'ADD32:ADD_SUB\|Add0~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ADD32:ADD_SUB|Add0~63 ADD32:ADD_SUB|Add0~65 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.822 ns ADD32:ADD_SUB\|Add0~66 28 COMB LCCOMB_X1_Y28_N16 1 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 10.822 ns; Loc. = LCCOMB_X1_Y28_N16; Fanout = 1; COMB Node = 'ADD32:ADD_SUB\|Add0~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ADD32:ADD_SUB|Add0~65 ADD32:ADD_SUB|Add0~66 } "NODE_NAME" } } { "ADD32.v" "" { Text "D:/Verilog/ADD32.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(2.808 ns) 15.030 ns Cout 29 PIN PIN_C4 0 " "Info: 29: + IC(1.400 ns) + CELL(2.808 ns) = 15.030 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'Cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { ADD32:ADD_SUB|Add0~66 Cout } "NODE_NAME" } } { "ADD_SUB_32.v" "" { Text "D:/Verilog/ADD_SUB_32.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.938 ns ( 46.16 % ) " "Info: Total cell delay = 6.938 ns ( 46.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.092 ns ( 53.84 % ) " "Info: Total interconnect delay = 8.092 ns ( 53.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.030 ns" { AS comb~7 ADD32:ADD_SUB|Add0~17 ADD32:ADD_SUB|Add0~19 ADD32:ADD_SUB|Add0~21 ADD32:ADD_SUB|Add0~23 ADD32:ADD_SUB|Add0~25 ADD32:ADD_SUB|Add0~27 ADD32:ADD_SUB|Add0~29 ADD32:ADD_SUB|Add0~31 ADD32:ADD_SUB|Add0~33 ADD32:ADD_SUB|Add0~35 ADD32:ADD_SUB|Add0~37 ADD32:ADD_SUB|Add0~39 ADD32:ADD_SUB|Add0~41 ADD32:ADD_SUB|Add0~43 ADD32:ADD_SUB|Add0~45 ADD32:ADD_SUB|Add0~47 ADD32:ADD_SUB|Add0~49 ADD32:ADD_SUB|Add0~51 ADD32:ADD_SUB|Add0~53 ADD32:ADD_SUB|Add0~55 ADD32:ADD_SUB|Add0~57 ADD32:ADD_SUB|Add0~59 ADD32:ADD_SUB|Add0~61 ADD32:ADD_SUB|Add0~63 ADD32:ADD_SUB|Add0~65 ADD32:ADD_SUB|Add0~66 Cout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.030 ns" { AS {} AS~combout {} comb~7 {} ADD32:ADD_SUB|Add0~17 {} ADD32:ADD_SUB|Add0~19 {} ADD32:ADD_SUB|Add0~21 {} ADD32:ADD_SUB|Add0~23 {} ADD32:ADD_SUB|Add0~25 {} ADD32:ADD_SUB|Add0~27 {} ADD32:ADD_SUB|Add0~29 {} ADD32:ADD_SUB|Add0~31 {} ADD32:ADD_SUB|Add0~33 {} ADD32:ADD_SUB|Add0~35 {} ADD32:ADD_SUB|Add0~37 {} ADD32:ADD_SUB|Add0~39 {} ADD32:ADD_SUB|Add0~41 {} ADD32:ADD_SUB|Add0~43 {} ADD32:ADD_SUB|Add0~45 {} ADD32:ADD_SUB|Add0~47 {} ADD32:ADD_SUB|Add0~49 {} ADD32:ADD_SUB|Add0~51 {} ADD32:ADD_SUB|Add0~53 {} ADD32:ADD_SUB|Add0~55 {} ADD32:ADD_SUB|Add0~57 {} ADD32:ADD_SUB|Add0~59 {} ADD32:ADD_SUB|Add0~61 {} ADD32:ADD_SUB|Add0~63 {} ADD32:ADD_SUB|Add0~65 {} ADD32:ADD_SUB|Add0~66 {} Cout {} } { 0.000ns 0.000ns 5.960ns 0.732ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.400ns } { 0.000ns 0.850ns 0.420ns 0.495ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 16:11:34 2019 " "Info: Processing ended: Fri Aug 30 16:11:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
