/////////////////////////////////////////////////////////////////////////
////                        can-18F4580.h                            ////
////                                                                 ////
//// Prototypes, definitions, defines and macros used for and with   ////
//// the CCS CAN library for PIC18Fxx8 and PIC18Cxx8.                ////
////                                                                 ////
//// (see can-18F4580.c)                                             ////
////                                                                 ////
/////////////////////////////////////////////////////////////////////////
////        (C) Copyright 1996,2003 Custom Computer Services         ////
//// This source code may only be used by licensed users of the CCS  ////
//// C compiler.  This source code may only be distributed to other  ////
//// licensed users of the CCS C compiler.  No other use,            ////
//// reproduction or distribution is permitted without written       ////
//// permission.  Derivative programs created using this software    ////
//// in object code form are not restricted in any way.              ////
/////////////////////////////////////////////////////////////////////////

#ifndef __CCS_CAN18F4580_LIB_DEFINES__
#define __CCS_CAN18F4580_LIB_DEFINES__

#ifndef CAN_DO_DEBUG
 #define CAN_DO_DEBUG FALSE
#endif

#IFNDEF CAN_USE_EXTENDED_ID
  #define CAN_USE_EXTENDED_ID         TRUE
#ENDIF

#IFNDEF CAN_BRG_SYNCH_JUMP_WIDTH
  #define CAN_BRG_SYNCH_JUMP_WIDTH  0  //synchronized jump width (def: 1 x Tq)
#ENDIF

#IFNDEF CAN_BRG_PRESCALAR
  #define CAN_BRG_PRESCALAR  4  //baud rate generator prescalar (def: 4) ( Tq = (2 x (PRE + 1))/Fosc )
#ENDIF

#ifndef CAN_BRG_SEG_2_PHASE_TS
 #define CAN_BRG_SEG_2_PHASE_TS   TRUE //phase segment 2 time select bit (def: freely programmable)
#endif

#ifndef CAN_BRG_SAM
 #define CAN_BRG_SAM 0 //sample of the can bus line (def: bus line is sampled 1 times prior to sample point)
#endif

#ifndef CAN_BRG_PHASE_SEGMENT_1
 #define CAN_BRG_PHASE_SEGMENT_1  5 //phase segment 1 (def: 6 x Tq)
#endif

#ifndef CAN_BRG_PROPAGATION_TIME
 #define CAN_BRG_PROPAGATION_TIME 2 //propagation time select (def: 3 x Tq)
#endif

#ifndef CAN_BRG_WAKE_FILTER
 #define CAN_BRG_WAKE_FILTER FALSE   //selects can bus line filter for wake up bit
#endif

#ifndef CAN_BRG_PHASE_SEGMENT_2
 #define CAN_BRG_PHASE_SEGMENT_2 5 //phase segment 2 time select (def: 6 x Tq)
#endif

#ifndef CAN_USE_RX_DOUBLE_BUFFER
 #define CAN_USE_RX_DOUBLE_BUFFER TRUE   //if buffer 0 overflows, do NOT use buffer 1 to put buffer 0 data
#endif

#ifndef CAN_ENABLE_DRIVE_HIGH
 #define CAN_ENABLE_DRIVE_HIGH 0
#endif

#ifndef CAN_ENABLE_CAN_CAPTURE
 #define CAN_ENABLE_CAN_CAPTURE 0
#endif

#ifndef CAN_ENABLE_CANTX2           // added 03/30/09 for PIC18F6585/8585/6680/8680
   #define CAN_ENABLE_CANTX2 0      // 0 CANTX2 disabled, 1 CANTX2 enabled
#endif

#ifndef CAN_CANTX2_SOURCE           // added 03/30/09 for PIC18F6585/8585/6680/8680
   #define CAN_CANTX2_SOURCE 0      // 0 source is invert of CANTX1, 1 source is CAN Clock
#endif

////////////////////////////////////////////////////////////////////////////////
////////////////////////  CAN Control Register /////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

enum CAN_OP_MODE {   CAN_OP_CONFIG=4,
                     CAN_OP_LISTEN=3,
                     CAN_OP_LOOPBACK=2,
                     CAN_OP_DISABLE=1,
                     CAN_OP_NORMAL=0 };

enum CAN_FUN_OP_MODE { CAN_FUN_OP_LEGACY=0,
                       CAN_FUN_OP_ENHANCED=1,
                       CAN_FUN_OP_ENHANCED_FIFO=2 };

enum CAN_WIN_ADDRESS {   CAN_WIN_RX0=0,
                        CAN_WIN_RX1=5,
                        CAN_WIN_TX0=4,
                        CAN_WIN_TX1=3,
                        CAN_WIN_TX2=2 };

enum CAN_FIFO_READ {   CAN_FIFO_MB7=7,
                     CAN_FIFO_MB6=6,
                     CAN_FIFO_MB5=5,
                     CAN_FIFO_MB4=4,
                     CAN_FIFO_MB3=3,
                     CAN_FIFO_MB2=2,
                     CAN_FIFO_MB1=1,
                     CAN_FIFO_MB0=0 };

// Control register configurations for modes 0, 1, and 2
//can control
struct {
   int1 void0; //0
   CAN_WIN_ADDRESS win:3;   //1:3 //window address bits
   int1 abat;   //4 //abort all pending transmissions
   CAN_OP_MODE reqop:3;   //5:7   //request can operation mode bits
} CANCON;
#byte CANCON = 0xF6F

//can control for mode 1
struct {
   int1 void3210:4; //0123
   int1 abat;   //4 abort all pending transmissions
   CAN_OP_MODE reqop:3; //5:7 request can operation mode bits
} CANCON_MODE_1;
#byte CANCON_MODE_1 = 0xF6F

// can control for mode 2
struct {
   CAN_FIFO_READ fp:4; //0:3 points to message buffer to read
   int1 abat; //4 abort
   CAN_OP_MODE reqop:3; //5:7 request can operation mode bits
} CANCON_MODE_2;
#byte CANCON_MODE_2=0xF6F
////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
/////////////////////////  ECAN control register ///////////////////////////////
////////////////////////////////////////////////////////////////////////////////

enum ECAN_MODE { ECAN_LEGACY=0, ECAN_ENHANCED_LEGACY=1, ECAN_ENHANCED_FIFO=2 };
enum ECAN_WINDOW_ADDRESS { AF012_BRGCON23=0,
                           AF345_BRGCON1_=1,
                           AFM_ERROR_ICON=2,
                           TX0=3,
                           TX1=4,
                           TX2=5,
                           AF678=6,
                           AccF91011=7,
                           AccF121314=8,
                           AccF15=9,
                           RXINT01=15,
                           RX0=16,
                           RX1=17,
                           TXRX0=18,
                           TXRX1=19,
                           TXRX2=20,
                           TXRX3=21,
                           TXRX4=22,
                           TXRX5=23 };

//ecan control register mode 1, 2, & 3
struct {
   ECAN_WINDOW_ADDRESS ewin:5;   //0:4   access bank map
   int1 fifowm;                  //5    FIFO high water mark
   ECAN_MODE mdsel:2;            //6:7 Mode select bits
} ECANCON;
#byte ECANCON=0xF77

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
//////////////////////////////  CAN Status Register  ///////////////////////////
////////////////////////////////////////////////////////////////////////////////

enum CAN_INT_CODE {   CAN_INT_WAKEUP=7,
                     CAN_INT_RX0=6,
                     CAN_INT_RX1=5,
                     CAN_INT_TX0=4,
                     CAN_INT_TX1=3,
                     CAN_INT_TX2=2,
                     CAN_INT_ERROR=1,
                     CAN_INT_NO=0};

enum CAN_EINT_CODE {   CAN_EINT_NO=0,
                     CAN_EINT_ERROR=2,
                     CAN_EINT_TX2=4,
                     CAN_EINT_TX1=6,
                     CAN_EINT_TX0=8,
                     CAN_EINT_RX1=17,
                     CAN_EINT_RX0=16,
                     CAN_EINT_WAKEUP=14,
                     CAN_EINT_RXB0=16,
                     CAN_EINT_RXB1=17,
                     CAN_EINT_B0=18,
                     CAN_EINT_B1=19,
                     CAN_EINT_B2=20,
                     CAN_EINT_B3=21,
                     CAN_EINT_B4=22,
                     CAN_EINT_B5=23 };

//can status register READ-ONLY
struct {
   int1 void0;   //0
   CAN_INT_CODE icode:3;   //1:3   //interrupt code
   int1 void4;   //4
   CAN_OP_MODE opmode:3;   //5:7   //operation mode status
} CANSTAT;
#byte CANSTAT = 0xF6E

//can status register mode 1
struct {
   CAN_EINT_CODE eicode:5;   //0:4   interrupt code
   CAN_OP_MODE opmode:3;   //5:7 operation mode status
} CANSTAT_MODE_1;
#byte CANSTAT_MODE_1 = 0xF6E

//can status register mode 2
struct {
   CAN_EINT_CODE eicode:5;
   CAN_OP_MODE opmode:3;
}   CANSTAT_MODE_2;
#byte CANSTAT_MODE_2 = 0xF6E

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
////////////////////  Communication Status Register  ///////////////////////////
////////////////////////////////////////////////////////////////////////////////

//communication status register READ-ONLY
struct {
   int1 ewarn;      //0 //error warning
   int1 rxwarn;      //1 //receiver warning
   int1 txwarn;      //2 //transmitter warning
   int1 rxbp;   //3 //receiver bus passive
   int1 txbp;   //4 //transmitter bus passive bit
   int1 txbo;   //5   //transmitter bus off
   int1 rx1ovfl;   //6   //receive buffer 1 overflow
   int1 rx0ovfl;   //7   //receive buffer 0 overflow
} COMSTAT;
#byte COMSTAT=0xF74

//communication status register mode 1
struct {
   int1 ewarn;      //0   error warning
   int1 rxwarn;   //1    receiver warning
   int1 txwarn;   //2   transmitter warning
   int1 rxbp;      //3   receiver bus passive
   int1 txbp;      //4   transmitter bus passive bit
   int1 txbo;      //5   transmitter bus off
   int1 rxnovfl;   //6   recive buffer n overflow
   int1 void7;      //7
} COMSTAT_MODE_1;
#byte COMSTAT_MODE_1=0xF74

//communication status register mode 2
struct {
   int1 ewarn;      //0    error warning
   int1 rxwarn;   //1    receiver warning
   int1 txwarn;   //2   transmitter warning
   int1 rxbp;      //3   receiver bus passive
   int1 txbp;      //4    transmitter bus passive bit
   int1 txbo;      //5    transmitter bus off
   int1 rxnovfl;   //6   recive buffer n overflow
   int1 fifoempty;   //7   FIFO not empty bit
} COMSTAT_MODE_2;
#byte COMSTAT_MODE_2=0xF74
////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
/////////////////////// Baud Control Registers /////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

//baud rate control register 1
struct {
   int brp:6;   //0:5   //baud rate prescalar
   int sjw:2;   //6:7   //synchronized jump width
} BRGCON1;
#byte BRGCON1=0xF70

//baud rate control register 2
struct {
   int prseg:3; //0:2 //propagation time select
   int seg1ph:3; //3:5 //phase segment 1
   int1 sam; //6 //sample of the can bus line
   int1 seg2phts; //7 //phase segment 2 time select
} BRGCON2;
#byte BRGCON2=0xF71

//baud rate control register 3
struct {
   int seg2ph:3;   //0:2   //phase segment 2 time select
   int void543:3;   //3:5
   int1 wakfil;   //6 //selects can bus line filter for wake-up
   int1 void7;   //7
} BRGCON3;
#byte BRGCON3=0xF72

////////////////////////////////////////////////////////////////////////////////

//can i/o control register
struct {
   int void3210:4;   //0:3
   int1 cancap;   //4   //can message receive caputre
   int1 endrhi;   //5   //enable drive high
   int1 tx2en;    //6   //CANTX2 pin enable bit          //added 3/24/09 for PIC18F6585/8585/6680/8680
   int1 tx2src;   //7   //CANTX2 pin data source bit     //added 3/24/09 for PIC18F6585/8585/6680/8680
} CIOCON;
#byte CIOCON=0xF73

////////////////////////////////////////////////////////////////////////////////
/////////////////////// Transmit Control Registers /////////////////////////////
////////////////////////////////////////////////////////////////////////////////

//transmit buffer n control register for mode 0
struct txbNcon_struct {
   int  txpri:2;   //0:1   //transmit priority bits
   int1 void2; //2
   int1 txreq;   //3   //transmit request status (clear to request message abort)
   int1 txerr;   //4   //transmission error detected
   int1 txlarb;   //5   //transmission lost arbitration status
   int1 txabt;   //6   //transmission aborted status
   int1 void7;
};
struct txbNcon_struct TXB0CON;
struct txbNcon_struct TXB1CON;
struct txbNcon_struct TXB2CON;
struct txbNcon_struct TXBaCON;
#byte   TXB0CON=0xF40
#byte   TXB1CON=0xF30
#byte   TXB2CON=0xF20
#byte TXBaCON=0xF60 //txbXcon when in the access bank


//transmit buffer n control register for mode 1 & 2
struct txbNconm12_struct {
   int  txpri:2;   //0:1 transmit priority bits
   int1 void2;      //2
   int1 txreq;      //3   transmit request status (clear to request message abort)
   int1 txerr;      //4   transmission error detected
   int1 txlarb;   //5   transmission lost arbitration status
   int1 txabt;      //6   transmission aborted status
   int1 txbif;      //7    tramsmission complete, ready for new data
};
struct txbNconm12_struct TXB0CON_MODE_1;
struct txbNconm12_struct TXB0CON_MODE_2;
struct txbNconm12_struct TXB1CON_MODE_1;
struct txbNconm12_struct TXB1CON_MODE_2;
struct txbNconm12_struct TXB2CON_MODE_1;
struct txbNconm12_struct TXB2CON_MODE_2;
struct txbNconm12_struct TXBaCON_MODE_1;
struct txbNconm12_struct TXBaCON_MODE_2;
#byte TXB0CON_MODE_1=0xF40
#byte TXB0CON_MODE_2=0xF40
#byte TXB1CON_MODE_1=0xF30
#byte TXB1CON_MODE_2=0xF30
#byte TXB2CON_MODE_1=0xF20
#byte TXB2CON_MODE_2=0xF20
#byte TXBaCON_MODE_1=0xF60
#byte TXBaCON_MODE_2=0xF60

////////////////////////////////////////////////////////////////////////////////

//transmit buffer n standard identifier
#byte TXB0SIDH=0xF41
#byte TXB0SIDL=0xF42
#byte TXB1SIDH=0xF31
#byte TXB1SIDL=0xF32
#byte TXB2SIDH=0xF21
#byte TXB2SIDL=0xF22

//transmit buffer n extended identifier
#byte TXB0EIDH=0xF43
#byte TXB0EIDL=0xF44
#byte TXB1EIDH=0xF33
#byte TXB1EIDL=0xF34
#byte TXB2EIDH=0xF23
#byte TXB2EIDL=0xF24

#define RX0MASK      0xF1B    //rxm0eidl
#define RX1MASK      0xF1F    //rxm1eidl
#define RX0FILTER0   0xF03    //rxf0eidl
#define RX0FILTER1   0xF07    //rxf1eidl
#define RX1FILTER2   0xF0B    //rxf2eidl
#define RX1FILTER3   0xF0F    //rxf3eidl
#define RX1FILTER4   0xF13    //rxf4eidl
#define RX1FILTER5   0xF17    //rxf5eidl
#define RXB0ID       0xF64    //rxb0eidl
#define RXB1ID       0xF54    //rxb1eidl
#define TXB0ID       0xF44    //txb0eidl
#define TXB1ID       0xF34    //txb1eidl
#define TXB2ID       0xF24    //tsb2eidl
#define B0ID         0xE24    //b0eidl
#define B1ID         0xE34    //b0eidl
#define B2ID         0xE44    //b0eidl
#define B3ID         0xE54    //b0eidl
#define B4ID         0xE64    //b0eidl
#define B5ID         0xE74    //b0eidl
#define TXRXBaID     0xF64

//transmit buffer n data byte m
#byte TXB0D0=0xF46
#byte TXB0D7=0xF4D
#byte TXB1D0=0xF36
#byte TXB1D7=0xF3D
#byte TXB2D0=0xF26
#byte TXB2D7=0xF2D

//transmit buffer n data length
struct txbNdlc_struct {
   int dlc:4;   //0:3
   int void54:2; //4:5
   int1 rtr; //6 //transmission frame remote tranmission
   int1 void7; //7
};
struct txbNdlc_struct TXB0DLC;
struct txbNdlc_struct TXB1DLC;
struct txbNdlc_struct TXB2DLC;
struct txbNdlc_struct TXBaDLC;
#byte TXB0DLC=0xF45
#byte TXB1DLC=0xF35
#byte TXB2DLC=0xF25
#byte TXBaDLC=0xF65  //txbXdlc when in the access bank


//transmit error count register
#byte TXERRCNT=0xF76


////////////////////////////////////////////////////////////////////////////////
//////////////////////// Recive Control Registers //////////////////////////////
////////////////////////////////////////////////////////////////////////////////

enum CAN_RX_MODE {CAN_RX_ALL=3, CAN_RX_EXT=2, CAN_RX_STD=1, CAN_RX_VALID=0};
enum ECAN_FILTER_HIT {   RXF0=0, RXF1=1, RXF2=2, RXF3=3, RXF4=4, RXF5=5,
                        RXF6=6, RXF7=7, RXF8=8, RXF9=9, RXF10=10, RXF11=11,
                        RXF12=12, RXF13=13, RXF14=14, RXF15=15 };


//receive buffer 0 control register mode 0
struct {
   int1 filthit0;   //0 //filter hit
   int1 jtoff;   //1 //jump table offset
   int1 rxb0dben;   //2 //receive buffer 0 double buffer enable
   int1 rxrtrro;   //3 //receive remote transfer request
   int1 void4;   //4
   CAN_RX_MODE rxm:2;   //5:6 //receiver buffer mode
   int1 rxful;   //7 //receive full status
} RXB0CON;
#byte RXB0CON=0xF60

//receive buffer 0 control register mode 1 & 2
struct rxb01m12con {
   ECAN_FILTER_HIT filthit:5;   //1:4 Acceptance filter bits
   int1 rtrro;                  //5 remote transmission request bit
   int1 rxm1;                  //6 recive buffer mode
   int1 rxful;                  //7 receive full status
};
struct rxb01m12con RXB0CON_MODE_1;
struct rxb01m12con RXB0CON_MODE_2;
#byte RXB0CON_MODE_1=0xF60
#byte RXB0CON_MODE_2=0xF60

//receive buffer 1 control register mode 0
struct {
   int filthit:3;   //0:2
   int1 rxrtrro;   //3 //receive remote transfer request
   int1 void4;   //4
   CAN_RX_MODE rxm:2;   //5:6 //receive buffer mode
   int1 rxful;   //7   //receive full
} RXB1CON;
#byte   RXB1CON=0xF50

//receive buffer 1 control register mode 1 & 2
struct rxb01m12con RXB1CON_MODE_1;
struct rxb01m12con RXB1CON_MODE_2;
#byte RXB1CON_MODE_1=0xF50
#byte RXB1CON_MODE_2=0xF50

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
/////////////////////// Buffer Select Register /////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

enum PROG_BUFFER { B0=0x04 , B1=0x08 , B2=0x10 , B3=0x20 , B4=0x40 , B5=0x80 };

// bsel0
struct {
   int   void10:2;      //0-1
   int1  b0txen;        //2   //buffer 0 transmit enable bit
   int1  b1txen;        //3   //buffer 1 transmit enable bit
   int1  b2txen;        //4   //buffer 2 transmit enable bit
   int1  b3txen;        //5   //buffer 3 transmit enable bit
   int1  b4txen;        //6   //buffer 4 transmit enable bit
   int1  b5txen;        //7   //buffer 5 transmit enable bit
} BSEL0;
#byte BSEL0=0xDF8

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
/////////////////////// Bn Control Registers ///////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

enum ECAN_AF { AF0=0  , AF1=1  , AF2=2  , AF3=3  , AF4=4 ,
               AF5=5  , AF6=6  , AF7=7  , AF8=8  , AF9=9 ,
               AF10=10, AF11=11, AF12=12, AF13=13, AF14=14,
               AF15=15 };

//Bn control register in recive mode
struct BaCON_recive {
   ECAN_AF filhit:5;      //0:4 Acceptance filter bits
   int1 rxrtrro;         //5   Read only remote transmission request
   int1 rxm1;            //6   Recive buffer mode bit
   int1 rxful;            //7   receiver full status bit
};

//Bn control register in transmit mode
struct BaCON_transmit {
   int   txpri:2;         //0:1 Priority Bits
   int1   rtren;         //2 Automatic Remote Transmission request bit
   int1   txreq;         //3 Transmit request status
   int1   txerr;         //4 Transmission error detected
   int1   txlarb;         //5 Transmission lost arbitration bit
   int1  txabt;         //6 Transmission aborted status bit
   int1    txbif;         //7 Transmit buffer interrupt flag bit
};

struct BaCON_recive B0CONR;
struct BaCON_recive B1CONR;
struct BaCON_recive B2CONR;
struct BaCON_recive B3CONR;
struct BaCON_recive B4CONR;
struct BaCON_recive B5CONR;
// struct bytes, used for access to specific bits
#byte B0CONR=0xE20
#byte B1CONR=0xE30
#byte B2CONR=0xE40
#byte B3CONR=0xE50
#byte B4CONR=0xE60
#byte B5CONR=0xE70
// access bytes, used for fast access to the entire byte
#byte B0CONRA=0xE20
#byte B1CONRA=0xE30
#byte B2CONRA=0xE40
#byte B3CONRA=0xE50
#byte B4CONRA=0xE60
#byte B5CONRA=0xE70

struct BaCON_transmit B0CONT;
struct BaCON_transmit B1CONT;
struct BaCON_transmit B2CONT;
struct BaCON_transmit B3CONT;
struct BaCON_transmit B4CONT;
struct BaCON_transmit B5CONT;
// stuct bytes, used for access to specific bits
#byte B0CONT=0xE20
#byte B1CONT=0xE30
#byte B2CONT=0xE40
#byte B3CONT=0xE50
#byte B4CONT=0xE60
#byte B5CONT=0xE70
// access bytes, used for fast access to the entire byte
#byte B0CONTA=0xE20
#byte B1CONTA=0xE30
#byte B2CONTA=0xE40
#byte B3CONTA=0xE50
#byte B4CONTA=0xE60
#byte B5CONTA=0xE70

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
/////////////////////// B Data Length Code Registers ///////////////////////////
////////////////////////////////////////////////////////////////////////////////

//DLC register for Bn in receive mode
struct BnDLC_receive {
   int    dlc:4;   //0:3 data length code bits
   int    void45:2;//4:5
   int1    rxrtr;   //6    reciver remote transmission request
   int1    void7;   //7
};

//DLC regster for Bn in transmit mode
struct BnDLC_transmit {
   int   dlc:4;   //0:3 data length code bits
   int   void45:2;//4:5
   int1   txrtr;   //6   data length code bits
   int1   void7;   //7
};

struct BnDLC_receive B0DLCR;
struct BnDLC_receive B1DLCR;
struct BnDLC_receive B2DLCR;
struct BnDLC_receive B3DLCR;
struct BnDLC_receive B4DLCR;
struct BnDLC_receive B5DLCR;
#byte B0DLCR=0xE25
#byte B1DLCR=0xE35
#byte B2DLCR=0xE45
#byte B3DLCR=0xE55
#byte B4DLCR=0xE65
#byte B5DLCR=0xE75

struct BnDLC_transmit B0DLCT;
struct BnDLC_transmit B1DLCT;
struct BnDLC_transmit B2DLCT;
struct BnDLC_transmit B3DLCT;
struct BnDLC_transmit B4DLCT;
struct BnDLC_transmit B5DLCT;
#byte B0DLCT=0xE25
#byte B1DLCT=0xE35
#byte B2DLCT=0xE45
#byte B3DLCT=0xE55
#byte B4DLCT=0xE65
#byte B5DLCT=0xE75

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
/////////////////////// General Purpose Buffers ////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

#byte B5D7=0xE7D
#byte B5D6=0xE7C
#byte B5D5=0xE7B
#byte B5D4=0xE7A
#byte B5D3=0xE79
#byte B5D2=0xE78
#byte B5D1=0xE77
#byte B5D0=0xE76

#byte B4D7=0xE6D
#byte B4D6=0xE6C
#byte B4D5=0xE6B
#byte B4D4=0xE6A
#byte B4D3=0xE69
#byte B4D2=0xE68
#byte B4D1=0xE67
#byte B4D0=0xE66

#byte B3D7=0xE5D
#byte B3D6=0xE5C
#byte B3D5=0xE5B
#byte B3D4=0xE5A
#byte B3D3=0xE59
#byte B3D2=0xE58
#byte B3D1=0xE57
#byte B3D0=0xE56

#byte B2D7=0xE4D
#byte B2D6=0xE4C
#byte B2D5=0xE4B
#byte B2D4=0xE4A
#byte B2D3=0xE49
#byte B2D2=0xE48
#byte B2D1=0xE47
#byte B2D0=0xE46

#byte B1D7=0xE3D
#byte B1D6=0xE3C
#byte B1D5=0xE3B
#byte B1D4=0xE3A
#byte B1D3=0xE39
#byte B1D2=0xE38
#byte B1D1=0xE37
#byte B1D0=0xE36

#byte B0D7=0xE2D
#byte B0D6=0xE2C
#byte B0D5=0xE2B
#byte B0D4=0xE2A
#byte B0D3=0xE29
#byte B0D2=0xE28
#byte B0D1=0xE27
#byte B0D0=0xE26

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
//////////////////// General Purpose Buffer ID Registers ///////////////////////
////////////////////////////////////////////////////////////////////////////////

// standard Identifier bytes
#byte B0SIDH=0xE21
#byte B1SIDH=0xE31
#byte B2SIDH=0xE41
#byte B3SIDH=0xE51
#byte B4SIDH=0xE61
#byte B5SIDH=0xE71

#byte B0SIDL=0xE22
#byte B1SIDL=0xE32
#byte B2SIDL=0xE42
#byte B3SIDL=0xE52
#byte B4SIDL=0xE62
#byte B5SIDL=0xE72

// exteded identifier bytes
#byte B0EIDH=0xE23
#byte B1EIDH=0xE33
#byte B2EIDH=0xE43
#byte B3EIDH=0xE53
#byte B4EIDH=0xE63
#byte B5EIDH=0xE73

#byte B0EIDL=0xE24
#byte B1EIDL=0xE34
#byte B2EIDL=0xE44
#byte B3EIDL=0xE54
#byte B4EIDL=0xE64
#byte B5EIDL=0xE74

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
///////////////////////////// Mask Select Registers ////////////////////////////
////////////////////////////////////////////////////////////////////////////////

enum CAN_MASK_FILTER_ASSOCIATE{ACCEPTANCE_MASK_0=0x00,ACCEPTANCE_MASK_1=0x01,
                               FILTER_15=0x02,NO_MASK=0x03};

//msel0
struct {
   int fil0:2;   //0:1 filter zero select bits
   int fil1:2;   //2:3 filter one select bits
   int fil2:2;   //4:5 filter two select bits
   int fil3:2;   //6:7 filter three select bits
} msel0;

//msel1
struct {
   int fil4:2;   //0:1 filter four select bits
   int fil5:2;   //2:3 filter five select bits
   int fil6:2;   //4:5 filter six select bits
   int fil7:2;   //6:7   filter seven select bits
} msel1;

//msel2
struct {
   int fil8:2;   //0:1 filter eight select bits
   int fil9:2;   //2:3 filter nine select bits
   int fil10:2;   //4:5 filter ten select bits
   int fil11:2;   //6:7 filter eleven select bits
} msel2;

//msel3
struct {
   int fil12:2;   //0:1 filter twelve select bits
   int fil13:2;    //2:3 filter thirteen select bits
   int fil14:2;   //4:5 filter fourteen select bits
   int fil15:2;   //6:7   filter fifteen select bits
} msel3;

#byte msel0=0xDF0
#byte msel1=0xDF1
#byte msel2=0xDF2
#byte msel3=0xDF3

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
/////////////////// Transmit interrupts enable register ////////////////////////
////////////////////////////////////////////////////////////////////////////////

//txbie
struct {
   int    void01:2;   //0:1
   int1   txb0ie;   //2   transmit buffer 0 interrupt enable bit
   int1   txb1ie;   //3   transmit buffer 1 interrupt enable bit
   int1    txb2ie;   //4   transmit buffer 2 interrupt enable bit
   int    void567;   //5:7
} txbie;

#byte txbie=0xDFC

////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
//////////////////// Buffer interrupt enable register //////////////////////////
////////////////////////////////////////////////////////////////////////////////

//bie0
struct {
   int1 rxb0ie;   //0 dedicated recive buffer 0 interrupt enable bit
   int1 rxb1ie;   //1 dedicated recive buffer 1 interrupt enable bit
   int1 b0ie;      //2 programmable transmit/receive buffer 0 interrupt enable bit
   int1 b1ie;      //3 programmable transmit/receive buffer 1 interrupt enable bit
   int1 b2ie;      //4 programmable transmit/receive buffer 2 interrupt enable bit
   int1 b3ie;       //5 programmable transmit/receive buffer 3 interrupt enable bit
   int1 b4ie;      //6 programmable transmit/receive buffer 4 interrupt enable bit
   int1 b5ie;      //7 programmable transmit/receive buffer 5 interrupt enable bit
} bie0;

#byte bie0=0xDFA

////////////////////////////////////////////////////////////////////////////////

enum CAN_FILTER_CONTROL{RXF0EN=0x0001, RXF1EN=0x0002, RXF2EN=0x0004, RXF3EN=0x0008,
                        RXF4EN=0x0010, RXF5EN=0x0020, RXF6EN=0x0040, RXF7EN=0x0080,
                        RXF8EN=0x0100, RXF9EN=0x0200,RXF10EN=0x0400,RXF11EN=0x0800,
                       RXF12EN=0x1000,RXF13EN=0x2000,RXF14EN=0x4000,RXF15EN=0x8000};

//recive filter control registers
#byte RXFCON0=0xDD4
#byte RXFCON1=0xDD5

//standard data bytes filter length count register
#byte SDFLC=0xDD8

// enumerated buffers and filters
enum CAN_FILTER_ASSOCIATION{F0BP=0x00 ,F1BP=0x01 ,F2BP=0x02 ,F3BP=0x03 ,F4BP=0x04,
                            F5BP=0x05 ,F6BP=0x06 ,F7BP=0x07 ,F8BP=0x08 ,F9BP=0x09,
                              F10BP=0x0A,F11BP=0x0B,F12BP=0x0C,F13BP=0x0D,F14BP=0x0E,
                            F15BP=0x0F};

enum CAN_FILTER_ASSOCIATION_BUFFERS { ARXB0=0x00, ARXB1=0x01, AB0=0x02, AB1=0x03, AB2=0x04, AB3=0x05,
               AB4=0x06, AB5=0x07 };

//recive filter biffer control registers
#byte RXFBCON0=0xDE0
#byte RXFBCON1=0xDE1
#byte RXFBCON2=0xDE2
#byte RXFBCON3=0xDE3
#byte RXFBCON4=0xDE4
#byte RXFBCON5=0xDE5
#byte RXFBCON6=0xDE6
#byte RXFBCON7=0xDE7

//receive buffer n standard identifier
#byte   RXB0SIDH=0xF61
#byte   RXB0SIDL=0xF62
#byte   RXB1SIDH=0xF51
#byte   RXB1SIDL=0xF52

//receive buffer n extended identifier
#byte   RXB0EIDH=0xF63
#byte   RXB0EIDL=0xF64
#byte   RXB1EIDH=0xF53
#byte   RXB1EIDL=0xF54

#byte TXRXBaEIDL=0xF64

struct {
   int void012:3; //0:3
   int1 ext;   //extendid id
   int1 srr;   //substitute remove request bit
   int void567:3; //5:7
} TXRXBaSIDL;
#byte TXRXBaSIDL=0xF62

//receive buffer n data length code register
struct rxbNdlc_struct {
   int dlc:4;   //0:3 //data length code
   int1 rb0; //4 //reserved
   int1 rb1;   //5 //reserved
   int1 rtr;   //6 //receiver remote transmission request bit
   int1 void7;   //7
};
struct rxbNdlc_struct RXB0DLC;
struct rxbNdlc_struct RXB1DLC;
struct rxbNdlc_struct RXBaDLC;
#byte   RXB0DLC=0xF65
#byte   RXB1DLC=0xF55
#byte   RXBaDLC=0xF65

//receive buffer n data field byte m register
#byte RXB0D0=0xF66
#byte RXB0D7=0xF6D
#byte TXRXBaD0=0xF66
#byte TXRXBaD7=0xF6D

//receive error count
#byte RXERRCNT=0xF75

//receive acceptance filter n standard indifier
#byte RXF0SIDH=0xF00
#byte RXF0SIDL=0xF01
#byte RXF1SIDH=0xF04
#byte RXF1SIDL=0xF05
#byte RXF2SIDH=0xF08
#byte RXF2SIDL=0xF09
#byte RXF3SIDH=0xF0C
#byte RXF3SIDL=0xF0D
#byte RXF4SIDH=0xF10
#byte RXF4SIDL=0xF11
#byte RXF5SIDH=0xF14
#byte RXF5SIDL=0xF15

#byte RXF6SIDH=0xD60
#byte RXF6SIDL=0xD61
#byte RXF7SIDH=0xD64
#byte RXF7SIDL=0xD65
#byte RXF8SIDH=0xD68
#byte RXF8SIDL=0xD69
#byte RXF9SIDH=0xD70
#byte RXF9SIDL=0xD71
#byte RXF10SIDH=0xD74
#byte RXF10SIDL=0xD75
#byte RXF11SIDH=0xD78
#byte RXF11SIDL=0xD79
#byte RXF12SIDH=0xD80
#byte RXF12SIDL=0xD81
#byte RXF13SIDH=0xD84
#byte RXF13SIDL=0xD85
#byte RXF14SIDH=0xD88
#byte RXF14SIDL=0xD89
#byte RXF15SIDH=0xD90
#byte RXF15SIDL=0xD91

//receive acceptance filter n extended indifier
#byte RXF0EIDH=0xF02
#byte RXF0EIDL=0xF03
#byte RXF1EIDH=0xF06
#byte RXF1EIDL=0xF07
#byte RXF2EIDH=0xF0A
#byte RXF2EIDL=0xF0B
#byte RXF3EIDH=0xF0E
#byte RXF3EIDL=0xF0F
#byte RXF4EIDH=0xF12
#byte RXF4EIDL=0xF13
#byte RXF5EIDH=0xF16
#byte RXF5EIDL=0xF17

#byte RXF6EIDH=0xD62
#byte RXF6EIDL=0xD63
#byte RXF7EIDH=0xD66
#byte RXF7EIDL=0xD67
#byte RXF8EIDH=0xD6A
#byte RXF8EIDL=0xD6B
#byte RXF9EIDH=0xD72
#byte RXF9EIDL=0xD73
#byte RXF10EIDH=0xD76
#byte RXF10EIDL=0xD77
#byte RXF11EIDH=0xD7A
#byte RXF11EIDL=0xD7B
#byte RXF12EIDH=0xD82
#byte RXF12EIDL=0xD83
#byte RXF13EIDH=0xD86
#byte RXF13EIDL=0xD87
#byte RXF14EIDH=0xD8A
#byte RXF14EIDL=0xD8B
#byte RXF15EIDH=0xD92
#byte RXF15EIDL=0xD93

// simple filter names
#define RXFILTER0 0xF03
#define RXFILTER1 0xF07
#define RXFILTER2 0xF0B
#define RXFILTER3 0xF0F
#define RXFILTER4 0xF13
#define RXFILTER5 0xF17
#define RXFILTER6 0xD63
#define RXFILTER7 0xD67
#define RXFILTER8 0xD6B
#define RXFILTER9 0xD73
#define RXFILTER10 0xD77
#define RXFILTER11 0xD7B
#define RXFILTER12 0xD83
#define RXFILTER13 0xD87
#define RXFILTER14 0xD8B
#define RXFILTER15 0xD93

//receive acceptance mask n standard identifer mask
#byte RXM0SIDH=0xF18
#byte RXM0SIDL=0xF19
#byte RXM1SIDH=0xF1C
#byte RXM1SIDL=0xF1D

//receive acceptance mask n extended identifer mask
#byte RXM0EIDH=0xF1A
#byte RXM0EIDL=0xF1B
#byte RXM1EIDH=0xF1E
#byte RXM1EIDL=0xF1F

//value to put in mask field to accept all incoming id's
#define CAN_MASK_ACCEPT_ALL   0

//can interrupt flags
#bit CAN_INT_IRXIF = 0xFA4.7
#bit CAN_INT_WAKIF = 0xFA4.6
#bit CAN_INT_ERRIF = 0xFA4.5
#bit CAN_INT_TXB2IF = 0xFA4.4
#bit CAN_INT_TXB1IF = 0xFA4.3
#bit CAN_INT_TXB0IF = 0xFA4.2
#bit CAN_INT_RXB1IF = 0xFA4.1
#bit CAN_INT_RXB0IF = 0xFA4.0

//PROTOTYPES

struct rx_stat {
   int1 err_ovfl;      // buffer overflow
   int filthit;      // fillter that allowed the frame into the buffer
   int  buffer;      // recieve buffer
   int1 rtr;         // rtr requested
   int1 ext;         // extended id
   int1 inv;         // invalid id?
};

void  can_init(void);
void  can_set_baud(void);
void  can_set_mode(CAN_OP_MODE mode);
void  can_set_functional_mode(CAN_FUN_OP_MODE mode);
void  can_set_id(int* addr, int32 id, int1 ext);
int32 can_get_id(int * addr, int1 ext);
int   can_putd(int32 id, int * data, int len, int priority, int1 ext, int1 rtr);
int1  can_getd(int32 & id, int * data, int & len, struct rx_stat & stat);
void  can_enable_rtr(PROG_BUFFER b);
void  can_disable_rtr(PROG_BUFFER b);
void  can_load_rtr(PROG_BUFFER b, int * data, int len);
void can_enable_filter(long filter);
void can_disable_filter(long filter);
void can_associate_filter_to_buffer(CAN_FILTER_ASSOCIATION_BUFFERS buffer, CAN_FILTER_ASSOCIATION filter);
void can_associate_filter_to_mask(CAN_MASK_FILTER_ASSOCIATE mask, CAN_FILTER_ASSOCIATION filter);
int1 can_fifo_getd(int32 & id,int * data,int &len,struct rx_stat & stat);

#endif
