<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>full_adder_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlinstantiationtemplate</spirit:name>
        <spirit:displayName>VHDL Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 05 23:04:27 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e090970</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>full_adder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 05 23:04:40 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e090970</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>full_adder_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 05 23:04:40 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e090970</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>full_adder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 05 23:04:40 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f8c6a84a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>full_adder_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 05 23:04:40 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f8c6a84a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 05 23:04:40 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e090970</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Feb 05 23:04:40 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e090970</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Cin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Sum</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Cout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>full_adder_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>full_adder_0.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/full_adder_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/full_adder_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/full_adder_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/full_adder_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>full_adder_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/full_adder_v1_0/data/full_adder.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_adder_v1_0/data/full_adder.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_adder_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_adder_v1_0/src/full_adder.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_adder_v1_0/src/full_adder.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_adder_v1_0/src/full_adder_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Full Adder</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">full_adder_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>full_adder_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ac28a6_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a69e05_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42322f9b_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@154c680e_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c20ee6_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210e79fe_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec668eb_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6719a761_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f0c9c_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbd8f7b_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea10a51_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1a7cd5_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56faa60b_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cf257f_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d985f6_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2310446e_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2650a807_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a1e70f_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e67a5a8_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fbf083_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200dfc98_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52798c91_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182dbb4_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64086f81_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528d3751_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cff5c_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182c75c_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3733352f_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b08e78b_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc4e48_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d39c5b_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11284afb_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7d875f_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52bb90d0_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d87e2b6_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191837a9_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608c97e3_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230efbf0_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51023eab_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a86d5dc_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2781d34b_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34788571_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b6c984_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0806b8_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb6911a_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53765cff_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c57e0c8_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b0dd4f_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be98f84_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccc9e6a_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10728320_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd29b2f_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@943abae_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f139eee_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31801ff9_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f8e90c_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d0de98_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74807036_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a12b344_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29daefb3_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218ed5cf_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31badc77_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f91f783_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77da95e_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4a86f4_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1709a970_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d76e1f_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6328eb79_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ed0657_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6d3fe5_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4c4944_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62050dc8_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177f2294_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49060015_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3362f3a9_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec4dd5_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbb8f7c_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b43bb76_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62679e09_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c14ae4_ARCHIVE_LOCATION">c:/ece1195/labs/lab1/full_adder_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9fcdc2ca"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5d566a77"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="60f8ba92"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
