$date
	Sun Apr  6 18:27:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_reset_enable $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 % t0 $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ( t3 $end
$var wire 4 ) count [3:0] $end
$scope module ff0 $end
$var wire 1 % T $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var reg 1 * Q $end
$upscope $end
$scope module ff1 $end
$var wire 1 & T $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var reg 1 + Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 ' T $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var reg 1 , Q $end
$upscope $end
$scope module ff3 $end
$var wire 1 ( T $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
b0 )
0(
0'
0&
0%
1$
0#
0"
b0 !
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
0$
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
1%
1#
#75000
1&
b1 !
b1 )
1*
1"
#80000
0"
#85000
0&
1+
b10 !
b10 )
0*
1"
#90000
0"
#95000
1'
1&
b11 !
b11 )
1*
1"
#100000
0"
#105000
0'
0&
1,
0+
b100 !
b100 )
0*
1"
#110000
0"
#115000
1&
b101 !
b101 )
1*
1"
#120000
0"
#125000
0&
1+
b110 !
b110 )
0*
1"
#130000
0"
#135000
1(
1'
1&
b111 !
b111 )
1*
1"
#140000
0"
#145000
0(
0'
0&
1-
0,
0+
b1000 !
b1000 )
0*
1"
#150000
0"
#155000
1&
b1001 !
b1001 )
1*
1"
#160000
0"
#165000
0&
1+
b1010 !
b1010 )
0*
1"
#170000
0+
b0 !
b0 )
0-
0"
1$
#175000
1"
#180000
0"
#185000
1"
#190000
0"
0$
#195000
1&
b1 !
b1 )
1*
1"
#200000
0"
#205000
0&
0'
0*
b10 !
b10 )
1+
1"
#210000
0"
#215000
1'
1&
b11 !
b11 )
1*
1"
#220000
0"
#225000
0&
0'
0(
0*
0+
b100 !
b100 )
1,
1"
#230000
0"
#235000
1&
b101 !
b101 )
1*
1"
#240000
0"
