# aclk {FREQ_HZ 250000000 CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK2 PHASE 0.000}
# Clock Domain: design_1_processing_system7_0_0_FCLK_CLK2
create_clock -name aclk -period 4.000 [get_ports aclk]
# Generated clocks
