

================================================================
== Vivado HLS Report for 'simple_counter'
================================================================
* Date:           Fri Dec  8 21:20:52 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        divisor_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    5|    1|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |                                   |                         |  Latency  |  Interval | Pipeline|
        |              Instance             |          Module         | min | max | min | max |   Type  |
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |grp_simple_counter_counting_fu_54  |simple_counter_counting  |    4|    4|    4|    4|   none  |
        +-----------------------------------+-------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|      39|     125|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       1|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      40|     125|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------+---------+-------+----+-----+
    |              Instance             |          Module         | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------------+-------------------------+---------+-------+----+-----+
    |grp_simple_counter_counting_fu_54  |simple_counter_counting  |        0|      0|  39|  125|
    +-----------------------------------+-------------------------+---------+-------+----+-----+
    |Total                              |                         |        0|      0|  39|  125|
    +-----------------------------------+-------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |count_out  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------+-----+-----+------------+--------------------------------+--------------+
|start      |  in |    1|   ap_none  |              start             |    pointer   |
|clk        |  in |    1| ap_ctrl_hs | simple_counter::simple_counter | return value |
|reset      |  in |    1| ap_ctrl_hs | simple_counter::simple_counter | return value |
|final      |  in |   10|   ap_none  |              final             |    pointer   |
|count_out  | out |    1|   ap_vld   |            count_out           |    pointer   |
+-----------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (simple_counter_ss)
2 --> 

* FSM state operations: 

 <State 1> : 2.11ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %start), !map !105"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !109"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !113"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %final), !map !117"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %count_out), !map !121"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %simple_counter_aux_V), !map !125"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %simple_counter_saida), !map !129"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @p_str, [15 x i8]* @p_str) nounwind" [./counter.h:26]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%simple_counter_ss = load i1* @simple_counter_ssdm_thread_M_counting, align 1" [./counter.h:27]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %simple_counter_ss, label %1, label %2" [./counter.h:27]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([15 x i8]* @p_str, i32 2, [9 x i8]* @p_str8) nounwind" [./counter.h:27]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([9 x i8]* @p_str8, [4 x i8]* @p_str3, i1* %clk, i32 1) nounwind" [./counter.h:28]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([9 x i8]* @p_str8, [6 x i8]* @p_str4, i1* %reset, i32 3) nounwind" [./counter.h:29]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %start) nounwind" [./counter.h:30]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str3, i32 0, i32 0, i1* %clk) nounwind" [./counter.h:31]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str4, i32 0, i32 0, i1* %reset) nounwind" [./counter.h:32]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 0, [14 x i8]* @p_str5, [6 x i8]* @p_str6, i32 0, i32 0, i10* %final) nounwind" [./counter.h:33]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([15 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [10 x i8]* @p_str7, i32 0, i32 0, i1* %count_out) nounwind" [./counter.h:34]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [./counter.h:31]
ST_1 : Operation 22 [2/2] (2.11ns)   --->   "call void @"simple_counter::counting"(i1* %start, i1* %clk, i1* %reset, i10* %final, i1* %count_out, i32* %simple_counter_aux_V, i1* %simple_counter_saida)" [./counter.h:27]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 2.18ns
ST_2 : Operation 23 [1/2] (2.18ns)   --->   "call void @"simple_counter::counting"(i1* %start, i1* %clk, i1* %reset, i10* %final, i1* %count_out, i32* %simple_counter_aux_V, i1* %simple_counter_saida)" [./counter.h:27]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "unreachable"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ final]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ simple_counter_aux_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ simple_counter_saida]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ simple_counter_ssdm_thread_M_counting]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3        (specbitsmap    ) [ 000]
StgValue_4        (specbitsmap    ) [ 000]
StgValue_5        (specbitsmap    ) [ 000]
StgValue_6        (specbitsmap    ) [ 000]
StgValue_7        (specbitsmap    ) [ 000]
StgValue_8        (specbitsmap    ) [ 000]
StgValue_9        (specbitsmap    ) [ 000]
StgValue_10       (spectopmodule  ) [ 000]
simple_counter_ss (load           ) [ 010]
StgValue_12       (br             ) [ 000]
StgValue_13       (specprocessdecl) [ 000]
StgValue_14       (specsensitive  ) [ 000]
StgValue_15       (specsensitive  ) [ 000]
StgValue_16       (specport       ) [ 000]
StgValue_17       (specport       ) [ 000]
StgValue_18       (specport       ) [ 000]
StgValue_19       (specport       ) [ 000]
StgValue_20       (specport       ) [ 000]
StgValue_21       (ret            ) [ 000]
StgValue_23       (call           ) [ 000]
StgValue_24       (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="start">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="clk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="final">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="count_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="simple_counter_aux_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simple_counter_aux_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="simple_counter_saida">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simple_counter_saida"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="simple_counter_ssdm_thread_M_counting">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simple_counter_ssdm_thread_M_counting"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simple_counter::counting"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="grp_simple_counter_counting_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="0" index="3" bw="1" slack="0"/>
<pin id="59" dir="0" index="4" bw="10" slack="0"/>
<pin id="60" dir="0" index="5" bw="1" slack="0"/>
<pin id="61" dir="0" index="6" bw="32" slack="0"/>
<pin id="62" dir="0" index="7" bw="1" slack="0"/>
<pin id="63" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="simple_counter_ss_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="simple_counter_ss/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="52" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="54" pin=5"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="54" pin=6"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="54" pin=7"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count_out | {1 2 }
	Port: simple_counter_aux_V | {1 2 }
	Port: simple_counter_saida | {1 2 }
 - Input state : 
	Port: simple_counter::simple_counter : start | {1 2 }
	Port: simple_counter::simple_counter : final | {1 2 }
	Port: simple_counter::simple_counter : simple_counter_ssdm_thread_M_counting | {1 }
  - Chain level:
	State 1
		StgValue_12 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_simple_counter_counting_fu_54 |   4.05  |    35   |    92   |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |   4.05  |    35   |    92   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   35   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   35   |   92   |
+-----------+--------+--------+--------+
