<!DOCTYPE html>
<html>
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <title>Greeshma C K</title>
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <link rel="stylesheet" href="./styles/main.css">
    </head>
    <body>
        <div id="container--main">
            <a href="index.html">&#x2190; Go Back</a>
            <h1>Binary to grey & grey to binary</h1>

            <p>
                This VLSI project involves designing and implementation of verilog module which converts from binary to grey and vice versa. The implementation ensures efficient and reliable encoding and decoding of signals within FPGA-based applications.
            </p>
            <section class="section--page">

                <div id="socials--list">
                    <a href="assets/VLSI Design case study report.pdf" target="_blank"> REPORT </a>
                </div>
            </section>
            <ul>
                <li>Board - FPGA</li>
                <li>Software - Xilinx Vivado</li>
                <li>Language - Verilog</li>
            </ul>
        </div>
    </body>
</html>