// Seed: 790724310
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_17, id_18, id_19, id_20 = 1, id_21;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output uwire id_2,
    output tri1 id_3,
    output tri1 id_4,
    input supply1 id_5
    , id_23,
    input wire id_6,
    output wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wor id_10,
    input wor id_11,
    output supply0 id_12,
    output tri id_13,
    input tri0 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wire id_17,
    output tri1 id_18,
    input wire id_19,
    output uwire id_20,
    input tri0 id_21
);
  assign id_4 = id_14;
  assign id_7 = id_9;
  nand (id_0, id_16, id_17, id_6, id_23, id_21, id_14, id_5, id_9, id_8, id_11, id_19);
  module_0(
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
