TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfc491b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;    musicmenu.c:
                               96 ; 1    |// Filename: musicmenu.c
                               97 ; 2    |// Description: passes messages to playerstatemachine mostly but handles some messages.
                               98 ; 3    |// This screen displays songs in playlist and player status. It is the home screen for the
                                   player application.
                               99 ; 4    |
                              100 ; 5    |#include "types.h"
                              101 
                              103 
                              104 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              105 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              106 ; 3    |//
                              107 ; 4    |// Filename: types.h
                              108 ; 5    |// Description: Standard data types
                              109 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              110 ; 7    |
                              111 ; 8    |#ifndef _TYPES_H
                              112 ; 9    |#define _TYPES_H
                              113 ; 10   |
                              114 ; 11   |// TODO:  move this outta here!
                              115 ; 12   |#if !defined(NOERROR)
                              116 ; 13   |#define NOERROR 0
                              117 ; 14   |#define SUCCESS 0
                              118 ; 15   |#endif 
                              119 ; 16   |#if !defined(SUCCESS)
                              120 ; 17   |#define SUCCESS  0
                              121 ; 18   |#endif
                              122 ; 19   |#if !defined(ERROR)
                              123 ; 20   |#define ERROR   -1
                              124 ; 21   |#endif
                              125 ; 22   |#if !defined(FALSE)
                              126 ; 23   |#define FALSE 0
                              127 ; 24   |#endif
                              128 ; 25   |#if !defined(TRUE)
                              129 ; 26   |#define TRUE  1
                              130 ; 27   |#endif
                              131 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              132 ; 29   |#if !defined(NULL)
                              133 ; 30   |#define NULL 0
                              134 ; 31   |#endif
                              135 ; 32   |
                              136 ; 33   |#define MAX_INT     0x7FFFFF
                              137 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              138 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              139 ; 36   |#define MAX_ULONG   (-1) 
                              140 ; 37   |
                              141 ; 38   |#define WORD_SIZE   24              // word size in bits
                              142 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              143 ; 40   |
                              144 ; 41   |
                              145 ; 42   |#define BYTE    unsigned char       // btVarName
                              146 ; 43   |#define CHAR    signed char         // cVarName
                              147 ; 44   |#define USHORT  unsigned short      // usVarName
                              148 ; 45   |#define SHORT   unsigned short      // sVarName
                              149 ; 46   |#define WORD    unsigned int        // wVarName
                              150 ; 47   |#define INT     signed int          // iVarName
                              151 ; 48   |#define DWORD   unsigned long       // dwVarName
                              152 ; 49   |#define LONG    signed long         // lVarName
                              153 ; 50   |#define BOOL    unsigned int        // bVarName
                              154 ; 51   |#define FRACT   _fract              // frVarName
                              155 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              156 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              157 ; 54   |#define FLOAT   float               // fVarName
                              158 ; 55   |#define DBL     double              // dVarName
                              159 ; 56   |#define ENUM    enum                // eVarName
                              160 ; 57   |#define CMX     _complex            // cmxVarName
                              161 ; 58   |typedef WORD UCS3;                   // 
                              162 ; 59   |
                              163 ; 60   |#define UINT16  unsigned short
                              164 ; 61   |#define UINT8   unsigned char   
                              165 ; 62   |#define UINT32  unsigned long
                              166 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              167 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              168 ; 65   |#define WCHAR   UINT16
                              169 ; 66   |
                              170 ; 67   |//UINT128 is 16 bytes or 6 words
                              171 ; 68   |typedef struct UINT128_3500 {   
                              172 ; 69   |    int val[6];     
                              173 ; 70   |} UINT128_3500;
                              174 ; 71   |
                              175 ; 72   |#define UINT128   UINT128_3500
                              176 ; 73   |
                              177 ; 74   |// Little endian word packed byte strings:   
                              178 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              179 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              180 ; 77   |// Little endian word packed byte strings:   
                              181 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              182 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              183 ; 80   |
                              184 ; 81   |// Declare Memory Spaces To Use When Coding
                              185 ; 82   |// A. Sector Buffers
                              186 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              187 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              188 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              189 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              190 
                              192 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              193 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              194 ; 88   |// B. Media DDI Memory
                              195 ; 89   |#define MEDIA_DDI_MEM _Y
                              196 ; 90   |
                              197 ; 91   |
                              198 ; 92   |
                              199 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              200 ; 94   |// Examples of circular pointers:
                              201 ; 95   |//    INT CIRC cpiVarName
                              202 ; 96   |//    DWORD CIRC cpdwVarName
                              203 ; 97   |
                              204 ; 98   |#define RETCODE INT                 // rcVarName
                              205 ; 99   |
                              206 ; 100  |// generic bitfield structure
                              207 ; 101  |struct Bitfield {
                              208 ; 102  |    unsigned int B0  :1;
                              209 ; 103  |    unsigned int B1  :1;
                              210 ; 104  |    unsigned int B2  :1;
                              211 ; 105  |    unsigned int B3  :1;
                              212 ; 106  |    unsigned int B4  :1;
                              213 ; 107  |    unsigned int B5  :1;
                              214 ; 108  |    unsigned int B6  :1;
                              215 ; 109  |    unsigned int B7  :1;
                              216 ; 110  |    unsigned int B8  :1;
                              217 ; 111  |    unsigned int B9  :1;
                              218 ; 112  |    unsigned int B10 :1;
                              219 ; 113  |    unsigned int B11 :1;
                              220 ; 114  |    unsigned int B12 :1;
                              221 ; 115  |    unsigned int B13 :1;
                              222 ; 116  |    unsigned int B14 :1;
                              223 ; 117  |    unsigned int B15 :1;
                              224 ; 118  |    unsigned int B16 :1;
                              225 ; 119  |    unsigned int B17 :1;
                              226 ; 120  |    unsigned int B18 :1;
                              227 ; 121  |    unsigned int B19 :1;
                              228 ; 122  |    unsigned int B20 :1;
                              229 ; 123  |    unsigned int B21 :1;
                              230 ; 124  |    unsigned int B22 :1;
                              231 ; 125  |    unsigned int B23 :1;
                              232 ; 126  |};
                              233 ; 127  |
                              234 ; 128  |union BitInt {
                              235 ; 129  |        struct Bitfield B;
                              236 ; 130  |        int        I;
                              237 ; 131  |};
                              238 ; 132  |
                              239 ; 133  |#define MAX_MSG_LENGTH 10
                              240 ; 134  |struct CMessage
                              241 ; 135  |{
                              242 ; 136  |        unsigned int m_uLength;
                              243 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              244 ; 138  |};
                              245 ; 139  |
                              246 ; 140  |typedef struct {
                              247 ; 141  |    WORD m_wLength;
                              248 ; 142  |    WORD m_wMessage;
                              249 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              250 ; 144  |} Message;
                              251 ; 145  |
                              252 ; 146  |struct MessageQueueDescriptor
                              253 ; 147  |{
                              254 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              255 ; 149  |        int m_iModulo;
                              256 ; 150  |        int m_iSize;
                              257 ; 151  |        int *m_pHead;
                              258 ; 152  |        int *m_pTail;
                              259 ; 153  |};
                              260 ; 154  |
                              261 ; 155  |struct ModuleEntry
                              262 ; 156  |{
                              263 ; 157  |    int m_iSignaledEventMask;
                              264 ; 158  |    int m_iWaitEventMask;
                              265 ; 159  |    int m_iResourceOfCode;
                              266 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              267 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              268 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              269 ; 163  |    int m_uTimeOutHigh;
                              270 ; 164  |    int m_uTimeOutLow;
                              271 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              272 ; 166  |};
                              273 ; 167  |
                              274 ; 168  |union WaitMask{
                              275 ; 169  |    struct B{
                              276 ; 170  |        unsigned int m_bNone     :1;
                              277 ; 171  |        unsigned int m_bMessage  :1;
                              278 ; 172  |        unsigned int m_bTimer    :1;
                              279 ; 173  |        unsigned int m_bButton   :1;
                              280 ; 174  |    } B;
                              281 ; 175  |    int I;
                              282 ; 176  |} ;
                              283 ; 177  |
                              284 ; 178  |
                              285 ; 179  |struct Button {
                              286 ; 180  |        WORD wButtonEvent;
                              287 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              288 ; 182  |};
                              289 ; 183  |
                              290 ; 184  |struct Message {
                              291 ; 185  |        WORD wMsgLength;
                              292 ; 186  |        WORD wMsgCommand;
                              293 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              294 ; 188  |};
                              295 ; 189  |
                              296 ; 190  |union EventTypes {
                              297 ; 191  |        struct CMessage msg;
                              298 ; 192  |        struct Button Button ;
                              299 ; 193  |        struct Message Message;
                              300 ; 194  |};
                              301 ; 195  |
                              302 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              303 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              304 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              305 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              306 ; 200  |
                              307 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              308 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              309 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              310 ; 204  |
                              311 ; 205  |#if DEBUG
                              312 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              313 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              314 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              315 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              316 ; 210  |#define DebugBuildAssert(x)    
                              317 ; 211  |#endif
                              318 ; 212  |
                              319 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              320 ; 214  |//  #pragma asm
                              321 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              322 ; 216  |//  #pragma endasm
                              323 ; 217  |
                              324 ; 218  |
                              325 ; 219  |#ifdef COLOR_262K
                              326 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              327 ; 221  |#elif defined(COLOR_65K)
                              328 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              329 ; 223  |#else
                              330 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              331 ; 225  |#endif
                              332 ; 226  |    
                              333 ; 227  |#endif // #ifndef _TYPES_H
                              334 
                              336 
                              337 ; 6    |#include "exec.h"
                              338 
                              340 
                              341 ; 1    |#ifndef EXEC_H
                              342 ; 2    |#define EXEC_H
                              343 ; 3    |
                              344 ; 4    |
                              345 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              346 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              347 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              348 ; 8    |
                              349 ; 9    |
                              350 ; 10   |#endif
                              351 
                              353 
                              354 ; 7    |#include "menumanager.h"
                              355 
                              357 
                              358 ; 1    |#ifndef _EXEC_H
                              359 ; 2    |#define _EXEC_H
                              360 ; 3    |
                              361 ; 4    |#include "types.h"
                              362 
                              364 
                              365 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              366 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              367 ; 3    |//
                              368 ; 4    |// Filename: types.h
                              369 ; 5    |// Description: Standard data types
                              370 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              371 ; 7    |
                              372 ; 8    |#ifndef _TYPES_H
                              373 ; 9    |#define _TYPES_H
                              374 ; 10   |
                              375 ; 11   |// TODO:  move this outta here!
                              376 ; 12   |#if !defined(NOERROR)
                              377 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              378 ; 14   |#define SUCCESS 0
                              379 ; 15   |#endif 
                              380 ; 16   |#if !defined(SUCCESS)
                              381 ; 17   |#define SUCCESS  0
                              382 ; 18   |#endif
                              383 ; 19   |#if !defined(ERROR)
                              384 ; 20   |#define ERROR   -1
                              385 ; 21   |#endif
                              386 ; 22   |#if !defined(FALSE)
                              387 ; 23   |#define FALSE 0
                              388 ; 24   |#endif
                              389 ; 25   |#if !defined(TRUE)
                              390 ; 26   |#define TRUE  1
                              391 ; 27   |#endif
                              392 ; 28   |
                              393 ; 29   |#if !defined(NULL)
                              394 ; 30   |#define NULL 0
                              395 ; 31   |#endif
                              396 ; 32   |
                              397 ; 33   |#define MAX_INT     0x7FFFFF
                              398 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              399 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              400 ; 36   |#define MAX_ULONG   (-1) 
                              401 ; 37   |
                              402 ; 38   |#define WORD_SIZE   24              // word size in bits
                              403 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              404 ; 40   |
                              405 ; 41   |
                              406 ; 42   |#define BYTE    unsigned char       // btVarName
                              407 ; 43   |#define CHAR    signed char         // cVarName
                              408 ; 44   |#define USHORT  unsigned short      // usVarName
                              409 ; 45   |#define SHORT   unsigned short      // sVarName
                              410 ; 46   |#define WORD    unsigned int        // wVarName
                              411 ; 47   |#define INT     signed int          // iVarName
                              412 ; 48   |#define DWORD   unsigned long       // dwVarName
                              413 ; 49   |#define LONG    signed long         // lVarName
                              414 ; 50   |#define BOOL    unsigned int        // bVarName
                              415 ; 51   |#define FRACT   _fract              // frVarName
                              416 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              417 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              418 ; 54   |#define FLOAT   float               // fVarName
                              419 ; 55   |#define DBL     double              // dVarName
                              420 ; 56   |#define ENUM    enum                // eVarName
                              421 ; 57   |#define CMX     _complex            // cmxVarName
                              422 ; 58   |typedef WORD UCS3;                   // 
                              423 ; 59   |
                              424 ; 60   |#define UINT16  unsigned short
                              425 ; 61   |#define UINT8   unsigned char   
                              426 ; 62   |#define UINT32  unsigned long
                              427 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              428 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              429 ; 65   |#define WCHAR   UINT16
                              430 ; 66   |
                              431 ; 67   |//UINT128 is 16 bytes or 6 words
                              432 ; 68   |typedef struct UINT128_3500 {   
                              433 ; 69   |    int val[6];     
                              434 ; 70   |} UINT128_3500;
                              435 ; 71   |
                              436 ; 72   |#define UINT128   UINT128_3500
                              437 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              438 ; 74   |// Little endian word packed byte strings:   
                              439 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              440 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              441 ; 77   |// Little endian word packed byte strings:   
                              442 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              443 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              444 ; 80   |
                              445 ; 81   |// Declare Memory Spaces To Use When Coding
                              446 ; 82   |// A. Sector Buffers
                              447 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              448 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              449 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              450 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              451 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              452 ; 88   |// B. Media DDI Memory
                              453 ; 89   |#define MEDIA_DDI_MEM _Y
                              454 ; 90   |
                              455 ; 91   |
                              456 ; 92   |
                              457 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              458 ; 94   |// Examples of circular pointers:
                              459 ; 95   |//    INT CIRC cpiVarName
                              460 ; 96   |//    DWORD CIRC cpdwVarName
                              461 ; 97   |
                              462 ; 98   |#define RETCODE INT                 // rcVarName
                              463 ; 99   |
                              464 ; 100  |// generic bitfield structure
                              465 ; 101  |struct Bitfield {
                              466 ; 102  |    unsigned int B0  :1;
                              467 ; 103  |    unsigned int B1  :1;
                              468 ; 104  |    unsigned int B2  :1;
                              469 ; 105  |    unsigned int B3  :1;
                              470 ; 106  |    unsigned int B4  :1;
                              471 ; 107  |    unsigned int B5  :1;
                              472 ; 108  |    unsigned int B6  :1;
                              473 ; 109  |    unsigned int B7  :1;
                              474 ; 110  |    unsigned int B8  :1;
                              475 ; 111  |    unsigned int B9  :1;
                              476 ; 112  |    unsigned int B10 :1;
                              477 ; 113  |    unsigned int B11 :1;
                              478 ; 114  |    unsigned int B12 :1;
                              479 ; 115  |    unsigned int B13 :1;
                              480 ; 116  |    unsigned int B14 :1;
                              481 ; 117  |    unsigned int B15 :1;
                              482 ; 118  |    unsigned int B16 :1;
                              483 ; 119  |    unsigned int B17 :1;
                              484 ; 120  |    unsigned int B18 :1;
                              485 ; 121  |    unsigned int B19 :1;
                              486 ; 122  |    unsigned int B20 :1;
                              487 ; 123  |    unsigned int B21 :1;
                              488 ; 124  |    unsigned int B22 :1;
                              489 ; 125  |    unsigned int B23 :1;
                              490 ; 126  |};
                              491 ; 127  |
                              492 ; 128  |union BitInt {
                              493 ; 129  |        struct Bitfield B;
                              494 ; 130  |        int        I;
                              495 ; 131  |};
                              496 ; 132  |
                              497 ; 133  |#define MAX_MSG_LENGTH 10
                              498 ; 134  |struct CMessage
                              499 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              500 ; 136  |        unsigned int m_uLength;
                              501 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              502 ; 138  |};
                              503 ; 139  |
                              504 ; 140  |typedef struct {
                              505 ; 141  |    WORD m_wLength;
                              506 ; 142  |    WORD m_wMessage;
                              507 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              508 ; 144  |} Message;
                              509 ; 145  |
                              510 ; 146  |struct MessageQueueDescriptor
                              511 ; 147  |{
                              512 ; 148  |        int *m_pBase;
                              513 ; 149  |        int m_iModulo;
                              514 ; 150  |        int m_iSize;
                              515 ; 151  |        int *m_pHead;
                              516 ; 152  |        int *m_pTail;
                              517 ; 153  |};
                              518 ; 154  |
                              519 ; 155  |struct ModuleEntry
                              520 ; 156  |{
                              521 ; 157  |    int m_iSignaledEventMask;
                              522 ; 158  |    int m_iWaitEventMask;
                              523 ; 159  |    int m_iResourceOfCode;
                              524 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              525 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              526 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              527 ; 163  |    int m_uTimeOutHigh;
                              528 ; 164  |    int m_uTimeOutLow;
                              529 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              530 ; 166  |};
                              531 ; 167  |
                              532 ; 168  |union WaitMask{
                              533 ; 169  |    struct B{
                              534 ; 170  |        unsigned int m_bNone     :1;
                              535 ; 171  |        unsigned int m_bMessage  :1;
                              536 ; 172  |        unsigned int m_bTimer    :1;
                              537 ; 173  |        unsigned int m_bButton   :1;
                              538 ; 174  |    } B;
                              539 ; 175  |    int I;
                              540 ; 176  |} ;
                              541 ; 177  |
                              542 ; 178  |
                              543 ; 179  |struct Button {
                              544 ; 180  |        WORD wButtonEvent;
                              545 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              546 ; 182  |};
                              547 ; 183  |
                              548 ; 184  |struct Message {
                              549 ; 185  |        WORD wMsgLength;
                              550 ; 186  |        WORD wMsgCommand;
                              551 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              552 ; 188  |};
                              553 ; 189  |
                              554 ; 190  |union EventTypes {
                              555 ; 191  |        struct CMessage msg;
                              556 ; 192  |        struct Button Button ;
                              557 ; 193  |        struct Message Message;
                              558 ; 194  |};
                              559 ; 195  |
                              560 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              561 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              562 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              563 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              564 ; 200  |
                              565 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              566 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              567 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              568 ; 204  |
                              569 ; 205  |#if DEBUG
                              570 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              571 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              572 ; 208  |#else 
                              573 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              574 ; 210  |#define DebugBuildAssert(x)    
                              575 ; 211  |#endif
                              576 ; 212  |
                              577 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              578 ; 214  |//  #pragma asm
                              579 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              580 ; 216  |//  #pragma endasm
                              581 ; 217  |
                              582 ; 218  |
                              583 ; 219  |#ifdef COLOR_262K
                              584 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              585 ; 221  |#elif defined(COLOR_65K)
                              586 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              587 ; 223  |#else
                              588 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              589 ; 225  |#endif
                              590 ; 226  |    
                              591 ; 227  |#endif // #ifndef _TYPES_H
                              592 
                              594 
                              595 ; 5    |
                              596 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                              597 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                              598 ; 8    |
                              599 ; 9    |#if !defined(NULL)
                              600 ; 10   |#define NULL 0
                              601 ; 11   |#endif 
                              602 ; 12   |
                              603 ; 13   |#if !defined(FALSE)
                              604 ; 14   |#define FALSE 0
                              605 ; 15   |#endif
                              606 ; 16   |#if !defined(TRUE)
                              607 ; 17   |#define TRUE  !FALSE
                              608 ; 18   |#endif
                              609 ; 19   |
                              610 ; 20   |// The same memory location contains either a menu message or button event. 
                              611 ; 21   |// The button info is stored in the first word or the entire message is stored.
                              612 ; 22   |
                              613 ; 23   |// CMessage is kept for backards compatibility.
                              614 ; 24   |// The union and 2 new structures are added to aid in readability.
                              615 ; 25   |
                              616 ; 26   |
                              617 ; 27   |#include "messages.h"
                              618 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              620 
                              621 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              622 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              623 ; 3    |// Message defs
                              624 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              625 ; 5    |
                              626 ; 6    |#if (!defined(MSGEQU_INC))
                              627 ; 7    |#define MSGEQU_INC 1
                              628 ; 8    |
                              629 ; 9    |
                              630 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              631 ; 11   |
                              632 ; 12   |
                              633 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              634 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              635 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              636 ; 16   |#define MSG_TYPE_LCD 0x030000
                              637 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              638 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              639 ; 19   |#define MSG_TYPE_MENU 0x060000
                              640 ; 20   |#define MSG_TYPE_LED 0x070000
                              641 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              642 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              643 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              644 ; 24   |// Equalizer and other effects
                              645 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              646 ; 26   |#if (defined(USE_PLAYLIST3))
                              647 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              648 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              649 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              650 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              651 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              652 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              653 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              654 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              655 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              656 ; 36   |#if defined(USE_PLAYLIST5)
                              657 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                              658 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              659 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              660 ; 40   |
                              661 ; 41   |// Message Structure Offsets
                              662 ; 42   |#define MSG_Length 0
                              663 ; 43   |#define MSG_ID 1
                              664 ; 44   |#define MSG_Argument1 2
                              665 ; 45   |#define MSG_Argument2 3
                              666 ; 46   |#define MSG_Argument3 4
                              667 ; 47   |#define MSG_Argument4 5
                              668 ; 48   |#define MSG_Argument5 6
                              669 ; 49   |#define MSG_Argument6 7
                              670 ; 50   |
                              671 ; 51   |
                              672 ; 52   |
                              673 ; 53   |// LCD Message IDs
                              674 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              675 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              676 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              677 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              678 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              679 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              680 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              681 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              682 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              683 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              684 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              685 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              686 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              687 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              688 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              689 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              690 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              691 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              692 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              693 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              694 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              695 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              696 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              697 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              698 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              699 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              700 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              701 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              702 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              703 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              704 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              705 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              706 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              707 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              708 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              709 ; 89   |//Param1 = left
                              710 ; 90   |//Param2 = top
                              711 ; 91   |//Param3 = right
                              712 ; 92   |//Param4 = bottom
                              713 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              714 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              715 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              716 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              717 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              718 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              719 ; 99   |
                              720 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              721 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              722 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              723 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              724 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              725 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              726 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              727 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              728 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              729 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              730 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              731 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              732 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              733 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              734 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              735 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              736 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              737 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              738 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              739 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              740 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              741 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              742 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              743 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              744 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              745 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              746 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              747 ; 127  |
                              748 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              749 ; 129  |
                              750 ; 130  |#if defined(CLCD_16BIT)
                              751 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              752 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              753 ; 133  |
                              754 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              755 ; 135  |#else 
                              756 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              757 ; 137  |#endif
                              758 ; 138  |
                              759 ; 139  |// If you change the LCD message ID's then you must
                              760 ; 140  |// also change the jump table in lcdapi.asm
                              761 ; 141  |
                              762 ; 142  |// Character LCD Message IDs
                              763 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              764 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              765 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              766 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                              767 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                              768 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                              769 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                              770 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                              771 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                              772 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                              773 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                              774 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                              775 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                              776 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                              777 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                              778 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                              779 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                              780 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                              781 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                              782 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                              783 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                              784 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                              785 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                              786 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                              787 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                              788 ; 168  |// also change the jump table in lcdapi.asm
                              789 ; 169  |
                              790 ; 170  |// Decoder Message IDs
                              791 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                              792 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                              793 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                              794 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                              795 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                              796 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                              797 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                              798 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                              799 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                              800 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                              801 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                              802 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                              803 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                              804 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                              805 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              806 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                              807 ; 187  |// If you change the Decoder message ID's, then you must
                              808 ; 188  |// also change the jump table in decoder_overlay.asm
                              809 ; 189  |// and in dec_adpcm_overlay.asm.
                              810 ; 190  |
                              811 ; 191  |// Encoder Message IDs
                              812 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                              813 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                              814 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                              815 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                              816 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                              817 ; 197  |// If you change the Encoder message ID's, then you must
                              818 ; 198  |// also change the jump table in all encoder overlay modules.
                              819 ; 199  |
                              820 ; 200  |// Parser Message IDs
                              821 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                              822 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                              823 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                              824 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                              825 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                              826 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                              827 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                              828 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                              829 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                              830 ; 210  |// If you change the Parser message ID's, then you must
                              831 ; 211  |// also change the jump table in parser.asm
                              832 ; 212  |
                              833 ; 213  |// Button Message IDs
                              834 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                              835 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                              836 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                              837 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                              838 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                              839 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                              840 ; 220  |
                              841 ; 221  |// Mixer Message IDs
                              842 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                              843 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                              844 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                              845 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                              846 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                              847 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                              848 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                              849 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                              850 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                              851 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                              852 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                              853 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                              854 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                              855 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                              856 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                              857 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                              858 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                              859 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                              860 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                              861 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                              862 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                              863 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                              864 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                              865 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                              866 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                              867 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              868 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                              869 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                              870 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                              871 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                              872 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                              873 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                              874 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                              875 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                              876 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                              877 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                              878 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                              879 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                              880 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                              881 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                              882 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                              883 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                              884 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                              885 ; 265  |// If you change the mixer message ID's then you must
                              886 ; 266  |// also change the jump table in mixer.asm
                              887 ; 267  |#define MIXER_ON 0
                              888 ; 268  |#define MIXER_OFF 1
                              889 ; 269  |
                              890 ; 270  |
                              891 ; 271  |// System Message IDs
                              892 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                              893 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                              894 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                              895 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                              896 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                              897 ; 277  |// If you change the system message ID's then you must
                              898 ; 278  |// also change the jump table in systemapi.asm
                              899 ; 279  |
                              900 ; 280  |// Menu IDs
                              901 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                              902 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                              903 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                              904 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                              905 ; 285  |//sub parameters for this message:
                              906 ; 286  |#define RECORDER_START 0
                              907 ; 287  |#define RECORDER_PAUSE 0x2000
                              908 ; 288  |#define RECORDER_RESUME 0x4000
                              909 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                              910 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                              911 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                              912 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                              913 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                              914 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                              915 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                              916 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                              917 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                              918 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                              919 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                              920 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                              921 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                              922 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                              923 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                              924 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                              925 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                              926 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                              927 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                              928 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                              929 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              930 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                              931 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                              932 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                              933 ; 313  |
                              934 ; 314  |// Note that other versions of this file have different msg equates.
                              935 ; 315  |// If you change the system message ID's then you must
                              936 ; 316  |// also change the jump table in all menu *.asm
                              937 ; 317  |
                              938 ; 318  |// LED Message IDs
                              939 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                              940 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                              941 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                              942 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                              943 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                              944 ; 324  |// If you change the LeD message ID's then you must
                              945 ; 325  |// also change the jump table in ledapi.asm
                              946 ; 326  |
                              947 ; 327  |#if (!defined(REMOVE_FM))
                              948 ; 328  |// FM Tuner Message IDs
                              949 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                              950 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                              951 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                              952 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                              953 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                              954 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                              955 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                              956 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                              957 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                              958 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                              959 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                              960 ; 340  |//one parameter--the sensitivity in uV
                              961 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                              962 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                              963 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                              964 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                              965 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                              966 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                              967 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                              968 ; 348  |#endif
                              969 ; 349  |
                              970 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                              971 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                              972 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                              973 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                              974 ; 354  |
                              975 ; 355  |
                              976 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                              977 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                              978 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                              979 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                              980 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                              981 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                              982 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                              983 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                              984 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                              985 ; 365  |
                              986 ; 366  |#if (defined(USE_PLAYLIST3))
                              987 ; 367  |// Music Library
                              988 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                              989 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                              990 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                              991 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              992 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                              993 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                              994 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                              995 ; 375  |
                              996 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                              997 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                              998 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                              999 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1000 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1001 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1002 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1003 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1004 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1005 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1006 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1007 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1008 ; 388  |
                             1009 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1010 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1011 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1012 ; 392  |
                             1013 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1014 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1015 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1016 ; 396  |
                             1017 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1018 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1019 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1020 ; 400  |
                             1021 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1022 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1023 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1024 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1025 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1026 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1027 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1028 ; 408  |
                             1029 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1030 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1031 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1032 ; 412  |
                             1033 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1034 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1035 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1036 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1037 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1038 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1039 ; 419  |
                             1040 ; 420  |#if defined(USE_PLAYLIST5)
                             1041 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1042 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1043 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1044 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1045 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1046 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1047 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1048 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1049 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1050 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1051 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1052 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1053 ; 433  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1054 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1055 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1056 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1057 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1058 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1059 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1060 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1061 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1062 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1063 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1064 ; 444  |// Events
                             1065 ; 445  |// No event
                             1066 ; 446  |#define EVENT_NONE 0x000001   
                             1067 ; 447  |// A message has been posted
                             1068 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1069 ; 449  |// Run if wait time elapsed
                             1070 ; 450  |#define EVENT_TIMER 0x000004   
                             1071 ; 451  |// Run if a button event occured
                             1072 ; 452  |#define EVENT_BUTTON 0x000008   
                             1073 ; 453  |// Run if a background event occured
                             1074 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1075 ; 455  |// The executive should immediately repeat this module
                             1076 ; 456  |#define EVENT_REPEAT 0x000020   
                             1077 ; 457  |// Run the module's init routine
                             1078 ; 458  |#define EVENT_INIT 0x800000   
                             1079 ; 459  |
                             1080 ; 460  |#define EVENT_NONE_BITPOS 0
                             1081 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1082 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1083 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1084 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1085 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1086 ; 466  |#define EVENT_INIT_BITPOS 23
                             1087 ; 467  |
                             1088 ; 468  |// Parser Message Buffers
                             1089 ; 469  |#define ParserPlayBit 0
                             1090 ; 470  |#define ButtonPressBit 1
                             1091 ; 471  |#define ParserRwndBit 1
                             1092 ; 472  |#define ParserFfwdBit 2
                             1093 ; 473  |
                             1094 ; 474  |//NextSong Message Parameters
                             1095 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1096 ; 476  |#define NEXT_SONG 2             
                             1097 ; 477  |// ButtonPressBit1 cleared
                             1098 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1099 ; 479  |// ButtonPressBit1 set
                             1100 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1101 ; 481  |// NextSong + Ffwd
                             1102 ; 482  |#define NEXT_SONG_FFWD 4          
                             1103 ; 483  |
                             1104 ; 484  |//PrevSong Message Parameters
                             1105 ; 485  |// PrevSong + Stopped
                             1106 ; 486  |#define PREV_SONG 0          
                             1107 ; 487  |// PrevSong + Play
                             1108 ; 488  |#define PREV_SONG_PLAY 1          
                             1109 ; 489  |// PrevSong + Rwnd
                             1110 ; 490  |#define PREV_SONG_RWND 2          
                             1111 ; 491  |
                             1112 ; 492  |
                             1113 ; 493  |
                             1114 ; 494  |
                             1115 ; 495  |#endif // IF (!@def(MSGEQU_INC))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1116 ; 496  |
                             1117 ; 497  |
                             1118 
                             1120 
                             1121 ; 28   |
                             1122 ; 29   |#endif 
                             1123 
                             1125 
                             1126 ; 8    |#include "messages.h"
                             1127 
                             1129 
                             1130 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1131 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             1132 ; 3    |// Message defs
                             1133 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             1134 ; 5    |
                             1135 ; 6    |#if (!defined(MSGEQU_INC))
                             1136 ; 7    |#define MSGEQU_INC 1
                             1137 ; 8    |
                             1138 ; 9    |
                             1139 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             1140 ; 11   |
                             1141 ; 12   |
                             1142 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             1143 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             1144 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             1145 ; 16   |#define MSG_TYPE_LCD 0x030000
                             1146 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             1147 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             1148 ; 19   |#define MSG_TYPE_MENU 0x060000
                             1149 ; 20   |#define MSG_TYPE_LED 0x070000
                             1150 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             1151 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             1152 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             1153 ; 24   |// Equalizer and other effects
                             1154 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             1155 ; 26   |#if (defined(USE_PLAYLIST3))
                             1156 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             1157 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             1158 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             1159 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             1160 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             1161 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             1162 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             1163 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             1164 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             1165 ; 36   |#if defined(USE_PLAYLIST5)
                             1166 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             1167 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             1168 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             1169 ; 40   |
                             1170 ; 41   |// Message Structure Offsets
                             1171 ; 42   |#define MSG_Length 0
                             1172 ; 43   |#define MSG_ID 1
                             1173 ; 44   |#define MSG_Argument1 2
                             1174 ; 45   |#define MSG_Argument2 3
                             1175 ; 46   |#define MSG_Argument3 4
                             1176 ; 47   |#define MSG_Argument4 5
                             1177 ; 48   |#define MSG_Argument5 6
                             1178 ; 49   |#define MSG_Argument6 7
                             1179 ; 50   |
                             1180 ; 51   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1181 ; 52   |
                             1182 ; 53   |// LCD Message IDs
                             1183 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             1184 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             1185 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             1186 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             1187 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             1188 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             1189 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             1190 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             1191 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             1192 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             1193 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             1194 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             1195 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             1196 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             1197 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             1198 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             1199 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             1200 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             1201 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             1202 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             1203 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             1204 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             1205 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             1206 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             1207 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             1208 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             1209 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             1210 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             1211 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             1212 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             1213 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             1214 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             1215 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             1216 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             1217 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             1218 ; 89   |//Param1 = left
                             1219 ; 90   |//Param2 = top
                             1220 ; 91   |//Param3 = right
                             1221 ; 92   |//Param4 = bottom
                             1222 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             1223 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             1224 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             1225 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             1226 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             1227 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             1228 ; 99   |
                             1229 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             1230 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             1231 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             1232 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             1233 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             1234 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             1235 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             1236 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             1237 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             1238 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             1239 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             1240 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                             1241 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             1242 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1243 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             1244 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             1245 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             1246 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             1247 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             1248 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             1249 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             1250 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             1251 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             1252 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             1253 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             1254 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             1255 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             1256 ; 127  |
                             1257 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             1258 ; 129  |
                             1259 ; 130  |#if defined(CLCD_16BIT)
                             1260 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             1261 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             1262 ; 133  |
                             1263 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             1264 ; 135  |#else 
                             1265 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             1266 ; 137  |#endif
                             1267 ; 138  |
                             1268 ; 139  |// If you change the LCD message ID's then you must
                             1269 ; 140  |// also change the jump table in lcdapi.asm
                             1270 ; 141  |
                             1271 ; 142  |// Character LCD Message IDs
                             1272 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             1273 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             1274 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             1275 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1276 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1277 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1278 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1279 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1280 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1281 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1282 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1283 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1284 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1285 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1286 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1287 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1288 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1289 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1290 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             1291 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1292 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1293 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1294 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1295 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1296 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1297 ; 168  |// also change the jump table in lcdapi.asm
                             1298 ; 169  |
                             1299 ; 170  |// Decoder Message IDs
                             1300 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1301 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1302 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1303 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1304 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1305 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1306 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1307 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1308 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1309 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1310 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1311 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1312 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1313 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1314 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1315 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1316 ; 187  |// If you change the Decoder message ID's, then you must
                             1317 ; 188  |// also change the jump table in decoder_overlay.asm
                             1318 ; 189  |// and in dec_adpcm_overlay.asm.
                             1319 ; 190  |
                             1320 ; 191  |// Encoder Message IDs
                             1321 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1322 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1323 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1324 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1325 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1326 ; 197  |// If you change the Encoder message ID's, then you must
                             1327 ; 198  |// also change the jump table in all encoder overlay modules.
                             1328 ; 199  |
                             1329 ; 200  |// Parser Message IDs
                             1330 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1331 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1332 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1333 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1334 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1335 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1336 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1337 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1338 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1339 ; 210  |// If you change the Parser message ID's, then you must
                             1340 ; 211  |// also change the jump table in parser.asm
                             1341 ; 212  |
                             1342 ; 213  |// Button Message IDs
                             1343 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1344 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1345 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1346 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1347 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1348 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1349 ; 220  |
                             1350 ; 221  |// Mixer Message IDs
                             1351 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1352 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             1353 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1354 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1355 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1356 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1357 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1358 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1359 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1360 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1361 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1362 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1363 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1364 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1365 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1366 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1367 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1368 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1369 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1370 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1371 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1372 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1373 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1374 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1375 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1376 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1377 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1378 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1379 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1380 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1381 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1382 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1383 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1384 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1385 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1386 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1387 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1388 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1389 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1390 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1391 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1392 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1393 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1394 ; 265  |// If you change the mixer message ID's then you must
                             1395 ; 266  |// also change the jump table in mixer.asm
                             1396 ; 267  |#define MIXER_ON 0
                             1397 ; 268  |#define MIXER_OFF 1
                             1398 ; 269  |
                             1399 ; 270  |
                             1400 ; 271  |// System Message IDs
                             1401 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1402 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1403 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1404 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1405 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1406 ; 277  |// If you change the system message ID's then you must
                             1407 ; 278  |// also change the jump table in systemapi.asm
                             1408 ; 279  |
                             1409 ; 280  |// Menu IDs
                             1410 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1411 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1412 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1413 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1414 ; 285  |//sub parameters for this message:
                             1415 ; 286  |#define RECORDER_START 0
                             1416 ; 287  |#define RECORDER_PAUSE 0x2000
                             1417 ; 288  |#define RECORDER_RESUME 0x4000
                             1418 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1419 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1420 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1421 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1422 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1423 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1424 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1425 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1426 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1427 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1428 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1429 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1430 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1431 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1432 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1433 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1434 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1435 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1436 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1437 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1438 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1439 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1440 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1441 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1442 ; 313  |
                             1443 ; 314  |// Note that other versions of this file have different msg equates.
                             1444 ; 315  |// If you change the system message ID's then you must
                             1445 ; 316  |// also change the jump table in all menu *.asm
                             1446 ; 317  |
                             1447 ; 318  |// LED Message IDs
                             1448 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1449 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1450 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1451 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1452 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1453 ; 324  |// If you change the LeD message ID's then you must
                             1454 ; 325  |// also change the jump table in ledapi.asm
                             1455 ; 326  |
                             1456 ; 327  |#if (!defined(REMOVE_FM))
                             1457 ; 328  |// FM Tuner Message IDs
                             1458 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1459 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1460 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1461 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1462 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1463 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1464 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1465 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1466 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1467 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1468 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1469 ; 340  |//one parameter--the sensitivity in uV
                             1470 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1471 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1472 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1473 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1474 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1475 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1476 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             1477 ; 348  |#endif
                             1478 ; 349  |
                             1479 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1480 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1481 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1482 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1483 ; 354  |
                             1484 ; 355  |
                             1485 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1486 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1487 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1488 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1489 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1490 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1491 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1492 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1493 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1494 ; 365  |
                             1495 ; 366  |#if (defined(USE_PLAYLIST3))
                             1496 ; 367  |// Music Library
                             1497 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1498 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1499 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1500 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1501 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1502 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1503 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1504 ; 375  |
                             1505 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1506 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1507 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1508 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1509 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1510 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1511 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1512 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1513 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1514 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1515 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1516 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1517 ; 388  |
                             1518 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1519 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1520 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1521 ; 392  |
                             1522 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1523 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1524 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1525 ; 396  |
                             1526 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1527 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1528 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1529 ; 400  |
                             1530 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1531 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1532 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1533 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1534 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1535 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1536 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1537 ; 408  |
                             1538 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1539 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1540 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1541 ; 412  |
                             1542 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1543 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1544 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1545 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1546 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1547 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1548 ; 419  |
                             1549 ; 420  |#if defined(USE_PLAYLIST5)
                             1550 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1551 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1552 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1553 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1554 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1555 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1556 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1557 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1558 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1559 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1560 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1561 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1562 ; 433  |
                             1563 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1564 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1565 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1566 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1567 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1568 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1569 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1570 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1571 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1572 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1573 ; 444  |// Events
                             1574 ; 445  |// No event
                             1575 ; 446  |#define EVENT_NONE 0x000001   
                             1576 ; 447  |// A message has been posted
                             1577 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1578 ; 449  |// Run if wait time elapsed
                             1579 ; 450  |#define EVENT_TIMER 0x000004   
                             1580 ; 451  |// Run if a button event occured
                             1581 ; 452  |#define EVENT_BUTTON 0x000008   
                             1582 ; 453  |// Run if a background event occured
                             1583 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1584 ; 455  |// The executive should immediately repeat this module
                             1585 ; 456  |#define EVENT_REPEAT 0x000020   
                             1586 ; 457  |// Run the module's init routine
                             1587 ; 458  |#define EVENT_INIT 0x800000   
                             1588 ; 459  |
                             1589 ; 460  |#define EVENT_NONE_BITPOS 0
                             1590 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1591 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1592 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1593 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1594 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1595 ; 466  |#define EVENT_INIT_BITPOS 23
                             1596 ; 467  |
                             1597 ; 468  |// Parser Message Buffers
                             1598 ; 469  |#define ParserPlayBit 0
                             1599 ; 470  |#define ButtonPressBit 1
                             1600 ; 471  |#define ParserRwndBit 1
                             1601 ; 472  |#define ParserFfwdBit 2
                             1602 ; 473  |
                             1603 ; 474  |//NextSong Message Parameters
                             1604 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1605 ; 476  |#define NEXT_SONG 2             
                             1606 ; 477  |// ButtonPressBit1 cleared
                             1607 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1608 ; 479  |// ButtonPressBit1 set
                             1609 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1610 ; 481  |// NextSong + Ffwd
                             1611 ; 482  |#define NEXT_SONG_FFWD 4          
                             1612 ; 483  |
                             1613 ; 484  |//PrevSong Message Parameters
                             1614 ; 485  |// PrevSong + Stopped
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1615 ; 486  |#define PREV_SONG 0          
                             1616 ; 487  |// PrevSong + Play
                             1617 ; 488  |#define PREV_SONG_PLAY 1          
                             1618 ; 489  |// PrevSong + Rwnd
                             1619 ; 490  |#define PREV_SONG_RWND 2          
                             1620 ; 491  |
                             1621 ; 492  |
                             1622 ; 493  |
                             1623 ; 494  |
                             1624 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1625 ; 496  |
                             1626 ; 497  |
                             1627 
                             1629 
                             1630 ; 9    |#include "resource.h"
                             1631 
                             1633 
                             1634 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1635 ; 2    |//  Do not edit it directly.
                             1636 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                             1637 ; 4    |
                             1638 ; 5    |
                             1639 ; 6    |
                             1640 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                             1641 ; 8    |//  Do not edit it directly.
                             1642 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                             1643 ; 10   |
                             1644 ; 11   |
                             1645 ; 12   |
                             1646 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1647 ; 14   |//  Do not edit it directly.
                             1648 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                             1649 ; 16   |
                             1650 ; 17   |
                             1651 ; 18   |
                             1652 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1653 ; 20   |//  Do not edit it directly.
                             1654 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                             1655 ; 22   |
                             1656 ; 23   |
                             1657 ; 24   |
                             1658 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1659 ; 26   |//  Do not edit it directly.
                             1660 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                             1661 ; 28   |
                             1662 ; 29   |
                             1663 ; 30   |
                             1664 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1665 ; 32   |//  Do not edit it directly.
                             1666 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                             1667 ; 34   |
                             1668 ; 35   |
                             1669 ; 36   |
                             1670 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1671 ; 38   |//  Do not edit it directly.
                             1672 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                             1673 ; 40   |
                             1674 ; 41   |
                             1675 ; 42   |
                             1676 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1677 ; 44   |//  Do not edit it directly.
                             1678 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1679 ; 46   |
                             1680 ; 47   |
                             1681 ; 48   |
                             1682 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1683 ; 50   |//  Do not edit it directly.
                             1684 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                             1685 ; 52   |
                             1686 ; 53   |
                             1687 ; 54   |
                             1688 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1689 ; 56   |//  Do not edit it directly.
                             1690 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                             1691 ; 58   |
                             1692 ; 59   |
                             1693 ; 60   |
                             1694 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1695 ; 62   |//  Do not edit it directly.
                             1696 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                             1697 ; 64   |
                             1698 ; 65   |
                             1699 ; 66   |
                             1700 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1701 ; 68   |//  Do not edit it directly.
                             1702 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                             1703 ; 70   |
                             1704 ; 71   |
                             1705 ; 72   |
                             1706 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1707 ; 74   |//  Do not edit it directly.
                             1708 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                             1709 ; 76   |
                             1710 ; 77   |
                             1711 ; 78   |
                             1712 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1713 ; 80   |//  Do not edit it directly.
                             1714 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                             1715 ; 82   |
                             1716 ; 83   |
                             1717 ; 84   |
                             1718 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1719 ; 86   |//  Do not edit it directly.
                             1720 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                             1721 ; 88   |
                             1722 ; 89   |
                             1723 ; 90   |
                             1724 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1725 ; 92   |//  Do not edit it directly.
                             1726 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                             1727 ; 94   |
                             1728 ; 95   |
                             1729 ; 96   |
                             1730 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                             1731 ; 98   |//  Do not edit it directly.
                             1732 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                             1733 ; 100  |
                             1734 ; 101  |
                             1735 ; 102  |
                             1736 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1737 ; 104  |//  Do not edit it directly.
                             1738 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                             1739 ; 106  |
                             1740 ; 107  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1741 ; 108  |
                             1742 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1743 ; 110  |//  Do not edit it directly.
                             1744 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                             1745 ; 112  |
                             1746 ; 113  |
                             1747 ; 114  |
                             1748 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1749 ; 116  |//  Do not edit it directly.
                             1750 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                             1751 ; 118  |
                             1752 ; 119  |
                             1753 ; 120  |
                             1754 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                             1755 ; 122  |//  Do not edit it directly.
                             1756 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                             1757 ; 124  |
                             1758 ; 125  |
                             1759 ; 126  |
                             1760 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                             1761 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                             1762 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                             1763 ; 130  |// LCD example resource listing
                             1764 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                             1765 ; 132  |
                             1766 ; 133  |#if (!defined(resources))
                             1767 ; 134  |#define resources 1
                             1768 ; 135  |
                             1769 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                             1770 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                             1771 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             1772 ; 139  |
                             1773 ; 140  |#define VERSION_MAJOR 3
                             1774 ; 141  |#define VERSION_MIDDLE 200
                             1775 ; 142  |#define VERSION_MINOR 910
                             1776 ; 143  |
                             1777 ; 144  |#define LCD_SEG_OFFSET 0x000000
                             1778 ; 145  |#define NUMBER_OF_PRESETS 10
                             1779 ; 146  |
                             1780 ; 147  |
                             1781 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             1782 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                             1783 ; 150  |//  the resource index cache if it was added.
                             1784 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                             1785 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             1786 ; 153  |
                             1787 ; 154  |//$FILENAME searchdirectory.src
                             1788 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                             1789 ; 156  |//$FILENAME shortdirmatch.src
                             1790 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                             1791 ; 158  |//$FILENAME fopen.src
                             1792 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                             1793 ; 160  |//$FILENAME musicmenu.src
                             1794 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                             1795 ; 162  |//$FILENAME changepath.src
                             1796 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                             1797 ; 164  |//$FILENAME _openandverifyslot.src
                             1798 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                             1799 ; 166  |//$FILENAME _loadslot.src
                             1800 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                             1801 ; 168  |//$FILENAME getname.src
                             1802 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1803 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                             1804 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                             1805 ; 172  |//$FILENAME sethandleforsearch.src
                             1806 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                             1807 ; 174  |//$FILENAME wmaWrap.src
                             1808 ; 175  |#define RSRC_WMADEC_CODE 11    
                             1809 ; 176  |//$FILENAME extractfilename.src
                             1810 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                             1811 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                             1812 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                             1813 ; 180  |//$FILENAME SoftTimerMod.src
                             1814 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                             1815 ; 182  |//$FILENAME GetShortfilename.src
                             1816 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                             1817 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
                             1818 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                             1819 ; 186  |//$FILENAME playerstatemachine.src
                             1820 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                             1821 ; 188  |//$FILENAME SysMod.src
                             1822 ; 189  |#define RSRC_SYSMOD_CODE 18    
                             1823 ; 190  |//$FILENAME drm_b64_decodew.src
                             1824 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                             1825 ; 192  |//$FILENAME discardtrailigperiods.src
                             1826 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                             1827 ; 194  |//$FILENAME uppercase.src
                             1828 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                             1829 ; 196  |//$FILENAME strlength.src
                             1830 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                             1831 ; 198  |//$FILENAME ConverToShortname.src
                             1832 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                             1833 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                             1834 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                             1835 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                             1836 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                             1837 ; 204  |//$FILENAME drm_sst_closekey.src
                             1838 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                             1839 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                             1840 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                             1841 ; 208  |//$FILENAME freehandle.src
                             1842 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                             1843 ; 210  |//$FILENAME searchfreehandleallocate.src
                             1844 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                             1845 ; 212  |//$FILENAME _parselicenseattributes.src
                             1846 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                             1847 ; 214  |//$FILENAME variablesecstategetorset.src
                             1848 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                             1849 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                             1850 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                             1851 ; 218  |//$FILENAME drm_mgr_initialize.src
                             1852 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                             1853 ; 220  |//$FILENAME display.src
                             1854 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                             1855 ; 222  |//$FILENAME DisplayModule.src
                             1856 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                             1857 ; 224  |//$FILENAME extractpath.src
                             1858 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                             1859 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                             1860 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                             1861 ; 228  |//$FILENAME _getprivatekey.src
                             1862 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                             1863 ; 230  |//$FILENAME drm_hds_opennamespace.src
                             1864 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1865 ; 232  |//$FILENAME drm_hds_openslot.src
                             1866 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                             1867 ; 234  |//$FILENAME fclose.src
                             1868 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                             1869 ; 236  |//$FILENAME drm_cphr_init.src
                             1870 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                             1871 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                             1872 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                             1873 ; 240  |//$FILENAME drm_mgr_bind.src
                             1874 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                             1875 ; 242  |//$FILENAME _decryptcontentkey.src
                             1876 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                             1877 ; 244  |//$FILENAME drm_mac_inv32.src
                             1878 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                             1879 ; 246  |//$FILENAME drm_lic_getattribute.src
                             1880 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                             1881 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                             1882 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                             1883 ; 250  |//$FILENAME drm_dcp_getattribute.src
                             1884 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                             1885 ; 252  |//$FILENAME effectsmodules.src
                             1886 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                             1887 ; 254  |//$FILENAME janusx.src
                             1888 ; 255  |#define RSRC_JANUSX_CODE 51    
                             1889 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                             1890 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                             1891 ; 258  |//$FILENAME eval.src
                             1892 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                             1893 ; 260  |//$FILENAME _verifyslothash.src
                             1894 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                             1895 ; 262  |//$FILENAME januscommon.src
                             1896 ; 263  |#define RSRC_JANUS_COMMON 55    
                             1897 ; 264  |//$FILENAME changecase.src
                             1898 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                             1899 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                             1900 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                             1901 ; 268  |//$FILENAME _loadlicenseattributes.src
                             1902 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                             1903 ; 270  |//$FILENAME drm_hds_slotseek.src
                             1904 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                             1905 ; 272  |//$FILENAME drm_hds_slotwrite.src
                             1906 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                             1907 ; 274  |//$FILENAME drm_levl_performoperations.src
                             1908 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                             1909 ; 276  |//$FILENAME drm_lic_verifysignature.src
                             1910 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                             1911 ; 278  |//$FILENAME drm_lst_getlicense.src
                             1912 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                             1913 ; 280  |//$FILENAME drm_utl_numbertostring.src
                             1914 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                             1915 ; 282  |//$FILENAME oem_writefile.src
                             1916 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                             1917 ; 284  |//$FILENAME drm_sst_getdata.src
                             1918 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                             1919 ; 286  |//$FILENAME updatehandlemode.src
                             1920 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                             1921 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                             1922 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                             1923 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                             1924 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                             1925 ; 292  |//$FILENAME doplay_p.src
                             1926 ; 293  |#define RSRC_DOPLAY_P 70    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1927 ; 294  |//$FILENAME fatwritep.src
                             1928 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                             1929 ; 296  |//$FILENAME findfirst.src
                             1930 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                             1931 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                             1932 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                             1933 ; 300  |//$FILENAME changetorootdirectory.src
                             1934 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                             1935 ; 302  |//$FILENAME _findkeypair.src
                             1936 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                             1937 ; 304  |//$FILENAME variablemachinegetorset.src
                             1938 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                             1939 ; 306  |//$FILENAME _hdsslotenumnext.src
                             1940 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                             1941 ; 308  |//$FILENAME getlspubkey.src
                             1942 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                             1943 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                             1944 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                             1945 ; 312  |//$FILENAME drm_utl_decodekid.src
                             1946 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                             1947 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                             1948 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                             1949 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                             1950 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                             1951 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                             1952 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                             1953 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                             1954 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                             1955 ; 322  |//$FILENAME aes_enc.src
                             1956 ; 323  |#define RSRC_AES_ENC 85    
                             1957 ; 324  |//$FILENAME getprivkey.src
                             1958 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                             1959 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                             1960 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                             1961 ; 328  |//$FILENAME playlist_codebank.src
                             1962 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                             1963 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                             1964 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                             1965 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                             1966 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                             1967 ; 334  |//$FILENAME _getdevicecert.src
                             1968 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                             1969 ; 336  |//$FILENAME drm_lic_reportactions.src
                             1970 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                             1971 ; 338  |//$FILENAME drmcrt_wcsntol.src
                             1972 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                             1973 ; 340  |//$FILENAME _basicheaderchecks.src
                             1974 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                             1975 ; 342  |//$FILENAME drm_hdr_getattribute.src
                             1976 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                             1977 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                             1978 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                             1979 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                             1980 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                             1981 ; 348  |//$FILENAME drm_lst_open.src
                             1982 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                             1983 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                             1984 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                             1985 ; 352  |//$FILENAME _verifysymmerticsignature.src
                             1986 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                             1987 ; 354  |//$FILENAME oem_openfile.src
                             1988 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1989 ; 356  |//$FILENAME _getdrmfullpathname.src
                             1990 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                             1991 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                             1992 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                             1993 ; 360  |//$FILENAME _applydiffstostore.src
                             1994 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                             1995 ; 362  |//$FILENAME drm_sst_setdata.src
                             1996 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                             1997 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                             1998 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                             1999 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                             2000 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                             2001 ; 368  |//$FILENAME playerlib_extra.src
                             2002 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                             2003 ; 370  |//$FILENAME wmaCommon.src
                             2004 ; 371  |#define RSRC_WMA_COMMON 109    
                             2005 ; 372  |//$FILENAME wmainit.src
                             2006 ; 373  |#define RSRC_WMA_INIT 110    
                             2007 ; 374  |//$FILENAME playlist2traverse_codebank.src
                             2008 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                             2009 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                             2010 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                             2011 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                             2012 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                             2013 ; 380  |//$FILENAME drm_hds_closestore.src
                             2014 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                             2015 ; 382  |//$FILENAME _hdsloadsrn.src
                             2016 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                             2017 ; 384  |//$FILENAME _loadproritizedlist.src
                             2018 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                             2019 ; 386  |//$FILENAME drm_lst_initenum.src
                             2020 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                             2021 ; 388  |//$FILENAME _loadattributesintocache.src
                             2022 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                             2023 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                             2024 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                             2025 ; 392  |
                             2026 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                             2027 ; 394  |//  Menu Modules (codebanks)
                             2028 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                             2029 ; 396  |//$FILENAME mainmenu.src
                             2030 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                             2031 ; 398  |//$FILENAME displaylists.src
                             2032 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                             2033 ; 400  |
                             2034 ; 401  |//$FILENAME voicemenu.src
                             2035 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                             2036 ; 403  |//$FILENAME fmtunermenu.src
                             2037 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                             2038 ; 405  |//$FILENAME recorderstatemachine.src
                             2039 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                             2040 ; 407  |
                             2041 ; 408  |//$FILENAME eqmenu.src
                             2042 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                             2043 ; 410  |//$FILENAME playmodemenu.src
                             2044 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                             2045 ; 412  |//$FILENAME contrastmenu.src
                             2046 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                             2047 ; 414  |//$FILENAME pwrsettingsmenu.src
                             2048 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                             2049 ; 416  |//$FILENAME timedatemenu.src
                             2050 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2051 ; 418  |//$FILENAME settimemenu.src
                             2052 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                             2053 ; 420  |//$FILENAME setdatemenu.src
                             2054 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                             2055 ; 422  |//$FILENAME settingsmenu.src
                             2056 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                             2057 ; 424  |//$FILENAME string_system_menu.src
                             2058 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                             2059 ; 426  |//$FILENAME deletemenu.src
                             2060 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                             2061 ; 428  |//$FILENAME aboutmenu.src
                             2062 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                             2063 ; 430  |
                             2064 ; 431  |//$FILENAME spectrogram.src
                             2065 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
                             2066 ; 433  |
                             2067 ; 434  |//$FILENAME motionvideomenu.src
                             2068 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                             2069 ; 436  |//$FILENAME motionvideomenuinitstate.src
                             2070 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                             2071 ; 438  |//$FILENAME jpegdisplaymenu.src
                             2072 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                             2073 ; 440  |//$FILENAME jpegmanualmenu.src
                             2074 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                             2075 ; 442  |//$FILENAME jpegthumbnailmenu.src
                             2076 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                             2077 ; 444  |//$FILENAME jpegslideshowmenu.src
                             2078 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                             2079 ; 446  |//$FILENAME albumartmenu.src
                             2080 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                             2081 ; 448  |//$FILENAME jpegfileutilextra.src
                             2082 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                             2083 ; 450  |
                             2084 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2085 ; 452  |// General Modules
                             2086 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2087 ; 454  |//$FILENAME MixMod.src
                             2088 ; 455  |#define RSRC_MIXMOD_CODE 145    
                             2089 ; 456  |//$FILENAME TunerModule.src
                             2090 ; 457  |#define RSRC_TUNER_MODULE 146    
                             2091 ; 458  |//$FILENAME geqoverlay.src
                             2092 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                             2093 ; 460  |
                             2094 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2095 ; 462  |// Decoders/Encoders
                             2096 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2097 ; 464  |//$FILENAME DecMod.src
                             2098 ; 465  |#define RSRC_DECMOD_CODE 148    
                             2099 ; 466  |//$FILENAME mp3p.src
                             2100 ; 467  |#define RSRC_MP3P_CODE 149    
                             2101 ; 468  |//$FILENAME mp3x.src
                             2102 ; 469  |#define RSRC_MP3X_CODE 150    
                             2103 ; 470  |//$FILENAME mp3y.src
                             2104 ; 471  |#define RSRC_MP3Y_CODE 151    
                             2105 ; 472  |//$FILENAME janusp.src
                             2106 ; 473  |#define RSRC_JANUSP_CODE 152    
                             2107 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                             2108 ; 475  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2109 ; 476  |//$FILENAME decadpcmimamod.src
                             2110 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                             2111 ; 478  |//$FILENAME dec_adpcmp.src
                             2112 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                             2113 ; 480  |//$FILENAME dec_adpcmx.src
                             2114 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                             2115 ; 482  |//$FILENAME dec_adpcmy.src
                             2116 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                             2117 ; 484  |
                             2118 ; 485  |//$FILENAME decadpcmsmvmod.src
                             2119 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                             2120 ; 487  |//$FILENAME dec_smvadpcmp.src
                             2121 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                             2122 ; 489  |//$FILENAME dec_smvadpcmx.src
                             2123 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
                             2124 ; 491  |//$FILENAME dec_smvadpcmy.src
                             2125 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                             2126 ; 493  |
                             2127 ; 494  |//$FILENAME encadpcmimamod.src
                             2128 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                             2129 ; 496  |//$FILENAME enc_adpcmp.src
                             2130 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                             2131 ; 498  |//$FILENAME enc_adpcmx.src
                             2132 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                             2133 ; 500  |//$FILENAME enc_adpcmy.src
                             2134 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                             2135 ; 502  |
                             2136 ; 503  |//$FILENAME jpeg_p.src
                             2137 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                             2138 ; 505  |//$FILENAME jpeg_x.src
                             2139 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                             2140 ; 507  |//$FILENAME jpeg_y.src
                             2141 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                             2142 ; 509  |//$FILENAME jpeg2_y.src
                             2143 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                             2144 ; 511  |//$FILENAME bmp2_y.src
                             2145 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                             2146 ; 513  |//$FILENAME bmp_p.src
                             2147 ; 514  |#define RSRC_BMP_DECODER_P 170    
                             2148 ; 515  |
                             2149 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                             2150 ; 517  |//$FILENAME smvjpeg_x.src
                             2151 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                             2152 ; 519  |//$FILENAME smvjpeg_y.src
                             2153 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                             2154 ; 521  |
                             2155 ; 522  |
                             2156 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2157 ; 524  |// System Settings
                             2158 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2159 ; 526  |//$FILENAME settings.src
                             2160 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                             2161 ; 528  |
                             2162 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2163 ; 530  |// Media Device Drivers
                             2164 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2165 ; 532  |//This resource is filled with garbage unless it is the MMC build
                             2166 ; 533  |//$FILENAME null.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2167 ; 534  |#define RSRC_MMCDD_CODE 174    
                             2168 ; 535  |//$FILENAME null.src
                             2169 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                             2170 ; 537  |
                             2171 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                             2172 ; 539  |//  PlayState resources
                             2173 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             2174 ; 541  |//$FILENAME play_icon_with_border.src
                             2175 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                             2176 ; 543  |//$FILENAME pause_icon_with_border.src
                             2177 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                             2178 ; 545  |//$FILENAME stop_icon_with_border.src
                             2179 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                             2180 ; 547  |//$FILENAME record_icon_with_border.src
                             2181 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
                             2182 ; 549  |//$FILENAME paused_record_icon_with_border.src
                             2183 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                             2184 ; 551  |//$FILENAME ffwd_icon_with_border.src
                             2185 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                             2186 ; 553  |//$FILENAME rwnd_icon_with_border.src
                             2187 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                             2188 ; 555  |
                             2189 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                             2190 ; 557  |//  PlayMode resources
                             2191 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                             2192 ; 559  |//$FILENAME repeatall_icon.src
                             2193 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                             2194 ; 561  |//$FILENAME repeatsong_icon.src
                             2195 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                             2196 ; 563  |//$FILENAME shuffle_icon.src
                             2197 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                             2198 ; 565  |//$FILENAME random_icon.src
                             2199 ; 566  |#define RSRC_RANDOM_ICON 186    
                             2200 ; 567  |//$FILENAME repeatallclear_icon.src
                             2201 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                             2202 ; 569  |//$FILENAME repeatsongclear_icon.src
                             2203 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                             2204 ; 571  |//$FILENAME shuffleclear_icon.src
                             2205 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                             2206 ; 573  |
                             2207 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                             2208 ; 575  |//  Battery Status
                             2209 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                             2210 ; 577  |//$FILENAME battery_00.src
                             2211 ; 578  |#define RSRC_BATTERY_00 190    
                             2212 ; 579  |//$FILENAME battery_01.src
                             2213 ; 580  |#define RSRC_BATTERY_01 191    
                             2214 ; 581  |//$FILENAME battery_02.src
                             2215 ; 582  |#define RSRC_BATTERY_02 192    
                             2216 ; 583  |//$FILENAME battery_03.src
                             2217 ; 584  |#define RSRC_BATTERY_03 193    
                             2218 ; 585  |//$FILENAME battery_04.src
                             2219 ; 586  |#define RSRC_BATTERY_04 194    
                             2220 ; 587  |//$FILENAME battery_05.src
                             2221 ; 588  |#define RSRC_BATTERY_05 195    
                             2222 ; 589  |//$FILENAME battery_06.src
                             2223 ; 590  |#define RSRC_BATTERY_06 196    
                             2224 ; 591  |//$FILENAME battery_07.src
                             2225 ; 592  |#define RSRC_BATTERY_07 197    
                             2226 ; 593  |//$FILENAME battery_08.src
                             2227 ; 594  |#define RSRC_BATTERY_08 198    
                             2228 ; 595  |//$FILENAME battery_09.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2229 ; 596  |#define RSRC_BATTERY_09 199    
                             2230 ; 597  |//$FILENAME battery_10.src
                             2231 ; 598  |#define RSRC_BATTERY_10 200    
                             2232 ; 599  |
                             2233 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                             2234 ; 601  |//  System Icons
                             2235 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                             2236 ; 603  |//$FILENAME disk_small.src
                             2237 ; 604  |#define RSRC_DISK_ICON 201    
                             2238 ; 605  |//$FILENAME lock_small.src
                             2239 ; 606  |#define RSRC_LOCK_ICON 202    
                             2240 ; 607  |//$FILENAME icon_music_mode.src
                             2241 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                             2242 ; 609  |//$FILENAME icon_voice_mode.src
                             2243 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
                             2244 ; 611  |
                             2245 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2246 ; 613  |// Volume Bitmaps
                             2247 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2248 ; 615  |//$FILENAME icon_vol_00.src
                             2249 ; 616  |#define RSRC_ICON_VOL_00 205    
                             2250 ; 617  |//$FILENAME icon_vol_01.src
                             2251 ; 618  |#define RSRC_ICON_VOL_01 206    
                             2252 ; 619  |//$FILENAME icon_vol_02.src
                             2253 ; 620  |#define RSRC_ICON_VOL_02 207    
                             2254 ; 621  |//$FILENAME icon_vol_03.src
                             2255 ; 622  |#define RSRC_ICON_VOL_03 208    
                             2256 ; 623  |//$FILENAME icon_vol_04.src
                             2257 ; 624  |#define RSRC_ICON_VOL_04 209    
                             2258 ; 625  |//$FILENAME icon_vol_05.src
                             2259 ; 626  |#define RSRC_ICON_VOL_05 210    
                             2260 ; 627  |//$FILENAME icon_vol_06.src
                             2261 ; 628  |#define RSRC_ICON_VOL_06 211    
                             2262 ; 629  |//$FILENAME icon_vol_07.src
                             2263 ; 630  |#define RSRC_ICON_VOL_07 212    
                             2264 ; 631  |//$FILENAME icon_vol_08.src
                             2265 ; 632  |#define RSRC_ICON_VOL_08 213    
                             2266 ; 633  |//$FILENAME icon_vol_09.src
                             2267 ; 634  |#define RSRC_ICON_VOL_09 214    
                             2268 ; 635  |//$FILENAME icon_vol_10.src
                             2269 ; 636  |#define RSRC_ICON_VOL_10 215    
                             2270 ; 637  |//$FILENAME icon_vol_11.src
                             2271 ; 638  |#define RSRC_ICON_VOL_11 216    
                             2272 ; 639  |//$FILENAME icon_vol_12.src
                             2273 ; 640  |#define RSRC_ICON_VOL_12 217    
                             2274 ; 641  |//$FILENAME icon_vol_13.src
                             2275 ; 642  |#define RSRC_ICON_VOL_13 218    
                             2276 ; 643  |//$FILENAME icon_vol_14.src
                             2277 ; 644  |#define RSRC_ICON_VOL_14 219    
                             2278 ; 645  |//$FILENAME icon_vol_15.src
                             2279 ; 646  |#define RSRC_ICON_VOL_15 220    
                             2280 ; 647  |//$FILENAME icon_vol_16.src
                             2281 ; 648  |#define RSRC_ICON_VOL_16 221    
                             2282 ; 649  |//$FILENAME icon_vol_17.src
                             2283 ; 650  |#define RSRC_ICON_VOL_17 222    
                             2284 ; 651  |//$FILENAME icon_vol_18.src
                             2285 ; 652  |#define RSRC_ICON_VOL_18 223    
                             2286 ; 653  |//$FILENAME icon_vol_19.src
                             2287 ; 654  |#define RSRC_ICON_VOL_19 224    
                             2288 ; 655  |//$FILENAME icon_vol_20.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2289 ; 656  |#define RSRC_ICON_VOL_20 225    
                             2290 ; 657  |//$FILENAME icon_vol_21.src
                             2291 ; 658  |#define RSRC_ICON_VOL_21 226    
                             2292 ; 659  |//$FILENAME icon_vol_22.src
                             2293 ; 660  |#define RSRC_ICON_VOL_22 227    
                             2294 ; 661  |//$FILENAME icon_vol_23.src
                             2295 ; 662  |#define RSRC_ICON_VOL_23 228    
                             2296 ; 663  |//$FILENAME icon_vol_24.src
                             2297 ; 664  |#define RSRC_ICON_VOL_24 229    
                             2298 ; 665  |//$FILENAME icon_vol_25.src
                             2299 ; 666  |#define RSRC_ICON_VOL_25 230    
                             2300 ; 667  |//$FILENAME icon_vol_26.src
                             2301 ; 668  |#define RSRC_ICON_VOL_26 231    
                             2302 ; 669  |//$FILENAME icon_vol_27.src
                             2303 ; 670  |#define RSRC_ICON_VOL_27 232    
                             2304 ; 671  |//$FILENAME icon_vol_28.src
                             2305 ; 672  |#define RSRC_ICON_VOL_28 233    
                             2306 ; 673  |//$FILENAME icon_vol_29.src
                             2307 ; 674  |#define RSRC_ICON_VOL_29 234    
                             2308 ; 675  |//$FILENAME icon_vol_30.src
                             2309 ; 676  |#define RSRC_ICON_VOL_30 235    
                             2310 ; 677  |//$FILENAME icon_vol_31.src
                             2311 ; 678  |#define RSRC_ICON_VOL_31 236    
                             2312 ; 679  |
                             2313 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2314 ; 681  |// Splash Screen Stuff
                             2315 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2316 ; 683  |//$FILENAME st_bw1.src
                             2317 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                             2318 ; 685  |//$FILENAME siglogo1.src
                             2319 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                             2320 ; 687  |//$FILENAME siglogo2.src
                             2321 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                             2322 ; 689  |//$FILENAME siglogo3.src
                             2323 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                             2324 ; 691  |//$FILENAME siglogo4.src
                             2325 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                             2326 ; 693  |//$FILENAME siglogo5.src
                             2327 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                             2328 ; 695  |//$FILENAME siglogo6.src
                             2329 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                             2330 ; 697  |//$FILENAME siglogo7.src
                             2331 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                             2332 ; 699  |//$FILENAME siglogo8.src
                             2333 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                             2334 ; 701  |//$FILENAME siglogo9.src
                             2335 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                             2336 ; 703  |//$FILENAME siglogo10.src
                             2337 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                             2338 ; 705  |//$FILENAME siglogo11.src
                             2339 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                             2340 ; 707  |//$FILENAME siglogo12.src
                             2341 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                             2342 ; 709  |//$FILENAME siglogo13.src
                             2343 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                             2344 ; 711  |//$FILENAME siglogo.src
                             2345 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                             2346 ; 713  |
                             2347 ; 714  |//$FILENAME locked.src
                             2348 ; 715  |#define RSRC_LOCKED_SCREEN 252    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2349 ; 716  |
                             2350 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                             2351 ; 718  |//  Shutdown
                             2352 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                             2353 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                             2354 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                             2355 ; 722  |//$FILENAME status_16_6_steps_0.src
                             2356 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                             2357 ; 724  |//$FILENAME status_16_6_steps_1.src
                             2358 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                             2359 ; 726  |//$FILENAME status_16_6_steps_2.src
                             2360 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                             2361 ; 728  |//$FILENAME status_16_6_steps_3.src
                             2362 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                             2363 ; 730  |//$FILENAME status_16_6_steps_4.src
                             2364 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                             2365 ; 732  |//$FILENAME status_16_6_steps_5.src
                             2366 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                             2367 ; 734  |//$FILENAME status_16_6_steps_6.src
                             2368 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                             2369 ; 736  |
                             2370 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2371 ; 738  |// EQ
                             2372 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2373 ; 740  |//$FILENAME eq_clear_icon.src
                             2374 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                             2375 ; 742  |//$FILENAME rock_icon.src
                             2376 ; 743  |#define RSRC_ROCK_ICON 262    
                             2377 ; 744  |//$FILENAME jazz_icon.src
                             2378 ; 745  |#define RSRC_JAZZ_ICON 263    
                             2379 ; 746  |//$FILENAME classic_icon.src
                             2380 ; 747  |#define RSRC_CLASSIC_ICON 264    
                             2381 ; 748  |//$FILENAME pop_icon.src
                             2382 ; 749  |#define RSRC_POP_ICON 265    
                             2383 ; 750  |//$FILENAME custom_icon.src
                             2384 ; 751  |#define RSRC_CUSTOM_ICON 266    
                             2385 ; 752  |
                             2386 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2387 ; 754  |// AB
                             2388 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2389 ; 756  |//$FILENAME ab_mark_a.src
                             2390 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                             2391 ; 758  |//$FILENAME ab_mark_b.src
                             2392 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                             2393 ; 760  |
                             2394 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2395 ; 762  |// Menu Display Resources
                             2396 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             2397 ; 764  |//$FILENAME string_music_menu.src
                             2398 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                             2399 ; 766  |//$FILENAME string_mvideo_menu.src
                             2400 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                             2401 ; 768  |//$FILENAME string_jpeg_display_menu.src
                             2402 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                             2403 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                             2404 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2405 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                             2406 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                             2407 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                             2408 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                             2409 ; 776  |//$FILENAME string_voice_menu.src
                             2410 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                             2411 ; 778  |//$FILENAME string_audible_menu.src
                             2412 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                             2413 ; 780  |//$FILENAME string_fmtuner_menu.src
                             2414 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                             2415 ; 782  |//$FILENAME string_settings_menu.src
                             2416 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                             2417 ; 784  |//$FILENAME string_eq_menu.src
                             2418 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                             2419 ; 786  |//$FILENAME string_playmode_menu.src
                             2420 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                             2421 ; 788  |//$FILENAME string_contrast_menu.src
                             2422 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                             2423 ; 790  |//$FILENAME string_pwrsavings_menu.src
                             2424 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                             2425 ; 792  |//$FILENAME string_time_date_menu.src
                             2426 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                             2427 ; 794  |//$FILENAME string_set_time_menu.src
                             2428 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                             2429 ; 796  |//$FILENAME string_set_date_menu.src
                             2430 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                             2431 ; 798  |//$FILENAME string_exit_menu.src
                             2432 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                             2433 ; 800  |//$FILENAME string_rock_menu.src
                             2434 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                             2435 ; 802  |//$FILENAME string_pop_menu.src
                             2436 ; 803  |#define RSRC_STRING_POP_MENU 288    
                             2437 ; 804  |//$FILENAME string_classic_menu.src
                             2438 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                             2439 ; 806  |//$FILENAME string_normal_menu.src
                             2440 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                             2441 ; 808  |//$FILENAME string_jazz_menu.src
                             2442 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                             2443 ; 810  |//$FILENAME string_repeat1_menu.src
                             2444 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                             2445 ; 812  |//$FILENAME string_repeatall_menu.src
                             2446 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                             2447 ; 814  |//$FILENAME string_shuffle_menu.src
                             2448 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                             2449 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                             2450 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                             2451 ; 818  |//$FILENAME string_disable_menu.src
                             2452 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                             2453 ; 820  |//$FILENAME string_1min_menu.src
                             2454 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                             2455 ; 822  |//$FILENAME string_2min_menu.src
                             2456 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                             2457 ; 824  |//$FILENAME string_5min_menu.src
                             2458 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                             2459 ; 826  |//$FILENAME string_10min_menu.src
                             2460 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                             2461 ; 828  |//$FILENAME string_system_menu.src
                             2462 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                             2463 ; 830  |//$FILENAME string_about_menu.src
                             2464 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                             2465 ; 832  |//$FILENAME string_delete_menu.src
                             2466 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2467 ; 834  |//$FILENAME string_record_menu.src
                             2468 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                             2469 ; 836  |//$FILENAME string_spectrogram_menu.src
                             2470 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                             2471 ; 838  |
                             2472 ; 839  |//$FILENAME string_end_of_slide_show.src
                             2473 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                             2474 ; 841  |
                             2475 ; 842  |//$FILENAME string_mb.src
                             2476 ; 843  |#define RSRC_STRING_MB 307    
                             2477 ; 844  |
                             2478 ; 845  |//$FILENAME internal_media.src
                             2479 ; 846  |#define RSRC_INT_MEDIA 308    
                             2480 ; 847  |//$FILENAME external_media.src
                             2481 ; 848  |#define RSRC_EXT_MEDIA 309    
                             2482 ; 849  |
                             2483 ; 850  |//$FILENAME about_title.src
                             2484 ; 851  |#define RSRC_ABOUT_TITLE 310    
                             2485 ; 852  |//$FILENAME player_name.src
                             2486 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                             2487 ; 854  |
                             2488 ; 855  |//$FILENAME settings_title.src
                             2489 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                             2490 ; 857  |//$FILENAME jpeg_display_title.src
                             2491 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                             2492 ; 859  |//$FILENAME erase_title.src
                             2493 ; 860  |#define RSRC_ERASE_TITLE 314    
                             2494 ; 861  |
                             2495 ; 862  |//$FILENAME del_warning_no.src
                             2496 ; 863  |#define RSRC_DELETE_NO 315    
                             2497 ; 864  |//$FILENAME del_warning_yes.src
                             2498 ; 865  |#define RSRC_DELETE_YES 316    
                             2499 ; 866  |//$FILENAME del_warning_line1.src
                             2500 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                             2501 ; 868  |//$FILENAME del_warning_line2.src
                             2502 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                             2503 ; 870  |//$FILENAME lowbattery.src
                             2504 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                             2505 ; 872  |//$FILENAME vbr.src
                             2506 ; 873  |#define RSRC_VBR_BITMAP 320    
                             2507 ; 874  |
                             2508 ; 875  |//$FILENAME string_song.src
                             2509 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                             2510 ; 877  |//$FILENAME string_voice.src
                             2511 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                             2512 ; 879  |
                             2513 ; 880  |//$FILENAME time_date_title.src
                             2514 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                             2515 ; 882  |//$FILENAME set_time_title.src
                             2516 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                             2517 ; 884  |//$FILENAME set_date_title.src
                             2518 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                             2519 ; 886  |//$FILENAME string_searching.src
                             2520 ; 887  |#define RSRC_STRING_SEARCHING 326    
                             2521 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                             2522 ; 889  |//  Save Changes
                             2523 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                             2524 ; 891  |//$FILENAME save_changes_yes.src
                             2525 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                             2526 ; 893  |//$FILENAME save_changes_no.src
                             2527 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                             2528 ; 895  |//$FILENAME save_changes_cancel.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2529 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                             2530 ; 897  |//$FILENAME save_changes_clear.src
                             2531 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                             2532 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                             2533 ; 900  |//  Contrast
                             2534 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                             2535 ; 902  |//$FILENAME contrast_title.src
                             2536 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                             2537 ; 904  |//$FILENAME contrast_frame.src
                             2538 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                             2539 ; 906  |//$FILENAME contrast_level0.src
                             2540 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                             2541 ; 908  |//$FILENAME contrast_level1.src
                             2542 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                             2543 ; 910  |//$FILENAME contrast_level2.src
                             2544 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                             2545 ; 912  |//$FILENAME contrast_level3.src
                             2546 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                             2547 ; 914  |//$FILENAME contrast_level4.src
                             2548 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                             2549 ; 916  |//$FILENAME contrast_level5.src
                             2550 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                             2551 ; 918  |//$FILENAME contrast_level6.src
                             2552 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                             2553 ; 920  |//$FILENAME contrast_level7.src
                             2554 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                             2555 ; 922  |//$FILENAME contrast_level8.src
                             2556 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                             2557 ; 924  |//$FILENAME contrast_level9.src
                             2558 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                             2559 ; 926  |//$FILENAME contrast_level10.src
                             2560 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                             2561 ; 928  |
                             2562 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2563 ; 930  |// Funclets
                             2564 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2565 ; 932  |//$FILENAME Funclet_SetRTC.src
                             2566 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                             2567 ; 934  |//$FILENAME Funclet_InitRTC.src
                             2568 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                             2569 ; 936  |//$FILENAME Funclet_ReadRTC.src
                             2570 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                             2571 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                             2572 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                             2573 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                             2574 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                             2575 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                             2576 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                             2577 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                             2578 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                             2579 ; 946  |//$FILENAME Funclet_AnalogInit.src
                             2580 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                             2581 ; 948  |//$FILENAME Funclet_UsbConnected.src
                             2582 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                             2583 ; 950  |//$FILENAME Funclet_ButtonInit.src
                             2584 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                             2585 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                             2586 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                             2587 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                             2588 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2589 ; 956  |//$FILENAME Funclet_StartProject.src
                             2590 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                             2591 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                             2592 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                             2593 ; 960  |//$FILENAME null.src
                             2594 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                             2595 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                             2596 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                             2597 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                             2598 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                             2599 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                             2600 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                             2601 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                             2602 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                             2603 ; 970  |//$FILENAME null.src
                             2604 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                             2605 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                             2606 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                             2607 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                             2608 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                             2609 ; 976  |//$FILENAME null.src
                             2610 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                             2611 ; 978  |//$FILENAME null.src
                             2612 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                             2613 ; 980  |//$FILENAME null.src
                             2614 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                             2615 ; 982  |//$FILENAME null.src
                             2616 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                             2617 ; 984  |//$FILENAME null.src
                             2618 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                             2619 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                             2620 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                             2621 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                             2622 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                             2623 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                             2624 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                             2625 ; 992  |//$FILENAME null.src
                             2626 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                             2627 ; 994  |//$FILENAME null.src
                             2628 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                             2629 ; 996  |//$FILENAME Funclet_SaveSettings.src
                             2630 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                             2631 ; 998  |//$FILENAME Funclet_LoadSettings.src
                             2632 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                             2633 ; 1000 |///////////////////////////////////////////////////////////////
                             2634 ; 1001 |// Sanyo FM Tuner Fuclet
                             2635 ; 1002 |///////////////////////////////////////////////////////////////
                             2636 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                             2637 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                             2638 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                             2639 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                             2640 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                             2641 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                             2642 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                             2643 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2644 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                             2645 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                             2646 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                             2647 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                             2648 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                             2649 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                             2650 ; 1017 |
                             2651 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2652 ; 1019 |// WMA Resources
                             2653 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2654 ; 1021 |//$FILENAME wmaCore.src
                             2655 ; 1022 |#define RSRC_WMA_CORE 378    
                             2656 ; 1023 |//$FILENAME wmaMidLow.src
                             2657 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                             2658 ; 1025 |//$FILENAME wmaHigh.src
                             2659 ; 1026 |#define RSRC_WMA_HIGH 380    
                             2660 ; 1027 |//$FILENAME wmaHighMid.src
                             2661 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                             2662 ; 1029 |//$FILENAME wmaMid.src
                             2663 ; 1030 |#define RSRC_WMA_MID 382    
                             2664 ; 1031 |//$FILENAME wmaLow.src
                             2665 ; 1032 |#define RSRC_WMA_LOW 383    
                             2666 ; 1033 |//$FILENAME wmaX1mem.src
                             2667 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                             2668 ; 1035 |//$FILENAME wmaYmem.src
                             2669 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                             2670 ; 1037 |//$FILENAME wmaLXmem.src
                             2671 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                             2672 ; 1039 |//$FILENAME wmaLYmem.src
                             2673 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                             2674 ; 1041 |//$FILENAME wmaHuff44Qb.src
                             2675 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                             2676 ; 1043 |//$FILENAME wmaHuff44Ob.src
                             2677 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                             2678 ; 1045 |//$FILENAME wmaHuff16Ob.src
                             2679 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                             2680 ; 1047 |//$FILENAME drmpdcommon.src
                             2681 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                             2682 ; 1049 |//$FILENAME januswmasupport.src
                             2683 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                             2684 ; 1051 |//$FILENAME wmalicenseinit.src
                             2685 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                             2686 ; 1053 |//$FILENAME wma_tables.src
                             2687 ; 1054 |#define RSRC_WMA_TABLES 394    
                             2688 ; 1055 |//$FILENAME janus_tables.src
                             2689 ; 1056 |#define RSRC_JANUS_TABLES 395    
                             2690 ; 1057 |//$FILENAME wma_constants.src
                             2691 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                             2692 ; 1059 |//$FILENAME janus_constants.src
                             2693 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                             2694 ; 1061 |//$FILENAME janus_xmem.src
                             2695 ; 1062 |#define RSRC_JANUS_X 398    
                             2696 ; 1063 |//$FILENAME janusy_data.src
                             2697 ; 1064 |#define RSRC_JANUSY_DATA 399    
                             2698 ; 1065 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2699 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2700 ; 1067 |// Fonts -- these are last because they are very large
                             2701 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             2702 ; 1069 |//$FILENAME font_table.src
                             2703 ; 1070 |#define RSRC_FONT_TABLE 400    
                             2704 ; 1071 |//$FILENAME font_PGM.src
                             2705 ; 1072 |#define RSRC_PGM_8 401    
                             2706 ; 1073 |//$FILENAME font_SGMs.src
                             2707 ; 1074 |#define RSRC_SGMS_8 402    
                             2708 ; 1075 |//$FILENAME font_script_00.src
                             2709 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                             2710 ; 1077 |//$FILENAME font_scripts.src
                             2711 ; 1078 |#define RSRC_SCRIPTS_8 404    
                             2712 ; 1079 |//$FILENAME font_PDM.src
                             2713 ; 1080 |#define RSRC_PDM 405    
                             2714 ; 1081 |//$FILENAME font_SDMs.src
                             2715 ; 1082 |#define RSRC_SDMS 406    
                             2716 ; 1083 |//$FILENAME bitmap_warning.src
                             2717 ; 1084 |#define RSRC_WARNING 407    
                             2718 ; 1085 |//$FILENAME bitmap_device_full.src
                             2719 ; 1086 |#define RSRC_DEVICE_FULL 408    
                             2720 ; 1087 |
                             2721 ; 1088 |
                             2722 ; 1089 |//$FILENAME lcd_controller_init.src
                             2723 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                             2724 ; 1091 |
                             2725 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                             2726 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                             2727 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                             2728 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                             2729 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                             2730 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                             2731 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                             2732 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                             2733 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                             2734 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                             2735 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                             2736 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                             2737 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                             2738 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                             2739 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                             2740 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                             2741 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                             2742 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                             2743 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                             2744 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                             2745 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                             2746 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                             2747 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                             2748 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                             2749 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                             2750 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                             2751 ; 1118 |
                             2752 ; 1119 |
                             2753 ; 1120 |//$FILENAME sysrecord.src
                             2754 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                             2755 ; 1122 |
                             2756 ; 1123 |//$FILENAME string_record_settings.src
                             2757 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                             2758 ; 1125 |//$FILENAME string_sample_rate.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2759 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                             2760 ; 1127 |//$FILENAME string_encoder.src
                             2761 ; 1128 |#define RSRC_STRING_ENCODER 426    
                             2762 ; 1129 |//$FILENAME string_adpcm.src
                             2763 ; 1130 |#define RSRC_STRING_ADPCM 427    
                             2764 ; 1131 |//$FILENAME string_msadpcm.src
                             2765 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                             2766 ; 1133 |//$FILENAME string_imadpcm.src
                             2767 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                             2768 ; 1135 |//$FILENAME string_pcm.src
                             2769 ; 1136 |#define RSRC_STRING_PCM 430    
                             2770 ; 1137 |//$FILENAME string_internal.src
                             2771 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                             2772 ; 1139 |//$FILENAME string_external.src
                             2773 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
                             2774 ; 1141 |//$FILENAME string_device.src
                             2775 ; 1142 |#define RSRC_STRING_DEVICE 433    
                             2776 ; 1143 |//$FILENAME string_source.src
                             2777 ; 1144 |#define RSRC_STRING_SOURCE 434    
                             2778 ; 1145 |//$FILENAME string_microphone.src
                             2779 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                             2780 ; 1147 |//$FILENAME string_linein.src
                             2781 ; 1148 |#define RSRC_STRING_LINEIN 436    
                             2782 ; 1149 |//$FILENAME string_bits.src
                             2783 ; 1150 |#define RSRC_STRING_BITS 437    
                             2784 ; 1151 |//$FILENAME string_4.src
                             2785 ; 1152 |#define RSRC_STRING_4 438    
                             2786 ; 1153 |//$FILENAME string_8.src
                             2787 ; 1154 |#define RSRC_STRING_8 439    
                             2788 ; 1155 |//$FILENAME string_16.src
                             2789 ; 1156 |#define RSRC_STRING_16 440    
                             2790 ; 1157 |//$FILENAME string_24.src
                             2791 ; 1158 |#define RSRC_STRING_24 441    
                             2792 ; 1159 |//$FILENAME string_fm.src
                             2793 ; 1160 |#define RSRC_STRING_FM 442    
                             2794 ; 1161 |//$FILENAME string_mono.src
                             2795 ; 1162 |#define RSRC_STRING_MONO 443    
                             2796 ; 1163 |//$FILENAME string_stereo.src
                             2797 ; 1164 |#define RSRC_STRING_STEREO 444    
                             2798 ; 1165 |//$FILENAME string_8000hz.src
                             2799 ; 1166 |#define RSRC_STRING_8000HZ 445    
                             2800 ; 1167 |//$FILENAME string_11025hz.src
                             2801 ; 1168 |#define RSRC_STRING_11025HZ 446    
                             2802 ; 1169 |//$FILENAME string_16000hz.src
                             2803 ; 1170 |#define RSRC_STRING_16000HZ 447    
                             2804 ; 1171 |//$FILENAME string_22050hz.src
                             2805 ; 1172 |#define RSRC_STRING_22050HZ 448    
                             2806 ; 1173 |//$FILENAME string_32000hz.src
                             2807 ; 1174 |#define RSRC_STRING_32000HZ 449    
                             2808 ; 1175 |//$FILENAME string_44100hz.src
                             2809 ; 1176 |#define RSRC_STRING_44100HZ 450    
                             2810 ; 1177 |//$FILENAME string_48000hz.src
                             2811 ; 1178 |#define RSRC_STRING_48000HZ 451    
                             2812 ; 1179 |//$FILENAME string_channels.src
                             2813 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                             2814 ; 1181 |//$FILENAME string_spaces.src
                             2815 ; 1182 |#define RSRC_STRING_SPACES 453    
                             2816 ; 1183 |//$FILENAME slider_bar.src
                             2817 ; 1184 |#define RSRC_SLIDER_BAR 454    
                             2818 ; 1185 |//$FILENAME slider_bar_inv.src
                             2819 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                             2820 ; 1187 |//$FILENAME slider_track.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2821 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                             2822 ; 1189 |//$FILENAME string_no_files.src
                             2823 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                             2824 ; 1191 |
                             2825 ; 1192 |/////////////////////////////////////////////////////////////////////
                             2826 ; 1193 |//  Time and Date Resource Strings
                             2827 ; 1194 |/////////////////////////////////////////////////////////////////////
                             2828 ; 1195 |//$FILENAME string_sunday.src
                             2829 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                             2830 ; 1197 |//$FILENAME string_monday.src
                             2831 ; 1198 |#define RSRC_STRING_MONDAY 459    
                             2832 ; 1199 |//$FILENAME string_tuesday.src
                             2833 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                             2834 ; 1201 |//$FILENAME string_wednesday.src
                             2835 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
                             2836 ; 1203 |//$FILENAME string_thursday.src
                             2837 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                             2838 ; 1205 |//$FILENAME string_friday.src
                             2839 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                             2840 ; 1207 |//$FILENAME string_saturday.src
                             2841 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                             2842 ; 1209 |//$FILENAME string_am.src
                             2843 ; 1210 |#define RSRC_STRING_AM 465    
                             2844 ; 1211 |//$FILENAME string_pm.src
                             2845 ; 1212 |#define RSRC_STRING_PM 466    
                             2846 ; 1213 |//$FILENAME string_amclear.src
                             2847 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                             2848 ; 1215 |//$FILENAME string_slash.src
                             2849 ; 1216 |#define RSRC_STRING_SLASH 468    
                             2850 ; 1217 |//$FILENAME string_colon.src
                             2851 ; 1218 |#define RSRC_STRING_COLON 469    
                             2852 ; 1219 |//$FILENAME string_12hour.src
                             2853 ; 1220 |#define RSRC_STRING_12HOUR 470    
                             2854 ; 1221 |//$FILENAME string_24hour.src
                             2855 ; 1222 |#define RSRC_STRING_24HOUR 471    
                             2856 ; 1223 |//$FILENAME string_format.src
                             2857 ; 1224 |#define RSRC_STRING_FORMAT 472    
                             2858 ; 1225 |//$FILENAME string_mmddyyyy.src
                             2859 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                             2860 ; 1227 |//$FILENAME string_ddmmyyyy.src
                             2861 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                             2862 ; 1229 |//$FILENAME string_yyyymmdd.src
                             2863 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                             2864 ; 1231 |//$FILENAME string_ok.src
                             2865 ; 1232 |#define RSRC_STRING_OK 476    
                             2866 ; 1233 |//$FILENAME string_cancel.src
                             2867 ; 1234 |#define RSRC_STRING_CANCEL 477    
                             2868 ; 1235 |//$FILENAME negative_sign.src
                             2869 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                             2870 ; 1237 |//$FILENAME string_dec_pt5.src
                             2871 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                             2872 ; 1239 |//$FILENAME string_dec_pt0.src
                             2873 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                             2874 ; 1241 |//$FILENAME string_db.src
                             2875 ; 1242 |#define RSRC_DB_STRING 481    
                             2876 ; 1243 |//$FILENAME string_hz2.src
                             2877 ; 1244 |#define RSRC_HZ2_STRING 482    
                             2878 ; 1245 |
                             2879 ; 1246 |
                             2880 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                             2881 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                             2882 ; 1249 |//$FILENAME metadata_codebank.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2883 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                             2884 ; 1251 |//$FILENAME mp3metadata_codebank.src
                             2885 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                             2886 ; 1253 |//$FILENAME wmametadata_codebank.src
                             2887 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                             2888 ; 1255 |//$FILENAME wavmetadata_codebank.src
                             2889 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                             2890 ; 1257 |//$FILENAME smvmetadata_codebank.src
                             2891 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                             2892 ; 1259 |//$FILENAME playlist2init_codebank.src
                             2893 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                             2894 ; 1261 |
                             2895 ; 1262 |//$FILENAME delete_successful.src
                             2896 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                             2897 ; 1264 |//$FILENAME delete_error.src
                             2898 ; 1265 |#define RSRC_DELETE_ERROR 491    
                             2899 ; 1266 |//$FILENAME lic_expired.src
                             2900 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                             2901 ; 1268 |//$FILENAME id3v2_codebank.src
                             2902 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                             2903 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                             2904 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                             2905 ; 1272 |//$FILENAME lyrics3_codebank.src
                             2906 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                             2907 ; 1274 |//$FILENAME lrc_codebank.src
                             2908 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                             2909 ; 1276 |//$FILENAME lyrics_api_codebank.src
                             2910 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                             2911 ; 1278 |//$FILENAME wmalyrics_codebank.src
                             2912 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                             2913 ; 1280 |//$FILENAME apicframe_codebank.src
                             2914 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                             2915 ; 1282 |
                             2916 ; 1283 |//$FILENAME exmediaerror1.src
                             2917 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                             2918 ; 1285 |//$FILENAME exmediaerror2.src
                             2919 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                             2920 ; 1287 |//$FILENAME inmediaerror1.src
                             2921 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                             2922 ; 1289 |
                             2923 ; 1290 |//$FILENAME backlight_title.src
                             2924 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                             2925 ; 1292 |//$FILENAME backlight_state_on.src
                             2926 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                             2927 ; 1294 |//$FILENAME backlight_state_off.src
                             2928 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                             2929 ; 1296 |//$FILENAME backlightmenu.src
                             2930 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                             2931 ; 1298 |//$FILENAME string_backlight_menu.src
                             2932 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                             2933 ; 1300 |
                             2934 ; 1301 |//$FILENAME enc_mp3mod.src
                             2935 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                             2936 ; 1303 |//$FILENAME enc_mp3p.src
                             2937 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                             2938 ; 1305 |//$FILENAME enc_mp3x.src
                             2939 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                             2940 ; 1307 |//$FILENAME enc_mp3y.src
                             2941 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                             2942 ; 1309 |//$FILENAME mp3_implementation.src
                             2943 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                             2944 ; 1311 |//$FILENAME string_mp3.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2945 ; 1312 |#define RSRC_STRING_MP3 513    
                             2946 ; 1313 |//$FILENAME string_all.src
                             2947 ; 1314 |#define RSRC_STRING_ALL 514    
                             2948 ; 1315 |
                             2949 ; 1316 |//$FILENAME mediastartup.src
                             2950 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                             2951 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                             2952 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                             2953 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                             2954 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                             2955 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                             2956 ; 1323 |
                             2957 ; 1324 |//$FILENAME nanddatadriveinit.src
                             2958 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                             2959 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
                             2960 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                             2961 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                             2962 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                             2963 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                             2964 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                             2965 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                             2966 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                             2967 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                             2968 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                             2969 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                             2970 ; 1337 |
                             2971 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                             2972 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                             2973 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                             2974 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                             2975 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                             2976 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                             2977 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                             2978 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                             2979 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                             2980 ; 1347 |
                             2981 ; 1348 |//$FILENAME vbr_codebank.src
                             2982 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                             2983 ; 1350 |
                             2984 ; 1351 |//$FILENAME string_recordtest_menu.src
                             2985 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                             2986 ; 1353 |//$FILENAME string_recordtest_duration.src
                             2987 ; 1354 |#define RSRC_STRING_DURATION 520    
                             2988 ; 1355 |//$FILENAME string_recordtest_time5.src
                             2989 ; 1356 |#define RSRC_STRING_TIME5 521    
                             2990 ; 1357 |//$FILENAME string_recordtest_time10.src
                             2991 ; 1358 |#define RSRC_STRING_TIME10 522    
                             2992 ; 1359 |//$FILENAME string_recordtest_time30.src
                             2993 ; 1360 |#define RSRC_STRING_TIME30 523    
                             2994 ; 1361 |//$FILENAME string_recordtest_time60.src
                             2995 ; 1362 |#define RSRC_STRING_TIME60 524    
                             2996 ; 1363 |//$FILENAME string_recordtest_time300.src
                             2997 ; 1364 |#define RSRC_STRING_TIME300 525    
                             2998 ; 1365 |//$FILENAME string_recordtest_time600.src
                             2999 ; 1366 |#define RSRC_STRING_TIME600 526    
                             3000 ; 1367 |
                             3001 ; 1368 |//$FILENAME test_title.src
                             3002 ; 1369 |#define RSRC_TEST_TITLE 527    
                             3003 ; 1370 |//$FILENAME testmenu.src
                             3004 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                             3005 ; 1372 |
                             3006 ; 1373 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3007 ; 1374 |//$FILENAME mmcmediastartup.src
                             3008 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                             3009 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                             3010 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                             3011 ; 1378 |//$FILENAME mmcinfo.src
                             3012 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                             3013 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                             3014 ; 1381 |//$FILENAME mmcerase.src
                             3015 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                             3016 ; 1383 |
                             3017 ; 1384 |
                             3018 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                             3019 ; 1386 |
                             3020 ; 1387 |//$FILENAME mmcenumerate.src
                             3021 ; 1388 |#define RSRC_MMCENUMERATE 532    
                             3022 ; 1389 |//$FILENAME mmcresetdevice.src
                             3023 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                             3024 ; 1391 |//$FILENAME mmcprocesscsd.src
                             3025 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                             3026 ; 1393 |//$FILENAME mmcprocesscid.src
                             3027 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                             3028 ; 1395 |//$FILENAME mmcprocesscid2.src
                             3029 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                             3030 ; 1397 |//$FILENAME mmcdetectpresence.src
                             3031 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                             3032 ; 1399 |//$FILENAME mmcserialnumberinit.src
                             3033 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                             3034 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                             3035 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                             3036 ; 1403 |
                             3037 ; 1404 |//$FILENAME mmcread.src
                             3038 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                             3039 ; 1406 |//$FILENAME mmcmediainit.src
                             3040 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                             3041 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                             3042 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                             3043 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                             3044 ; 1411 |//$FILENAME mmcdatadriveerase.src
                             3045 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                             3046 ; 1413 |
                             3047 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                             3048 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                             3049 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                             3050 ; 1417 |
                             3051 ; 1418 |
                             3052 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                             3053 ; 1420 |//  File system
                             3054 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                             3055 ; 1422 |//$FILENAME arrangefilename.src
                             3056 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                             3057 ; 1424 |//$FILENAME clearcluster.src
                             3058 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                             3059 ; 1426 |//$FILENAME createdirectory.src
                             3060 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                             3061 ; 1428 |//$FILENAME deletecontent.src
                             3062 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                             3063 ; 1430 |//$FILENAME deleterecord.src
                             3064 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                             3065 ; 1432 |//$FILENAME fastopen.src
                             3066 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                             3067 ; 1434 |//$FILENAME fcreate.src
                             3068 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3069 ; 1436 |//$FILENAME filegetattrib.src
                             3070 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                             3071 ; 1438 |//$FILENAME filegetdate.src
                             3072 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                             3073 ; 1440 |//$FILENAME filesetattrib.src
                             3074 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                             3075 ; 1442 |//$FILENAME filesetdate.src
                             3076 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                             3077 ; 1444 |//$FILENAME fsinit.src
                             3078 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                             3079 ; 1446 |//$FILENAME fsshutdown.src
                             3080 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                             3081 ; 1448 |//$FILENAME readdevicerecord.src
                             3082 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                             3083 ; 1450 |//$FILENAME checkspaceinrootdir.src
                             3084 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                             3085 ; 1452 |//$FILENAME setcwdhandle.src
                             3086 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                             3087 ; 1454 |//$FILENAME fsdriveinit.src
                             3088 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                             3089 ; 1456 |//$FILENAME fsclearBuf.src
                             3090 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                             3091 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                             3092 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                             3093 ; 1460 |//$FILENAME fgetfasthandle.src
                             3094 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                             3095 ; 1462 |//$FILENAME ishandlewriteallocated.src
                             3096 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                             3097 ; 1464 |//$FILENAME isfileopen.src
                             3098 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                             3099 ; 1466 |//$FILENAME iscurrworkdir.src
                             3100 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                             3101 ; 1468 |//$FILENAME chdir.src
                             3102 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                             3103 ; 1470 |//$FILENAME chdirFromOffset.src
                             3104 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                             3105 ; 1472 |//$FILENAME deletetree.src
                             3106 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                             3107 ; 1474 |//$FILENAME deleteallrecords.src
                             3108 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                             3109 ; 1476 |//$FILENAME cleardata.src
                             3110 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                             3111 ; 1478 |//$FILENAME changetolowleveldir.src
                             3112 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                             3113 ; 1480 |//$FILENAME getrecordnumber.src
                             3114 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                             3115 ; 1482 |//$FILENAME fileremove.src
                             3116 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                             3117 ; 1484 |//$FILENAME charactersearch.src
                             3118 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                             3119 ; 1486 |//$FILENAME stringcompare.src
                             3120 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                             3121 ; 1488 |//$FILENAME fopenw.src
                             3122 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                             3123 ; 1490 |//$FILENAME fremove.src
                             3124 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                             3125 ; 1492 |//$FILENAME fremovew.src
                             3126 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                             3127 ; 1494 |//$FILENAME mkdir.src
                             3128 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                             3129 ; 1496 |//$FILENAME mkdirw.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3130 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                             3131 ; 1498 |//$FILENAME rmdir.src
                             3132 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                             3133 ; 1500 |//$FILENAME rmdirw.src
                             3134 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                             3135 ; 1502 |//$FILENAME fgetc.src
                             3136 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                             3137 ; 1504 |//$FILENAME fgets.src
                             3138 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                             3139 ; 1506 |//$FILENAME fputc.src
                             3140 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                             3141 ; 1508 |//$FILENAME fputs.src
                             3142 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                             3143 ; 1510 |//$FILENAME arrangelongfilename.src
                             3144 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
                             3145 ; 1512 |//$FILENAME convert_itoa.src
                             3146 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                             3147 ; 1514 |//$FILENAME createdirrecord.src
                             3148 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                             3149 ; 1516 |//$FILENAME chksum.src
                             3150 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                             3151 ; 1518 |//$FILENAME createshortdirrecord.src
                             3152 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                             3153 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                             3154 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                             3155 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                             3156 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                             3157 ; 1524 |//$FILENAME extractfilenamew.src
                             3158 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                             3159 ; 1526 |//$FILENAME extractpathw.src
                             3160 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                             3161 ; 1528 |//$FILENAME findfreerecord.src
                             3162 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                             3163 ; 1530 |//$FILENAME getnamew.src
                             3164 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                             3165 ; 1532 |//$FILENAME isdirectoryempty.src
                             3166 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                             3167 ; 1534 |//$FILENAME isshortnamevalid.src
                             3168 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                             3169 ; 1536 |//$FILENAME longdirmatch.src
                             3170 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                             3171 ; 1538 |//$FILENAME unicodetooem.src
                             3172 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                             3173 ; 1540 |//$FILENAME matchdirrecordw.src
                             3174 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                             3175 ; 1542 |//$FILENAME setcwd.src
                             3176 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                             3177 ; 1544 |//$FILENAME setshortfilename.src
                             3178 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                             3179 ; 1546 |//$FILENAME generatefilenametail.src
                             3180 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                             3181 ; 1548 |//$FILENAME dbcstounicode.src
                             3182 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                             3183 ; 1550 |//$FILENAME strcpy.src
                             3184 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                             3185 ; 1552 |//$FILENAME strcpyw.src
                             3186 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                             3187 ; 1554 |//$FILENAME strlengthw.src
                             3188 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                             3189 ; 1556 |//$FILENAME filesystempresent.src
                             3190 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                             3191 ; 1558 |//$FILENAME DataDriveInit.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3192 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                             3193 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                             3194 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                             3195 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                             3196 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                             3197 ; 1564 |//$FILENAME DataDriveGetSize.src
                             3198 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                             3199 ; 1566 |//$FILENAME ConstructLongFileName.src
                             3200 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                             3201 ; 1568 |//$FILENAME strcpyucs3_2.src
                             3202 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                             3203 ; 1570 |//$FILENAME getvolumelabel.src
                             3204 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                             3205 ; 1572 |//$FILENAME setvolumelabel.src
                             3206 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
                             3207 ; 1574 |//$FILENAME disk_full.src
                             3208 ; 1575 |#define RSRC_DISK_FULL 619    
                             3209 ; 1576 |//$FILENAME chkdskstartup.src
                             3210 ; 1577 |#define RSRC_CHECKDISK 620    
                             3211 ; 1578 |//$FILENAME chkdskstartupy.src
                             3212 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                             3213 ; 1580 |//$FILENAME low_level_pwr_line1.src
                             3214 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                             3215 ; 1582 |//$FILENAME low_level_pwr_line2.src
                             3216 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                             3217 ; 1584 |//$FILENAME string_bit_rate.src
                             3218 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                             3219 ; 1586 |//$FILENAME string_96000hz.src
                             3220 ; 1587 |#define RSRC_STRING_96KBPS 625    
                             3221 ; 1588 |//$FILENAME string_112000hz.src
                             3222 ; 1589 |#define RSRC_STRING_112KBPS 626    
                             3223 ; 1590 |//$FILENAME string_128000hz.src
                             3224 ; 1591 |#define RSRC_STRING_128KBPS 627    
                             3225 ; 1592 |//$FILENAME string_160000hz.src
                             3226 ; 1593 |#define RSRC_STRING_160KBPS 628    
                             3227 ; 1594 |//$FILENAME string_192000hz.src
                             3228 ; 1595 |#define RSRC_STRING_192KBPS 629    
                             3229 ; 1596 |//$FILENAME string_224000hz.src
                             3230 ; 1597 |#define RSRC_STRING_224KBPS 630    
                             3231 ; 1598 |//$FILENAME string_256000hz.src
                             3232 ; 1599 |#define RSRC_STRING_256KBPS 631    
                             3233 ; 1600 |//$FILENAME string_320000hz.src
                             3234 ; 1601 |#define RSRC_STRING_320KBPS 632    
                             3235 ; 1602 |//$FILENAME string_hz.src
                             3236 ; 1603 |#define RSRC_STRING_HZ 633    
                             3237 ; 1604 |//$FILENAME EncCommonp.src
                             3238 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                             3239 ; 1606 |//$FILENAME adc_adcx.src
                             3240 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                             3241 ; 1608 |//$FILENAME adc_adcy.src
                             3242 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                             3243 ; 1610 |//$FILENAME Funclet_encodercommon.src
                             3244 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                             3245 ; 1612 |//$FILENAME string_album.src
                             3246 ; 1613 |#define RSRC_STRING_ALBUM 638    
                             3247 ; 1614 |//$FILENAME string_encoder_song.src
                             3248 ; 1615 |#define RSRC_STRING_SONG 639    
                             3249 ; 1616 |//$FILENAME string_mode.src
                             3250 ; 1617 |#define RSRC_STRING_MODE 640    
                             3251 ; 1618 |
                             3252 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                             3253 ; 1620 |// display related
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3254 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                             3255 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                             3256 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                             3257 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                             3258 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                             3259 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                             3260 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                             3261 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                             3262 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                             3263 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                             3264 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                             3265 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                             3266 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                             3267 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                             3268 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
                             3269 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                             3270 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                             3271 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                             3272 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                             3273 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                             3274 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                             3275 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                             3276 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                             3277 ; 1644 |
                             3278 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                             3279 ; 1646 |//WMDRM Related
                             3280 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                             3281 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                             3282 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                             3283 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                             3284 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                             3285 ; 1652 |//$FILENAME drm_bbx_initialize.src
                             3286 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                             3287 ; 1654 |//$FILENAME drm_bbx_canbind.src
                             3288 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                             3289 ; 1656 |//$FILENAME verifychecksum.src
                             3290 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                             3291 ; 1658 |//$FILENAME drm_b64_encodew.src
                             3292 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                             3293 ; 1660 |//$FILENAME _performactions.src
                             3294 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                             3295 ; 1662 |//$FILENAME _processendofchain.src
                             3296 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                             3297 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                             3298 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                             3299 ; 1666 |//$FILENAME drmcrt_towlower.src
                             3300 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                             3301 ; 1668 |//$FILENAME drmcrt_wcslen.src
                             3302 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                             3303 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                             3304 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                             3305 ; 1672 |//$FILENAME drmcrt_memmove.src
                             3306 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                             3307 ; 1674 |//$FILENAME performoperation_part1.src
                             3308 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                             3309 ; 1676 |//$FILENAME performoperation_part2.src
                             3310 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                             3311 ; 1678 |//$FILENAME performoperation_part3.src
                             3312 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                             3313 ; 1680 |//$FILENAME performoperation_part4.src
                             3314 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                             3315 ; 1682 |//$FILENAME performoperation_part5.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3316 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                             3317 ; 1684 |//$FILENAME performoperation_part6.src
                             3318 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                             3319 ; 1686 |//$FILENAME isvalidfunction.src
                             3320 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                             3321 ; 1688 |//$FILENAME functiongetvalue.src
                             3322 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                             3323 ; 1690 |//$FILENAME globalsetvariable.src
                             3324 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                             3325 ; 1692 |//$FILENAME variabledrmkgetorset.src
                             3326 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                             3327 ; 1694 |//$FILENAME variabledrmgetorset.src
                             3328 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                             3329 ; 1696 |//$FILENAME variableappgetorset.src
                             3330 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
                             3331 ; 1698 |//$FILENAME variablelicensegetorset.src
                             3332 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                             3333 ; 1700 |//$FILENAME variablecontentgetorset.src
                             3334 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                             3335 ; 1702 |//$FILENAME variabledevicegetorset.src
                             3336 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                             3337 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                             3338 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                             3339 ; 1706 |//$FILENAME drm_hds_createstore.src
                             3340 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                             3341 ; 1708 |//$FILENAME drm_hds_init.src
                             3342 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                             3343 ; 1710 |//$FILENAME drm_hds_uninit.src
                             3344 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                             3345 ; 1712 |//$FILENAME drm_hds_openstore.src
                             3346 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                             3347 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                             3348 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                             3349 ; 1716 |//$FILENAME drm_hds_slotresize.src
                             3350 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                             3351 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                             3352 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                             3353 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                             3354 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                             3355 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                             3356 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                             3357 ; 1724 |//$FILENAME _hdscopychildpayload.src
                             3358 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                             3359 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                             3360 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                             3361 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                             3362 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                             3363 ; 1730 |//$FILENAME _hdscleanupstore.src
                             3364 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                             3365 ; 1732 |//$FILENAME drm_lst_clean.src
                             3366 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                             3367 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                             3368 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                             3369 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                             3370 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                             3371 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                             3372 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                             3373 ; 1740 |//$FILENAME _hdscreatenamespace.src
                             3374 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                             3375 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                             3376 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                             3377 ; 1744 |//$FILENAME _writesrn.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3378 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                             3379 ; 1746 |//$FILENAME _writecommonblockheader.src
                             3380 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                             3381 ; 1748 |//$FILENAME _writechildblockheader.src
                             3382 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                             3383 ; 1750 |//$FILENAME _readdatablockheader.src
                             3384 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                             3385 ; 1752 |//$FILENAME _writedatablockheader.src
                             3386 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                             3387 ; 1754 |//$FILENAME _hdsexpandstore.src
                             3388 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                             3389 ; 1756 |//$FILENAME _hdsallocblock.src
                             3390 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                             3391 ; 1758 |//$FILENAME _hdsfreeblock.src
                             3392 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
                             3393 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                             3394 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                             3395 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                             3396 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                             3397 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                             3398 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                             3399 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                             3400 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                             3401 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                             3402 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                             3403 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                             3404 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                             3405 ; 1772 |//$FILENAME _hdsremoveslot.src
                             3406 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                             3407 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                             3408 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                             3409 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                             3410 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                             3411 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                             3412 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                             3413 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                             3414 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                             3415 ; 1782 |//$FILENAME _hdsslotresize.src
                             3416 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                             3417 ; 1784 |//$FILENAME _isnull.src
                             3418 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                             3419 ; 1786 |//$FILENAME _hdsgensrnhash.src
                             3420 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                             3421 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                             3422 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                             3423 ; 1790 |//$FILENAME _readsrn.src
                             3424 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                             3425 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                             3426 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                             3427 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                             3428 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                             3429 ; 1796 |//$FILENAME _hdsslotwrite.src
                             3430 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                             3431 ; 1798 |//$FILENAME _hdsinitslotenum.src
                             3432 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                             3433 ; 1800 |//$FILENAME drm_lst_close.src
                             3434 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                             3435 ; 1802 |//$FILENAME drm_lst_enumnext.src
                             3436 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                             3437 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                             3438 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                             3439 ; 1806 |//$FILENAME _processextensions.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3440 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                             3441 ; 1808 |//$FILENAME _processidlist.src
                             3442 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                             3443 ; 1810 |//$FILENAME _processexclusions.src
                             3444 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                             3445 ; 1812 |//$FILENAME _processinclusions.src
                             3446 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                             3447 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                             3448 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                             3449 ; 1816 |//$FILENAME _getopllevel.src
                             3450 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                             3451 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                             3452 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                             3453 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                             3454 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
                             3455 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                             3456 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                             3457 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                             3458 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                             3459 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                             3460 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                             3461 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                             3462 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                             3463 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                             3464 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                             3465 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                             3466 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                             3467 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                             3468 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                             3469 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                             3470 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                             3471 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                             3472 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                             3473 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                             3474 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                             3475 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                             3476 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                             3477 ; 1844 |//$FILENAME overlappingdates.src
                             3478 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                             3479 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                             3480 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                             3481 ; 1848 |//$FILENAME neginfdate.src
                             3482 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                             3483 ; 1850 |//$FILENAME infdate.src
                             3484 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                             3485 ; 1852 |//$FILENAME isexpired.src
                             3486 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                             3487 ; 1854 |//$FILENAME getsecstateattr.src
                             3488 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                             3489 ; 1856 |//$FILENAME setexpirycategory.src
                             3490 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                             3491 ; 1858 |//$FILENAME getv2licenseinfo.src
                             3492 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                             3493 ; 1860 |//$FILENAME getnextlicense.src
                             3494 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                             3495 ; 1862 |//$FILENAME aggregate.src
                             3496 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                             3497 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                             3498 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                             3499 ; 1866 |//$FILENAME _scannodeforattributew.src
                             3500 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                             3501 ; 1868 |//$FILENAME _getxmlnodecdataw.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3502 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                             3503 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                             3504 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                             3505 ; 1872 |//$FILENAME _createdevicestore.src
                             3506 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                             3507 ; 1874 |//$FILENAME _mapdrmerror.src
                             3508 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                             3509 ; 1876 |//$FILENAME _comparemachineid.src
                             3510 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                             3511 ; 1878 |//$FILENAME initmgrcontext.src
                             3512 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                             3513 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                             3514 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                             3515 ; 1882 |//$FILENAME drm_mgr_commit.src
                             3516 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
                             3517 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                             3518 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                             3519 ; 1886 |//$FILENAME januscleandatastore.src
                             3520 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                             3521 ; 1888 |//$FILENAME drm_mtr_openid.src
                             3522 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                             3523 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                             3524 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                             3525 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                             3526 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                             3527 ; 1894 |//$FILENAME oem_setendoffile.src
                             3528 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                             3529 ; 1896 |//$FILENAME oem_genrandombytes.src
                             3530 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                             3531 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                             3532 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                             3533 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                             3534 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                             3535 ; 1902 |//$FILENAME oem_setdevicecert.src
                             3536 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                             3537 ; 1904 |//$FILENAME oem_getclockresetstate.src
                             3538 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                             3539 ; 1906 |//$FILENAME oem_setclockresetstate.src
                             3540 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                             3541 ; 1908 |//$FILENAME oem_getuniqueid.src
                             3542 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                             3543 ; 1910 |//$FILENAME oem_getdevicecert.src
                             3544 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                             3545 ; 1912 |//$FILENAME drm_snc_openstore.src
                             3546 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                             3547 ; 1914 |//$FILENAME drm_snc_closestore.src
                             3548 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                             3549 ; 1916 |//$FILENAME _setkidstoredata.src
                             3550 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                             3551 ; 1918 |//$FILENAME drm_snc_deletekid.src
                             3552 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                             3553 ; 1920 |//$FILENAME drm_snc_updatekid.src
                             3554 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                             3555 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                             3556 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                             3557 ; 1924 |//$FILENAME functiongetvalue_part1.src
                             3558 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                             3559 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                             3560 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                             3561 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                             3562 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                             3563 ; 1930 |//$FILENAME drm_hds_createstore2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3564 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                             3565 ; 1932 |//$FILENAME drm_hds_openstore2.src
                             3566 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                             3567 ; 1934 |//$FILENAME _hdsprealloc.src
                             3568 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                             3569 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                             3570 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                             3571 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                             3572 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                             3573 ; 1940 |//$FILENAME gendevicecertificate.src
                             3574 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                             3575 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                             3576 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                             3577 ; 1944 |//$FILENAME copyhdsdtore.src
                             3578 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
                             3579 ; 1946 |//$FILENAME generatedevicecert.src
                             3580 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                             3581 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                             3582 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                             3583 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                             3584 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                             3585 ; 1952 |//$FILENAME _hdsupdatesrn.src
                             3586 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                             3587 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                             3588 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                             3589 ; 1956 |//$FILENAME _checksecureclock.src
                             3590 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                             3591 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                             3592 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                             3593 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                             3594 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                             3595 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                             3596 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                             3597 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                             3598 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                             3599 ; 1966 |//$FILENAME strtol.src
                             3600 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                             3601 ; 1968 |//$FILENAME mktime.src
                             3602 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                             3603 ; 1970 |//$FILENAME gmtime.src
                             3604 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                             3605 ; 1972 |//$FILENAME localtime.src
                             3606 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                             3607 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                             3608 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                             3609 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                             3610 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                             3611 ; 1978 |//$FILENAME _systemtimetotime_t.src
                             3612 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                             3613 ; 1980 |//$FILENAME oem_setsystemtime.src
                             3614 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                             3615 ; 1982 |//$FILENAME const_pkcrypto.src
                             3616 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                             3617 ; 1984 |//$FILENAME const_y.src
                             3618 ; 1985 |#define RSRC_CONST_Y 820    
                             3619 ; 1986 |//$FILENAME aes_dec_table.src
                             3620 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                             3621 ; 1988 |//$FILENAME aes_key_table.src
                             3622 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                             3623 ; 1990 |//$FILENAME aes_enc_table.src
                             3624 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                             3625 ; 1992 |//$FILENAME device_cert.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3626 ; 1993 |#define RSRC_DEVCERT 824    
                             3627 ; 1994 |//$FILENAME devcert_template.src
                             3628 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                             3629 ; 1996 |//$FILENAME getbase64decodedkey.src
                             3630 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                             3631 ; 1998 |//$FILENAME _initslot.src
                             3632 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                             3633 ; 2000 |//$FILENAME hdsimplcommon.src
                             3634 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                             3635 ; 2002 |//$FILENAME hdsimpl_p.src
                             3636 ; 2003 |#define RSRC_HDSIMPL_P 829    
                             3637 ; 2004 |
                             3638 ; 2005 |
                             3639 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                             3640 ; 2007 |//pkcrypto Related
                             3641 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                             3642 ; 2009 |//$FILENAME two_adic_inverse.src
                             3643 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                             3644 ; 2011 |//$FILENAME mp_shift.src
                             3645 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                             3646 ; 2013 |//$FILENAME mp_significant_bit_count.src
                             3647 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                             3648 ; 2015 |//$FILENAME set_immediate.src
                             3649 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                             3650 ; 2017 |//$FILENAME multiply_immediate.src
                             3651 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                             3652 ; 2019 |//$FILENAME multiply.src
                             3653 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                             3654 ; 2021 |//$FILENAME divide_precondition_1.src
                             3655 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                             3656 ; 2023 |//$FILENAME divide_immediate.src
                             3657 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                             3658 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                             3659 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                             3660 ; 2027 |//$FILENAME ecaffine_table_construction.src
                             3661 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                             3662 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                             3663 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                             3664 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                             3665 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                             3666 ; 2033 |//$FILENAME ecaffine_on_curve.src
                             3667 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                             3668 ; 2035 |//$FILENAME ecaffine_addition.src
                             3669 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                             3670 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                             3671 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                             3672 ; 2039 |//$FILENAME ecaffine_attributes2.src
                             3673 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                             3674 ; 2041 |//$FILENAME kfdesc_initialize.src
                             3675 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                             3676 ; 2043 |//$FILENAME kimmediate.src
                             3677 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                             3678 ; 2045 |//$FILENAME kprime_immediater.src
                             3679 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                             3680 ; 2047 |//$FILENAME kprime_sqrter.src
                             3681 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                             3682 ; 2049 |//$FILENAME kinitialize_prime.src
                             3683 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                             3684 ; 2051 |//$FILENAME mod_lucasuv.src
                             3685 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                             3686 ; 2053 |//$FILENAME mod_lucas.src
                             3687 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3688 ; 2055 |//$FILENAME bucket_multiply.src
                             3689 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                             3690 ; 2057 |//$FILENAME mod_exp2000.src
                             3691 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                             3692 ; 2059 |//$FILENAME mod_exp.src
                             3693 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                             3694 ; 2061 |//$FILENAME modmul_choices1.src
                             3695 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                             3696 ; 2063 |//$FILENAME mod_sqrt.src
                             3697 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                             3698 ; 2065 |//$FILENAME create_modulus.src
                             3699 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                             3700 ; 2067 |//$FILENAME from_modular.src
                             3701 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                             3702 ; 2069 |//$FILENAME add_immediate.src
                             3703 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                             3704 ; 2071 |//$FILENAME add_diff.src
                             3705 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                             3706 ; 2073 |//$FILENAME add_full.src
                             3707 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                             3708 ; 2075 |//$FILENAME compare_sum_same.src
                             3709 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                             3710 ; 2077 |//$FILENAME sub_immediate.src
                             3711 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                             3712 ; 2079 |//$FILENAME mp_initialization.src
                             3713 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                             3714 ; 2081 |//$FILENAME new_random_bytes.src
                             3715 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                             3716 ; 2083 |//$FILENAME new_random_dword_interval.src
                             3717 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                             3718 ; 2085 |//$FILENAME new_random_digit_interval.src
                             3719 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                             3720 ; 2087 |//$FILENAME new_random_mod.src
                             3721 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                             3722 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                             3723 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                             3724 ; 2091 |//$FILENAME new_random_digits.src
                             3725 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                             3726 ; 2093 |//$FILENAME words_to_ecaffine.src
                             3727 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                             3728 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                             3729 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                             3730 ; 2097 |//$FILENAME _threadunsafepkinit.src
                             3731 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                             3732 ; 2099 |//$FILENAME pkinit.src
                             3733 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                             3734 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                             3735 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                             3736 ; 2103 |//$FILENAME drm_pk_encrypt.src
                             3737 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                             3738 ; 2105 |//$FILENAME drm_pk_decrypt.src
                             3739 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                             3740 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                             3741 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                             3742 ; 2109 |//$FILENAME fe2ipmod.src
                             3743 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                             3744 ; 2111 |//$FILENAME drm_pk_sign.src
                             3745 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                             3746 ; 2113 |//$FILENAME drm_pk_verify.src
                             3747 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                             3748 ; 2115 |//$FILENAME random_bytes.src
                             3749 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3750 ; 2117 |//$FILENAME mp_gcdex.src
                             3751 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                             3752 ; 2119 |//$FILENAME mp_gcdex_split1.src
                             3753 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                             3754 ; 2121 |//$FILENAME pkcrypto_p.src
                             3755 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                             3756 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                             3757 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                             3758 ; 2125 |//$FILENAME del_all_warning_line2.src
                             3759 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                             3760 ; 2127 |//$FILENAME del_all_file_star.src
                             3761 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                             3762 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                             3763 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                             3764 ; 2131 |//$FILENAME Funclet_Init5VSense.src
                             3765 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                             3766 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                             3767 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                             3768 ; 2135 |//$FILENAME Funclet_changeplayset.src
                             3769 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                             3770 ; 2137 |
                             3771 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                             3772 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                             3773 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                             3774 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                             3775 ; 2142 |
                             3776 ; 2143 |
                             3777 ; 2144 |// Added to allow rechargeable battery configurations to build
                             3778 ; 2145 |//$FILENAME battery_charging.src
                             3779 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                             3780 ; 2147 |//$FILENAME batterychargecodebank.src
                             3781 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                             3782 ; 2149 |//$FILENAME updatevolume.src
                             3783 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                             3784 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                             3785 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                             3786 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                             3787 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                             3788 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                             3789 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                             3790 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                             3791 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                             3792 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                             3793 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                             3794 ; 2161 |//$FILENAME _iscachedevent.src
                             3795 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                             3796 ; 2163 |//$FILENAME setcountedexpirycategory.src
                             3797 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                             3798 ; 2165 |//$FILENAME oem_data.src
                             3799 ; 2166 |#define RSRC_OEM_DATA 906    
                             3800 ; 2167 |//$FILENAME gpk_p.src
                             3801 ; 2168 |#define RSRC_GPK_P 907    
                             3802 ; 2169 |//$FILENAME key_data.src
                             3803 ; 2170 |#define RSRC_KEY_DATA 908    
                             3804 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                             3805 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                             3806 ; 2173 |//$FILENAME string_working.src
                             3807 ; 2174 |#define RSRC_STRING_WORKING 910    
                             3808 ; 2175 |//$FILENAME Funclet_loadusertime.src
                             3809 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                             3810 ; 2177 |//$FILENAME Funclet_saveusertime.src
                             3811 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3812 ; 2179 |
                             3813 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                             3814 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                             3815 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                             3816 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                             3817 ; 2184 |
                             3818 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3819 ; 2186 |// Audible ACELP Resources
                             3820 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3821 ; 2188 |//$FILENAME AudibleAcelpDec.src
                             3822 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                             3823 ; 2190 |//$FILENAME AudibleAcelpP.src
                             3824 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
                             3825 ; 2192 |//$FILENAME AudibleAcelpX.src
                             3826 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                             3827 ; 2194 |//$FILENAME AudibleAcelpY.src
                             3828 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                             3829 ; 2196 |
                             3830 ; 2197 |//$FILENAME AudibleDecMod.src
                             3831 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                             3832 ; 2199 |//$FILENAME audiblemp3p.src
                             3833 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                             3834 ; 2201 |//$FILENAME audiblemp3x.src
                             3835 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                             3836 ; 2203 |//$FILENAME audiblemp3y.src
                             3837 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                             3838 ; 2205 |
                             3839 ; 2206 |//$FILENAME audiblemetadata_p.src
                             3840 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                             3841 ; 2208 |//$FILENAME audiblemetadata_y.src
                             3842 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                             3843 ; 2210 |//$FILENAME audiblesongposition_p.src
                             3844 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                             3845 ; 2212 |//$FILENAME audibletargetcheck_p.src
                             3846 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                             3847 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                             3848 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                             3849 ; 2216 |//$FILENAME audibledsa_p.src
                             3850 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                             3851 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                             3852 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                             3853 ; 2220 |//$FILENAME audiblemetastrings_p.src
                             3854 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                             3855 ; 2222 |//$FILENAME aaactivationrecords_p.src
                             3856 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                             3857 ; 2224 |
                             3858 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3859 ; 2226 |// Effects and SRS Resources
                             3860 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3861 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                             3862 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                             3863 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                             3864 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                             3865 ; 2232 |//$FILENAME wowctrl.src
                             3866 ; 2233 |#define RSRC_WOW_CTRL 934    
                             3867 ; 2234 |
                             3868 ; 2235 |//$FILENAME wowmenu.src
                             3869 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3870 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                             3871 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                             3872 ; 2239 |//$FILENAME string_wow_menu.src
                             3873 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                             3874 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                             3875 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                             3876 ; 2243 |//$FILENAME string_wowvolume_menu.src
                             3877 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                             3878 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                             3879 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                             3880 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                             3881 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                             3882 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                             3883 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                             3884 ; 2251 |//$FILENAME wow_icon.src
                             3885 ; 2252 |#define RSRC_WOW_ICON 943    
                             3886 ; 2253 |
                             3887 ; 2254 |//$FILENAME wow16k.src
                             3888 ; 2255 |#define RSRC_WOW16K 944    
                             3889 ; 2256 |//$FILENAME wow32k.src
                             3890 ; 2257 |#define RSRC_WOW32K 945    
                             3891 ; 2258 |//$FILENAME wow8k.src
                             3892 ; 2259 |#define RSRC_WOW8K 946    
                             3893 ; 2260 |//$FILENAME wow11k.src
                             3894 ; 2261 |#define RSRC_WOW11K 947    
                             3895 ; 2262 |//$FILENAME wow22k.src
                             3896 ; 2263 |#define RSRC_WOW22K 948    
                             3897 ; 2264 |//$FILENAME wow24k.src
                             3898 ; 2265 |#define RSRC_WOW24K 949    
                             3899 ; 2266 |//$FILENAME wow44k.src
                             3900 ; 2267 |#define RSRC_WOW44K 950    
                             3901 ; 2268 |//$FILENAME wow48k.src
                             3902 ; 2269 |#define RSRC_WOW48K 951    
                             3903 ; 2270 |
                             3904 ; 2271 |//$FILENAME wow16k_Y.src
                             3905 ; 2272 |#define RSRC_WOW16K_Y 952    
                             3906 ; 2273 |//$FILENAME wow32k_Y.src
                             3907 ; 2274 |#define RSRC_WOW32K_Y 953    
                             3908 ; 2275 |//$FILENAME wow8k_Y.src
                             3909 ; 2276 |#define RSRC_WOW8K_Y 954    
                             3910 ; 2277 |//$FILENAME wow11k_Y.src
                             3911 ; 2278 |#define RSRC_WOW11K_Y 955    
                             3912 ; 2279 |//$FILENAME wow22k_Y.src
                             3913 ; 2280 |#define RSRC_WOW22K_Y 956    
                             3914 ; 2281 |//$FILENAME wow24k_Y.src
                             3915 ; 2282 |#define RSRC_WOW24K_Y 957    
                             3916 ; 2283 |//$FILENAME wow44k_Y.src
                             3917 ; 2284 |#define RSRC_WOW44K_Y 958    
                             3918 ; 2285 |//$FILENAME wow48k_Y.src
                             3919 ; 2286 |#define RSRC_WOW48K_Y 959    
                             3920 ; 2287 |
                             3921 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3922 ; 2289 |// Audible Section Navigation
                             3923 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                             3924 ; 2291 |//$FILENAME audible_secnav.src
                             3925 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                             3926 ; 2293 |
                             3927 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3928 ; 2295 |// PLAYLIST3 and Music Library
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3929 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                             3930 ; 2297 |
                             3931 ; 2298 |//$FILENAME build_ml.src
                             3932 ; 2299 |#define RSRC_BUILD_ML 961    
                             3933 ; 2300 |//$FILENAME build_ml_warning.src
                             3934 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                             3935 ; 2302 |//$FILENAME build_ml_warning2.src
                             3936 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                             3937 ; 2304 |//$FILENAME build_flash1.src
                             3938 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                             3939 ; 2306 |//$FILENAME build_flash2.src
                             3940 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                             3941 ; 2308 |//$FILENAME build_flash3.src
                             3942 ; 2309 |#define RSRC_BUILD_FLASH3 966    
                             3943 ; 2310 |//$FILENAME build_sd1.src
                             3944 ; 2311 |#define RSRC_BUILD_SD1 967    
                             3945 ; 2312 |//$FILENAME build_sd2.src
                             3946 ; 2313 |#define RSRC_BUILD_SD2 968    
                             3947 ; 2314 |//$FILENAME build_sd3.src
                             3948 ; 2315 |#define RSRC_BUILD_SD3 969    
                             3949 ; 2316 |//$FILENAME build_newmusic.src
                             3950 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                             3951 ; 2318 |//$FILENAME sdmd.src
                             3952 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                             3953 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                             3954 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                             3955 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                             3956 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                             3957 ; 2324 |//$FILENAME MusicLibBuildModule.src
                             3958 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                             3959 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                             3960 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                             3961 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                             3962 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                             3963 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                             3964 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                             3965 ; 2332 |//$FILENAME MusicLibPlayModule.src
                             3966 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                             3967 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                             3968 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                             3969 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                             3970 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                             3971 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                             3972 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                             3973 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                             3974 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                             3975 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                             3976 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                             3977 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                             3978 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                             3979 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                             3980 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                             3981 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                             3982 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                             3983 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                             3984 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                             3985 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                             3986 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                             3987 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                             3988 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                             3989 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3990 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                             3991 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                             3992 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                             3993 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                             3994 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                             3995 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                             3996 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                             3997 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                             3998 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                             3999 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                             4000 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                             4001 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                             4002 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                             4003 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                             4004 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
                             4005 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                             4006 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                             4007 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                             4008 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                             4009 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                             4010 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                             4011 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                             4012 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                             4013 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                             4014 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                             4015 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                             4016 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                             4017 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                             4018 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                             4019 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                             4020 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                             4021 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                             4022 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                             4023 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                             4024 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                             4025 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                             4026 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                             4027 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                             4028 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                             4029 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                             4030 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                             4031 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                             4032 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                             4033 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                             4034 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                             4035 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                             4036 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                             4037 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                             4038 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                             4039 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                             4040 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                             4041 ; 2408 |//$FILENAME MusicLibMergeModule.src
                             4042 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                             4043 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                             4044 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                             4045 ; 2412 |//$FILENAME playmusicmenu.src
                             4046 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                             4047 ; 2414 |//$FILENAME browsemenu.src
                             4048 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                             4049 ; 2416 |//$FILENAME browsemenu_extra.src
                             4050 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                             4051 ; 2418 |//$FILENAME string_play_all.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4052 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                             4053 ; 2420 |//$FILENAME string_play.src
                             4054 ; 2421 |#define RSRC_STRING_PLAY 1022    
                             4055 ; 2422 |//$FILENAME string_unknown_year.src
                             4056 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                             4057 ; 2424 |//$FILENAME string_year_width.src
                             4058 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                             4059 ; 2426 |//$FILENAME string_artist.src
                             4060 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                             4061 ; 2428 |//$FILENAME string_songs.src
                             4062 ; 2429 |#define RSRC_STRING_SONGS 1026    
                             4063 ; 2430 |//$FILENAME string_on_the_fly.src
                             4064 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                             4065 ; 2432 |//$FILENAME string_new_music.src
                             4066 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
                             4067 ; 2434 |//$FILENAME string_genre.src
                             4068 ; 2435 |#define RSRC_STRING_GENRE 1029    
                             4069 ; 2436 |//$FILENAME string_year.src
                             4070 ; 2437 |#define RSRC_STRING_YEAR 1030    
                             4071 ; 2438 |//$FILENAME string_playlist.src
                             4072 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                             4073 ; 2440 |//$FILENAME string_fm_rec.src
                             4074 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                             4075 ; 2442 |//$FILENAME string_linein_rec.src
                             4076 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                             4077 ; 2444 |//$FILENAME string_play_music.src
                             4078 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                             4079 ; 2446 |//$FILENAME highlight_back.src
                             4080 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                             4081 ; 2448 |//$FILENAME newmusicmenu.src
                             4082 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                             4083 ; 2450 |//$FILENAME string_1_day.src
                             4084 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                             4085 ; 2452 |//$FILENAME string_1_week.src
                             4086 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                             4087 ; 2454 |//$FILENAME string_1_month.src
                             4088 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                             4089 ; 2456 |//$FILENAME on_the_fly_full.src
                             4090 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                             4091 ; 2458 |//$FILENAME on_the_fly_free1.src
                             4092 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                             4093 ; 2460 |//$FILENAME on_the_fly_free2.src
                             4094 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                             4095 ; 2462 |//$FILENAME on_the_fly_delete1.src
                             4096 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                             4097 ; 2464 |//$FILENAME on_the_fly_delete2.src
                             4098 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                             4099 ; 2466 |//$FILENAME empty_favourite.src
                             4100 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                             4101 ; 2468 |//$FILENAME sd_remove.src
                             4102 ; 2469 |#define RSRC_SD_REMOVE 1046    
                             4103 ; 2470 |//$FILENAME sd_insert.src
                             4104 ; 2471 |#define RSRC_SD_INSERT 1047    
                             4105 ; 2472 |//$FILENAME check_disk_1.src
                             4106 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                             4107 ; 2474 |//$FILENAME check_disk_2.src
                             4108 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                             4109 ; 2476 |//$FILENAME check_disk_3.src
                             4110 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                             4111 ; 2478 |//$FILENAME flash_error.src
                             4112 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                             4113 ; 2480 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4114 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4115 ; 2482 |// STFM1000 Tuner funclet
                             4116 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4117 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                             4118 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                             4119 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                             4120 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                             4121 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                             4122 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                             4123 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                             4124 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                             4125 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                             4126 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                             4127 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                             4128 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
                             4129 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                             4130 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                             4131 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                             4132 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                             4133 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                             4134 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                             4135 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                             4136 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                             4137 ; 2504 |//$FILENAME decstfmmod.src
                             4138 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                             4139 ; 2506 |//$FILENAME dec_stfmp.src
                             4140 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                             4141 ; 2508 |//$FILENAME dec_stfmx.src
                             4142 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                             4143 ; 2510 |//$FILENAME dec_stfmy.src
                             4144 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                             4145 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                             4146 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                             4147 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                             4148 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                             4149 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                             4150 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                             4151 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                             4152 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                             4153 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                             4154 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                             4155 ; 2522 |//$FILENAME Funclet_I2CReset.src
                             4156 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                             4157 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                             4158 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                             4159 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                             4160 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                             4161 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                             4162 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                             4163 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                             4164 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                             4165 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                             4166 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                             4167 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                             4168 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                             4169 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                             4170 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                             4171 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                             4172 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                             4173 ; 2540 |// for RestoreDriveFromBackup
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4174 ; 2541 |//$FILENAME restoresysdrive.src
                             4175 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                             4176 ; 2543 |
                             4177 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4178 ; 2545 |// Playlist5 sources
                             4179 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4180 ; 2547 |//$FILENAME playlist5_browsemenu.src
                             4181 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                             4182 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                             4183 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                             4184 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                             4185 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                             4186 ; 2553 |//$FILENAME playlist5_playback_module.src
                             4187 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                             4188 ; 2555 |//$FILENAME playlist5_browse_module.src
                             4189 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                             4190 ; 2557 |
                             4191 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                             4192 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                             4193 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                             4194 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                             4195 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                             4196 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                             4197 ; 2564 |
                             4198 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4199 ; 2566 |// DanhNguyen added bitmaps
                             4200 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             4201 ; 2568 |//$FILENAME icon_folder.src
                             4202 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                             4203 ; 2570 |//$FILENAME icon_song.src
                             4204 ; 2571 |#define RSRC_ICON_SONG 1089    
                             4205 ; 2572 |
                             4206 ; 2573 |//$FILENAME menu_music.src
                             4207 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                             4208 ; 2575 |//$FILENAME vie_menu_music.src
                             4209 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                             4210 ; 2577 |
                             4211 ; 2578 |//$FILENAME menu_voice.src
                             4212 ; 2579 |#define RSRC_MENU_VOICE 1092    
                             4213 ; 2580 |//$FILENAME vie_menu_voice.src
                             4214 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                             4215 ; 2582 |
                             4216 ; 2583 |//$FILENAME menu_fmtuner.src
                             4217 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                             4218 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                             4219 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                             4220 ; 2587 |
                             4221 ; 2588 |//$FILENAME menu_record.src
                             4222 ; 2589 |#define RSRC_MENU_RECORD 1096    
                             4223 ; 2590 |//$FILENAME vie_menu_record.src
                             4224 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                             4225 ; 2592 |
                             4226 ; 2593 |//$FILENAME menu_settings.src
                             4227 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                             4228 ; 2595 |//$FILENAME vie_menu_settings.src
                             4229 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                             4230 ; 2597 |
                             4231 ; 2598 |//$FILENAME menu_shutdown.src
                             4232 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                             4233 ; 2600 |//$FILENAME vie_menu_shutdown.src
                             4234 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                             4235 ; 2602 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4236 ; 2603 |//$FILENAME menu_clock.src
                             4237 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                             4238 ; 2605 |//$FILENAME vie_menu_clock.src
                             4239 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                             4240 ; 2607 |
                             4241 ; 2608 |//$FILENAME menu_ab.src
                             4242 ; 2609 |#define RSRC_MENU_AB 1104    
                             4243 ; 2610 |//$FILENAME vie_menu_ab.src
                             4244 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                             4245 ; 2612 |
                             4246 ; 2613 |//$FILENAME menu_delete.src
                             4247 ; 2614 |#define RSRC_MENU_DELETE 1106    
                             4248 ; 2615 |//$FILENAME vie_menu_delete.src
                             4249 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                             4250 ; 2617 |
                             4251 ; 2618 |//$FILENAME menu_about.src
                             4252 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                             4253 ; 2620 |//$FILENAME vie_menu_about.src
                             4254 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                             4255 ; 2622 |
                             4256 ; 2623 |//$FILENAME menu_exit.src
                             4257 ; 2624 |#define RSRC_MENU_EXIT 1110    
                             4258 ; 2625 |//$FILENAME vie_menu_exit.src
                             4259 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                             4260 ; 2627 |
                             4261 ; 2628 |//$FILENAME music_play_all.src
                             4262 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                             4263 ; 2630 |//$FILENAME vie_music_play_all.src
                             4264 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                             4265 ; 2632 |
                             4266 ; 2633 |//$FILENAME music_folder_internal.src
                             4267 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                             4268 ; 2635 |//$FILENAME vie_music_folder_internal.src
                             4269 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                             4270 ; 2637 |
                             4271 ; 2638 |//$FILENAME music_folder_external.src
                             4272 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                             4273 ; 2640 |//$FILENAME vie_music_folder_external.src
                             4274 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                             4275 ; 2642 |
                             4276 ; 2643 |//$FILENAME music_songs.src
                             4277 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                             4278 ; 2645 |//$FILENAME vie_music_songs.src
                             4279 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                             4280 ; 2647 |
                             4281 ; 2648 |//$FILENAME music_favorites.src
                             4282 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                             4283 ; 2650 |//$FILENAME vie_music_favorites.src
                             4284 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                             4285 ; 2652 |
                             4286 ; 2653 |//$FILENAME music_fm_record.src
                             4287 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                             4288 ; 2655 |//$FILENAME vie_music_fm_record.src
                             4289 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                             4290 ; 2657 |
                             4291 ; 2658 |//$FILENAME music_exit.src
                             4292 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                             4293 ; 2660 |//$FILENAME vie_music_exit.src
                             4294 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                             4295 ; 2662 |
                             4296 ; 2663 |//$FILENAME browse_music_folder_internal.src
                             4297 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4298 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                             4299 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                             4300 ; 2667 |
                             4301 ; 2668 |//$FILENAME browse_music_folder_external.src
                             4302 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                             4303 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                             4304 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                             4305 ; 2672 |
                             4306 ; 2673 |//$FILENAME browse_music_list_songs.src
                             4307 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                             4308 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                             4309 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                             4310 ; 2677 |
                             4311 ; 2678 |//$FILENAME browse_music_favourites.src
                             4312 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
                             4313 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                             4314 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                             4315 ; 2682 |
                             4316 ; 2683 |//$FILENAME browse_music_fm_files.src
                             4317 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                             4318 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                             4319 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                             4320 ; 2687 |
                             4321 ; 2688 |//$FILENAME browse_voice.src
                             4322 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                             4323 ; 2690 |//$FILENAME vie_browse_voice.src
                             4324 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                             4325 ; 2692 |
                             4326 ; 2693 |//$FILENAME favourites_list_add.src
                             4327 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                             4328 ; 2695 |//$FILENAME vie_favourites_list_add.src
                             4329 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                             4330 ; 2697 |
                             4331 ; 2698 |//$FILENAME favourites_list_remove.src
                             4332 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                             4333 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                             4334 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                             4335 ; 2702 |
                             4336 ; 2703 |//$FILENAME favourites_list_is_full.src
                             4337 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                             4338 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                             4339 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                             4340 ; 2707 |
                             4341 ; 2708 |//$FILENAME about_screen_1.src
                             4342 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                             4343 ; 2710 |//$FILENAME vie_about_screen_1.src
                             4344 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                             4345 ; 2712 |
                             4346 ; 2713 |//$FILENAME about_screen_2.src
                             4347 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                             4348 ; 2715 |//$FILENAME vie_about_screen_2.src
                             4349 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                             4350 ; 2717 |
                             4351 ; 2718 |//$FILENAME about_screen_3.src
                             4352 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                             4353 ; 2720 |//$FILENAME vie_about_screen_3.src
                             4354 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                             4355 ; 2722 |
                             4356 ; 2723 |//$FILENAME about_screen_4.src
                             4357 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                             4358 ; 2725 |//$FILENAME vie_about_screen_4.src
                             4359 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4360 ; 2727 |
                             4361 ; 2728 |//$FILENAME time_date_exit_title.src
                             4362 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                             4363 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                             4364 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                             4365 ; 2732 |
                             4366 ; 2733 |//$FILENAME time_clean_desktop.src
                             4367 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                             4368 ; 2735 |//$FILENAME time_dash.src
                             4369 ; 2736 |#define RSRC_TIME_DASH 1155    
                             4370 ; 2737 |
                             4371 ; 2738 |//$FILENAME time_day_7.src
                             4372 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                             4373 ; 2740 |//$FILENAME vie_time_day_7.src
                             4374 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
                             4375 ; 2742 |//$FILENAME time_day_cn.src
                             4376 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                             4377 ; 2744 |//$FILENAME vie_time_day_cn.src
                             4378 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                             4379 ; 2746 |//$FILENAME time_day_2.src
                             4380 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                             4381 ; 2748 |//$FILENAME vie_time_day_2.src
                             4382 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                             4383 ; 2750 |//$FILENAME time_day_3.src
                             4384 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                             4385 ; 2752 |//$FILENAME vie_time_day_3.src
                             4386 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                             4387 ; 2754 |//$FILENAME time_day_4.src
                             4388 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                             4389 ; 2756 |//$FILENAME vie_time_day_4.src
                             4390 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                             4391 ; 2758 |//$FILENAME time_day_5.src
                             4392 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                             4393 ; 2760 |//$FILENAME vie_time_day_5.src
                             4394 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                             4395 ; 2762 |//$FILENAME time_day_6.src
                             4396 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                             4397 ; 2764 |//$FILENAME vie_time_day_6.src
                             4398 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                             4399 ; 2766 |
                             4400 ; 2767 |//$FILENAME time_month_1.src
                             4401 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                             4402 ; 2769 |//$FILENAME vie_time_month_1.src
                             4403 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                             4404 ; 2771 |//$FILENAME time_month_2.src
                             4405 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                             4406 ; 2773 |//$FILENAME vie_time_month_2.src
                             4407 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                             4408 ; 2775 |//$FILENAME time_month_3.src
                             4409 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                             4410 ; 2777 |//$FILENAME vie_time_month_3.src
                             4411 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                             4412 ; 2779 |//$FILENAME time_month_4.src
                             4413 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                             4414 ; 2781 |//$FILENAME vie_time_month_4.src
                             4415 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                             4416 ; 2783 |//$FILENAME time_month_5.src
                             4417 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                             4418 ; 2785 |//$FILENAME vie_time_month_5.src
                             4419 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                             4420 ; 2787 |//$FILENAME time_month_6.src
                             4421 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4422 ; 2789 |//$FILENAME vie_time_month_6.src
                             4423 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                             4424 ; 2791 |//$FILENAME time_month_7.src
                             4425 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                             4426 ; 2793 |//$FILENAME vie_time_month_7.src
                             4427 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                             4428 ; 2795 |//$FILENAME time_month_8.src
                             4429 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                             4430 ; 2797 |//$FILENAME vie_time_month_8.src
                             4431 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                             4432 ; 2799 |//$FILENAME time_month_9.src
                             4433 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                             4434 ; 2801 |//$FILENAME vie_time_month_9.src
                             4435 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                             4436 ; 2803 |//$FILENAME time_month_10.src
                             4437 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                             4438 ; 2805 |//$FILENAME vie_time_month_10.src
                             4439 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                             4440 ; 2807 |//$FILENAME time_month_11.src
                             4441 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                             4442 ; 2809 |//$FILENAME vie_time_month_11.src
                             4443 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                             4444 ; 2811 |//$FILENAME time_month_12.src
                             4445 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                             4446 ; 2813 |//$FILENAME vie_time_month_12.src
                             4447 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                             4448 ; 2815 |
                             4449 ; 2816 |//$FILENAME time_num_am.src
                             4450 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                             4451 ; 2818 |//$FILENAME time_num_am.src
                             4452 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                             4453 ; 2820 |//$FILENAME settime_format_12h.src
                             4454 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                             4455 ; 2822 |//$FILENAME settime_format_24h.src
                             4456 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                             4457 ; 2824 |//$FILENAME setdate_format_dmy.src
                             4458 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                             4459 ; 2826 |//$FILENAME setdate_format_mdy.src
                             4460 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                             4461 ; 2828 |//$FILENAME setdate_format_ymd.src
                             4462 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                             4463 ; 2830 |
                             4464 ; 2831 |//$FILENAME time_num_large_0.src
                             4465 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                             4466 ; 2833 |//$FILENAME time_num_large_1.src
                             4467 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                             4468 ; 2835 |//$FILENAME time_num_large_2.src
                             4469 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                             4470 ; 2837 |//$FILENAME time_num_large_3.src
                             4471 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                             4472 ; 2839 |//$FILENAME time_num_large_4.src
                             4473 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                             4474 ; 2841 |//$FILENAME time_num_large_5.src
                             4475 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                             4476 ; 2843 |//$FILENAME time_num_large_6.src
                             4477 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                             4478 ; 2845 |//$FILENAME time_num_large_7.src
                             4479 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                             4480 ; 2847 |//$FILENAME time_num_large_8.src
                             4481 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                             4482 ; 2849 |//$FILENAME time_num_large_9.src
                             4483 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4484 ; 2851 |
                             4485 ; 2852 |//$FILENAME time_num_medium_0.src
                             4486 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                             4487 ; 2854 |//$FILENAME time_num_medium_1.src
                             4488 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                             4489 ; 2856 |//$FILENAME time_num_medium_2.src
                             4490 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                             4491 ; 2858 |//$FILENAME time_num_medium_3.src
                             4492 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                             4493 ; 2860 |//$FILENAME time_num_medium_4.src
                             4494 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                             4495 ; 2862 |//$FILENAME time_num_medium_5.src
                             4496 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                             4497 ; 2864 |//$FILENAME time_num_medium_6.src
                             4498 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
                             4499 ; 2866 |//$FILENAME time_num_medium_7.src
                             4500 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                             4501 ; 2868 |//$FILENAME time_num_medium_8.src
                             4502 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                             4503 ; 2870 |//$FILENAME time_num_medium_9.src
                             4504 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                             4505 ; 2872 |
                             4506 ; 2873 |//$FILENAME time_colon.src
                             4507 ; 2874 |#define RSRC_TIME_COLON 1221    
                             4508 ; 2875 |
                             4509 ; 2876 |//$FILENAME settings_backlight_title.src
                             4510 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                             4511 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                             4512 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                             4513 ; 2880 |//$FILENAME settings_playmode_title.src
                             4514 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                             4515 ; 2882 |
                             4516 ; 2883 |//$FILENAME settings_contrast_title.src
                             4517 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                             4518 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                             4519 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                             4520 ; 2887 |
                             4521 ; 2888 |//$FILENAME settings_eq_title.src
                             4522 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                             4523 ; 2890 |//$FILENAME vie_settings_eq_title.src
                             4524 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                             4525 ; 2892 |
                             4526 ; 2893 |//$FILENAME settings_exit_title.src
                             4527 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                             4528 ; 2895 |//$FILENAME vie_settings_exit_title.src
                             4529 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                             4530 ; 2897 |
                             4531 ; 2898 |//$FILENAME settings_set_date_title.src
                             4532 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                             4533 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                             4534 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                             4535 ; 2902 |
                             4536 ; 2903 |//$FILENAME settings_set_time_title.src
                             4537 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                             4538 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                             4539 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                             4540 ; 2907 |
                             4541 ; 2908 |//$FILENAME settings_playmode_normal.src
                             4542 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                             4543 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                             4544 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                             4545 ; 2912 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4546 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                             4547 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                             4548 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                             4549 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                             4550 ; 2917 |
                             4551 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                             4552 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                             4553 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                             4554 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                             4555 ; 2922 |
                             4556 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                             4557 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                             4558 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                             4559 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                             4560 ; 2927 |
                             4561 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                             4562 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                             4563 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                             4564 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                             4565 ; 2932 |
                             4566 ; 2933 |//$FILENAME settings_backlight_on.src
                             4567 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                             4568 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                             4569 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                             4570 ; 2937 |
                             4571 ; 2938 |//$FILENAME settings_backlight_10s.src
                             4572 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                             4573 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                             4574 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                             4575 ; 2942 |
                             4576 ; 2943 |//$FILENAME settings_backlight_20s.src
                             4577 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                             4578 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                             4579 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                             4580 ; 2947 |
                             4581 ; 2948 |//$FILENAME settings_backlight_30s.src
                             4582 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                             4583 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                             4584 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                             4585 ; 2952 |
                             4586 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                             4587 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                             4588 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                             4589 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                             4590 ; 2957 |
                             4591 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                             4592 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                             4593 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                             4594 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                             4595 ; 2962 |
                             4596 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                             4597 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                             4598 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                             4599 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                             4600 ; 2967 |
                             4601 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                             4602 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                             4603 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                             4604 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                             4605 ; 2972 |
                             4606 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                             4607 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4608 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                             4609 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                             4610 ; 2977 |
                             4611 ; 2978 |//$FILENAME settings_languages_eng.src
                             4612 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                             4613 ; 2980 |//$FILENAME settings_languages_vie.src
                             4614 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                             4615 ; 2982 |
                             4616 ; 2983 |//$FILENAME fraction_dot.src
                             4617 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                             4618 ; 2985 |
                             4619 ; 2986 |//$FILENAME fm_background.src
                             4620 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                             4621 ; 2988 |//$FILENAME vie_fm_background.src
                             4622 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
                             4623 ; 2990 |
                             4624 ; 2991 |//$FILENAME searching_please_wait.src
                             4625 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                             4626 ; 2993 |//$FILENAME vie_searching_please_wait.src
                             4627 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                             4628 ; 2995 |
                             4629 ; 2996 |//$FILENAME fm_auto_search.src
                             4630 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                             4631 ; 2998 |//$FILENAME vie_fm_auto_search.src
                             4632 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                             4633 ; 3000 |
                             4634 ; 3001 |//$FILENAME jvj_shutdown_player.src
                             4635 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                             4636 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                             4637 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                             4638 ; 3005 |
                             4639 ; 3006 |#endif //IF (!@def(resources))
                             4640 ; 3007 |
                             4641 
                             4643 
                             4644 ; 10   |#include "buttons.h"
                             4645 
                             4647 
                             4648 ; 1    |#ifndef _BUTTONS_H
                             4649 ; 2    |#define _BUTTONS_H
                             4650 ; 3    |
                             4651 ; 4    |#include "types.h"
                             4652 
                             4654 
                             4655 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4656 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4657 ; 3    |//
                             4658 ; 4    |// Filename: types.h
                             4659 ; 5    |// Description: Standard data types
                             4660 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4661 ; 7    |
                             4662 ; 8    |#ifndef _TYPES_H
                             4663 ; 9    |#define _TYPES_H
                             4664 ; 10   |
                             4665 ; 11   |// TODO:  move this outta here!
                             4666 ; 12   |#if !defined(NOERROR)
                             4667 ; 13   |#define NOERROR 0
                             4668 ; 14   |#define SUCCESS 0
                             4669 ; 15   |#endif 
                             4670 ; 16   |#if !defined(SUCCESS)
                             4671 ; 17   |#define SUCCESS  0
                             4672 ; 18   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4673 ; 19   |#if !defined(ERROR)
                             4674 ; 20   |#define ERROR   -1
                             4675 ; 21   |#endif
                             4676 ; 22   |#if !defined(FALSE)
                             4677 ; 23   |#define FALSE 0
                             4678 ; 24   |#endif
                             4679 ; 25   |#if !defined(TRUE)
                             4680 ; 26   |#define TRUE  1
                             4681 ; 27   |#endif
                             4682 ; 28   |
                             4683 ; 29   |#if !defined(NULL)
                             4684 ; 30   |#define NULL 0
                             4685 ; 31   |#endif
                             4686 ; 32   |
                             4687 ; 33   |#define MAX_INT     0x7FFFFF
                             4688 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4689 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4690 ; 36   |#define MAX_ULONG   (-1) 
                             4691 ; 37   |
                             4692 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4693 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4694 ; 40   |
                             4695 ; 41   |
                             4696 ; 42   |#define BYTE    unsigned char       // btVarName
                             4697 ; 43   |#define CHAR    signed char         // cVarName
                             4698 ; 44   |#define USHORT  unsigned short      // usVarName
                             4699 ; 45   |#define SHORT   unsigned short      // sVarName
                             4700 ; 46   |#define WORD    unsigned int        // wVarName
                             4701 ; 47   |#define INT     signed int          // iVarName
                             4702 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4703 ; 49   |#define LONG    signed long         // lVarName
                             4704 ; 50   |#define BOOL    unsigned int        // bVarName
                             4705 ; 51   |#define FRACT   _fract              // frVarName
                             4706 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4707 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4708 ; 54   |#define FLOAT   float               // fVarName
                             4709 ; 55   |#define DBL     double              // dVarName
                             4710 ; 56   |#define ENUM    enum                // eVarName
                             4711 ; 57   |#define CMX     _complex            // cmxVarName
                             4712 ; 58   |typedef WORD UCS3;                   // 
                             4713 ; 59   |
                             4714 ; 60   |#define UINT16  unsigned short
                             4715 ; 61   |#define UINT8   unsigned char   
                             4716 ; 62   |#define UINT32  unsigned long
                             4717 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4718 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4719 ; 65   |#define WCHAR   UINT16
                             4720 ; 66   |
                             4721 ; 67   |//UINT128 is 16 bytes or 6 words
                             4722 ; 68   |typedef struct UINT128_3500 {   
                             4723 ; 69   |    int val[6];     
                             4724 ; 70   |} UINT128_3500;
                             4725 ; 71   |
                             4726 ; 72   |#define UINT128   UINT128_3500
                             4727 ; 73   |
                             4728 ; 74   |// Little endian word packed byte strings:   
                             4729 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4730 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4731 ; 77   |// Little endian word packed byte strings:   
                             4732 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4733 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4734 ; 80   |
                             4735 ; 81   |// Declare Memory Spaces To Use When Coding
                             4736 ; 82   |// A. Sector Buffers
                             4737 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4738 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4739 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4740 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4741 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4742 ; 88   |// B. Media DDI Memory
                             4743 ; 89   |#define MEDIA_DDI_MEM _Y
                             4744 ; 90   |
                             4745 ; 91   |
                             4746 ; 92   |
                             4747 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4748 ; 94   |// Examples of circular pointers:
                             4749 ; 95   |//    INT CIRC cpiVarName
                             4750 ; 96   |//    DWORD CIRC cpdwVarName
                             4751 ; 97   |
                             4752 ; 98   |#define RETCODE INT                 // rcVarName
                             4753 ; 99   |
                             4754 ; 100  |// generic bitfield structure
                             4755 ; 101  |struct Bitfield {
                             4756 ; 102  |    unsigned int B0  :1;
                             4757 ; 103  |    unsigned int B1  :1;
                             4758 ; 104  |    unsigned int B2  :1;
                             4759 ; 105  |    unsigned int B3  :1;
                             4760 ; 106  |    unsigned int B4  :1;
                             4761 ; 107  |    unsigned int B5  :1;
                             4762 ; 108  |    unsigned int B6  :1;
                             4763 ; 109  |    unsigned int B7  :1;
                             4764 ; 110  |    unsigned int B8  :1;
                             4765 ; 111  |    unsigned int B9  :1;
                             4766 ; 112  |    unsigned int B10 :1;
                             4767 ; 113  |    unsigned int B11 :1;
                             4768 ; 114  |    unsigned int B12 :1;
                             4769 ; 115  |    unsigned int B13 :1;
                             4770 ; 116  |    unsigned int B14 :1;
                             4771 ; 117  |    unsigned int B15 :1;
                             4772 ; 118  |    unsigned int B16 :1;
                             4773 ; 119  |    unsigned int B17 :1;
                             4774 ; 120  |    unsigned int B18 :1;
                             4775 ; 121  |    unsigned int B19 :1;
                             4776 ; 122  |    unsigned int B20 :1;
                             4777 ; 123  |    unsigned int B21 :1;
                             4778 ; 124  |    unsigned int B22 :1;
                             4779 ; 125  |    unsigned int B23 :1;
                             4780 ; 126  |};
                             4781 ; 127  |
                             4782 ; 128  |union BitInt {
                             4783 ; 129  |        struct Bitfield B;
                             4784 ; 130  |        int        I;
                             4785 ; 131  |};
                             4786 ; 132  |
                             4787 ; 133  |#define MAX_MSG_LENGTH 10
                             4788 ; 134  |struct CMessage
                             4789 ; 135  |{
                             4790 ; 136  |        unsigned int m_uLength;
                             4791 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4792 ; 138  |};
                             4793 ; 139  |
                             4794 ; 140  |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4795 ; 141  |    WORD m_wLength;
                             4796 ; 142  |    WORD m_wMessage;
                             4797 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4798 ; 144  |} Message;
                             4799 ; 145  |
                             4800 ; 146  |struct MessageQueueDescriptor
                             4801 ; 147  |{
                             4802 ; 148  |        int *m_pBase;
                             4803 ; 149  |        int m_iModulo;
                             4804 ; 150  |        int m_iSize;
                             4805 ; 151  |        int *m_pHead;
                             4806 ; 152  |        int *m_pTail;
                             4807 ; 153  |};
                             4808 ; 154  |
                             4809 ; 155  |struct ModuleEntry
                             4810 ; 156  |{
                             4811 ; 157  |    int m_iSignaledEventMask;
                             4812 ; 158  |    int m_iWaitEventMask;
                             4813 ; 159  |    int m_iResourceOfCode;
                             4814 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4815 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4816 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4817 ; 163  |    int m_uTimeOutHigh;
                             4818 ; 164  |    int m_uTimeOutLow;
                             4819 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4820 ; 166  |};
                             4821 ; 167  |
                             4822 ; 168  |union WaitMask{
                             4823 ; 169  |    struct B{
                             4824 ; 170  |        unsigned int m_bNone     :1;
                             4825 ; 171  |        unsigned int m_bMessage  :1;
                             4826 ; 172  |        unsigned int m_bTimer    :1;
                             4827 ; 173  |        unsigned int m_bButton   :1;
                             4828 ; 174  |    } B;
                             4829 ; 175  |    int I;
                             4830 ; 176  |} ;
                             4831 ; 177  |
                             4832 ; 178  |
                             4833 ; 179  |struct Button {
                             4834 ; 180  |        WORD wButtonEvent;
                             4835 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4836 ; 182  |};
                             4837 ; 183  |
                             4838 ; 184  |struct Message {
                             4839 ; 185  |        WORD wMsgLength;
                             4840 ; 186  |        WORD wMsgCommand;
                             4841 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4842 ; 188  |};
                             4843 ; 189  |
                             4844 ; 190  |union EventTypes {
                             4845 ; 191  |        struct CMessage msg;
                             4846 ; 192  |        struct Button Button ;
                             4847 ; 193  |        struct Message Message;
                             4848 ; 194  |};
                             4849 ; 195  |
                             4850 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4851 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4852 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4853 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4854 ; 200  |
                             4855 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4856 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4857 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4858 ; 204  |
                             4859 ; 205  |#if DEBUG
                             4860 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4861 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4862 ; 208  |#else 
                             4863 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4864 ; 210  |#define DebugBuildAssert(x)    
                             4865 ; 211  |#endif
                             4866 ; 212  |
                             4867 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4868 ; 214  |//  #pragma asm
                             4869 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4870 ; 216  |//  #pragma endasm
                             4871 ; 217  |
                             4872 ; 218  |
                             4873 ; 219  |#ifdef COLOR_262K
                             4874 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4875 ; 221  |#elif defined(COLOR_65K)
                             4876 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4877 ; 223  |#else
                             4878 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4879 ; 225  |#endif
                             4880 ; 226  |    
                             4881 ; 227  |#endif // #ifndef _TYPES_H
                             4882 
                             4884 
                             4885 ; 5    |
                             4886 ; 6    |//These must match the definintions in buttondefs.inc, otherwise the button presses will t
                                  rigger
                             4887 ; 7    |//unexpected events.
                             4888 ; 8    |
                             4889 ; 9    |#define PR_RW           0
                             4890 ; 10   |#define PH_RW                   1
                             4891 ; 11   |#define PR_FF           2
                             4892 ; 12   |#define PH_FF           3
                             4893 ; 13   |#define PR_MENU         4
                             4894 ; 14   |#define PH_MENU         5
                             4895 ; 15   |#define PR_RV           6
                             4896 ; 16   |#define PH_RV           7
                             4897 ; 17   |#define PR_PLAY                 8
                             4898 ; 18   |#define PH_PLAY         9
                             4899 ; 19   |#define PR_HOLD         10
                             4900 ; 20   |#define PH_HOLD         11
                             4901 ; 21   |#define PR_VOL_DOWN     12
                             4902 ; 22   |#define PR_VOL_UP       13
                             4903 ; 23   |
                             4904 ; 24   |
                             4905 ; 25   |
                             4906 ; 26   |
                             4907 ; 27   |#define PH_VOL_DOWN     14
                             4908 ; 28   |#define PH_VOL_UP       15
                             4909 ; 29   |#define PR_MODE         24
                             4910 ; 30   |#define PR_STOP                 25
                             4911 ; 31   |#define PH_STOP         26
                             4912 ; 32   |#define PR_RECORD      27
                             4913 ; 33   |#define PH_RECORD       28
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4914 ; 34   |#define PR_AB           33
                             4915 ; 35   |#define PR_ERASE        34
                             4916 ; 36   |#define PH_ERASE        35
                             4917 ; 37   |#define PR_EQ           36
                             4918 ; 38   |#define PH_EQ       37
                             4919 ; 39   |
                             4920 ; 40   |
                             4921 ; 41   |
                             4922 ; 42   |
                             4923 ; 43   |extern WORD g_wLastButton;
                             4924 ; 44   |
                             4925 ; 45   |#endif //_BUTTONS_H
                             4926 
                             4928 
                             4929 ; 11   |#include "syscoder.h"
                             4930 
                             4932 
                             4933 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                             4934 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2001
                             4935 ; 3    |//;
                             4936 ; 4    |//; Filename: syscoder.xref
                             4937 ; 5    |//; Description: Global refs from syscoder.asm
                             4938 ; 6    |//;///////////////////////////////////////////////////////////////////////////////
                             4939 ; 7    |
                             4940 ; 8    |#ifndef SYSCODER_XREF_C
                             4941 ; 9    |#define SYSCODER_XREF_C
                             4942 ; 10   |
                             4943 ; 11   |typedef struct {
                             4944 ; 12   |    WORD wMinutes;
                             4945 ; 13   |    WORD wSeconds;
                             4946 ; 14   |}SONGTIME;
                             4947 ; 15   |
                             4948 ; 16   |// Functions  
                             4949 ; 17   |extern _fract       _Y g_frSongSecondsPerByte;
                             4950 ; 18   |extern unsigned int _Y g_wSongCurrentMinutes;
                             4951 ; 19   |extern unsigned int _Y g_wSongCurrentSeconds;
                             4952 ; 20   |extern unsigned int _Y g_wSongTotalMinutes;
                             4953 ; 21   |extern unsigned int _Y g_wSongTotalSeconds;
                             4954 ; 22   |extern unsigned int _Y g_wSongRemainMinutes; 
                             4955 ; 23   |extern unsigned int _Y g_wSongRemainSeconds;
                             4956 ; 24   |extern unsigned int _Y g_wCurrentSongNumber;
                             4957 ; 25   |extern unsigned int _Y g_wTotalSongCount;
                             4958 ; 26   |
                             4959 ; 27   |extern unsigned int _Y g_wAccumulatedSecs;    // Added for mp3 VBR support.
                             4960 ; 28   |extern unsigned int _Y g_wAccumulatedMSecs;
                             4961 
                             4966 
                             4967 ; 29   |
                             4968 ; 30   |extern _asmfunc SONGTIME DecGetCurrentTime(void);
                             4969 ; 31   |extern _asmfunc DWORD DecGetSongPos(void);
                             4970 ; 32   |extern _asmfunc RETCODE DecSetSongPos(DWORD);
                             4971 ; 33   |extern _asmfunc void DecSetSongPosZero(void);
                             4972 ; 34   |extern _asmfunc void DecSetSongPosEnd(void);
                             4973 ; 35   |extern _asmfunc void DecClearSongTime(void);
                             4974 ; 36   |extern _asmfunc void SysSetDecoderResource(INT);
                             4975 ; 37   |
                             4976 ; 38   |#endif // SYSCODER_XREF
                             4977 ; 39   |
                             4978 ; 40   |
                             4979 ; 41   |
                             4980 ; 42   |
                             4981 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4983 
                             4984 ; 12   |#include "sysmem.h"
                             4985 
                             4987 
                             4988 ; 1    |//;******************************************************************************
                             4989 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                             4990 ; 3    |//; File: sysmem.h
                             4991 ; 4    |//; ST System Memory Externs
                             4992 ; 5    |//;******************************************************************************
                             4993 ; 6    |
                             4994 ; 7    |#ifndef SYSMEM_XREF_C
                             4995 ; 8    |#define SYSMEM_XREF_C
                             4996 ; 9    |
                             4997 ; 10   |// Variables in X
                             4998 ; 11   |extern unsigned int _X g_wDecoderCSR;
                             4999 ; 12   |extern unsigned int _X g_wDecoderSR;
                             5000 ; 13   |extern unsigned int _X g_wDecoderCSR2;  // DECODE2EOF
                             5001 ; 14   |extern unsigned int _X g_wEncoderSR;
                             5002 ; 15   |extern unsigned int _X g_wEncoderCSR;
                             5003 ; 16   |extern unsigned int _X g_wRecStartTimeHigh;
                             5004 ; 17   |extern unsigned int _X g_wRecStartTimeLow;
                             5005 ; 18   |extern unsigned int _X g_wSysError;
                             5006 ; 19   |#ifdef TRACEBUF_EN
                             5007 ; 20   |extern unsigned int _X g_wTraceBuffer; //Disabled by default.   
                             5008 ; 21   |extern unsigned int _X g_wTracePointer;
                             5009 ; 22   |#endif
                             5010 ; 23   |extern unsigned int _X g_wUserScratchX[];
                             5011 ; 24   |extern unsigned int _X g_wNextVoiceNumValue;
                             5012 ; 25   |extern unsigned int _X g_wEncAdpcmSave_r7;
                             5013 ; 26   |extern unsigned int _X g_wEncAdpcmSave_m7;
                             5014 ; 27   |extern unsigned int _X g_wEncModuleState;
                             5015 ; 28   |extern unsigned int _X g_wEncoderIsrSR;
                             5016 ; 29   |extern unsigned int _X g_bAudibleNeedFileSize;          // 10/12/04 mmiu - Added for AA fi
                                  le navigation
                             5017 ; 30   |extern unsigned int _X g_bAudiblePlayThrough;           // 11/1/04 mmiu - Added for file p
                                  osition play-through indicator
                             5018 ; 31   |extern unsigned int _X g_wSongStartOffsetHigh;          // 11/1/04 mmiu - Added until conf
                                  irmed we can use g_wSongByteTotalConsumedHigh/Low
                             5019 ; 32   |extern unsigned int _X g_wSongStartOffsetLow;
                             5020 ; 33   |
                             5021 ; 34   |// Variables in Y
                             5022 ; 35   |extern int          _Y g_VolumeBias;
                             5023 ; 36   |extern unsigned int _Y g_wCurrentRoutinePtr;
                             5024 ; 37   |extern unsigned int _Y g_wSystemFileHandle;
                             5025 ; 38   |extern unsigned int _Y g_wSongByteTotalHigh;
                             5026 ; 39   |extern unsigned int _Y g_wSongByteTotalLow; 
                             5027 ; 40   |extern unsigned int _Y g_wSongByteLengthHigh;
                             5028 ; 41   |extern unsigned int _Y g_wSongByteLengthLow;
                             5029 ; 42   |extern unsigned int _Y g_wInvSampleRate;
                             5030 ; 43   |extern unsigned int _Y g_wCurrentSongBad;
                             5031 ; 44   |extern unsigned int _Y g_iSongType;
                             5032 ; 45   |extern _packed BYTE _Y g_CurrentSongName[];
                             5033 ; 46   |extern unsigned int _Y g_wCurrentDirDevId;
                             5034 ; 47   |extern unsigned int _Y g_wSongInvBitRatePtr;
                             5035 ; 48   |extern unsigned int _Y g_wUserScratchXDescriptor;
                             5036 ; 49   |extern unsigned int _Y g_wUserScratchYDescriptor;
                             5037 ; 50   |extern _packed BYTE _Y g_EncFileNameString[];
                             5038 ; 51   |extern unsigned int _Y g_wEncFileHandle;
                             5039 ; 52   |extern unsigned int _Y g_wEncAdpcmOvlSave_sp;
                             5040 ; 53   |extern unsigned int _Y g_wRootDirectory;
                             5041 ; 54   |extern unsigned int _Y g_wUserScratchY[];
                             5042 ; 55   |extern unsigned int _Y g_wPrevInvBitRatePtr;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5043 ; 56   |
                             5044 ; 57   |#endif  // SYSMEM_XREF_C
                             5045 
                             5047 
                             5048 ; 13   |#include "musicmenu.h"
                             5049 
                             5051 
                             5052 ; 1    |#ifndef _MUSIC_MENU_H
                             5053 ; 2    |#define _MUSIC_MENU_H
                             5054 ; 3    |
                             5055 ; 4    |#include "types.h"
                             5056 
                             5058 
                             5059 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5060 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5061 ; 3    |//
                             5062 ; 4    |// Filename: types.h
                             5063 ; 5    |// Description: Standard data types
                             5064 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5065 ; 7    |
                             5066 ; 8    |#ifndef _TYPES_H
                             5067 ; 9    |#define _TYPES_H
                             5068 ; 10   |
                             5069 ; 11   |// TODO:  move this outta here!
                             5070 ; 12   |#if !defined(NOERROR)
                             5071 ; 13   |#define NOERROR 0
                             5072 ; 14   |#define SUCCESS 0
                             5073 ; 15   |#endif 
                             5074 ; 16   |#if !defined(SUCCESS)
                             5075 ; 17   |#define SUCCESS  0
                             5076 ; 18   |#endif
                             5077 ; 19   |#if !defined(ERROR)
                             5078 ; 20   |#define ERROR   -1
                             5079 ; 21   |#endif
                             5080 ; 22   |#if !defined(FALSE)
                             5081 ; 23   |#define FALSE 0
                             5082 ; 24   |#endif
                             5083 ; 25   |#if !defined(TRUE)
                             5084 ; 26   |#define TRUE  1
                             5085 ; 27   |#endif
                             5086 ; 28   |
                             5087 ; 29   |#if !defined(NULL)
                             5088 ; 30   |#define NULL 0
                             5089 ; 31   |#endif
                             5090 ; 32   |
                             5091 ; 33   |#define MAX_INT     0x7FFFFF
                             5092 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5093 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5094 ; 36   |#define MAX_ULONG   (-1) 
                             5095 ; 37   |
                             5096 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5097 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5098 ; 40   |
                             5099 ; 41   |
                             5100 ; 42   |#define BYTE    unsigned char       // btVarName
                             5101 ; 43   |#define CHAR    signed char         // cVarName
                             5102 ; 44   |#define USHORT  unsigned short      // usVarName
                             5103 ; 45   |#define SHORT   unsigned short      // sVarName
                             5104 ; 46   |#define WORD    unsigned int        // wVarName
                             5105 ; 47   |#define INT     signed int          // iVarName
                             5106 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5107 ; 49   |#define LONG    signed long         // lVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5108 ; 50   |#define BOOL    unsigned int        // bVarName
                             5109 ; 51   |#define FRACT   _fract              // frVarName
                             5110 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5111 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5112 ; 54   |#define FLOAT   float               // fVarName
                             5113 ; 55   |#define DBL     double              // dVarName
                             5114 ; 56   |#define ENUM    enum                // eVarName
                             5115 ; 57   |#define CMX     _complex            // cmxVarName
                             5116 ; 58   |typedef WORD UCS3;                   // 
                             5117 ; 59   |
                             5118 ; 60   |#define UINT16  unsigned short
                             5119 ; 61   |#define UINT8   unsigned char   
                             5120 ; 62   |#define UINT32  unsigned long
                             5121 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5122 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5123 ; 65   |#define WCHAR   UINT16
                             5124 ; 66   |
                             5125 ; 67   |//UINT128 is 16 bytes or 6 words
                             5126 ; 68   |typedef struct UINT128_3500 {   
                             5127 ; 69   |    int val[6];     
                             5128 ; 70   |} UINT128_3500;
                             5129 ; 71   |
                             5130 ; 72   |#define UINT128   UINT128_3500
                             5131 ; 73   |
                             5132 ; 74   |// Little endian word packed byte strings:   
                             5133 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5134 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5135 ; 77   |// Little endian word packed byte strings:   
                             5136 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5137 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5138 ; 80   |
                             5139 ; 81   |// Declare Memory Spaces To Use When Coding
                             5140 ; 82   |// A. Sector Buffers
                             5141 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5142 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5143 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5144 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5145 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5146 ; 88   |// B. Media DDI Memory
                             5147 ; 89   |#define MEDIA_DDI_MEM _Y
                             5148 ; 90   |
                             5149 ; 91   |
                             5150 ; 92   |
                             5151 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5152 ; 94   |// Examples of circular pointers:
                             5153 ; 95   |//    INT CIRC cpiVarName
                             5154 ; 96   |//    DWORD CIRC cpdwVarName
                             5155 ; 97   |
                             5156 ; 98   |#define RETCODE INT                 // rcVarName
                             5157 ; 99   |
                             5158 ; 100  |// generic bitfield structure
                             5159 ; 101  |struct Bitfield {
                             5160 ; 102  |    unsigned int B0  :1;
                             5161 ; 103  |    unsigned int B1  :1;
                             5162 ; 104  |    unsigned int B2  :1;
                             5163 ; 105  |    unsigned int B3  :1;
                             5164 ; 106  |    unsigned int B4  :1;
                             5165 ; 107  |    unsigned int B5  :1;
                             5166 ; 108  |    unsigned int B6  :1;
                             5167 ; 109  |    unsigned int B7  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5168 ; 110  |    unsigned int B8  :1;
                             5169 ; 111  |    unsigned int B9  :1;
                             5170 ; 112  |    unsigned int B10 :1;
                             5171 ; 113  |    unsigned int B11 :1;
                             5172 ; 114  |    unsigned int B12 :1;
                             5173 ; 115  |    unsigned int B13 :1;
                             5174 ; 116  |    unsigned int B14 :1;
                             5175 ; 117  |    unsigned int B15 :1;
                             5176 ; 118  |    unsigned int B16 :1;
                             5177 ; 119  |    unsigned int B17 :1;
                             5178 ; 120  |    unsigned int B18 :1;
                             5179 ; 121  |    unsigned int B19 :1;
                             5180 ; 122  |    unsigned int B20 :1;
                             5181 ; 123  |    unsigned int B21 :1;
                             5182 ; 124  |    unsigned int B22 :1;
                             5183 ; 125  |    unsigned int B23 :1;
                             5184 ; 126  |};
                             5185 ; 127  |
                             5186 ; 128  |union BitInt {
                             5187 ; 129  |        struct Bitfield B;
                             5188 ; 130  |        int        I;
                             5189 ; 131  |};
                             5190 ; 132  |
                             5191 ; 133  |#define MAX_MSG_LENGTH 10
                             5192 ; 134  |struct CMessage
                             5193 ; 135  |{
                             5194 ; 136  |        unsigned int m_uLength;
                             5195 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5196 ; 138  |};
                             5197 ; 139  |
                             5198 ; 140  |typedef struct {
                             5199 ; 141  |    WORD m_wLength;
                             5200 ; 142  |    WORD m_wMessage;
                             5201 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5202 ; 144  |} Message;
                             5203 ; 145  |
                             5204 ; 146  |struct MessageQueueDescriptor
                             5205 ; 147  |{
                             5206 ; 148  |        int *m_pBase;
                             5207 ; 149  |        int m_iModulo;
                             5208 ; 150  |        int m_iSize;
                             5209 ; 151  |        int *m_pHead;
                             5210 ; 152  |        int *m_pTail;
                             5211 ; 153  |};
                             5212 ; 154  |
                             5213 ; 155  |struct ModuleEntry
                             5214 ; 156  |{
                             5215 ; 157  |    int m_iSignaledEventMask;
                             5216 ; 158  |    int m_iWaitEventMask;
                             5217 ; 159  |    int m_iResourceOfCode;
                             5218 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5219 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5220 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5221 ; 163  |    int m_uTimeOutHigh;
                             5222 ; 164  |    int m_uTimeOutLow;
                             5223 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5224 ; 166  |};
                             5225 ; 167  |
                             5226 ; 168  |union WaitMask{
                             5227 ; 169  |    struct B{
                             5228 ; 170  |        unsigned int m_bNone     :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5229 ; 171  |        unsigned int m_bMessage  :1;
                             5230 ; 172  |        unsigned int m_bTimer    :1;
                             5231 ; 173  |        unsigned int m_bButton   :1;
                             5232 ; 174  |    } B;
                             5233 ; 175  |    int I;
                             5234 ; 176  |} ;
                             5235 ; 177  |
                             5236 ; 178  |
                             5237 ; 179  |struct Button {
                             5238 ; 180  |        WORD wButtonEvent;
                             5239 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5240 ; 182  |};
                             5241 ; 183  |
                             5242 ; 184  |struct Message {
                             5243 ; 185  |        WORD wMsgLength;
                             5244 ; 186  |        WORD wMsgCommand;
                             5245 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5246 ; 188  |};
                             5247 ; 189  |
                             5248 ; 190  |union EventTypes {
                             5249 ; 191  |        struct CMessage msg;
                             5250 ; 192  |        struct Button Button ;
                             5251 ; 193  |        struct Message Message;
                             5252 ; 194  |};
                             5253 ; 195  |
                             5254 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5255 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5256 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5257 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5258 ; 200  |
                             5259 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5260 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5261 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5262 ; 204  |
                             5263 ; 205  |#if DEBUG
                             5264 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5265 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5266 ; 208  |#else 
                             5267 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5268 ; 210  |#define DebugBuildAssert(x)    
                             5269 ; 211  |#endif
                             5270 ; 212  |
                             5271 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5272 ; 214  |//  #pragma asm
                             5273 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5274 ; 216  |//  #pragma endasm
                             5275 ; 217  |
                             5276 ; 218  |
                             5277 ; 219  |#ifdef COLOR_262K
                             5278 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5279 ; 221  |#elif defined(COLOR_65K)
                             5280 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5281 ; 223  |#else
                             5282 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5283 ; 225  |#endif
                             5284 ; 226  |    
                             5285 ; 227  |#endif // #ifndef _TYPES_H
                             5286 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5288 
                             5289 ; 5    |
                             5290 ; 6    |#endif
                             5291 ; 7    |
                             5292 ; 8    |
                             5293 ; 9    |
                             5294 ; 10   |
                             5295 
                             5297 
                             5298 ; 14   |#include "menus.h"
                             5299 
                             5301 
                             5302 ; 1    |#ifndef _MENU_H
                             5303 ; 2    |#define _MENU_H
                             5304 ; 3    |
                             5305 ; 4    |#include "types.h"
                             5306 
                             5308 
                             5309 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5310 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5311 ; 3    |//
                             5312 ; 4    |// Filename: types.h
                             5313 ; 5    |// Description: Standard data types
                             5314 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5315 ; 7    |
                             5316 ; 8    |#ifndef _TYPES_H
                             5317 ; 9    |#define _TYPES_H
                             5318 ; 10   |
                             5319 ; 11   |// TODO:  move this outta here!
                             5320 ; 12   |#if !defined(NOERROR)
                             5321 ; 13   |#define NOERROR 0
                             5322 ; 14   |#define SUCCESS 0
                             5323 ; 15   |#endif 
                             5324 ; 16   |#if !defined(SUCCESS)
                             5325 ; 17   |#define SUCCESS  0
                             5326 ; 18   |#endif
                             5327 ; 19   |#if !defined(ERROR)
                             5328 ; 20   |#define ERROR   -1
                             5329 ; 21   |#endif
                             5330 ; 22   |#if !defined(FALSE)
                             5331 ; 23   |#define FALSE 0
                             5332 ; 24   |#endif
                             5333 ; 25   |#if !defined(TRUE)
                             5334 ; 26   |#define TRUE  1
                             5335 ; 27   |#endif
                             5336 ; 28   |
                             5337 ; 29   |#if !defined(NULL)
                             5338 ; 30   |#define NULL 0
                             5339 ; 31   |#endif
                             5340 ; 32   |
                             5341 ; 33   |#define MAX_INT     0x7FFFFF
                             5342 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5343 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5344 ; 36   |#define MAX_ULONG   (-1) 
                             5345 ; 37   |
                             5346 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5347 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5348 ; 40   |
                             5349 ; 41   |
                             5350 ; 42   |#define BYTE    unsigned char       // btVarName
                             5351 ; 43   |#define CHAR    signed char         // cVarName
                             5352 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5353 ; 45   |#define SHORT   unsigned short      // sVarName
                             5354 ; 46   |#define WORD    unsigned int        // wVarName
                             5355 ; 47   |#define INT     signed int          // iVarName
                             5356 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5357 ; 49   |#define LONG    signed long         // lVarName
                             5358 ; 50   |#define BOOL    unsigned int        // bVarName
                             5359 ; 51   |#define FRACT   _fract              // frVarName
                             5360 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5361 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5362 ; 54   |#define FLOAT   float               // fVarName
                             5363 ; 55   |#define DBL     double              // dVarName
                             5364 ; 56   |#define ENUM    enum                // eVarName
                             5365 ; 57   |#define CMX     _complex            // cmxVarName
                             5366 ; 58   |typedef WORD UCS3;                   // 
                             5367 ; 59   |
                             5368 ; 60   |#define UINT16  unsigned short
                             5369 ; 61   |#define UINT8   unsigned char   
                             5370 ; 62   |#define UINT32  unsigned long
                             5371 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5372 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5373 ; 65   |#define WCHAR   UINT16
                             5374 ; 66   |
                             5375 ; 67   |//UINT128 is 16 bytes or 6 words
                             5376 ; 68   |typedef struct UINT128_3500 {   
                             5377 ; 69   |    int val[6];     
                             5378 ; 70   |} UINT128_3500;
                             5379 ; 71   |
                             5380 ; 72   |#define UINT128   UINT128_3500
                             5381 ; 73   |
                             5382 ; 74   |// Little endian word packed byte strings:   
                             5383 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5384 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5385 ; 77   |// Little endian word packed byte strings:   
                             5386 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5387 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5388 ; 80   |
                             5389 ; 81   |// Declare Memory Spaces To Use When Coding
                             5390 ; 82   |// A. Sector Buffers
                             5391 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5392 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5393 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5394 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5395 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5396 ; 88   |// B. Media DDI Memory
                             5397 ; 89   |#define MEDIA_DDI_MEM _Y
                             5398 ; 90   |
                             5399 ; 91   |
                             5400 ; 92   |
                             5401 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5402 ; 94   |// Examples of circular pointers:
                             5403 ; 95   |//    INT CIRC cpiVarName
                             5404 ; 96   |//    DWORD CIRC cpdwVarName
                             5405 ; 97   |
                             5406 ; 98   |#define RETCODE INT                 // rcVarName
                             5407 ; 99   |
                             5408 ; 100  |// generic bitfield structure
                             5409 ; 101  |struct Bitfield {
                             5410 ; 102  |    unsigned int B0  :1;
                             5411 ; 103  |    unsigned int B1  :1;
                             5412 ; 104  |    unsigned int B2  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5413 ; 105  |    unsigned int B3  :1;
                             5414 ; 106  |    unsigned int B4  :1;
                             5415 ; 107  |    unsigned int B5  :1;
                             5416 ; 108  |    unsigned int B6  :1;
                             5417 ; 109  |    unsigned int B7  :1;
                             5418 ; 110  |    unsigned int B8  :1;
                             5419 ; 111  |    unsigned int B9  :1;
                             5420 ; 112  |    unsigned int B10 :1;
                             5421 ; 113  |    unsigned int B11 :1;
                             5422 ; 114  |    unsigned int B12 :1;
                             5423 ; 115  |    unsigned int B13 :1;
                             5424 ; 116  |    unsigned int B14 :1;
                             5425 ; 117  |    unsigned int B15 :1;
                             5426 ; 118  |    unsigned int B16 :1;
                             5427 ; 119  |    unsigned int B17 :1;
                             5428 ; 120  |    unsigned int B18 :1;
                             5429 ; 121  |    unsigned int B19 :1;
                             5430 ; 122  |    unsigned int B20 :1;
                             5431 ; 123  |    unsigned int B21 :1;
                             5432 ; 124  |    unsigned int B22 :1;
                             5433 ; 125  |    unsigned int B23 :1;
                             5434 ; 126  |};
                             5435 ; 127  |
                             5436 ; 128  |union BitInt {
                             5437 ; 129  |        struct Bitfield B;
                             5438 ; 130  |        int        I;
                             5439 ; 131  |};
                             5440 ; 132  |
                             5441 ; 133  |#define MAX_MSG_LENGTH 10
                             5442 ; 134  |struct CMessage
                             5443 ; 135  |{
                             5444 ; 136  |        unsigned int m_uLength;
                             5445 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5446 ; 138  |};
                             5447 ; 139  |
                             5448 ; 140  |typedef struct {
                             5449 ; 141  |    WORD m_wLength;
                             5450 ; 142  |    WORD m_wMessage;
                             5451 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5452 ; 144  |} Message;
                             5453 ; 145  |
                             5454 ; 146  |struct MessageQueueDescriptor
                             5455 ; 147  |{
                             5456 ; 148  |        int *m_pBase;
                             5457 ; 149  |        int m_iModulo;
                             5458 ; 150  |        int m_iSize;
                             5459 ; 151  |        int *m_pHead;
                             5460 ; 152  |        int *m_pTail;
                             5461 ; 153  |};
                             5462 ; 154  |
                             5463 ; 155  |struct ModuleEntry
                             5464 ; 156  |{
                             5465 ; 157  |    int m_iSignaledEventMask;
                             5466 ; 158  |    int m_iWaitEventMask;
                             5467 ; 159  |    int m_iResourceOfCode;
                             5468 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5469 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5470 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5471 ; 163  |    int m_uTimeOutHigh;
                             5472 ; 164  |    int m_uTimeOutLow;
                             5473 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5474 ; 166  |};
                             5475 ; 167  |
                             5476 ; 168  |union WaitMask{
                             5477 ; 169  |    struct B{
                             5478 ; 170  |        unsigned int m_bNone     :1;
                             5479 ; 171  |        unsigned int m_bMessage  :1;
                             5480 ; 172  |        unsigned int m_bTimer    :1;
                             5481 ; 173  |        unsigned int m_bButton   :1;
                             5482 ; 174  |    } B;
                             5483 ; 175  |    int I;
                             5484 ; 176  |} ;
                             5485 ; 177  |
                             5486 ; 178  |
                             5487 ; 179  |struct Button {
                             5488 ; 180  |        WORD wButtonEvent;
                             5489 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5490 ; 182  |};
                             5491 ; 183  |
                             5492 ; 184  |struct Message {
                             5493 ; 185  |        WORD wMsgLength;
                             5494 ; 186  |        WORD wMsgCommand;
                             5495 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5496 ; 188  |};
                             5497 ; 189  |
                             5498 ; 190  |union EventTypes {
                             5499 ; 191  |        struct CMessage msg;
                             5500 ; 192  |        struct Button Button ;
                             5501 ; 193  |        struct Message Message;
                             5502 ; 194  |};
                             5503 ; 195  |
                             5504 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5505 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5506 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5507 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5508 ; 200  |
                             5509 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5510 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5511 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5512 ; 204  |
                             5513 ; 205  |#if DEBUG
                             5514 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5515 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5516 ; 208  |#else 
                             5517 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5518 ; 210  |#define DebugBuildAssert(x)    
                             5519 ; 211  |#endif
                             5520 ; 212  |
                             5521 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5522 ; 214  |//  #pragma asm
                             5523 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5524 ; 216  |//  #pragma endasm
                             5525 ; 217  |
                             5526 ; 218  |
                             5527 ; 219  |#ifdef COLOR_262K
                             5528 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5529 ; 221  |#elif defined(COLOR_65K)
                             5530 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5531 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5532 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5533 ; 225  |#endif
                             5534 ; 226  |    
                             5535 ; 227  |#endif // #ifndef _TYPES_H
                             5536 
                             5538 
                             5539 ; 5    |
                             5540 ; 6    |#define TIMER_ANIMATE           0
                             5541 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                             5542 ; 8    |#define TIMER_BATT_CHK          2
                             5543 ; 9    |#define TIMER_SONG_CHANGE       3
                             5544 ; 10   |#define TIMER_TUNER                             4
                             5545 ; 11   |#define TIMER_BACKLIGHT                 5
                             5546 ; 12   |#define TIMER_FFRWND                6
                             5547 ; 13   |#define TIMER_BATTERY_CHARGER   7
                             5548 ; 14   |#define TIMER_TIMEDATE                  8
                             5549 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use toge
                                  ther
                             5550 ; 16   |#define TIMER_APIC_UPDATE               9
                             5551 ; 17   |
                             5552 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                             5553 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                             5554 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                             5555 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                             5556 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                             5557 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                             5558 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                             5559 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5560 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                             5561 ; 27   |#ifdef USE_PLAYLIST3
                             5562 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                             5563 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                             5564 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                             5565 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                             5566 ; 32   |
                             5567 ; 33   |#define PLAYLIST_ENABLE         (0)
                             5568 ; 34   |#endif
                             5569 ; 35   |#define ANIMATE_PERIOD          (100)
                             5570 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                             5571 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                             5572 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                             5573 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                             5574 ; 40   |#ifdef USE_PLAYLIST5
                             5575 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                             5576 ; 42   |#endif
                             5577 ; 43   |
                             5578 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                             5579 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                             5580 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                             5581 ; 47   |
                             5582 ; 48   |// used with shutdown menu
                             5583 ; 49   |// FORCESHUTDOWN does not allow abort
                             5584 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                             5585 ; 51   |#define FORCESHUTDOWN                   TRUE
                             5586 ; 52   |#define USERSHUTDOWN                    FALSE
                             5587 ; 53   |
                             5588 ; 54   |// if low battery display low battery message
                             5589 ; 55   |#define LOWBATT                                 TRUE
                             5590 ; 56   |#define REGBATT                                 FALSE
                             5591 ; 57   |
                             5592 ; 58   |//Backlight Define Statements
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5593 ; 59   |#ifdef CLCD
                             5594 ; 60   |#ifdef CLCD_16BIT
                             5595 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                             5596 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5597 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5598 ; 64   |#define BACKLIGHT_ON                            0x06C000
                             5599 ; 65   |#define BACKLIGHT_OFF                           0x024000
                             5600 ; 66   |#else
                             5601 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                             5602 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                             5603 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5604 ; 70   |#define BACKLIGHT_ON                            0x006000
                             5605 ; 71   |#define BACKLIGHT_OFF                           0x002000
                             5606 ; 72   |#endif
                             5607 ; 73   |#else
                             5608 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                             5609 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                             5610 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                             5611 ; 77   |#define BACKLIGHT_ON                            TRUE
                             5612 ; 78   |#define BACKLIGHT_OFF                           FALSE
                             5613 ; 79   |#endif
                             5614 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 second
                                  s
                             5615 ; 81   |
                             5616 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                             5617 ; 83   |#define INCREMENT 1
                             5618 ; 84   |#define DECREMENT 0
                             5619 ; 85   |
                             5620 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                             5621 ; 87   |//states that aren't included in the displayed list.
                             5622 ; 88   |#define MENU_EXIT       101
                             5623 ; 89   |#define MENU_MAIN       100
                             5624 ; 90   |
                             5625 ; 91   |// menu flags
                             5626 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                             5627 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesti
                                  ng to music
                             5628 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save cha
                                  nges?
                             5629 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                             5630 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesti
                                  ng to voice/fm menu and start recording
                             5631 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesti
                                  ng to music
                             5632 ; 98   |#endif
                             5633 ; 99   |
                             5634 ; 100  |#define LANGUAGES_ENG   0
                             5635 ; 101  |#define LANGUAGES_VIE   1
                             5636 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                             5637 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                             5638 ; 104  |
                             5639 ; 105  |// 1 word menu variable -- bit flags
                             5640 ; 106  |extern struct Bitfield g_MenuFlags;
                             5641 ; 107  |
                             5642 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                             5643 ; 109  |extern union EventTypes gEventInfo;
                             5644 ; 110  |
                             5645 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                             5646 ; 112  |extern INT g_iCurrentMenu;
                             5647 ; 113  |
                             5648 ; 114  |//Backlight State
                             5649 ; 115  |extern INT g_iBackLightState;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5650 ; 116  |
                             5651 ; 117  |//Language state
                             5652 ; 118  |extern INT g_iLanguage;
                             5653 ; 119  |
                             5654 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                             5655 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
                             5656 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                             5657 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                             5658 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                             5659 ; 125  |#ifdef USE_PLAYLIST3
                             5660 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                             5661 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                             5662 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5663 ; 129  |#endif // #ifdef USE_PLAYLIST3
                             5664 ; 130  |#ifdef MOTION_VIDEO
                             5665 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                             5666 ; 132  |#endif
                             5667 ; 133  |#ifdef JPEG_APP
                             5668 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                             5669 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                             5670 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                             5671 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                             5672 ; 138  |#endif
                             5673 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                             5674 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                             5675 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                             5676 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                             5677 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                             5678 ; 144  |
                             5679 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                             5680 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                             5681 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                             5682 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                             5683 ; 149  |#ifdef USE_PLAYLIST5
                             5684 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                             5685 ; 151  |#endif
                             5686 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                             5687 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                             5688 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                             5689 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                             5690 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                             5691 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                             5692 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                             5693 ; 159  |
                             5694 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                             5695 ; 161  |void _reentrant RecordTestMenu(void);
                             5696 ; 162  |
                             5697 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                             5698 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5699 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5700 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                             5701 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                             5702 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                             5703 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                             5704 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                             5705 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                             5706 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                             5707 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                             5708 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                             5709 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                             5710 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                             5711 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5712 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                             5713 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                             5714 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                             5715 ; 181  |_reentrant void ChangePlaySet(INT mode);
                             5716 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                             5717 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
                             5718 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                             5719 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                             5720 ; 186  |#endif
                             5721 ; 187  |
                             5722 
                             5724 
                             5725 ; 15   |#include "mainmenu.h"
                             5726 
                             5728 
                             5729 ; 1    |#ifndef _MAIN_MENU_H
                             5730 ; 2    |#define _MAIN_MENU_H
                             5731 ; 3    |
                             5732 ; 4    |// menus in mainmenu
                             5733 ; 5    |#define MAINMENU_FIRST  0
                             5734 ; 6    |
                             5735 ; 7    |enum _MENU_ID
                             5736 ; 8    |{
                             5737 ; 9    |        MENU_MUSIC = 0,
                             5738 ; 10   |#ifdef JPEG_APP
                             5739 ; 11   |        MENU_JPEG_DISPLAY,
                             5740 ; 12   |#endif
                             5741 ; 13   |#ifdef MOTION_VIDEO
                             5742 ; 14   |        MENU_MVIDEO,
                             5743 ; 15   |#endif
                             5744 ; 16   |        MENU_VOICE,
                             5745 ; 17   |
                             5746 ; 18   |/*This version does not use PL5
                             5747 ; 19   |#ifdef USE_PLAYLIST5
                             5748 ; 20   |#ifndef REMOVE_FM
                             5749 ; 21   |    MENU_FMREC,
                             5750 ; 22   |#endif
                             5751 ; 23   |    MENU_LINEIN,
                             5752 ; 24   |#ifdef AUDIBLE
                             5753 ; 25   |        MENU_AUDIBLE,
                             5754 ; 26   |#endif
                             5755 ; 27   |#endif  // #ifdef USE_PLAYLIST5
                             5756 ; 28   |*/
                             5757 ; 29   |
                             5758 ; 30   |#ifdef USE_PLAYLIST3
                             5759 ; 31   |#ifdef AUDIBLE
                             5760 ; 32   |        MENU_AUDIBLE,
                             5761 ; 33   |#endif
                             5762 ; 34   |#endif
                             5763 ; 35   |#ifndef REMOVE_FM
                             5764 ; 36   |        MENU_FMTUNER,
                             5765 ; 37   |#endif
                             5766 ; 38   |        MENU_RECORD,
                             5767 ; 39   |        MENU_SETTINGS,
                             5768 ; 40   |        MENU_SHUTDOWN,
                             5769 ; 41   |        MENU_TIME_DATE,
                             5770 ; 42   |        MENU_AB,
                             5771 ; 43   |        MENU_DELETE,
                             5772 ; 44   |        MENU_ABOUT,
                             5773 ; 45   |#ifdef SPECTRUM_ANAL
                             5774 ; 46   |        MENU_SPECTROGRAM,
                             5775 ; 47   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5776 ; 48   |        MENU_MAIN_EXIT
                             5777 ; 49   |};
                             5778 ; 50   |
                             5779 ; 51   |
                             5780 ; 52   |#define MAINMENU_LAST    MENU_MAIN_EXIT
                             5781 ; 53   |#define MAINMENU_COUNT  (MAINMENU_LAST+1)
                             5782 ; 54   |
                             5783 ; 55   |#ifdef S6B33B0A_LCD
                             5784 ; 56   |#define MAINMENU_PAGE1_COUNT    MAINMENU_COUNT
                             5785 ; 57   |#endif
                             5786 ; 58   |
                             5787 ; 59   |#ifdef SED15XX_LCD
                             5788 ; 60   |#define MAINMENU_PAGE1_COUNT    4
                             5789 ; 61   |#endif
                             5790 ; 62   |
                             5791 ; 63   |
                             5792 ; 64   |// Media error constants
                             5793 ; 65   |// Each device gets 5 bits for error codes, in the global g_FSinitErrorCode.
                             5794 ; 66   |// If there is no external device, the internal device uses bits 0-4.  If there
                             5795 ; 67   |// is an external device, the internal device is shifted up 5 bits (to bits 5-9),
                             5796 ; 68   |// and the external device uses bits 0-4.  (More than one external device is not
                             5797 ; 69   |// supported in the current code.)
                             5798 ; 70   |
                             5799 ; 71   |#define ERROR_ON_INTERNAL_MEDIA         0x0F
                             5800 ; 72   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             5801 ; 73   |
                             5802 ; 74   |#define ERROR_ON_EXTERNAL_MEDIA                         0x0E
                             5803 ; 75   |#define EXTERNAL_MEDIA_NOT_SIGMATEL_FORMAT      0x010
                             5804 ; 76   |
                             5805 ; 77   |#define ERROR_ON_INTERNAL_MEDIA_SHIFTED         0x01E0
                             5806 ; 78   |#define INTERNAL_MEDIA_NOT_SIGMATEL_FORMAT_SHIFTED      0x020
                             5807 ; 79   |
                             5808 ; 80   |#ifdef USE_PLAYLIST3
                             5809 ; 81   |extern INT  g_current_index;
                             5810 ; 82   |extern INT  g_current_size;
                             5811 ; 83   |extern _packed BYTE g_strMusicLib_FilePath[];
                             5812 ; 84   |extern _packed BYTE g_strMusicLib_SecTable_FilePath[];
                             5813 ; 85   |extern INT  g_iFileHandle;
                             5814 ; 86   |extern INT  g_ML_save_on_exit;
                             5815 ; 87   |extern WORD g_rsrc_TimeDate_CodeBank;
                             5816 ; 88   |#endif  // USE_PLAYLIST3
                             5817 ; 89   |
                             5818 ; 90   |////////////////////////////////////////////////////////////////////////////////
                             5819 ; 91   |//  Prototypes
                             5820 ; 92   |////////////////////////////////////////////////////////////////////////////////
                             5821 ; 93   |#ifdef USE_PLAYLIST3
                             5822 ; 94   |void _reentrant ML_building_engine_init(void);
                             5823 ; 95   |#endif  // USE_PLAYLIST3
                             5824 ; 96   |
                             5825 ; 97   |#endif
                             5826 
                             5828 
                             5829 ; 16   |#include "display.h"
                             5830 
                             5832 
                             5833 ; 1    |#ifndef _DISPLAY_H
                             5834 ; 2    |#define _DISPLAY_H
                             5835 ; 3    |
                             5836 ; 4    |//Display bits
                             5837 ; 5    |#define DISPLAY_CLEAR_DISPLAY_BITPOS        0
                             5838 ; 6    |
                             5839 ; 7    |#define DISPLAY_ENCODER_TRACK_TIME_BITPOS   1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5840 ; 8    |#define DISPLAY_ENCODER_TRACK_NAME_BITPOS   2
                             5841 ; 9    |#define DISPLAY_RECORD_MODE_BITPOS          3
                             5842 ; 10   |
                             5843 ; 11   |//This bit (DISPLAY_MISC_BITPOS) is set to allow DisplayHints to be non zero, but does not
                                   map
                             5844 ; 12   |//to anything in UpdateDisplay();  (meant to be used to indicate that specific
                             5845 ; 13   |//things that are specific for that menu.
                             5846 ; 14   |#define DISPLAY_MISC_BITPOS                 4
                             5847 ; 15   |
                             5848 ; 16   |#define DISPLAY_FMTUNER_FREQUENCY           5
                             5849 ; 17   |#define DISPLAY_FMTUNER_PRESET              6
                             5850 ; 18   |#define DISPLAY_FMTUNER_STRENGTH            7
                             5851 ; 19   |
                             5852 ; 20   |#define DISPLAY_PLAYSTATE_BITPOS             9
                             5853 ; 21   |#define DISPLAY_AB_ICON_BITPOS              10
                             5854 ; 22   |#define DISPLAY_PLAYMODE_BITPOS             11
                             5855 ; 23   |#define DISPLAY_PLAYSET_BITPOS              12
                             5856 ; 24   |
                             5857 ; 25   |//Playback info
                             5858 ; 26   |#define DISPLAY_EQ_BITPOS                   13
                             5859 ; 27   |#define DISPLAY_VOLUME_BITPOS               14
                             5860 ; 28   |
                             5861 ; 29   |//Track Info
                             5862 ; 30   |#define DISPLAY_SONGARTISTALBUM_BITPOS      15
                             5863 ; 31   |#define DISPLAY_SONGTITLE_BITPOS            16
                             5864 ; 32   |#define DISPLAY_CURRENTTRACK_BITPOS         17
                             5865 ; 33   |#define DISPLAY_TRACKTIME_BITPOS            18
                             5866 ; 34   |#define DISPLAY_TOTALTRACKTIME_BITPOS        8
                             5867 ; 35   |#define DISPLAY_BITRATE_BITPOS              19
                             5868 ; 36   |
                             5869 ; 37   |//Device status info
                             5870 ; 38   |#define DISPLAY_LOCK_BITPOS                 20
                             5871 ; 39   |#define DISPLAY_DISK_BITPOS                 21
                             5872 ; 40   |#define DISPLAY_BATTERY_BITPOS              22
                             5873 ; 41   |#define DISPLAY_ALBUMART_BITPOS              23
                             5874 ; 42   |
                             5875 ; 43   |#ifdef PLAYER_STRESS
                             5876 ; 44   |// this may not work since album art uses bit 23 so we may need a new word variable for th
                                  is player stress test bit below.
                             5877 ; 45   |#define DISPLAY_STRESSTEST_BITPOS            23
                             5878 ; 46   |#endif
                             5879 ; 47   |
                             5880 ; 48   |
                             5881 ; 49   |union DisplayHints
                             5882 ; 50   |{
                             5883 ; 51   |    struct {
                             5884 ; 52   |        int ClearDisplay        :1;//0
                             5885 ; 53   |        int EncoderTrackTime    :1;//1
                             5886 ; 54   |        int EncoderTrackName    :1;//2
                             5887 ; 55   |        int RecordMode          :1;//3
                             5888 ; 56   |        int Misc                :1;//4
                             5889 ; 57   |        int FMTunerFrequency    :1;//5
                             5890 ; 58   |        int FMTunerPreset       :1;//6
                             5891 ; 59   |        int FMTunerStrength     :1;//7
                             5892 ; 60   |        int TotalTrackTime      :1;//8
                             5893 ; 61   |        int PlayState           :1;//9
                             5894 ; 62   |        int ABIcon              :1;//10
                             5895 ; 63   |        int PlayMode            :1;//11
                             5896 ; 64   |        int PlaySet             :1;//12
                             5897 ; 65   |        int EQ                  :1;//13
                             5898 ; 66   |        int Volume              :1;//14
                             5899 ; 67   |        int SongArtistAlbum     :1;//15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5900 ; 68   |        int SongTitle           :1;//16
                             5901 ; 69   |        int CurrentTrack        :1;//17
                             5902 ; 70   |        int TrackTime           :1;//18
                             5903 ; 71   |        int Bitrate             :1;//19
                             5904 ; 72   |        int LockIcon            :1;//20
                             5905 ; 73   |        int Disk                :1;//21
                             5906 ; 74   |        int Battery             :1;//22
                             5907 ; 75   |#ifdef PLAYER_STRESS
                             5908 ; 76   |        int StressTest         :1;//23  // this might not work since bit 23 is already tak
                                  en by album art. 23 is last bit in word.
                             5909 ; 77   |#else
                             5910 ; 78   |        int AlbumArt            :1;//23
                             5911 ; 79   |#endif
                             5912 ; 80   |    } bits;
                             5913 ; 81   |    WORD I;
                             5914 ; 82   |};
                             5915 ; 83   |
                             5916 ; 84   |// setup default display for all menus
                             5917 ; 85   |// can be adjusted in each menus as required.
                             5918 ; 86   |#define COMMON_DISPLAY_ALL  (\ 
                             5919 ; 87   |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             5920 ; 88   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5921 ; 89   |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5922 ; 90   |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5923 ; 91   |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5924 ; 92   |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5925 ; 93   |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5926 ; 94   |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5927 ; 95   |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5928 ; 96   |                                )
                             5929 ; 97   |
                             5930 ; 98   |#define SPECTROGRAM_MENU_DISPLAY_ALL  (\ 
                             5931 ; 99   |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             5932 ; 100  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             5933 ; 101  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             5934 ; 102  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5935 ; 103  |                                (1<<DISPLAY_EQ_BITPOS)|\ 
                             5936 ; 104  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5937 ; 105  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)\ 
                             5938 ; 106  |                                )
                             5939 ; 107  |
                             5940 ; 108  |//-----------------------------------------------
                             5941 ; 109  |#ifdef JPEG_ALBUM_ART
                             5942 ; 110  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_ALBUMART_BITPOS)
                             5943 ; 111  |#else
                             5944 ; 112  |#define ALBUMART_SET_MASK_IF_APPROPRIATE (0)
                             5945 ; 113  |#endif
                             5946 ; 114  |
                             5947 ; 115  |#ifdef PLAYER_STRESS
                             5948 ; 116  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (1<<DISPLAY_STRESSTEST_BITPOS)
                             5949 ; 117  |#else
                             5950 ; 118  |#define PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE (0)
                             5951 ; 119  |#endif
                             5952 ; 120  |
                             5953 ; 121  |
                             5954 ; 122  |#define MUSIC_MENU_DISPLAY_ALL  (\ 
                             5955 ; 123  |                                (COMMON_DISPLAY_ALL)|\ 
                             5956 ; 124  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5957 ; 125  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5958 ; 126  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5959 ; 127  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5960 ; 128  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5961 ; 129  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5962 ; 130  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5963 ; 131  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)\ 
                             5964 ; 132  |                                )
                             5965 ; 133  |
                             5966 ; 134  |#define MUSIC_MENU_DISPLAY_NEW_TRACK (\ 
                             5967 ; 135  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             5968 ; 136  |                                (PLAYER_STRESSTEST_SET_MASK_IF_APPROPRIATE)|\ 
                             5969 ; 137  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5970 ; 138  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5971 ; 139  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5972 ; 140  |                                (1<<DISPLAY_TRACKTIME_BITPOS)|\ 
                             5973 ; 141  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5974 ; 142  |                                (1<<DISPLAY_AB_ICON_BITPOS)|\ 
                             5975 ; 143  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5976 ; 144  |                                (1<<DISPLAY_PLAYSET_BITPOS)\ 
                             5977 ; 145  |                                )
                             5978 ; 146  |//-----------------------------------------------
                             5979 ; 147  |
                             5980 ; 148  |
                             5981 ; 149  |#define MVIDEO_MENU_DISPLAY_ALL ((1<<DISPLAY_CURRENTTRACK_BITPOS)|(1<<DISPLAY_SONGTITLE_BI
                                  TPOS))
                             5982 ; 150  |
                             5983 ; 151  |
                             5984 ; 152  |#define VOICE_MENU_DISPLAY_ALL  (\ 
                             5985 ; 153  |                                COMMON_DISPLAY_ALL|\ 
                             5986 ; 154  |                                (1<<DISPLAY_PLAYMODE_BITPOS)|\ 
                             5987 ; 155  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             5988 ; 156  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             5989 ; 157  |                                (1<<DISPLAY_SONGARTISTALBUM_BITPOS)|\ 
                             5990 ; 158  |                                (1<<DISPLAY_SONGTITLE_BITPOS)|\ 
                             5991 ; 159  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             5992 ; 160  |                                (1<<DISPLAY_TOTALTRACKTIME_BITPOS)|\ 
                             5993 ; 161  |                                (1<<DISPLAY_TRACKTIME_BITPOS)\ 
                             5994 ; 162  |                                )
                             5995 ; 163  |
                             5996 ; 164  |
                             5997 ; 165  |#define RECORDING_DISPLAY_ALL   (\ 
                             5998 ; 166  |                                COMMON_DISPLAY_ALL|\ 
                             5999 ; 167  |                                (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             6000 ; 168  |                                (1<<DISPLAY_ENCODER_TRACK_NAME_BITPOS)|\ 
                             6001 ; 169  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6002 ; 170  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6003 ; 171  |                                (1<<DISPLAY_RECORD_MODE_BITPOS)\ 
                             6004 ; 172  |                                )
                             6005 ; 173  |
                             6006 ; 174  |#ifdef USE_PLAYLIST3
                             6007 ; 175  |#define BROWSE_MENU_DISPLAY_ALL  (\ 
                             6008 ; 176  |                                (1<<DISPLAY_BATTERY_BITPOS)|\ 
                             6009 ; 177  |                                (1<<DISPLAY_LOCK_BITPOS)|\ 
                             6010 ; 178  |                                (1<<DISPLAY_DISK_BITPOS)|\ 
                             6011 ; 179  |                                (1<<DISPLAY_PLAYSET_BITPOS)|\ 
                             6012 ; 180  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6013 ; 181  |                                )
                             6014 ; 182  |#else
                             6015 ; 183  |#ifdef USE_PLAYLIST5
                             6016 ; 184  |#if 0
                             6017 ; 185  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             6018 ; 186  |                                 COMMON_DISPLAY_ALL|\ 
                             6019 ; 187  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6020 ; 188  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6021 ; 189  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6022 ; 190  |                                (1<<DISPLAY_CURRENTTRACK_BITPOS)|\ 
                             6023 ; 191  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6024 ; 192  |                                )
                             6025 ; 193  |#else
                             6026 ; 194  |#define BROWSE_MENU_DISPLAY_ALL (\ 
                             6027 ; 195  |                                 COMMON_DISPLAY_ALL|\ 
                             6028 ; 196  |                                (ALBUMART_SET_MASK_IF_APPROPRIATE)|\ 
                             6029 ; 197  |                                (1<<DISPLAY_PLAYSTATE_BITPOS)|\ 
                             6030 ; 198  |                                (1<<DISPLAY_VOLUME_BITPOS)|\ 
                             6031 ; 199  |                                (1<<DISPLAY_MISC_BITPOS)\ 
                             6032 ; 200  |                                )
                             6033 ; 201  |#endif
                             6034 ; 202  |#endif  // #ifdef USE_PLAYLIST5
                             6035 ; 203  |#endif  // #ifdef USE_PLAYLIST3
                             6036 ; 204  |
                             6037 ; 205  |
                             6038 ; 206  |
                             6039 ; 207  |#define MAIN_MENU_DISPLAY_ALL           (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6040 ; 208  |
                             6041 ; 209  |#define EQ_MENU_DISPLAY_ALL             (\ 
                             6042 ; 210  |                                        COMMON_DISPLAY_ALL|\ 
                             6043 ; 211  |                                        (1<<DISPLAY_EQ_BITPOS)|\ 
                             6044 ; 212  |                                        (1<<DISPLAY_VOLUME_BITPOS)\ 
                             6045 ; 213  |                                        )     // (SDK2.520)
                             6046 ; 214  |
                             6047 ; 215  |#define PM_MENU_DISPLAY_ALL             (COMMON_DISPLAY_ALL|(1<<DISPLAY_PLAYMODE_BITPOS)|(
                                  1<<DISPLAY_MISC_BITPOS))
                             6048 ; 216  |#define PWR_MENU_DISPLAY_ALL            (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6049 ; 217  |#define SETTINGS_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6050 ; 218  |#define JPEG_DISPLAY_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6051 ; 219  |#define DELETE_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6052 ; 220  |#define ABOUT_MENU_DISPLAY_ALL          (COMMON_DISPLAY_ALL)
                             6053 ; 221  |#define ERASE_MENU_DISPLAY_ALL          ((1<<DISPLAY_BATTERY_BITPOS)|(1<<DISPLAY_LOCK_BITP
                                  OS))
                             6054 ; 222  |
                             6055 ; 223  |#define CONTRAST_MENU_DISPLAY_ALL       (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6056 ; 224  |
                             6057 ; 225  |#define TIME_DATE_MENU_DISPLAY_ALL      0
                             6058 ; 226  |#define RECORDTEST_DISPLAY_ALL       (\ 
                             6059 ; 227  |                                        (1<<DISPLAY_ENCODER_TRACK_TIME_BITPOS)|\ 
                             6060 ; 228  |                                                                        (1<<DISPLAY_ENCODE
                                  R_TRACK_NAME_BITPOS)|\ 
                             6061 ; 229  |                                                                        (1<<DISPLAY_PLAYST
                                  ATE_BITPOS)|\ 
                             6062 ; 230  |                                        (1<<DISPLAY_RECORD_MODE_BITPOS)|\ 
                             6063 ; 231  |                                    (1<<DISPLAY_MISC_BITPOS)\ 
                             6064 ; 232  |                                                                        )
                             6065 ; 233  |
                             6066 ; 234  |#define SPLASH_MENU_DISPLAY_ALL         (COMMON_DISPLAY_ALL|(1<<DISPLAY_MISC_BITPOS))
                             6067 ; 235  |// used during track update to force total time update
                             6068 ; 236  |#define AUTOUPDATE              FALSE
                             6069 ; 237  |#define FORCEUPDATE             TRUE
                             6070 ; 238  |
                             6071 ; 239  |
                             6072 ; 240  |// based on font used for title/artist display
                             6073 ; 241  |#define DEFAULT_CHAR_WIDTH  5
                             6074 ; 242  |
                             6075 ; 243  |
                             6076 ; 244  |// LCD dimensions
                             6077 ; 245  |#ifdef LDS514_LCD
                             6078 ; 246  |#define   LCD_SIZE_X       96
                             6079 ; 247  |#define   LCD_SIZE_Y       64
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6080 ; 248  |#endif
                             6081 ; 249  |
                             6082 ; 250  |#ifdef ILI814_LCD
                             6083 ; 251  |#define   LCD_SIZE_X       96
                             6084 ; 252  |#define   LCD_SIZE_Y       64
                             6085 ; 253  |#endif
                             6086 ; 254  |
                             6087 ; 255  |#ifdef ML9341_LCD
                             6088 ; 256  |#define   LCD_SIZE_X       96
                             6089 ; 257  |#define   LCD_SIZE_Y       96
                             6090 ; 258  |#endif
                             6091 ; 259  |
                             6092 ; 260  |#ifdef SSD1332_LCD
                             6093 ; 261  |#define   LCD_SIZE_X       96
                             6094 ; 262  |#define   LCD_SIZE_Y       64
                             6095 ; 263  |#endif
                             6096 ; 264  |
                             6097 ; 265  |#ifdef S6B33B0A_LCD
                             6098 ; 266  |#define   LCD_SIZE_X       128
                             6099 ; 267  |#define   LCD_SIZE_Y       159
                             6100 ; 268  |#endif
                             6101 ; 269  |
                             6102 ; 270  |#ifdef SED15XX_LCD
                             6103 ; 271  |#define LCD_SIZE_X                      128
                             6104 ; 272  |#define LCD_SIZE_Y                      64
                             6105 ; 273  |#endif
                             6106 ; 274  |
                             6107 ; 275  |#define LCD_SIZE_ROW                     8
                             6108 ; 276  |
                             6109 ; 277  |#define TOP_OF_SCREEN           0
                             6110 ; 278  |#define LEFT_OF_SCREEN          0
                             6111 ; 279  |
                             6112 ; 280  |#ifdef LDS514_LCD
                             6113 ; 281  |#define   SCREEN_WIDTH       96
                             6114 ; 282  |#define   SCREEN_HEIGHT       64
                             6115 ; 283  |#endif
                             6116 ; 284  |
                             6117 ; 285  |#ifdef ILI814_LCD
                             6118 ; 286  |#define   SCREEN_WIDTH       96
                             6119 ; 287  |#define   SCREEN_HEIGHT       64
                             6120 ; 288  |#endif
                             6121 ; 289  |
                             6122 ; 290  |#ifdef ML9341_LCD
                             6123 ; 291  |#define   SCREEN_WIDTH       96
                             6124 ; 292  |#define   SCREEN_HEIGHT       96
                             6125 ; 293  |#endif
                             6126 ; 294  |
                             6127 ; 295  |#ifdef SSD1332_LCD
                             6128 ; 296  |#define   SCREEN_WIDTH       96
                             6129 ; 297  |#define   SCREEN_HEIGHT       64
                             6130 ; 298  |#endif
                             6131 ; 299  |
                             6132 ; 300  |#ifdef S6B33B0A_LCD
                             6133 ; 301  |#define   SCREEN_WIDTH       128
                             6134 ; 302  |#define   SCREEN_HEIGHT       159
                             6135 ; 303  |#endif
                             6136 ; 304  |
                             6137 ; 305  |#ifdef SED15XX_LCD
                             6138 ; 306  |#define SCREEN_WIDTH            128
                             6139 ; 307  |#define SCREEN_HEIGHT           64
                             6140 ; 308  |#endif
                             6141 ; 309  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6142 ; 310  |#define CHAR_SIZE_X             6
                             6143 ; 311  |#define CHAR_SIZE_Y             8
                             6144 ; 312  |
                             6145 ; 313  |// Physical rows are numbered from 0 to LCD_SIZE_Y/LCD_SIZE_ROW
                             6146 ; 314  |#define LCD_FIRST_ROW_NUM                1
                             6147 ; 315  |#define LCD_FIRST_ROW_POS_Y=LCD_FIRST_ROW_NUM*LCD_SIZE_ROW  // skipping the first row
                             6148 ; 316  |
                             6149 ; 317  |// Top row in order from left to right
                             6150 ; 318  |#define PLAY_STATE_ICON_X_POS   LEFT_OF_SCREEN+0
                             6151 ; 319  |#define PLAY_STATE_ICON_Y_POS   TOP_OF_SCREEN+0
                             6152 ; 320  |#define PLAY_STATE_ICON_X_SIZE  12
                             6153 ; 321  |#define PLAY_STATE_ICON_Y_SIZE  8
                             6154 ; 322  |
                             6155 ; 323  |#define REPEAT_ICON_X_POS       LEFT_OF_SCREEN+13
                             6156 ; 324  |#define REPEAT_ICON_Y_POS       TOP_OF_SCREEN+0
                             6157 ; 325  |#define REPEAT_ICON_X_SIZE      12
                             6158 ; 326  |#define REPEAT_ICON_Y_SIZE      8
                             6159 ; 327  |
                             6160 ; 328  |#define SHUFFLE_ICON_X_POS      LEFT_OF_SCREEN+25
                             6161 ; 329  |#define SHUFFLE_ICON_Y_POS      TOP_OF_SCREEN+0
                             6162 ; 330  |#define SHUFFLE_ICON_X_SIZE     5     // includes white space on left side of .bmp
                             6163 ; 331  |#define SHUFFLE_ICON_Y_SIZE     8
                             6164 ; 332  |
                             6165 ; 333  |#define AB_ICON_X_POS           LEFT_OF_SCREEN+31
                             6166 ; 334  |#define AB_ICON_Y_POS           TOP_OF_SCREEN+0
                             6167 ; 335  |#define AB_ICON_X_SIZE          12
                             6168 ; 336  |#define AB_ICON_Y_SIZE          8
                             6169 ; 337  |
                             6170 ; 338  |#ifdef  AUDIBLE
                             6171 ; 339  |#define SECNAV_ICON_X_POS       LEFT_OF_SCREEN+31
                             6172 ; 340  |#define SECNAV_ICON_Y_POS       TOP_OF_SCREEN+0
                             6173 ; 341  |#define SECNAV_ICON_X_SIZE      12
                             6174 ; 342  |#define SECNAV_ICON_Y_SIZE      8
                             6175 ; 343  |#endif
                             6176 ; 344  |
                             6177 ; 345  |#define EQ_ICON_X_POS           LEFT_OF_SCREEN+44
                             6178 ; 346  |#define EQ_ICON_Y_POS           TOP_OF_SCREEN+0
                             6179 ; 347  |#define EQ_ICON_X_SIZE          22
                             6180 ; 348  |#define EQ_ICON_Y_SIZE          8
                             6181 ; 349  |
                             6182 ; 350  |#ifdef WOW
                             6183 ; 351  |#define WOW_X_POS               EQ_ICON_X_POS
                             6184 ; 352  |#define WOW_Y_POS               EQ_ICON_Y_POS
                             6185 ; 353  |#endif
                             6186 ; 354  |
                             6187 ; 355  |
                             6188 ; 356  |// Media icon
                             6189 ; 357  |#define DISK_X_POS              LEFT_OF_SCREEN+66
                             6190 ; 358  |#define DISK_Y_POS              TOP_OF_SCREEN
                             6191 ; 359  |#define DISK_X_SIZE             8
                             6192 ; 360  |#define DISK_Y_SIZE             8
                             6193 ; 361  |
                             6194 ; 362  |// Hold icon
                             6195 ; 363  |#define LOCK_ICON_X_POS         LEFT_OF_SCREEN+73
                             6196 ; 364  |#define LOCK_ICON_Y_POS         TOP_OF_SCREEN
                             6197 ; 365  |#define LOCK_ICON_X_SIZE        8
                             6198 ; 366  |#define LOCK_ICON_Y_SIZE        8
                             6199 ; 367  |
                             6200 ; 368  |#define BATTERY_ICON_X_POS      LEFT_OF_SCREEN+110
                             6201 ; 369  |#define BATTERY_ICON_Y_POS      TOP_OF_SCREEN+0
                             6202 ; 370  |#define BATTERY_ICON_X_SIZE     16
                             6203 ; 371  |#define BATTERY_ICON_Y_SIZE     8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6204 ; 372  |#define BATTERY_RESOURCE        RSRC_BATTERY_00
                             6205 ; 373  |
                             6206 ; 374  |// Second row from left to right
                             6207 ; 375  |#define VOLUME_ICON_X_POS       LEFT_OF_SCREEN+0
                             6208 ; 376  |#define VOLUME_ICON_Y_POS       TOP_OF_SCREEN+8
                             6209 ; 377  |#define VOLUME_ICON_X_SIZE      48
                             6210 ; 378  |#define VOLUME_ICON_Y_SIZE      8
                             6211 ; 379  |#define VOLUME_RESOURCE         RSRC_ICON_VOL_00
                             6212 ; 380  |#define VOLUME_NUM_ICONS        27
                             6213 ; 381  |
                             6214 ; 382  |#define PLAYSET_X_POS           SCREEN_WIDTH-8
                             6215 ; 383  |#define PLAYSET_Y_POS           TOP_OF_SCREEN+8
                             6216 ; 384  |
                             6217 ; 385  |//Lyrics Position
                             6218 ; 386  |#define LYRICS_DISPLAY_X_POS    LEFT_OF_SCREEN
                             6219 ; 387  |#define LYRICS_DISPLAY_Y_POS    TOP_OF_SCREEN+16
                             6220 ; 388  |#define LYRICS_DISPLAY_HEIGHT           10
                             6221 ; 389  |
                             6222 ; 390  |// Music menu
                             6223 ; 391  |#define SONG_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6224 ; 392  |#define SONG_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6225 ; 393  |#define SONG_TITLE_X_SIZE       SCREEN_WIDTH
                             6226 ; 394  |#define SONG_TITLE_Y_SIZE       10
                             6227 ; 395  |
                             6228 ; 396  |#define SONG_ARTIST_X_POS       LEFT_OF_SCREEN
                             6229 ; 397  |#define SONG_ARTIST_Y_POS       TOP_OF_SCREEN+26
                             6230 ; 398  |#define SONG_ARTIST_X_SIZE      SCREEN_WIDTH
                             6231 ; 399  |#define SONG_ARTIST_Y_SIZE      10
                             6232 ; 400  |
                             6233 ; 401  |#define SONG_ALBUM_X_POS       LEFT_OF_SCREEN
                             6234 ; 402  |#define SONG_ALBUM_Y_POS       TOP_OF_SCREEN+36
                             6235 ; 403  |#define SONG_ALBUM_X_SIZE      SCREEN_WIDTH
                             6236 ; 404  |#define SONG_ALBUM_Y_SIZE      10
                             6237 ; 405  |
                             6238 ; 406  |#ifdef USE_PLAYLIST5
                             6239 ; 407  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+28
                             6240 ; 408  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6241 ; 409  |#define TRACK_NUMBER_X_SIZE     6*4
                             6242 ; 410  |#define TRACK_NUMBER_Y_SIZE     8
                             6243 ; 411  |
                             6244 ; 412  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6245 ; 413  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6246 ; 414  |#define TRACK_COUNT_X_SIZE      6*4
                             6247 ; 415  |#define TRACK_COUNT_Y_SIZE      8
                             6248 ; 416  |
                             6249 ; 417  |#define TRACK_DIVIDE_X TRACK_NUMBER_X_POS+TRACK_COUNT_X_SIZE + 2
                             6250 ; 418  |#else
                             6251 ; 419  |#define TRACK_NUMBER_X_POS      LEFT_OF_SCREEN+34
                             6252 ; 420  |#define TRACK_NUMBER_Y_POS      TOP_OF_SCREEN+56
                             6253 ; 421  |#define TRACK_NUMBER_X_SIZE     6*3
                             6254 ; 422  |#define TRACK_NUMBER_Y_SIZE     8
                             6255 ; 423  |
                             6256 ; 424  |#define TRACK_COUNT_X_POS       TRACK_NUMBER_X_POS+TRACK_NUMBER_X_SIZE+10
                             6257 ; 425  |#define TRACK_COUNT_Y_POS       TOP_OF_SCREEN+56
                             6258 ; 426  |#define TRACK_COUNT_X_SIZE      6*3
                             6259 ; 427  |#define TRACK_COUNT_Y_SIZE      8
                             6260 ; 428  |
                             6261 ; 429  |#define TRACK_DIVIDE_X  TRACK_NUMBER_X_POS+24
                             6262 ; 430  |#endif
                             6263 ; 431  |
                             6264 ; 432  |
                             6265 ; 433  |#define TRACK_CURR_TIME_X_POS       LEFT_OF_SCREEN+28
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6266 ; 434  |#define TRACK_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6267 ; 435  |#define TRACK_CURR_TIME_X_SIZE      25
                             6268 ; 436  |#define TRACK_CURR_TIME_Y_SIZE      8
                             6269 ; 437  |
                             6270 ; 438  |#define TRACK_SLASH_X_SIZE          5
                             6271 ; 439  |#define TRACK_SLASH_X_POS           TRACK_TOTAL_TIME_X_POS-TRACK_SLASH_X_SIZE
                             6272 ; 440  |#define TRACK_SLASH_Y_POS           TRACK_CURR_TIME_Y_POS
                             6273 ; 441  |
                             6274 ; 442  |#define TRACK_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+60
                             6275 ; 443  |#define TRACK_TOTAL_TIME_Y_POS      TRACK_CURR_TIME_Y_POS
                             6276 ; 444  |#define TRACK_TOTAL_TIME_X_SIZE     28
                             6277 ; 445  |#define TRACK_TOTAL_TIME_Y_SIZE     8
                             6278 ; 446  |
                             6279 ; 447  |#define VBR_FLAG_X_POS      LEFT_OF_SCREEN+80
                             6280 ; 448  |#define VBR_FLAG_Y_POS      8
                             6281 ; 449  |#define VBR_FLAG_X_SIZE     20
                             6282 ; 450  |#define VBR_FLAG_Y_SIZE     8
                             6283 ; 451  |#ifdef JPEG_ALBUM_ART
                             6284 ; 452  |// Album art display parameters:
                             6285 ; 453  |#define ALBUM_ART_X_POS         TOP_OF_SCREEN
                             6286 ; 454  |#define ALBUM_ART_Y_POS         80
                             6287 ; 455  |#define ALBUM_ART_X_SIZE        SCREEN_WIDTH
                             6288 ; 456  |#define ALBUM_ART_Y_SIZE        (SCREEN_HEIGHT-ALBUM_ART_Y_POS)
                             6289 ; 457  |#endif
                             6290 ; 458  |
                             6291 ; 459  |// Recording Display
                             6292 ; 460  |#define REC_CURR_TIME_X_POS       LEFT_OF_SCREEN
                             6293 ; 461  |#define REC_CURR_TIME_Y_POS       TOP_OF_SCREEN+48
                             6294 ; 462  |#define REC_CURR_TIME_X_SIZE      12
                             6295 ; 463  |#define REC_CURR_TIME_Y_SIZE      8
                             6296 ; 464  |
                             6297 ; 465  |#define REC_TOTAL_TIME_X_POS      LEFT_OF_SCREEN+45
                             6298 ; 466  |#define REC_TOTAL_TIME_Y_POS      TOP_OF_SCREEN+48
                             6299 ; 467  |#define REC_TOTAL_TIME_X_SIZE     28
                             6300 ; 468  |#define REC_TOTAL_TIME_Y_SIZE     8
                             6301 ; 469  |
                             6302 ; 470  |// Playback Display with hours added.
                             6303 ; 471  |#ifdef LDS514_LCD
                             6304 ; 472  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6305 ; 473  |#endif
                             6306 ; 474  |
                             6307 ; 475  |#ifdef ILI814_LCD
                             6308 ; 476  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6309 ; 477  |#endif
                             6310 ; 478  |
                             6311 ; 479  |#ifdef ML9341_LCD
                             6312 ; 480  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6313 ; 481  |#endif
                             6314 ; 482  |
                             6315 ; 483  |#ifdef SSD1332_LCD
                             6316 ; 484  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6317 ; 485  |#endif
                             6318 ; 486  |
                             6319 ; 487  |#ifdef S6B33B0A_LCD
                             6320 ; 488  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6321 ; 489  |#endif
                             6322 ; 490  |
                             6323 ; 491  |#ifdef SED15XX_LCD
                             6324 ; 492  |#define HR_TRACK_CURR_TIME_X_POS        LEFT_OF_SCREEN+16
                             6325 ; 493  |#endif
                             6326 ; 494  |
                             6327 ; 495  |#define HR_TRACK_CURR_TIME_Y_POS        TOP_OF_SCREEN+48
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6328 ; 496  |#define HR_TRACK_CURR_TIME_X_SIZE       28
                             6329 ; 497  |#define HR_TRACK_CURR_TIME_Y_SIZE       8
                             6330 ; 498  |
                             6331 ; 499  |#define HR_TRACK_TOTAL_TIME_X_POS       LEFT_OF_SCREEN+59
                             6332 ; 500  |#define HR_TRACK_TOTAL_TIME_Y_POS       TRACK_CURR_TIME_Y_POS
                             6333 ; 501  |#define HR_TRACK_TOTAL_TIME_X_SIZE      28
                             6334 ; 502  |#define HR_TRACK_TOTAL_TIME_Y_SIZE      8
                             6335 ; 503  |
                             6336 ; 504  |//Clear entire Track Time when song changes.
                             6337 ; 505  |#define CLR_TRACK_TIME_X_POS            LEFT_OF_SCREEN
                             6338 ; 506  |#define CLR_TRACK_TIME_Y_POS            TRACK_CURR_TIME_Y_POS
                             6339 ; 507  |#define CLR_TRACK_TIME_X_SIZE           SCREEN_WIDTH
                             6340 ; 508  |#define CLR_TRACK_TIME_Y_SIZE           8
                             6341 ; 509  |
                             6342 ; 510  |#define HR_TRACK_SLASH_X_SIZE           3
                             6343 ; 511  |#define HR_TRACK_SLASH_X_POS            HR_TRACK_TOTAL_TIME_X_POS-HR_TRACK_SLASH_X_SIZE
                             6344 ; 512  |#define HR_TRACK_SLASH_Y_POS            HR_TRACK_CURR_TIME_Y_POS
                             6345 ; 513  |
                             6346 ; 514  | //DVRWARN
                             6347 ; 515  |#define VOICE_SPACE_WARN_X_POS      LEFT_OF_SCREEN
                             6348 ; 516  |#define VOICE_SPACE_WARN_Y_POS      SONG_TITLE_Y_POS
                             6349 ; 517  |#define VOICE_SPACE_WARN_X_SIZE     93
                             6350 ; 518  |#define VOICE_SPACE_WARN_Y_SIZE     16
                             6351 ; 519  |
                             6352 ; 520  |//Shutdown
                             6353 ; 521  |#define SHUTDOWN_PROGRESS_X_POS     LEFT_OF_SCREEN+24
                             6354 ; 522  |#define SHUTDOWN_PROGRESS_Y_POS     TOP_OF_SCREEN+32
                             6355 ; 523  |#define SHUTDOWN_PROGRESS_X_SIZE    59
                             6356 ; 524  |#define SHUTDOWN_PROGRESS_Y_SIZE    16
                             6357 ; 525  |#define SHUTDOWN_PROGRESS_RESOURCE  RSRC_PDOWN_STATUS_0
                             6358 ; 526  |
                             6359 ; 527  |#define SHUTDOWN_STRING_X_POS       LEFT_OF_SCREEN+10
                             6360 ; 528  |#define SHUTDOWN_STRING_Y_POS       TOP_OF_SCREEN+16
                             6361 ; 529  |#define SHUTDOWN_STRING_X_SIZE      59
                             6362 ; 530  |#define SHUTDOWN_STRING_Y_SIZE      16
                             6363 ; 531  |#define SHUTDOWN_STRING_RESOURCE    RSRC_PDOWN_HOLD_STRING
                             6364 ; 532  |
                             6365 ; 533  |#define DEFRAGMENT_STRING_X_POS       LEFT_OF_SCREEN+0
                             6366 ; 534  |#define DEFRAGMENT_STRING_Y_POS       TOP_OF_SCREEN+16
                             6367 ; 535  |#define DEFRAGMENT_STRING_X_SIZE      59
                             6368 ; 536  |#define DEFRAGMENT_STRING_Y_SIZE      16
                             6369 ; 537  |#define DEFRAGMENT_STRING_RESOURCE    RSRC_DEFRAGMENT_STORE_STRING
                             6370 ; 538  |
                             6371 ; 539  |
                             6372 ; 540  |//Contrast Display
                             6373 ; 541  |#define CONTRAST_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6374 ; 542  |#define CONTRAST_TITLE_Y_POS        TOP_OF_SCREEN+16
                             6375 ; 543  |
                             6376 ; 544  |#define CONTRAST_X_POS              LEFT_OF_SCREEN+8
                             6377 ; 545  |#define CONTRAST_Y_POS              TOP_OF_SCREEN+32
                             6378 ; 546  |#define CONTRAST_X_SIZE             96
                             6379 ; 547  |#define CONTRAST_Y_SIZE             8
                             6380 ; 548  |#define CONTRAST_RESOURCE           RSRC_CONTRAST_LEVEL_0
                             6381 ; 549  |
                             6382 ; 550  |//Backlight Display
                             6383 ; 551  |#define BACKLIGHT_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6384 ; 552  |#define BACKLIGHT_TITLE_Y_POS        TOP_OF_SCREEN+24
                             6385 ; 553  |#define BACKLIGHT_STATE_X_POS        LEFT_OF_SCREEN+0
                             6386 ; 554  |#define BACKLIGHT_STATE_Y_POS        (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6387 ; 555  |
                             6388 ; 556  |//settings title display
                             6389 ; 557  |#define SETTINGS_TITLE_X_POS        LEFT_OF_SCREEN+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6390 ; 558  |#define SETTINGS_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6391 ; 559  |//jpeg display title display
                             6392 ; 560  |#define JPEG_DISPLAY_TITLE_X_POS        LEFT_OF_SCREEN+0
                             6393 ; 561  |#define JPEG_DISPLAY_TITLE_Y_POS        TOP_OF_SCREEN+8
                             6394 ; 562  |//erase files title display
                             6395 ; 563  |#define ERASE_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6396 ; 564  |#define ERASE_TITLE_Y_POS           TOP_OF_SCREEN+8
                             6397 ; 565  |
                             6398 ; 566  |// Splashscreen
                             6399 ; 567  |#ifdef LDS514_LCD
                             6400 ; 568  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6401 ; 569  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6402 ; 570  |#define SPLASH_SCREEN_X_SIZE        96
                             6403 ; 571  |#define SPLASH_SCREEN_Y_SIZE        64
                             6404 ; 572  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6405 ; 573  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6406 ; 574  |#endif
                             6407 ; 575  |
                             6408 ; 576  |#ifdef ILI814_LCD
                             6409 ; 577  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6410 ; 578  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6411 ; 579  |#define SPLASH_SCREEN_X_SIZE        96
                             6412 ; 580  |#define SPLASH_SCREEN_Y_SIZE        64
                             6413 ; 581  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6414 ; 582  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6415 ; 583  |#endif
                             6416 ; 584  |
                             6417 ; 585  |#ifdef ML9341_LCD
                             6418 ; 586  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6419 ; 587  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6420 ; 588  |#define SPLASH_SCREEN_X_SIZE        96
                             6421 ; 589  |#define SPLASH_SCREEN_Y_SIZE        96
                             6422 ; 590  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6423 ; 591  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6424 ; 592  |#endif
                             6425 ; 593  |
                             6426 ; 594  |#ifdef SSD1332_LCD
                             6427 ; 595  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6428 ; 596  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN
                             6429 ; 597  |#define SPLASH_SCREEN_X_SIZE        96
                             6430 ; 598  |#define SPLASH_SCREEN_Y_SIZE        64
                             6431 ; 599  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6432 ; 600  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6433 ; 601  |#endif
                             6434 ; 602  |
                             6435 ; 603  |#ifdef S6B33B0A_LCD
                             6436 ; 604  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6437 ; 605  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN + 16
                             6438 ; 606  |#define SPLASH_SCREEN_X_SIZE        80
                             6439 ; 607  |#define SPLASH_SCREEN_Y_SIZE        48
                             6440 ; 608  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6441 ; 609  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6442 ; 610  |#endif
                             6443 ; 611  |
                             6444 ; 612  |#ifdef SED15XX_LCD
                             6445 ; 613  |#define SPLASH_SCREEN_X_POS         LEFT_OF_SCREEN
                             6446 ; 614  |#define SPLASH_SCREEN_Y_POS         TOP_OF_SCREEN 
                             6447 ; 615  |#define SPLASH_SCREEN_X_SIZE        128
                             6448 ; 616  |#define SPLASH_SCREEN_Y_SIZE        64    
                             6449 ; 617  |#define LOCKED_SCREEN_X_POS         LEFT_OF_SCREEN+8
                             6450 ; 618  |#define LOCKED_SCREEN_Y_POS         TOP_OF_SCREEN+24
                             6451 ; 619  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6452 ; 620  |
                             6453 ; 621  |// FM tuner
                             6454 ; 622  |#define FM_TUNER_FREQUENCY_X_POS    LEFT_OF_SCREEN+30
                             6455 ; 623  |#define FM_TUNER_FREQUENCY_Y_POS    TOP_OF_SCREEN+24
                             6456 ; 624  |#define FM_TUNER_FREQUENCY_X_SIZE   CHAR_SIZE_X*10
                             6457 ; 625  |#define FM_TUNER_FREQUENCY_Y_SIZE   CHAR_SIZE_Y
                             6458 ; 626  |#define FM_TUNER_FREQUENCY_DOT_X_POS    FM_TUNER_FREQUENCY_X_POS+CHAR_SIZE_X*3
                             6459 ; 627  |#define FM_TUNER_FRAC_FREQUENCY_X_POS    FM_TUNER_FREQUENCY_DOT_X_POS+3
                             6460 ; 628  |
                             6461 ; 629  |#define FM_TUNER_PRESET_X_POS       LEFT_OF_SCREEN+30
                             6462 ; 630  |#define FM_TUNER_PRESET_Y_POS       TOP_OF_SCREEN+34
                             6463 ; 631  |#define FM_TUNER_PRESET_X_SIZE      CHAR_SIZE_X*5
                             6464 ; 632  |#define FM_TUNER_PRESET_Y_SIZE      CHAR_SIZE_Y
                             6465 ; 633  |
                             6466 ; 634  |#define FM_TUNER_PILOT_X_POS       LEFT_OF_SCREEN+30
                             6467 ; 635  |#define FM_TUNER_PILOT_Y_POS       TOP_OF_SCREEN+44
                             6468 ; 636  |
                             6469 ; 637  |// About menu
                             6470 ; 638  |#define ABOUT_TITLE_X_POS           LEFT_OF_SCREEN+0
                             6471 ; 639  |#define ABOUT_TITLE_Y_POS           TOP_OF_SCREEN+LCD_SIZE_ROW
                             6472 ; 640  |// starting row -- use offsets for the rest
                             6473 ; 641  |#define ABOUT_LINE_LABEL_X_POS      LEFT_OF_SCREEN+0
                             6474 ; 642  |#define ABOUT_LINE_LABEL_Y_POS      ABOUT_TITLE_Y_POS+(2*LCD_SIZE_ROW)
                             6475 ; 643  |
                             6476 ; 644  |#ifdef PLAYER_STRESS
                             6477 ; 645  |#define STRESS_TEST_X_POS       LEFT_OF_SCREEN
                             6478 ; 646  |#define STRESS_TEST_Y_POS       TOP_OF_SCREEN+40
                             6479 ; 647  |#define STRESS_TEST_X_SIZE      SCREEN_WIDTH
                             6480 ; 648  |#define STRESS_TEST_Y_SIZE      8
                             6481 ; 649  |#endif
                             6482 ; 650  |
                             6483 ; 651  |
                             6484 ; 652  |// Delete Menu
                             6485 ; 653  |#define WARNING_MSG_LINE1_X         LEFT_OF_SCREEN
                             6486 ; 654  |#define WARNING_MSG_LINE1_Y         (LCD_FIRST_ROW_NUM+1)*LCD_SIZE_ROW
                             6487 ; 655  |#define WARNING_MSG_LINE2_X         LEFT_OF_SCREEN
                             6488 ; 656  |#define WARNING_MSG_LINE2_Y         (LCD_FIRST_ROW_NUM+2)*LCD_SIZE_ROW
                             6489 ; 657  |#define WARNING_MSG_FILE_X          LEFT_OF_SCREEN
                             6490 ; 658  |#define WARNING_MSG_FILE_Y          (LCD_FIRST_ROW_NUM+4)*LCD_SIZE_ROW
                             6491 ; 659  |#define WARNING_MSG_YES_X           LEFT_OF_SCREEN
                             6492 ; 660  |#define WARNING_MSG_YES_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6493 ; 661  |#define DELETE_FAIL_MSG_X           LEFT_OF_SCREEN
                             6494 ; 662  |#define DELETE_FAIL_MSG_Y           (LCD_FIRST_ROW_NUM+6)*LCD_SIZE_ROW
                             6495 ; 663  |
                             6496 ; 664  |_reentrant void DisplayClear (void);
                             6497 ; 665  |_reentrant void DisplayLowBattery (void);
                             6498 ; 666  |
                             6499 ; 667  |_reentrant int DisplayContrast( int bDisplay, int iIgnored1, void *pPtr);
                             6500 ; 668  |
                             6501 ; 669  |_reentrant int DisplayBacklight( int bDisplay, int iIgnored1, void *pPtr);
                             6502 ; 670  |#ifdef WOW
                             6503 ; 671  |_reentrant int DisplayBar( int bDisplay, int step, void *pPtr);
                             6504 ; 672  |#endif
                             6505 ; 673  |extern _X BOOL g_bSongStringScroll;
                             6506 ; 674  |extern _X INT  g_iSongStringOffset;
                             6507 ; 675  |extern _X INT  g_iSongStringLength;
                             6508 ; 676  |
                             6509 ; 677  |extern _X BOOL g_bArtistStringScroll;
                             6510 ; 678  |extern _X INT  g_iArtistStringOffset;
                             6511 ; 679  |extern _X INT  g_iArtistStringLength;
                             6512 ; 680  |
                             6513 ; 681  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6514 ; 682  |extern _X BOOL g_bAlbumStringScroll;
                             6515 ; 683  |extern _X INT  g_iAlbumStringOffset;
                             6516 ; 684  |extern _X INT  g_iAlbumStringLength;
                             6517 ; 685  |extern int g_iVolume_Control_Mode;
                             6518 ; 686  |extern int g_iAB_Control_Mode;
                             6519 ; 687  |
                             6520 ; 688  |
                             6521 ; 689  |#endif //_DISPLAY_H
                             6522 
                             6524 
                             6525 ; 17   |#include "playerstatemachine.h"
                             6526 
                             6528 
                             6529 ; 1    |#ifndef _HANDLEPLAYERSTATEMACHINE_H
                             6530 ; 2    |#define _HANDLEPLAYERSTATEMACHINE_H
                             6531 ; 3    |
                             6532 ; 4    |#ifdef USE_PLAYLIST3
                             6533 ; 5    |#include "musiclib_ghdr.h"
                             6534 
                             6536 
                             6537 ; 1    |#ifndef MUSICLIB_GHDR_H
                             6538 ; 2    |#define MUSICLIB_GHDR_H
                             6539 ; 3    |
                             6540 ; 4    |#ifdef __cplusplus
                             6541 ; 5    |extern "C" {
                             6542 ; 6    |#endif
                             6543 ; 7    |
                             6544 ; 8    |/*========================================================================================
                                  ==========
                             6545 ; 9    |
                             6546 ; 10   |                                        General Description
                             6547 ; 11   |
                             6548 ; 12   |==========================================================================================
                                  ==========
                             6549 ; 13   |
                             6550 ; 14   |                               Sigmatel Inc Confidential Proprietary
                             6551 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                             6552 ; 16   |
                             6553 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                             6554 ; 18   |
                             6555 ; 19   |PRODUCT NAMES: All
                             6556 ; 20   |
                             6557 ; 21   |GENERAL DESCRIPTION:
                             6558 ; 22   |
                             6559 ; 23   |    General description of this grouping of functions.
                             6560 ; 24   |
                             6561 ; 25   |Portability: All
                             6562 ; 26   |
                             6563 ; 27   |
                             6564 ; 28   |Revision History:
                             6565 ; 29   |
                             6566 ; 30   |                         Modification        Tracking
                             6567 ; 31   |Author                       Date             Number           Description of Changes
                             6568 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                             6569 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                             6570 ; 34   |
                             6571 ; 35   |
                             6572 ; 36   |==========================================================================================
                                  ==========
                             6573 ; 37   |                                            DESCRIPTION
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6574 ; 38   |==========================================================================================
                                  ==========
                             6575 ; 39   |
                             6576 ; 40   |GLOBAL FUNCTIONS:
                             6577 ; 41   |    MF_global_func_name()
                             6578 ; 42   |
                             6579 ; 43   |TRACEABILITY MATRIX:
                             6580 ; 44   |    None
                             6581 ; 45   |
                             6582 ; 46   |==========================================================================================
                                  ========*/
                             6583 ; 47   |
                             6584 ; 48   |/*========================================================================================
                                  ==========
                             6585 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                             6586 ; 50   |==========================================================================================
                                  ========*/
                             6587 ; 51   |#ifdef WIN32
                             6588 ; 52   |#define _PC_SIMULATION_
                             6589 ; 53   |#else
                             6590 ; 54   |#define _RUNNING_IN_EMBEDDED_
                             6591 ; 55   |#endif  // WIN32
                             6592 ; 56   |
                             6593 ; 57   |#if 1
                             6594 ; 58   |#define _NEWMUSIC_      /* install new music list */
                             6595 ; 59   |#endif
                             6596 ; 60   |
                             6597 ; 61   |#if 1
                             6598 ; 62   |#define _AUDIBLE_       /* install audible list */
                             6599 ; 63   |#endif
                             6600 ; 64   |
                             6601 ; 65   |#if 1
                             6602 ; 66   |#define _ONTHEGO_       /* install on the go list */
                             6603 ; 67   |#endif
                             6604 ; 68   |
                             6605 ; 69   |#ifdef PL3_FB
                             6606 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                             6607 ; 71   |#endif
                             6608 ; 72   |
                             6609 ; 73   |#if 1
                             6610 ; 74   |#define _SUPPORT_2000_SONGS_
                             6611 ; 75   |#endif
                             6612 ; 76   |
                             6613 ; 77   |/*========================================================================================
                                  ==========
                             6614 ; 78   |                                           INCLUDE FILES
                             6615 ; 79   |==========================================================================================
                                  ========*/
                             6616 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                             6617 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                             6618 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                             6619 ; 83   |#define OEM_SEEK_END    SEEK_END
                             6620 ; 84   |#else
                             6621 ; 85   |#define _X
                             6622 ; 86   |#define _Y
                             6623 ; 87   |#define _packed
                             6624 ; 88   |
                             6625 ; 89   |#define _asmfunc
                             6626 ; 90   |#define _reentrant
                             6627 ; 91   |
                             6628 ; 92   |#define OEM_SEEK_CUR    1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6629 ; 93   |#define OEM_SEEK_SET    0
                             6630 ; 94   |#define OEM_SEEK_END    2
                             6631 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                             6632 ; 96   |
                             6633 ; 97   |#include "types.h"
                             6634 
                             6636 
                             6637 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6638 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6639 ; 3    |//
                             6640 ; 4    |// Filename: types.h
                             6641 ; 5    |// Description: Standard data types
                             6642 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6643 ; 7    |
                             6644 ; 8    |#ifndef _TYPES_H
                             6645 ; 9    |#define _TYPES_H
                             6646 ; 10   |
                             6647 ; 11   |// TODO:  move this outta here!
                             6648 ; 12   |#if !defined(NOERROR)
                             6649 ; 13   |#define NOERROR 0
                             6650 ; 14   |#define SUCCESS 0
                             6651 ; 15   |#endif 
                             6652 ; 16   |#if !defined(SUCCESS)
                             6653 ; 17   |#define SUCCESS  0
                             6654 ; 18   |#endif
                             6655 ; 19   |#if !defined(ERROR)
                             6656 ; 20   |#define ERROR   -1
                             6657 ; 21   |#endif
                             6658 ; 22   |#if !defined(FALSE)
                             6659 ; 23   |#define FALSE 0
                             6660 ; 24   |#endif
                             6661 ; 25   |#if !defined(TRUE)
                             6662 ; 26   |#define TRUE  1
                             6663 ; 27   |#endif
                             6664 ; 28   |
                             6665 ; 29   |#if !defined(NULL)
                             6666 ; 30   |#define NULL 0
                             6667 ; 31   |#endif
                             6668 ; 32   |
                             6669 ; 33   |#define MAX_INT     0x7FFFFF
                             6670 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6671 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6672 ; 36   |#define MAX_ULONG   (-1) 
                             6673 ; 37   |
                             6674 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6675 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6676 ; 40   |
                             6677 ; 41   |
                             6678 ; 42   |#define BYTE    unsigned char       // btVarName
                             6679 ; 43   |#define CHAR    signed char         // cVarName
                             6680 ; 44   |#define USHORT  unsigned short      // usVarName
                             6681 ; 45   |#define SHORT   unsigned short      // sVarName
                             6682 ; 46   |#define WORD    unsigned int        // wVarName
                             6683 ; 47   |#define INT     signed int          // iVarName
                             6684 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6685 ; 49   |#define LONG    signed long         // lVarName
                             6686 ; 50   |#define BOOL    unsigned int        // bVarName
                             6687 ; 51   |#define FRACT   _fract              // frVarName
                             6688 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6689 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6690 ; 54   |#define FLOAT   float               // fVarName
                             6691 ; 55   |#define DBL     double              // dVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6692 ; 56   |#define ENUM    enum                // eVarName
                             6693 ; 57   |#define CMX     _complex            // cmxVarName
                             6694 ; 58   |typedef WORD UCS3;                   // 
                             6695 ; 59   |
                             6696 ; 60   |#define UINT16  unsigned short
                             6697 ; 61   |#define UINT8   unsigned char   
                             6698 ; 62   |#define UINT32  unsigned long
                             6699 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6700 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6701 ; 65   |#define WCHAR   UINT16
                             6702 ; 66   |
                             6703 ; 67   |//UINT128 is 16 bytes or 6 words
                             6704 ; 68   |typedef struct UINT128_3500 {   
                             6705 ; 69   |    int val[6];     
                             6706 ; 70   |} UINT128_3500;
                             6707 ; 71   |
                             6708 ; 72   |#define UINT128   UINT128_3500
                             6709 ; 73   |
                             6710 ; 74   |// Little endian word packed byte strings:   
                             6711 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6712 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6713 ; 77   |// Little endian word packed byte strings:   
                             6714 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6715 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6716 ; 80   |
                             6717 ; 81   |// Declare Memory Spaces To Use When Coding
                             6718 ; 82   |// A. Sector Buffers
                             6719 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6720 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6721 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6722 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6723 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6724 ; 88   |// B. Media DDI Memory
                             6725 ; 89   |#define MEDIA_DDI_MEM _Y
                             6726 ; 90   |
                             6727 ; 91   |
                             6728 ; 92   |
                             6729 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6730 ; 94   |// Examples of circular pointers:
                             6731 ; 95   |//    INT CIRC cpiVarName
                             6732 ; 96   |//    DWORD CIRC cpdwVarName
                             6733 ; 97   |
                             6734 ; 98   |#define RETCODE INT                 // rcVarName
                             6735 ; 99   |
                             6736 ; 100  |// generic bitfield structure
                             6737 ; 101  |struct Bitfield {
                             6738 ; 102  |    unsigned int B0  :1;
                             6739 ; 103  |    unsigned int B1  :1;
                             6740 ; 104  |    unsigned int B2  :1;
                             6741 ; 105  |    unsigned int B3  :1;
                             6742 ; 106  |    unsigned int B4  :1;
                             6743 ; 107  |    unsigned int B5  :1;
                             6744 ; 108  |    unsigned int B6  :1;
                             6745 ; 109  |    unsigned int B7  :1;
                             6746 ; 110  |    unsigned int B8  :1;
                             6747 ; 111  |    unsigned int B9  :1;
                             6748 ; 112  |    unsigned int B10 :1;
                             6749 ; 113  |    unsigned int B11 :1;
                             6750 ; 114  |    unsigned int B12 :1;
                             6751 ; 115  |    unsigned int B13 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6752 ; 116  |    unsigned int B14 :1;
                             6753 ; 117  |    unsigned int B15 :1;
                             6754 ; 118  |    unsigned int B16 :1;
                             6755 ; 119  |    unsigned int B17 :1;
                             6756 ; 120  |    unsigned int B18 :1;
                             6757 ; 121  |    unsigned int B19 :1;
                             6758 ; 122  |    unsigned int B20 :1;
                             6759 ; 123  |    unsigned int B21 :1;
                             6760 ; 124  |    unsigned int B22 :1;
                             6761 ; 125  |    unsigned int B23 :1;
                             6762 ; 126  |};
                             6763 ; 127  |
                             6764 ; 128  |union BitInt {
                             6765 ; 129  |        struct Bitfield B;
                             6766 ; 130  |        int        I;
                             6767 ; 131  |};
                             6768 ; 132  |
                             6769 ; 133  |#define MAX_MSG_LENGTH 10
                             6770 ; 134  |struct CMessage
                             6771 ; 135  |{
                             6772 ; 136  |        unsigned int m_uLength;
                             6773 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6774 ; 138  |};
                             6775 ; 139  |
                             6776 ; 140  |typedef struct {
                             6777 ; 141  |    WORD m_wLength;
                             6778 ; 142  |    WORD m_wMessage;
                             6779 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6780 ; 144  |} Message;
                             6781 ; 145  |
                             6782 ; 146  |struct MessageQueueDescriptor
                             6783 ; 147  |{
                             6784 ; 148  |        int *m_pBase;
                             6785 ; 149  |        int m_iModulo;
                             6786 ; 150  |        int m_iSize;
                             6787 ; 151  |        int *m_pHead;
                             6788 ; 152  |        int *m_pTail;
                             6789 ; 153  |};
                             6790 ; 154  |
                             6791 ; 155  |struct ModuleEntry
                             6792 ; 156  |{
                             6793 ; 157  |    int m_iSignaledEventMask;
                             6794 ; 158  |    int m_iWaitEventMask;
                             6795 ; 159  |    int m_iResourceOfCode;
                             6796 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6797 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6798 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6799 ; 163  |    int m_uTimeOutHigh;
                             6800 ; 164  |    int m_uTimeOutLow;
                             6801 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6802 ; 166  |};
                             6803 ; 167  |
                             6804 ; 168  |union WaitMask{
                             6805 ; 169  |    struct B{
                             6806 ; 170  |        unsigned int m_bNone     :1;
                             6807 ; 171  |        unsigned int m_bMessage  :1;
                             6808 ; 172  |        unsigned int m_bTimer    :1;
                             6809 ; 173  |        unsigned int m_bButton   :1;
                             6810 ; 174  |    } B;
                             6811 ; 175  |    int I;
                             6812 ; 176  |} ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6813 ; 177  |
                             6814 ; 178  |
                             6815 ; 179  |struct Button {
                             6816 ; 180  |        WORD wButtonEvent;
                             6817 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6818 ; 182  |};
                             6819 ; 183  |
                             6820 ; 184  |struct Message {
                             6821 ; 185  |        WORD wMsgLength;
                             6822 ; 186  |        WORD wMsgCommand;
                             6823 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6824 ; 188  |};
                             6825 ; 189  |
                             6826 ; 190  |union EventTypes {
                             6827 ; 191  |        struct CMessage msg;
                             6828 ; 192  |        struct Button Button ;
                             6829 ; 193  |        struct Message Message;
                             6830 ; 194  |};
                             6831 ; 195  |
                             6832 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6833 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6834 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6835 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6836 ; 200  |
                             6837 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6838 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6839 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6840 ; 204  |
                             6841 ; 205  |#if DEBUG
                             6842 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6843 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6844 ; 208  |#else 
                             6845 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6846 ; 210  |#define DebugBuildAssert(x)    
                             6847 ; 211  |#endif
                             6848 ; 212  |
                             6849 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6850 ; 214  |//  #pragma asm
                             6851 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6852 ; 216  |//  #pragma endasm
                             6853 ; 217  |
                             6854 ; 218  |
                             6855 ; 219  |#ifdef COLOR_262K
                             6856 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6857 ; 221  |#elif defined(COLOR_65K)
                             6858 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6859 ; 223  |#else
                             6860 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6861 ; 225  |#endif
                             6862 ; 226  |    
                             6863 ; 227  |#endif // #ifndef _TYPES_H
                             6864 
                             6866 
                             6867 ; 98   |#include "exec.h"
                             6868 
                             6870 
                             6871 ; 1    |#ifndef EXEC_H
                             6872 ; 2    |#define EXEC_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6873 ; 3    |
                             6874 ; 4    |
                             6875 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                             6876 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                             6877 ; 7    |long _asmfunc SysGetCurrentTime(void);
                             6878 ; 8    |
                             6879 ; 9    |
                             6880 ; 10   |#endif
                             6881 
                             6883 
                             6884 ; 99   |#include "messages.h"
                             6885 
                             6887 
                             6888 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             6889 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                             6890 ; 3    |// Message defs
                             6891 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             6892 ; 5    |
                             6893 ; 6    |#if (!defined(MSGEQU_INC))
                             6894 ; 7    |#define MSGEQU_INC 1
                             6895 ; 8    |
                             6896 ; 9    |
                             6897 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                             6898 ; 11   |
                             6899 ; 12   |
                             6900 ; 13   |#define MSG_TYPE_DECODER 0x000000
                             6901 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                             6902 ; 15   |#define MSG_TYPE_PARSER 0x020000
                             6903 ; 16   |#define MSG_TYPE_LCD 0x030000
                             6904 ; 17   |#define MSG_TYPE_MIXER 0x040000
                             6905 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                             6906 ; 19   |#define MSG_TYPE_MENU 0x060000
                             6907 ; 20   |#define MSG_TYPE_LED 0x070000
                             6908 ; 21   |#define MSG_TYPE_TUNER 0x080000
                             6909 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                             6910 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                             6911 ; 24   |// Equalizer and other effects
                             6912 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                             6913 ; 26   |#if (defined(USE_PLAYLIST3))
                             6914 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                             6915 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                             6916 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                             6917 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                             6918 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                             6919 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                             6920 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                             6921 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                             6922 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                             6923 ; 36   |#if defined(USE_PLAYLIST5)
                             6924 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                             6925 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                             6926 ; 39   |#endif // if @def('USE_PLAYLIST5')
                             6927 ; 40   |
                             6928 ; 41   |// Message Structure Offsets
                             6929 ; 42   |#define MSG_Length 0
                             6930 ; 43   |#define MSG_ID 1
                             6931 ; 44   |#define MSG_Argument1 2
                             6932 ; 45   |#define MSG_Argument2 3
                             6933 ; 46   |#define MSG_Argument3 4
                             6934 ; 47   |#define MSG_Argument4 5
                             6935 ; 48   |#define MSG_Argument5 6
                             6936 ; 49   |#define MSG_Argument6 7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6937 ; 50   |
                             6938 ; 51   |
                             6939 ; 52   |
                             6940 ; 53   |// LCD Message IDs
                             6941 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                             6942 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                             6943 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                             6944 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                             6945 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                             6946 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                             6947 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                             6948 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                             6949 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                             6950 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                             6951 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                             6952 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                             6953 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                             6954 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                             6955 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                             6956 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                             6957 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                             6958 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                             6959 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                             6960 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                             6961 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                             6962 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                             6963 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                             6964 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                             6965 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                             6966 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                             6967 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                             6968 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                             6969 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                             6970 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                             6971 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                             6972 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                             6973 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                             6974 ; 87   |//send a NULL as Param1 to return to root frame buffer
                             6975 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                             6976 ; 89   |//Param1 = left
                             6977 ; 90   |//Param2 = top
                             6978 ; 91   |//Param3 = right
                             6979 ; 92   |//Param4 = bottom
                             6980 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                             6981 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                             6982 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                             6983 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                             6984 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                             6985 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                             6986 ; 99   |
                             6987 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                             6988 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                             6989 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                             6990 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                             6991 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                             6992 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                             6993 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                             6994 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                             6995 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                             6996 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                             6997 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                             6998 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6999 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                             7000 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                             7001 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                             7002 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                             7003 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                             7004 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                             7005 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                             7006 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                             7007 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                             7008 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                             7009 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                             7010 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                             7011 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                             7012 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                             7013 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                             7014 ; 127  |
                             7015 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                             7016 ; 129  |
                             7017 ; 130  |#if defined(CLCD_16BIT)
                             7018 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                             7019 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                             7020 ; 133  |
                             7021 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                             7022 ; 135  |#else 
                             7023 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                             7024 ; 137  |#endif
                             7025 ; 138  |
                             7026 ; 139  |// If you change the LCD message ID's then you must
                             7027 ; 140  |// also change the jump table in lcdapi.asm
                             7028 ; 141  |
                             7029 ; 142  |// Character LCD Message IDs
                             7030 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                             7031 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                             7032 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                             7033 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             7034 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             7035 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             7036 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             7037 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             7038 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             7039 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             7040 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             7041 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             7042 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             7043 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             7044 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             7045 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             7046 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             7047 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             7048 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                             7049 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             7050 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             7051 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             7052 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             7053 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             7054 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             7055 ; 168  |// also change the jump table in lcdapi.asm
                             7056 ; 169  |
                             7057 ; 170  |// Decoder Message IDs
                             7058 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             7059 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             7060 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7061 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             7062 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             7063 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             7064 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             7065 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             7066 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             7067 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             7068 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             7069 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             7070 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             7071 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             7072 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             7073 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             7074 ; 187  |// If you change the Decoder message ID's, then you must
                             7075 ; 188  |// also change the jump table in decoder_overlay.asm
                             7076 ; 189  |// and in dec_adpcm_overlay.asm.
                             7077 ; 190  |
                             7078 ; 191  |// Encoder Message IDs
                             7079 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             7080 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             7081 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             7082 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             7083 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             7084 ; 197  |// If you change the Encoder message ID's, then you must
                             7085 ; 198  |// also change the jump table in all encoder overlay modules.
                             7086 ; 199  |
                             7087 ; 200  |// Parser Message IDs
                             7088 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             7089 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             7090 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             7091 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             7092 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             7093 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             7094 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             7095 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             7096 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             7097 ; 210  |// If you change the Parser message ID's, then you must
                             7098 ; 211  |// also change the jump table in parser.asm
                             7099 ; 212  |
                             7100 ; 213  |// Button Message IDs
                             7101 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             7102 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             7103 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             7104 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             7105 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             7106 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             7107 ; 220  |
                             7108 ; 221  |// Mixer Message IDs
                             7109 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             7110 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                             7111 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             7112 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             7113 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             7114 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             7115 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             7116 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             7117 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             7118 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             7119 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             7120 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             7121 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             7122 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7123 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             7124 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             7125 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             7126 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             7127 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             7128 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             7129 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             7130 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             7131 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             7132 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             7133 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             7134 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             7135 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             7136 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             7137 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             7138 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             7139 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             7140 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             7141 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             7142 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             7143 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             7144 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             7145 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             7146 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             7147 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             7148 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             7149 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             7150 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             7151 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             7152 ; 265  |// If you change the mixer message ID's then you must
                             7153 ; 266  |// also change the jump table in mixer.asm
                             7154 ; 267  |#define MIXER_ON 0
                             7155 ; 268  |#define MIXER_OFF 1
                             7156 ; 269  |
                             7157 ; 270  |
                             7158 ; 271  |// System Message IDs
                             7159 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             7160 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             7161 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             7162 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             7163 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             7164 ; 277  |// If you change the system message ID's then you must
                             7165 ; 278  |// also change the jump table in systemapi.asm
                             7166 ; 279  |
                             7167 ; 280  |// Menu IDs
                             7168 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             7169 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             7170 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             7171 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             7172 ; 285  |//sub parameters for this message:
                             7173 ; 286  |#define RECORDER_START 0
                             7174 ; 287  |#define RECORDER_PAUSE 0x2000
                             7175 ; 288  |#define RECORDER_RESUME 0x4000
                             7176 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             7177 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             7178 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             7179 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             7180 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             7181 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             7182 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             7183 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             7184 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7185 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             7186 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             7187 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             7188 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             7189 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             7190 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             7191 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             7192 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             7193 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             7194 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             7195 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             7196 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             7197 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             7198 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             7199 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             7200 ; 313  |
                             7201 ; 314  |// Note that other versions of this file have different msg equates.
                             7202 ; 315  |// If you change the system message ID's then you must
                             7203 ; 316  |// also change the jump table in all menu *.asm
                             7204 ; 317  |
                             7205 ; 318  |// LED Message IDs
                             7206 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             7207 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             7208 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             7209 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             7210 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             7211 ; 324  |// If you change the LeD message ID's then you must
                             7212 ; 325  |// also change the jump table in ledapi.asm
                             7213 ; 326  |
                             7214 ; 327  |#if (!defined(REMOVE_FM))
                             7215 ; 328  |// FM Tuner Message IDs
                             7216 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             7217 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             7218 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             7219 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             7220 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             7221 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             7222 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             7223 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             7224 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             7225 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             7226 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             7227 ; 340  |//one parameter--the sensitivity in uV
                             7228 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             7229 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             7230 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             7231 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             7232 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             7233 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             7234 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                             7235 ; 348  |#endif
                             7236 ; 349  |
                             7237 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             7238 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             7239 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             7240 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             7241 ; 354  |
                             7242 ; 355  |
                             7243 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             7244 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             7245 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             7246 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7247 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             7248 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             7249 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             7250 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             7251 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             7252 ; 365  |
                             7253 ; 366  |#if (defined(USE_PLAYLIST3))
                             7254 ; 367  |// Music Library
                             7255 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             7256 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             7257 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             7258 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             7259 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             7260 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             7261 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             7262 ; 375  |
                             7263 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             7264 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             7265 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             7266 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             7267 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             7268 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             7269 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             7270 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             7271 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             7272 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             7273 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             7274 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             7275 ; 388  |
                             7276 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7277 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7278 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             7279 ; 392  |
                             7280 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7281 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7282 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             7283 ; 396  |
                             7284 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7285 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7286 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             7287 ; 400  |
                             7288 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             7289 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             7290 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             7291 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             7292 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             7293 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             7294 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             7295 ; 408  |
                             7296 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7297 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7298 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             7299 ; 412  |
                             7300 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             7301 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             7302 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             7303 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             7304 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             7305 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             7306 ; 419  |
                             7307 ; 420  |#if defined(USE_PLAYLIST5)
                             7308 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7309 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             7310 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             7311 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             7312 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             7313 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             7314 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             7315 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             7316 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             7317 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             7318 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             7319 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             7320 ; 433  |
                             7321 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             7322 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             7323 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             7324 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             7325 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             7326 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             7327 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             7328 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             7329 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             7330 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             7331 ; 444  |// Events
                             7332 ; 445  |// No event
                             7333 ; 446  |#define EVENT_NONE 0x000001   
                             7334 ; 447  |// A message has been posted
                             7335 ; 448  |#define EVENT_MESSAGE 0x000002   
                             7336 ; 449  |// Run if wait time elapsed
                             7337 ; 450  |#define EVENT_TIMER 0x000004   
                             7338 ; 451  |// Run if a button event occured
                             7339 ; 452  |#define EVENT_BUTTON 0x000008   
                             7340 ; 453  |// Run if a background event occured
                             7341 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             7342 ; 455  |// The executive should immediately repeat this module
                             7343 ; 456  |#define EVENT_REPEAT 0x000020   
                             7344 ; 457  |// Run the module's init routine
                             7345 ; 458  |#define EVENT_INIT 0x800000   
                             7346 ; 459  |
                             7347 ; 460  |#define EVENT_NONE_BITPOS 0
                             7348 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             7349 ; 462  |#define EVENT_TIMER_BITPOS 2
                             7350 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             7351 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             7352 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             7353 ; 466  |#define EVENT_INIT_BITPOS 23
                             7354 ; 467  |
                             7355 ; 468  |// Parser Message Buffers
                             7356 ; 469  |#define ParserPlayBit 0
                             7357 ; 470  |#define ButtonPressBit 1
                             7358 ; 471  |#define ParserRwndBit 1
                             7359 ; 472  |#define ParserFfwdBit 2
                             7360 ; 473  |
                             7361 ; 474  |//NextSong Message Parameters
                             7362 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             7363 ; 476  |#define NEXT_SONG 2             
                             7364 ; 477  |// ButtonPressBit1 cleared
                             7365 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             7366 ; 479  |// ButtonPressBit1 set
                             7367 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             7368 ; 481  |// NextSong + Ffwd
                             7369 ; 482  |#define NEXT_SONG_FFWD 4          
                             7370 ; 483  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7371 ; 484  |//PrevSong Message Parameters
                             7372 ; 485  |// PrevSong + Stopped
                             7373 ; 486  |#define PREV_SONG 0          
                             7374 ; 487  |// PrevSong + Play
                             7375 ; 488  |#define PREV_SONG_PLAY 1          
                             7376 ; 489  |// PrevSong + Rwnd
                             7377 ; 490  |#define PREV_SONG_RWND 2          
                             7378 ; 491  |
                             7379 ; 492  |
                             7380 ; 493  |
                             7381 ; 494  |
                             7382 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             7383 ; 496  |
                             7384 ; 497  |
                             7385 
                             7387 
                             7388 ; 100  |#include "project.h"
                             7389 
                             7391 
                             7392 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7393 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             7394 ; 3    |//  Filename: project.inc
                             7395 ; 4    |//  Description: 
                             7396 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7397 ; 6    |
                             7398 ; 7    |#if (!defined(_PROJECT_INC))
                             7399 ; 8    |#define _PROJECT_INC 1
                             7400 ; 9    |
                             7401 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             7402 ; 11   |#include "hwequ.h"
                             7403 
                             7405 
                             7406 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7407 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             7408 ; 3    |//  File        : hwequ.inc
                             7409 ; 4    |//  Description : STMP Hardware Constants
                             7410 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7411 ; 6    |
                             7412 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             7413 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             7414 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             7415 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             7416 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             7417 ; 12   |
                             7418 ; 13   |#if (!defined(HWEQU_INC))
                             7419 ; 14   |#define HWEQU_INC 1
                             7420 ; 15   |
                             7421 ; 16   |#include "types.h"
                             7422 
                             7424 
                             7425 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7426 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7427 ; 3    |//
                             7428 ; 4    |// Filename: types.h
                             7429 ; 5    |// Description: Standard data types
                             7430 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7431 ; 7    |
                             7432 ; 8    |#ifndef _TYPES_H
                             7433 ; 9    |#define _TYPES_H
                             7434 ; 10   |
                             7435 ; 11   |// TODO:  move this outta here!
                             7436 ; 12   |#if !defined(NOERROR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7437 ; 13   |#define NOERROR 0
                             7438 ; 14   |#define SUCCESS 0
                             7439 ; 15   |#endif 
                             7440 ; 16   |#if !defined(SUCCESS)
                             7441 ; 17   |#define SUCCESS  0
                             7442 ; 18   |#endif
                             7443 ; 19   |#if !defined(ERROR)
                             7444 ; 20   |#define ERROR   -1
                             7445 ; 21   |#endif
                             7446 ; 22   |#if !defined(FALSE)
                             7447 ; 23   |#define FALSE 0
                             7448 ; 24   |#endif
                             7449 ; 25   |#if !defined(TRUE)
                             7450 ; 26   |#define TRUE  1
                             7451 ; 27   |#endif
                             7452 ; 28   |
                             7453 ; 29   |#if !defined(NULL)
                             7454 ; 30   |#define NULL 0
                             7455 ; 31   |#endif
                             7456 ; 32   |
                             7457 ; 33   |#define MAX_INT     0x7FFFFF
                             7458 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7459 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7460 ; 36   |#define MAX_ULONG   (-1) 
                             7461 ; 37   |
                             7462 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7463 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7464 ; 40   |
                             7465 ; 41   |
                             7466 ; 42   |#define BYTE    unsigned char       // btVarName
                             7467 ; 43   |#define CHAR    signed char         // cVarName
                             7468 ; 44   |#define USHORT  unsigned short      // usVarName
                             7469 ; 45   |#define SHORT   unsigned short      // sVarName
                             7470 ; 46   |#define WORD    unsigned int        // wVarName
                             7471 ; 47   |#define INT     signed int          // iVarName
                             7472 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7473 ; 49   |#define LONG    signed long         // lVarName
                             7474 ; 50   |#define BOOL    unsigned int        // bVarName
                             7475 ; 51   |#define FRACT   _fract              // frVarName
                             7476 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7477 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7478 ; 54   |#define FLOAT   float               // fVarName
                             7479 ; 55   |#define DBL     double              // dVarName
                             7480 ; 56   |#define ENUM    enum                // eVarName
                             7481 ; 57   |#define CMX     _complex            // cmxVarName
                             7482 ; 58   |typedef WORD UCS3;                   // 
                             7483 ; 59   |
                             7484 ; 60   |#define UINT16  unsigned short
                             7485 ; 61   |#define UINT8   unsigned char   
                             7486 ; 62   |#define UINT32  unsigned long
                             7487 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7488 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7489 ; 65   |#define WCHAR   UINT16
                             7490 ; 66   |
                             7491 ; 67   |//UINT128 is 16 bytes or 6 words
                             7492 ; 68   |typedef struct UINT128_3500 {   
                             7493 ; 69   |    int val[6];     
                             7494 ; 70   |} UINT128_3500;
                             7495 ; 71   |
                             7496 ; 72   |#define UINT128   UINT128_3500
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7497 ; 73   |
                             7498 ; 74   |// Little endian word packed byte strings:   
                             7499 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7500 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7501 ; 77   |// Little endian word packed byte strings:   
                             7502 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7503 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7504 ; 80   |
                             7505 ; 81   |// Declare Memory Spaces To Use When Coding
                             7506 ; 82   |// A. Sector Buffers
                             7507 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7508 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7509 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7510 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7511 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7512 ; 88   |// B. Media DDI Memory
                             7513 ; 89   |#define MEDIA_DDI_MEM _Y
                             7514 ; 90   |
                             7515 ; 91   |
                             7516 ; 92   |
                             7517 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7518 ; 94   |// Examples of circular pointers:
                             7519 ; 95   |//    INT CIRC cpiVarName
                             7520 ; 96   |//    DWORD CIRC cpdwVarName
                             7521 ; 97   |
                             7522 ; 98   |#define RETCODE INT                 // rcVarName
                             7523 ; 99   |
                             7524 ; 100  |// generic bitfield structure
                             7525 ; 101  |struct Bitfield {
                             7526 ; 102  |    unsigned int B0  :1;
                             7527 ; 103  |    unsigned int B1  :1;
                             7528 ; 104  |    unsigned int B2  :1;
                             7529 ; 105  |    unsigned int B3  :1;
                             7530 ; 106  |    unsigned int B4  :1;
                             7531 ; 107  |    unsigned int B5  :1;
                             7532 ; 108  |    unsigned int B6  :1;
                             7533 ; 109  |    unsigned int B7  :1;
                             7534 ; 110  |    unsigned int B8  :1;
                             7535 ; 111  |    unsigned int B9  :1;
                             7536 ; 112  |    unsigned int B10 :1;
                             7537 ; 113  |    unsigned int B11 :1;
                             7538 ; 114  |    unsigned int B12 :1;
                             7539 ; 115  |    unsigned int B13 :1;
                             7540 ; 116  |    unsigned int B14 :1;
                             7541 ; 117  |    unsigned int B15 :1;
                             7542 ; 118  |    unsigned int B16 :1;
                             7543 ; 119  |    unsigned int B17 :1;
                             7544 ; 120  |    unsigned int B18 :1;
                             7545 ; 121  |    unsigned int B19 :1;
                             7546 ; 122  |    unsigned int B20 :1;
                             7547 ; 123  |    unsigned int B21 :1;
                             7548 ; 124  |    unsigned int B22 :1;
                             7549 ; 125  |    unsigned int B23 :1;
                             7550 ; 126  |};
                             7551 ; 127  |
                             7552 ; 128  |union BitInt {
                             7553 ; 129  |        struct Bitfield B;
                             7554 ; 130  |        int        I;
                             7555 ; 131  |};
                             7556 ; 132  |
                             7557 ; 133  |#define MAX_MSG_LENGTH 10
                             7558 ; 134  |struct CMessage
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7559 ; 135  |{
                             7560 ; 136  |        unsigned int m_uLength;
                             7561 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7562 ; 138  |};
                             7563 ; 139  |
                             7564 ; 140  |typedef struct {
                             7565 ; 141  |    WORD m_wLength;
                             7566 ; 142  |    WORD m_wMessage;
                             7567 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7568 ; 144  |} Message;
                             7569 ; 145  |
                             7570 ; 146  |struct MessageQueueDescriptor
                             7571 ; 147  |{
                             7572 ; 148  |        int *m_pBase;
                             7573 ; 149  |        int m_iModulo;
                             7574 ; 150  |        int m_iSize;
                             7575 ; 151  |        int *m_pHead;
                             7576 ; 152  |        int *m_pTail;
                             7577 ; 153  |};
                             7578 ; 154  |
                             7579 ; 155  |struct ModuleEntry
                             7580 ; 156  |{
                             7581 ; 157  |    int m_iSignaledEventMask;
                             7582 ; 158  |    int m_iWaitEventMask;
                             7583 ; 159  |    int m_iResourceOfCode;
                             7584 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7585 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7586 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7587 ; 163  |    int m_uTimeOutHigh;
                             7588 ; 164  |    int m_uTimeOutLow;
                             7589 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7590 ; 166  |};
                             7591 ; 167  |
                             7592 ; 168  |union WaitMask{
                             7593 ; 169  |    struct B{
                             7594 ; 170  |        unsigned int m_bNone     :1;
                             7595 ; 171  |        unsigned int m_bMessage  :1;
                             7596 ; 172  |        unsigned int m_bTimer    :1;
                             7597 ; 173  |        unsigned int m_bButton   :1;
                             7598 ; 174  |    } B;
                             7599 ; 175  |    int I;
                             7600 ; 176  |} ;
                             7601 ; 177  |
                             7602 ; 178  |
                             7603 ; 179  |struct Button {
                             7604 ; 180  |        WORD wButtonEvent;
                             7605 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7606 ; 182  |};
                             7607 ; 183  |
                             7608 ; 184  |struct Message {
                             7609 ; 185  |        WORD wMsgLength;
                             7610 ; 186  |        WORD wMsgCommand;
                             7611 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7612 ; 188  |};
                             7613 ; 189  |
                             7614 ; 190  |union EventTypes {
                             7615 ; 191  |        struct CMessage msg;
                             7616 ; 192  |        struct Button Button ;
                             7617 ; 193  |        struct Message Message;
                             7618 ; 194  |};
                             7619 ; 195  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7620 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7621 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7622 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7623 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7624 ; 200  |
                             7625 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7626 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7627 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7628 ; 204  |
                             7629 ; 205  |#if DEBUG
                             7630 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7631 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7632 ; 208  |#else 
                             7633 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7634 ; 210  |#define DebugBuildAssert(x)    
                             7635 ; 211  |#endif
                             7636 ; 212  |
                             7637 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7638 ; 214  |//  #pragma asm
                             7639 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7640 ; 216  |//  #pragma endasm
                             7641 ; 217  |
                             7642 ; 218  |
                             7643 ; 219  |#ifdef COLOR_262K
                             7644 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7645 ; 221  |#elif defined(COLOR_65K)
                             7646 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7647 ; 223  |#else
                             7648 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7649 ; 225  |#endif
                             7650 ; 226  |    
                             7651 ; 227  |#endif // #ifndef _TYPES_H
                             7652 
                             7654 
                             7655 ; 17   |#include "regsclkctrl.h"
                             7656 
                             7658 
                             7659 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             7660 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             7661 ; 3    |
                             7662 ; 4    |
                             7663 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7664 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             7665 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             7666 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             7667 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                             7668 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             7669 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             7670 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             7671 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             7672 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             7673 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             7674 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             7675 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             7676 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             7677 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             7678 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             7679 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7680 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             7681 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             7682 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             7683 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             7684 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             7685 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             7686 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             7687 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             7688 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             7689 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             7690 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             7691 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             7692 ; 34   |
                             7693 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             7694 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             7695 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             7696 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             7697 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             7698 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             7699 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             7700 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             7701 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             7702 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             7703 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             7704 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             7705 ; 47   |
                             7706 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             7707 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             7708 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             7709 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             7710 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             7711 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             7712 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             7713 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             7714 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             7715 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             7716 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             7717 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             7718 ; 60   |
                             7719 ; 61   |typedef union               
                             7720 ; 62   |{
                             7721 ; 63   |    struct
                             7722 ; 64   |    {
                             7723 ; 65   |        int CKRST       :1; // Clock Reset
                             7724 ; 66   |        int LTC         :1;
                             7725 ; 67   |        int PLLEN       :1;
                             7726 ; 68   |        int XTLEN       :1;
                             7727 ; 69   |        int FLB         :1;
                             7728 ; 70   |        unsigned ADIV   :3;
                             7729 ; 71   |        int CKSRC       :1;
                             7730 ; 72   |        unsigned DDIV   :3;
                             7731 ; 73   |        unsigned PDIV   :5;
                             7732 ; 74   |        int PWDN        :1;
                             7733 ; 75   |        int ACKEN       :1;
                             7734 ; 76   |        int LOCK        :1;
                             7735 ; 77   |        unsigned ADIV1  :3;
                             7736 ; 78   |        unsigned DDIV_MSB:1;
                             7737 ; 79   |    } B;
                             7738 ; 80   |
                             7739 ; 81   |    int I;
                             7740 ; 82   |    unsigned int U;
                             7741 ; 83   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7742 ; 84   |} ccr_type;
                             7743 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             7744 ; 86   |
                             7745 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             7746 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             7747 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             7748 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             7749 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             7750 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             7751 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             7752 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             7753 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             7754 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             7755 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             7756 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             7757 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             7758 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             7759 ; 101  |
                             7760 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             7761 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             7762 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             7763 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             7764 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             7765 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             7766 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             7767 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             7768 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             7769 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             7770 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             7771 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             7772 ; 114  |
                             7773 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             7774 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             7775 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             7776 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             7777 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             7778 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             7779 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             7780 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             7781 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             7782 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             7783 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             7784 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             7785 ; 127  |
                             7786 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             7787 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             7788 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             7789 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             7790 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             7791 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                             7792 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             7793 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             7794 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             7795 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             7796 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             7797 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             7798 ; 140  |
                             7799 ; 141  |typedef union               
                             7800 ; 142  |{
                             7801 ; 143  |    struct
                             7802 ; 144  |   {
                             7803 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7804 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             7805 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             7806 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             7807 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             7808 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             7809 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             7810 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             7811 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             7812 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             7813 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             7814 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             7815 ; 157  |    } B;
                             7816 ; 158  |
                             7817 ; 159  |    int I;
                             7818 ; 160  |    unsigned int U;
                             7819 ; 161  |
                             7820 ; 162  |} rcr_type;
                             7821 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             7822 ; 164  |
                             7823 ; 165  |
                             7824 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             7825 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             7826 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             7827 ; 169  |
                             7828 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             7829 ; 171  |
                             7830 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             7831 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             7832 ; 174  |typedef union               
                             7833 ; 175  |{
                             7834 ; 176  |    struct
                             7835 ; 177  |   {
                             7836 ; 178  |        int LOW;
                             7837 ; 179  |    } B;
                             7838 ; 180  |
                             7839 ; 181  |    int I;
                             7840 ; 182  |    unsigned int U;
                             7841 ; 183  |
                             7842 ; 184  |} dclkcntl_type;
                             7843 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             7844 ; 186  |
                             7845 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             7846 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             7847 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             7848 ; 190  |
                             7849 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             7850 ; 192  |
                             7851 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             7852 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                             7853 ; 195  |typedef union               
                             7854 ; 196  |{
                             7855 ; 197  |    struct
                             7856 ; 198  |   {
                             7857 ; 199  |        int HIGH;
                             7858 ; 200  |    } B;
                             7859 ; 201  |
                             7860 ; 202  |    int I;
                             7861 ; 203  |    unsigned int U;
                             7862 ; 204  |
                             7863 ; 205  |} dclkcntu_type;
                             7864 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7865 ; 207  |
                             7866 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             7867 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             7868 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             7869 ; 211  |
                             7870 ; 212  |// Clock count register (lower)
                             7871 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             7872 ; 214  |// Clock count register (upper)
                             7873 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             7874 ; 216  |// Cycle steal count register
                             7875 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             7876 ; 218  |
                             7877 ; 219  |#endif
                             7878 ; 220  |
                             7879 ; 221  |
                             7880 
                             7882 
                             7883 ; 18   |#include "regscore.h"
                             7884 
                             7886 
                             7887 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             7888 ; 2    |#define __REGS_STATUS_INC 1
                             7889 ; 3    |
                             7890 ; 4    |
                             7891 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7892 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             7893 ; 7    |#define HW_OMR_MA_BITPOS 0
                             7894 ; 8    |#define HW_OMR_MB_BITPOS 1
                             7895 ; 9    |#define HW_OMR_DE_BITPOS 2
                             7896 ; 10   |#define HW_OMR_YE_BITPOS 3
                             7897 ; 11   |#define HW_OMR_MC_BITPOS 4
                             7898 ; 12   |#define HW_OMR_SD_BITPOS 6
                             7899 ; 13   |
                             7900 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             7901 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             7902 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             7903 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             7904 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             7905 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             7906 ; 20   |
                             7907 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             7908 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             7909 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             7910 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             7911 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             7912 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             7913 ; 27   |
                             7914 ; 28   |
                             7915 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             7916 ; 30   |//  Status Register (HW_SR) Bit Positions
                             7917 ; 31   |#define HW_SR_C_BITPOS 0
                             7918 ; 32   |#define HW_SR_O_BITPOS 1
                             7919 ; 33   |#define HW_SR_Z_BITPOS 2
                             7920 ; 34   |#define HW_SR_N_BITPOS 3
                             7921 ; 35   |#define HW_SR_U_BITPOS 4
                             7922 ; 36   |#define HW_SR_E_BITPOS 5
                             7923 ; 37   |#define HW_SR_L_BITPOS 6
                             7924 ; 38   |#define HW_SR_IM_BITPOS 8
                             7925 ; 39   |#define HW_SR_IM0_BITPOS 8
                             7926 ; 40   |#define HW_SR_IM1_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7927 ; 41   |#define HW_SR_SM_BITPOS 10
                             7928 ; 42   |#define HW_SR_SM0_BITPOS 10
                             7929 ; 43   |#define HW_SR_SM1_BITPOS 11
                             7930 ; 44   |#define HW_SR_TM_BITPOS 13
                             7931 ; 45   |#define HW_SR_DP_BITPOS 14
                             7932 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             7933 ; 47   |
                             7934 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             7935 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             7936 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             7937 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             7938 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             7939 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             7940 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             7941 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             7942 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             7943 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             7944 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             7945 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             7946 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             7947 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             7948 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             7949 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             7950 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             7951 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             7952 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             7953 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             7954 ; 68   |
                             7955 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             7956 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             7957 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             7958 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             7959 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             7960 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             7961 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             7962 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             7963 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             7964 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             7965 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             7966 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             7967 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             7968 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             7969 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             7970 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             7971 ; 85   |
                             7972 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             7973 ; 87   |//  RAM/ROM Config Register Bit Positions
                             7974 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             7975 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             7976 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                             7977 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             7978 ; 92   |#endif
                             7979 ; 93   |
                             7980 ; 94   |
                             7981 
                             7983 
                             7984 ; 19   |#include "regscodec.h"
                             7985 
                             7987 
                             7988 ; 1    |#if !(defined(regscodecinc))
                             7989 ; 2    |#define regscodecinc 1
                             7990 ; 3    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7991 ; 4    |
                             7992 ; 5    |
                             7993 ; 6    |#include "types.h"
                             7994 
                             7996 
                             7997 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7998 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7999 ; 3    |//
                             8000 ; 4    |// Filename: types.h
                             8001 ; 5    |// Description: Standard data types
                             8002 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8003 ; 7    |
                             8004 ; 8    |#ifndef _TYPES_H
                             8005 ; 9    |#define _TYPES_H
                             8006 ; 10   |
                             8007 ; 11   |// TODO:  move this outta here!
                             8008 ; 12   |#if !defined(NOERROR)
                             8009 ; 13   |#define NOERROR 0
                             8010 ; 14   |#define SUCCESS 0
                             8011 ; 15   |#endif 
                             8012 ; 16   |#if !defined(SUCCESS)
                             8013 ; 17   |#define SUCCESS  0
                             8014 ; 18   |#endif
                             8015 ; 19   |#if !defined(ERROR)
                             8016 ; 20   |#define ERROR   -1
                             8017 ; 21   |#endif
                             8018 ; 22   |#if !defined(FALSE)
                             8019 ; 23   |#define FALSE 0
                             8020 ; 24   |#endif
                             8021 ; 25   |#if !defined(TRUE)
                             8022 ; 26   |#define TRUE  1
                             8023 ; 27   |#endif
                             8024 ; 28   |
                             8025 ; 29   |#if !defined(NULL)
                             8026 ; 30   |#define NULL 0
                             8027 ; 31   |#endif
                             8028 ; 32   |
                             8029 ; 33   |#define MAX_INT     0x7FFFFF
                             8030 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8031 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8032 ; 36   |#define MAX_ULONG   (-1) 
                             8033 ; 37   |
                             8034 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8035 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8036 ; 40   |
                             8037 ; 41   |
                             8038 ; 42   |#define BYTE    unsigned char       // btVarName
                             8039 ; 43   |#define CHAR    signed char         // cVarName
                             8040 ; 44   |#define USHORT  unsigned short      // usVarName
                             8041 ; 45   |#define SHORT   unsigned short      // sVarName
                             8042 ; 46   |#define WORD    unsigned int        // wVarName
                             8043 ; 47   |#define INT     signed int          // iVarName
                             8044 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8045 ; 49   |#define LONG    signed long         // lVarName
                             8046 ; 50   |#define BOOL    unsigned int        // bVarName
                             8047 ; 51   |#define FRACT   _fract              // frVarName
                             8048 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8049 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8050 ; 54   |#define FLOAT   float               // fVarName
                             8051 ; 55   |#define DBL     double              // dVarName
                             8052 ; 56   |#define ENUM    enum                // eVarName
                             8053 ; 57   |#define CMX     _complex            // cmxVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8054 ; 58   |typedef WORD UCS3;                   // 
                             8055 ; 59   |
                             8056 ; 60   |#define UINT16  unsigned short
                             8057 ; 61   |#define UINT8   unsigned char   
                             8058 ; 62   |#define UINT32  unsigned long
                             8059 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8060 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8061 ; 65   |#define WCHAR   UINT16
                             8062 ; 66   |
                             8063 ; 67   |//UINT128 is 16 bytes or 6 words
                             8064 ; 68   |typedef struct UINT128_3500 {   
                             8065 ; 69   |    int val[6];     
                             8066 ; 70   |} UINT128_3500;
                             8067 ; 71   |
                             8068 ; 72   |#define UINT128   UINT128_3500
                             8069 ; 73   |
                             8070 ; 74   |// Little endian word packed byte strings:   
                             8071 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8072 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8073 ; 77   |// Little endian word packed byte strings:   
                             8074 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8075 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8076 ; 80   |
                             8077 ; 81   |// Declare Memory Spaces To Use When Coding
                             8078 ; 82   |// A. Sector Buffers
                             8079 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8080 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8081 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8082 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8083 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8084 ; 88   |// B. Media DDI Memory
                             8085 ; 89   |#define MEDIA_DDI_MEM _Y
                             8086 ; 90   |
                             8087 ; 91   |
                             8088 ; 92   |
                             8089 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8090 ; 94   |// Examples of circular pointers:
                             8091 ; 95   |//    INT CIRC cpiVarName
                             8092 ; 96   |//    DWORD CIRC cpdwVarName
                             8093 ; 97   |
                             8094 ; 98   |#define RETCODE INT                 // rcVarName
                             8095 ; 99   |
                             8096 ; 100  |// generic bitfield structure
                             8097 ; 101  |struct Bitfield {
                             8098 ; 102  |    unsigned int B0  :1;
                             8099 ; 103  |    unsigned int B1  :1;
                             8100 ; 104  |    unsigned int B2  :1;
                             8101 ; 105  |    unsigned int B3  :1;
                             8102 ; 106  |    unsigned int B4  :1;
                             8103 ; 107  |    unsigned int B5  :1;
                             8104 ; 108  |    unsigned int B6  :1;
                             8105 ; 109  |    unsigned int B7  :1;
                             8106 ; 110  |    unsigned int B8  :1;
                             8107 ; 111  |    unsigned int B9  :1;
                             8108 ; 112  |    unsigned int B10 :1;
                             8109 ; 113  |    unsigned int B11 :1;
                             8110 ; 114  |    unsigned int B12 :1;
                             8111 ; 115  |    unsigned int B13 :1;
                             8112 ; 116  |    unsigned int B14 :1;
                             8113 ; 117  |    unsigned int B15 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8114 ; 118  |    unsigned int B16 :1;
                             8115 ; 119  |    unsigned int B17 :1;
                             8116 ; 120  |    unsigned int B18 :1;
                             8117 ; 121  |    unsigned int B19 :1;
                             8118 ; 122  |    unsigned int B20 :1;
                             8119 ; 123  |    unsigned int B21 :1;
                             8120 ; 124  |    unsigned int B22 :1;
                             8121 ; 125  |    unsigned int B23 :1;
                             8122 ; 126  |};
                             8123 ; 127  |
                             8124 ; 128  |union BitInt {
                             8125 ; 129  |        struct Bitfield B;
                             8126 ; 130  |        int        I;
                             8127 ; 131  |};
                             8128 ; 132  |
                             8129 ; 133  |#define MAX_MSG_LENGTH 10
                             8130 ; 134  |struct CMessage
                             8131 ; 135  |{
                             8132 ; 136  |        unsigned int m_uLength;
                             8133 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8134 ; 138  |};
                             8135 ; 139  |
                             8136 ; 140  |typedef struct {
                             8137 ; 141  |    WORD m_wLength;
                             8138 ; 142  |    WORD m_wMessage;
                             8139 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8140 ; 144  |} Message;
                             8141 ; 145  |
                             8142 ; 146  |struct MessageQueueDescriptor
                             8143 ; 147  |{
                             8144 ; 148  |        int *m_pBase;
                             8145 ; 149  |        int m_iModulo;
                             8146 ; 150  |        int m_iSize;
                             8147 ; 151  |        int *m_pHead;
                             8148 ; 152  |        int *m_pTail;
                             8149 ; 153  |};
                             8150 ; 154  |
                             8151 ; 155  |struct ModuleEntry
                             8152 ; 156  |{
                             8153 ; 157  |    int m_iSignaledEventMask;
                             8154 ; 158  |    int m_iWaitEventMask;
                             8155 ; 159  |    int m_iResourceOfCode;
                             8156 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8157 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8158 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8159 ; 163  |    int m_uTimeOutHigh;
                             8160 ; 164  |    int m_uTimeOutLow;
                             8161 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8162 ; 166  |};
                             8163 ; 167  |
                             8164 ; 168  |union WaitMask{
                             8165 ; 169  |    struct B{
                             8166 ; 170  |        unsigned int m_bNone     :1;
                             8167 ; 171  |        unsigned int m_bMessage  :1;
                             8168 ; 172  |        unsigned int m_bTimer    :1;
                             8169 ; 173  |        unsigned int m_bButton   :1;
                             8170 ; 174  |    } B;
                             8171 ; 175  |    int I;
                             8172 ; 176  |} ;
                             8173 ; 177  |
                             8174 ; 178  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8175 ; 179  |struct Button {
                             8176 ; 180  |        WORD wButtonEvent;
                             8177 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8178 ; 182  |};
                             8179 ; 183  |
                             8180 ; 184  |struct Message {
                             8181 ; 185  |        WORD wMsgLength;
                             8182 ; 186  |        WORD wMsgCommand;
                             8183 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8184 ; 188  |};
                             8185 ; 189  |
                             8186 ; 190  |union EventTypes {
                             8187 ; 191  |        struct CMessage msg;
                             8188 ; 192  |        struct Button Button ;
                             8189 ; 193  |        struct Message Message;
                             8190 ; 194  |};
                             8191 ; 195  |
                             8192 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8193 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8194 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8195 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8196 ; 200  |
                             8197 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8198 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8199 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8200 ; 204  |
                             8201 ; 205  |#if DEBUG
                             8202 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8203 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8204 ; 208  |#else 
                             8205 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8206 ; 210  |#define DebugBuildAssert(x)    
                             8207 ; 211  |#endif
                             8208 ; 212  |
                             8209 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8210 ; 214  |//  #pragma asm
                             8211 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8212 ; 216  |//  #pragma endasm
                             8213 ; 217  |
                             8214 ; 218  |
                             8215 ; 219  |#ifdef COLOR_262K
                             8216 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8217 ; 221  |#elif defined(COLOR_65K)
                             8218 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8219 ; 223  |#else
                             8220 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8221 ; 225  |#endif
                             8222 ; 226  |    
                             8223 ; 227  |#endif // #ifndef _TYPES_H
                             8224 
                             8226 
                             8227 ; 7    |
                             8228 ; 8    |
                             8229 ; 9    |
                             8230 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8231 ; 11   |
                             8232 ; 12   |//   SYSTEM STMP Registers 
                             8233 ; 13   |//      Last Edited 7.17.2003 M. Henson
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8234 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8235 ; 15   |
                             8236 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             8237 ; 17   |
                             8238 ; 18   |
                             8239 ; 19   |
                             8240 ; 20   |
                             8241 ; 21   |
                             8242 ; 22   |
                             8243 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             8244 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             8245 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             8246 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             8247 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             8248 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             8249 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             8250 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             8251 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             8252 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             8253 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             8254 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             8255 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             8256 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             8257 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             8258 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             8259 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             8260 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             8261 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             8262 ; 42   |
                             8263 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             8264 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             8265 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             8266 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             8267 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             8268 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             8269 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             8270 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             8271 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             8272 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             8273 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             8274 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             8275 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             8276 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             8277 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             8278 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             8279 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             8280 ; 60   |
                             8281 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             8282 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             8283 ; 63   |
                             8284 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8285 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8286 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8287 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8288 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8289 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8290 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8291 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             8292 ; 72   |
                             8293 ; 73   |#if defined(CAPLESS_HP)
                             8294 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             8295 ; 75   |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8296 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             8297 ; 77   |#endif
                             8298 ; 78   |
                             8299 ; 79   |// Headphone control register
                             8300 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             8301 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             8302 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             8303 ; 83   |typedef union               
                             8304 ; 84   |{
                             8305 ; 85   |    struct {
                             8306 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             8307 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             8308 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             8309 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             8310 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             8311 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             8312 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             8313 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             8314 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             8315 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             8316 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             8317 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             8318 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             8319 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             8320 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             8321 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             8322 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             8323 ; 103  |    } B;
                             8324 ; 104  |    int I;
                             8325 ; 105  |    unsigned int U;
                             8326 ; 106  |} hpctrl_type;
                             8327 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             8328 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             8329 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             8330 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             8331 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             8332 ; 112  |
                             8333 ; 113  |
                             8334 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             8335 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             8336 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             8337 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             8338 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             8339 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             8340 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             8341 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             8342 ; 122  |
                             8343 ; 123  |
                             8344 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             8345 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             8346 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             8347 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             8348 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             8349 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             8350 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             8351 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             8352 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             8353 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             8354 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             8355 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             8356 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             8357 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8358 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             8359 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             8360 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             8361 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             8362 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             8363 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             8364 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             8365 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             8366 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             8367 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             8368 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             8369 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             8370 ; 150  |
                             8371 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             8372 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             8373 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             8374 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             8375 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             8376 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             8377 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             8378 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             8379 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             8380 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             8381 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             8382 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             8383 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             8384 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             8385 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             8386 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             8387 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             8388 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             8389 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             8390 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             8391 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             8392 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             8393 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             8394 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             8395 ; 175  |
                             8396 ; 176  |
                             8397 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             8398 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             8399 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             8400 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             8401 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             8402 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             8403 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             8404 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             8405 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             8406 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             8407 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             8408 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             8409 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             8410 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             8411 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             8412 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             8413 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             8414 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             8415 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             8416 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             8417 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             8418 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             8419 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8420 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             8421 ; 201  |
                             8422 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             8423 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             8424 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             8425 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             8426 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             8427 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             8428 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             8429 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             8430 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             8431 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             8432 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             8433 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             8434 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             8435 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             8436 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             8437 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             8438 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             8439 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             8440 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             8441 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             8442 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             8443 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             8444 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             8445 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             8446 ; 226  |
                             8447 ; 227  |typedef union               
                             8448 ; 228  |{
                             8449 ; 229  |    struct {
                             8450 ; 230  |        int INV_USB_CLK            : 1;
                             8451 ; 231  |        int USB_DFF_BYPASS         : 1;
                             8452 ; 232  |        int HOLD_GND               : 1;
                             8453 ; 233  |        int ACKI                   : 1;
                             8454 ; 234  |        int ASD2X                  : 1;
                             8455 ; 235  |        int PCPCU                  : 1;
                             8456 ; 236  |        int PCPCD                  : 1;
                             8457 ; 237  |        int DCKI                   : 1;
                             8458 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             8459 ; 239  |        int PSRN                   : 1;
                             8460 ; 240  |        int FX2                    : 1;
                             8461 ; 241  |        int VCOS                   : 1;
                             8462 ; 242  |        int XBCO                   : 1;
                             8463 ; 243  |        int XBGC                   : 1;
                             8464 ; 244  |        int ADTHD                  : 1;
                             8465 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             8466 ; 246  |        int PWDADC                 : 1;
                             8467 ; 247  |        int MICBIAS1               : 1;
                             8468 ; 248  |        int EZD                    : 1;
                             8469 ; 249  |        int DZCDA                  : 1;
                             8470 ; 250  |        int DZCFM                  : 1;
                             8471 ; 251  |        int DZCLI                  : 1;
                             8472 ; 252  |        int DZCMI                  : 1;
                             8473 ; 253  |        int DZCMA                  : 1;
                             8474 ; 254  |    } B;
                             8475 ; 255  |    int I;
                             8476 ; 256  |    unsigned int U;
                             8477 ; 257  |} mix_tbr_type;
                             8478 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             8479 ; 259  |
                             8480 ; 260  |
                             8481 ; 261  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8482 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8483 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             8484 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             8485 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             8486 ; 266  |
                             8487 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             8488 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             8489 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             8490 ; 270  |
                             8491 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             8492 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             8493 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             8494 ; 274  |
                             8495 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             8496 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             8497 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             8498 ; 278  |
                             8499 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             8500 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             8501 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             8502 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             8503 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             8504 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             8505 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             8506 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             8507 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             8508 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             8509 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             8510 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             8511 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             8512 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             8513 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             8514 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             8515 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             8516 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             8517 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             8518 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             8519 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             8520 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             8521 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             8522 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             8523 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             8524 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             8525 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             8526 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             8527 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             8528 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             8529 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             8530 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             8531 ; 311  |
                             8532 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             8533 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             8534 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             8535 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             8536 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             8537 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             8538 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             8539 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             8540 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             8541 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             8542 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             8543 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8544 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             8545 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             8546 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             8547 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             8548 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             8549 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             8550 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             8551 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             8552 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             8553 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             8554 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             8555 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             8556 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             8557 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             8558 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             8559 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             8560 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             8561 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             8562 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             8563 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             8564 ; 344  |
                             8565 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             8566 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             8567 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             8568 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             8569 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             8570 ; 350  |
                             8571 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             8572 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             8573 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             8574 ; 354  |
                             8575 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             8576 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             8577 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             8578 ; 358  |
                             8579 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             8580 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             8581 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             8582 ; 362  |
                             8583 ; 363  |
                             8584 ; 364  |typedef union               
                             8585 ; 365  |{
                             8586 ; 366  |    struct
                             8587 ; 367  |    {
                             8588 ; 368  |        unsigned MR :5;
                             8589 ; 369  |        int         :3;
                             8590 ; 370  |        unsigned ML :5;
                             8591 ; 371  |        int         :2;
                             8592 ; 372  |        int MUTE    :1;
                             8593 ; 373  |    } B;
                             8594 ; 374  |    int I;
                             8595 ; 375  |    unsigned int U;
                             8596 ; 376  |} mix_mastervr_type;
                             8597 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             8598 ; 378  |
                             8599 ; 379  |
                             8600 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             8601 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             8602 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             8603 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             8604 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             8605 ; 385  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8606 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             8607 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             8608 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             8609 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             8610 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             8611 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             8612 ; 392  |
                             8613 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             8614 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             8615 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             8616 ; 396  |
                             8617 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             8618 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             8619 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             8620 ; 400  |
                             8621 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             8622 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             8623 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             8624 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             8625 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             8626 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             8627 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             8628 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             8629 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             8630 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             8631 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             8632 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             8633 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             8634 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             8635 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             8636 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             8637 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             8638 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             8639 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             8640 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             8641 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             8642 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             8643 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             8644 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             8645 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             8646 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             8647 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             8648 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             8649 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             8650 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             8651 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             8652 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             8653 ; 433  |
                             8654 ; 434  |typedef union               
                             8655 ; 435  |{
                             8656 ; 436  |    struct {
                             8657 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             8658 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             8659 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             8660 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             8661 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             8662 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             8663 ; 443  |    } B;
                             8664 ; 444  |    int I;
                             8665 ; 445  |    unsigned int U;
                             8666 ; 446  |} mix_micinvr_type;
                             8667 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8668 ; 448  |
                             8669 ; 449  |
                             8670 ; 450  |
                             8671 ; 451  |
                             8672 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             8673 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             8674 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             8675 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             8676 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             8677 ; 457  |
                             8678 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             8679 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             8680 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             8681 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             8682 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             8683 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             8684 ; 464  |
                             8685 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             8686 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             8687 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             8688 ; 468  |
                             8689 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             8690 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             8691 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             8692 ; 472  |
                             8693 ; 473  |typedef union               
                             8694 ; 474  |{
                             8695 ; 475  |    struct {
                             8696 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             8697 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             8698 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             8699 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             8700 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             8701 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             8702 ; 482  |    } B;
                             8703 ; 483  |    int I;
                             8704 ; 484  |    unsigned int U;
                             8705 ; 485  |} mix_line1invr_type;
                             8706 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             8707 ; 487  |
                             8708 ; 488  |
                             8709 ; 489  |
                             8710 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             8711 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             8712 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             8713 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             8714 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             8715 ; 495  |
                             8716 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             8717 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             8718 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             8719 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             8720 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             8721 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             8722 ; 502  |
                             8723 ; 503  |
                             8724 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             8725 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             8726 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             8727 ; 507  |
                             8728 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             8729 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8730 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             8731 ; 511  |
                             8732 ; 512  |typedef union               
                             8733 ; 513  |{
                             8734 ; 514  |    struct {
                             8735 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             8736 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             8737 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             8738 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             8739 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             8740 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             8741 ; 521  |    } B;
                             8742 ; 522  |    int I;
                             8743 ; 523  |    unsigned int U;
                             8744 ; 524  |} mix_line2invr_type;
                             8745 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             8746 ; 526  |
                             8747 ; 527  |
                             8748 ; 528  |
                             8749 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             8750 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             8751 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             8752 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             8753 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             8754 ; 534  |
                             8755 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             8756 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             8757 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             8758 ; 538  |
                             8759 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             8760 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             8761 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             8762 ; 542  |
                             8763 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             8764 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             8765 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             8766 ; 546  |
                             8767 ; 547  |typedef union               
                             8768 ; 548  |{
                             8769 ; 549  |    struct {
                             8770 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             8771 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             8772 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             8773 ; 553  |    } B;
                             8774 ; 554  |    int I;
                             8775 ; 555  |    unsigned int U;
                             8776 ; 556  |} mix_dacinvr_type;
                             8777 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             8778 ; 558  |
                             8779 ; 559  |
                             8780 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             8781 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             8782 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             8783 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             8784 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             8785 ; 565  |
                             8786 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             8787 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             8788 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             8789 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             8790 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             8791 ; 571  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8792 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             8793 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             8794 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             8795 ; 575  |
                             8796 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             8797 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             8798 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             8799 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             8800 ; 580  |
                             8801 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             8802 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             8803 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             8804 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             8805 ; 585  |
                             8806 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             8807 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             8808 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             8809 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             8810 ; 590  |
                             8811 ; 591  |typedef union               
                             8812 ; 592  |{
                             8813 ; 593  |    struct {
                             8814 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             8815 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             8816 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             8817 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             8818 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             8819 ; 599  |    } B;
                             8820 ; 600  |    int I;
                             8821 ; 601  |    unsigned int U;
                             8822 ; 602  |} mix_recselr_type;
                             8823 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             8824 ; 604  |
                             8825 ; 605  |
                             8826 ; 606  |
                             8827 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             8828 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             8829 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             8830 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             8831 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             8832 ; 612  |
                             8833 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             8834 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             8835 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             8836 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             8837 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             8838 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             8839 ; 619  |
                             8840 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             8841 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             8842 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             8843 ; 623  |
                             8844 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             8845 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             8846 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             8847 ; 627  |
                             8848 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             8849 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             8850 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             8851 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             8852 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8853 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             8854 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             8855 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             8856 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             8857 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             8858 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             8859 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             8860 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             8861 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             8862 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             8863 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             8864 ; 644  |
                             8865 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             8866 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             8867 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             8868 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             8869 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             8870 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             8871 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             8872 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             8873 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             8874 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             8875 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             8876 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             8877 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             8878 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             8879 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             8880 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             8881 ; 661  |
                             8882 ; 662  |typedef union               
                             8883 ; 663  |{
                             8884 ; 664  |    struct {
                             8885 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             8886 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             8887 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             8888 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             8889 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             8890 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             8891 ; 671  |    } B;
                             8892 ; 672  |    int I;
                             8893 ; 673  |    unsigned int U;
                             8894 ; 674  |} mix_adcgainr_type;
                             8895 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             8896 ; 676  |
                             8897 ; 677  |
                             8898 ; 678  |
                             8899 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             8900 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             8901 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             8902 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             8903 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             8904 ; 684  |
                             8905 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             8906 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             8907 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             8908 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             8909 ; 689  |
                             8910 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             8911 ; 691  |
                             8912 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             8913 ; 693  |
                             8914 ; 694  |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8915 ; 695  |{
                             8916 ; 696  |    struct {
                             8917 ; 697  |                int                     : 9;
                             8918 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             8919 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             8920 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             8921 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             8922 ; 702  |    } B;
                             8923 ; 703  |    int I;
                             8924 ; 704  |    unsigned int U;
                             8925 ; 705  |} mix_pwrdnr_type;
                             8926 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             8927 ; 707  |
                             8928 ; 708  |
                             8929 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             8930 ; 710  |
                             8931 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             8932 ; 712  |
                             8933 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             8934 ; 714  |
                             8935 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             8936 ; 716  |
                             8937 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             8938 ; 718  |
                             8939 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             8940 ; 720  |
                             8941 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             8942 ; 722  |
                             8943 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             8944 ; 724  |
                             8945 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             8946 ; 726  |
                             8947 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             8948 ; 728  |
                             8949 ; 729  |
                             8950 ; 730  |
                             8951 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             8952 ; 732  |
                             8953 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             8954 ; 734  |
                             8955 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             8956 ; 736  |
                             8957 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             8958 ; 738  |
                             8959 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             8960 ; 740  |
                             8961 ; 741  |
                             8962 ; 742  |
                             8963 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             8964 ; 744  |
                             8965 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             8966 ; 746  |
                             8967 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             8968 ; 748  |
                             8969 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             8970 ; 750  |
                             8971 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8972 ; 752  |
                             8973 ; 753  |
                             8974 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             8975 ; 755  |
                             8976 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             8977 ; 757  |
                             8978 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             8979 ; 759  |
                             8980 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             8981 ; 761  |
                             8982 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             8983 ; 763  |
                             8984 ; 764  |
                             8985 ; 765  |typedef union               
                             8986 ; 766  |{
                             8987 ; 767  |    struct {
                             8988 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             8989 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             8990 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             8991 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             8992 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             8993 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             8994 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             8995 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             8996 ; 776  |    } B;
                             8997 ; 777  |    int I;
                             8998 ; 778  |    unsigned int U;
                             8999 ; 779  |} mix_test_type;
                             9000 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             9001 ; 781  |
                             9002 ; 782  |
                             9003 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             9004 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             9005 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             9006 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             9007 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             9008 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             9009 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             9010 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             9011 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             9012 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             9013 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             9014 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             9015 ; 795  |
                             9016 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             9017 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             9018 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             9019 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             9020 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             9021 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             9022 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             9023 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             9024 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             9025 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             9026 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             9027 ; 807  |
                             9028 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             9029 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9030 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             9031 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             9032 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             9033 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             9034 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             9035 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             9036 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             9037 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             9038 ; 818  |
                             9039 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             9040 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             9041 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             9042 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             9043 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             9044 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             9045 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             9046 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             9047 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             9048 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             9049 ; 829  |
                             9050 ; 830  |typedef union               
                             9051 ; 831  |{
                             9052 ; 832  |    struct {
                             9053 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             9054 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             9055 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             9056 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             9057 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             9058 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             9059 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             9060 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             9061 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             9062 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             9063 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             9064 ; 844  |    } B;
                             9065 ; 845  |    int I;
                             9066 ; 846  |    unsigned int U;
                             9067 ; 847  |} ref_ctrl_type;
                             9068 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             9069 ; 849  |
                             9070 ; 850  |
                             9071 ; 851  |
                             9072 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             9073 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             9074 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             9075 ; 855  |//////  DAC Registers
                             9076 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             9077 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             9078 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             9079 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             9080 ; 860  |
                             9081 ; 861  |
                             9082 ; 862  |
                             9083 ; 863  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9084 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             9085 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             9086 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             9087 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             9088 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             9089 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             9090 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             9091 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             9092 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             9093 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             9094 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             9095 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             9096 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             9097 ; 877  |
                             9098 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             9099 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             9100 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             9101 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             9102 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             9103 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             9104 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             9105 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             9106 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             9107 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             9108 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             9109 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             9110 ; 890  |
                             9111 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             9112 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             9113 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             9114 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             9115 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             9116 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             9117 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             9118 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             9119 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             9120 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             9121 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             9122 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             9123 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             9124 ; 904  |
                             9125 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             9126 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             9127 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             9128 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             9129 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             9130 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             9131 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             9132 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             9133 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             9134 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             9135 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             9136 ; 916  |
                             9137 ; 917  |
                             9138 ; 918  |typedef union               
                             9139 ; 919  |{
                             9140 ; 920  |    struct {
                             9141 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             9142 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             9143 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             9144 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             9145 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9146 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             9147 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             9148 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             9149 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             9150 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             9151 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             9152 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             9153 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             9154 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             9155 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             9156 ; 936  |    } B;
                             9157 ; 937  |    int I;
                             9158 ; 938  |    unsigned int U;
                             9159 ; 939  |} dac_csr_type;
                             9160 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             9161 ; 941  |
                             9162 ; 942  |
                             9163 ; 943  |
                             9164 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             9165 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             9166 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             9167 ; 947  |
                             9168 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             9169 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             9170 ; 950  |
                             9171 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             9172 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             9173 ; 953  |
                             9174 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             9175 ; 955  |
                             9176 ; 956  |typedef union               
                             9177 ; 957  |{
                             9178 ; 958  |    struct {
                             9179 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             9180 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             9181 ; 961  |    } B;
                             9182 ; 962  |    int I;
                             9183 ; 963  |    unsigned int U;
                             9184 ; 964  |} dac_srr_type;
                             9185 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             9186 ; 966  |
                             9187 ; 967  |
                             9188 ; 968  |
                             9189 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             9190 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             9191 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             9192 ; 972  |
                             9193 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             9194 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             9195 ; 975  |
                             9196 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             9197 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             9198 ; 978  |
                             9199 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             9200 ; 980  |
                             9201 ; 981  |typedef union               
                             9202 ; 982  |{
                             9203 ; 983  |    struct {
                             9204 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             9205 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             9206 ; 986  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9207 ; 987  |    int I;
                             9208 ; 988  |    unsigned int U;
                             9209 ; 989  |} dac_wcr_type;
                             9210 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             9211 ; 991  |
                             9212 ; 992  |
                             9213 ; 993  |
                             9214 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             9215 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             9216 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             9217 ; 997  |
                             9218 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             9219 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             9220 ; 1000 |
                             9221 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             9222 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             9223 ; 1003 |
                             9224 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             9225 ; 1005 |
                             9226 ; 1006 |typedef union               
                             9227 ; 1007 |{
                             9228 ; 1008 |    struct {
                             9229 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             9230 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             9231 ; 1011 |    } B;
                             9232 ; 1012 |    int I;
                             9233 ; 1013 |    unsigned int U;
                             9234 ; 1014 |} dac_cpr_type;
                             9235 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             9236 ; 1016 |
                             9237 ; 1017 |
                             9238 ; 1018 |
                             9239 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             9240 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             9241 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             9242 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             9243 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             9244 ; 1024 |
                             9245 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             9246 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             9247 ; 1027 |
                             9248 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             9249 ; 1029 |
                             9250 ; 1030 |typedef union               
                             9251 ; 1031 |{
                             9252 ; 1032 |    struct {
                             9253 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             9254 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             9255 ; 1035 |    } B;
                             9256 ; 1036 |    int I;
                             9257 ; 1037 |    unsigned int U;
                             9258 ; 1038 |} dac_mr_type;
                             9259 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             9260 ; 1040 |
                             9261 ; 1041 |
                             9262 ; 1042 |
                             9263 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             9264 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             9265 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             9266 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             9267 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9268 ; 1048 |
                             9269 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             9270 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             9271 ; 1051 |
                             9272 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             9273 ; 1053 |
                             9274 ; 1054 |typedef union               
                             9275 ; 1055 |{
                             9276 ; 1056 |    struct {
                             9277 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             9278 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             9279 ; 1059 |    } B;
                             9280 ; 1060 |    int I;
                             9281 ; 1061 |    unsigned int U;
                             9282 ; 1062 |} dac_bar_type;
                             9283 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             9284 ; 1064 |
                             9285 ; 1065 |
                             9286 ; 1066 |
                             9287 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             9288 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             9289 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             9290 ; 1070 |
                             9291 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             9292 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             9293 ; 1073 |
                             9294 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             9295 ; 1075 |
                             9296 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             9297 ; 1077 |
                             9298 ; 1078 |typedef union               
                             9299 ; 1079 |{
                             9300 ; 1080 |    struct {
                             9301 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             9302 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             9303 ; 1083 |    } B;
                             9304 ; 1084 |    int I;
                             9305 ; 1085 |    unsigned int U;
                             9306 ; 1086 |} dac_icr_type;
                             9307 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             9308 ; 1088 |
                             9309 ; 1089 |
                             9310 ; 1090 |
                             9311 ; 1091 |
                             9312 ; 1092 |
                             9313 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             9314 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             9315 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             9316 ; 1096 |//////  ADC Registers
                             9317 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             9318 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             9319 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             9320 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             9321 ; 1101 |
                             9322 ; 1102 |
                             9323 ; 1103 |
                             9324 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             9325 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             9326 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             9327 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9328 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             9329 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             9330 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             9331 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             9332 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             9333 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             9334 ; 1114 |
                             9335 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             9336 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             9337 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             9338 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             9339 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             9340 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             9341 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             9342 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             9343 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             9344 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             9345 ; 1125 |
                             9346 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             9347 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             9348 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             9349 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             9350 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             9351 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             9352 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             9353 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             9354 ; 1134 |
                             9355 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             9356 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             9357 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             9358 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             9359 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             9360 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             9361 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             9362 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             9363 ; 1143 |
                             9364 ; 1144 |typedef union               
                             9365 ; 1145 |{
                             9366 ; 1146 |    struct {
                             9367 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             9368 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             9369 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             9370 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             9371 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             9372 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             9373 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             9374 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             9375 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             9376 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             9377 ; 1157 |    } B;
                             9378 ; 1158 |    int I;
                             9379 ; 1159 |    unsigned int U;
                             9380 ; 1160 |} adc_csr_type;
                             9381 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             9382 ; 1162 |
                             9383 ; 1163 |
                             9384 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             9385 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             9386 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             9387 ; 1167 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9388 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             9389 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             9390 ; 1170 |
                             9391 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             9392 ; 1172 |
                             9393 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             9394 ; 1174 |
                             9395 ; 1175 |typedef union               
                             9396 ; 1176 |{
                             9397 ; 1177 |    struct {
                             9398 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             9399 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             9400 ; 1180 |    } B;
                             9401 ; 1181 |    int I;
                             9402 ; 1182 |    unsigned int U;
                             9403 ; 1183 |} adc_wcr_type;
                             9404 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             9405 ; 1185 |
                             9406 ; 1186 |
                             9407 ; 1187 |
                             9408 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             9409 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             9410 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             9411 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             9412 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             9413 ; 1193 |
                             9414 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             9415 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             9416 ; 1196 |
                             9417 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             9418 ; 1198 |
                             9419 ; 1199 |typedef union               
                             9420 ; 1200 |{
                             9421 ; 1201 |    struct {
                             9422 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             9423 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             9424 ; 1204 |    } B;
                             9425 ; 1205 |    int I;
                             9426 ; 1206 |    unsigned int U;
                             9427 ; 1207 |} adc_bar_type;
                             9428 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             9429 ; 1209 |
                             9430 ; 1210 |
                             9431 ; 1211 |
                             9432 ; 1212 |
                             9433 ; 1213 |
                             9434 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             9435 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             9436 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             9437 ; 1217 |
                             9438 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             9439 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             9440 ; 1220 |
                             9441 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             9442 ; 1222 |
                             9443 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             9444 ; 1224 |
                             9445 ; 1225 |typedef union               
                             9446 ; 1226 |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9447 ; 1227 |    struct {
                             9448 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             9449 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             9450 ; 1230 |    } B;
                             9451 ; 1231 |    int I;
                             9452 ; 1232 |    unsigned int U;
                             9453 ; 1233 |} adc_cpr_type;
                             9454 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             9455 ; 1235 |
                             9456 ; 1236 |
                             9457 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             9458 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             9459 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             9460 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             9461 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             9462 ; 1242 |
                             9463 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             9464 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             9465 ; 1245 |
                             9466 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             9467 ; 1247 |
                             9468 ; 1248 |typedef union               
                             9469 ; 1249 |{
                             9470 ; 1250 |    struct {
                             9471 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             9472 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             9473 ; 1253 |    } B;
                             9474 ; 1254 |    int I;
                             9475 ; 1255 |    unsigned int U;
                             9476 ; 1256 |} adc_mr_type;
                             9477 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             9478 ; 1258 |
                             9479 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             9480 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             9481 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             9482 ; 1262 |
                             9483 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             9484 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             9485 ; 1265 |
                             9486 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             9487 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             9488 ; 1268 |
                             9489 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             9490 ; 1270 |
                             9491 ; 1271 |typedef union               
                             9492 ; 1272 |{
                             9493 ; 1273 |    struct {
                             9494 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             9495 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             9496 ; 1276 |    } B;
                             9497 ; 1277 |    int I;
                             9498 ; 1278 |    unsigned int U;
                             9499 ; 1279 |} adc_srr_type;
                             9500 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             9501 ; 1281 |
                             9502 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             9503 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             9504 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             9505 ; 1285 |
                             9506 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             9507 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             9508 ; 1288 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9509 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             9510 ; 1290 |
                             9511 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             9512 ; 1292 |
                             9513 ; 1293 |typedef union               
                             9514 ; 1294 |{
                             9515 ; 1295 |    struct {
                             9516 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             9517 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             9518 ; 1298 |    } B;
                             9519 ; 1299 |    int I;
                             9520 ; 1300 |    unsigned int U;
                             9521 ; 1301 |} adc_icr_type;
                             9522 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             9523 ; 1303 |
                             9524 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             9525 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             9526 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             9527 ; 1307 |
                             9528 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             9529 ; 1309 |
                             9530 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             9531 ; 1311 |
                             9532 ; 1312 |#endif
                             9533 ; 1313 |
                             9534 
                             9536 
                             9537 ; 20   |#include "regsdcdc.h"
                             9538 
                             9540 
                             9541 ; 1    |#if !(defined(regsdcdcinc))
                             9542 ; 2    |
                             9543 ; 3    |#define regssysteminc 1
                             9544 ; 4    |
                             9545 ; 5    |
                             9546 ; 6    |
                             9547 ; 7    |#include "types.h"
                             9548 
                             9550 
                             9551 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9552 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9553 ; 3    |//
                             9554 ; 4    |// Filename: types.h
                             9555 ; 5    |// Description: Standard data types
                             9556 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9557 ; 7    |
                             9558 ; 8    |#ifndef _TYPES_H
                             9559 ; 9    |#define _TYPES_H
                             9560 ; 10   |
                             9561 ; 11   |// TODO:  move this outta here!
                             9562 ; 12   |#if !defined(NOERROR)
                             9563 ; 13   |#define NOERROR 0
                             9564 ; 14   |#define SUCCESS 0
                             9565 ; 15   |#endif 
                             9566 ; 16   |#if !defined(SUCCESS)
                             9567 ; 17   |#define SUCCESS  0
                             9568 ; 18   |#endif
                             9569 ; 19   |#if !defined(ERROR)
                             9570 ; 20   |#define ERROR   -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9571 ; 21   |#endif
                             9572 ; 22   |#if !defined(FALSE)
                             9573 ; 23   |#define FALSE 0
                             9574 ; 24   |#endif
                             9575 ; 25   |#if !defined(TRUE)
                             9576 ; 26   |#define TRUE  1
                             9577 ; 27   |#endif
                             9578 ; 28   |
                             9579 ; 29   |#if !defined(NULL)
                             9580 ; 30   |#define NULL 0
                             9581 ; 31   |#endif
                             9582 ; 32   |
                             9583 ; 33   |#define MAX_INT     0x7FFFFF
                             9584 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9585 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9586 ; 36   |#define MAX_ULONG   (-1) 
                             9587 ; 37   |
                             9588 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9589 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9590 ; 40   |
                             9591 ; 41   |
                             9592 ; 42   |#define BYTE    unsigned char       // btVarName
                             9593 ; 43   |#define CHAR    signed char         // cVarName
                             9594 ; 44   |#define USHORT  unsigned short      // usVarName
                             9595 ; 45   |#define SHORT   unsigned short      // sVarName
                             9596 ; 46   |#define WORD    unsigned int        // wVarName
                             9597 ; 47   |#define INT     signed int          // iVarName
                             9598 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9599 ; 49   |#define LONG    signed long         // lVarName
                             9600 ; 50   |#define BOOL    unsigned int        // bVarName
                             9601 ; 51   |#define FRACT   _fract              // frVarName
                             9602 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9603 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9604 ; 54   |#define FLOAT   float               // fVarName
                             9605 ; 55   |#define DBL     double              // dVarName
                             9606 ; 56   |#define ENUM    enum                // eVarName
                             9607 ; 57   |#define CMX     _complex            // cmxVarName
                             9608 ; 58   |typedef WORD UCS3;                   // 
                             9609 ; 59   |
                             9610 ; 60   |#define UINT16  unsigned short
                             9611 ; 61   |#define UINT8   unsigned char   
                             9612 ; 62   |#define UINT32  unsigned long
                             9613 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9614 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9615 ; 65   |#define WCHAR   UINT16
                             9616 ; 66   |
                             9617 ; 67   |//UINT128 is 16 bytes or 6 words
                             9618 ; 68   |typedef struct UINT128_3500 {   
                             9619 ; 69   |    int val[6];     
                             9620 ; 70   |} UINT128_3500;
                             9621 ; 71   |
                             9622 ; 72   |#define UINT128   UINT128_3500
                             9623 ; 73   |
                             9624 ; 74   |// Little endian word packed byte strings:   
                             9625 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9626 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9627 ; 77   |// Little endian word packed byte strings:   
                             9628 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9629 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9630 ; 80   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9631 ; 81   |// Declare Memory Spaces To Use When Coding
                             9632 ; 82   |// A. Sector Buffers
                             9633 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9634 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9635 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9636 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9637 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9638 ; 88   |// B. Media DDI Memory
                             9639 ; 89   |#define MEDIA_DDI_MEM _Y
                             9640 ; 90   |
                             9641 ; 91   |
                             9642 ; 92   |
                             9643 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9644 ; 94   |// Examples of circular pointers:
                             9645 ; 95   |//    INT CIRC cpiVarName
                             9646 ; 96   |//    DWORD CIRC cpdwVarName
                             9647 ; 97   |
                             9648 ; 98   |#define RETCODE INT                 // rcVarName
                             9649 ; 99   |
                             9650 ; 100  |// generic bitfield structure
                             9651 ; 101  |struct Bitfield {
                             9652 ; 102  |    unsigned int B0  :1;
                             9653 ; 103  |    unsigned int B1  :1;
                             9654 ; 104  |    unsigned int B2  :1;
                             9655 ; 105  |    unsigned int B3  :1;
                             9656 ; 106  |    unsigned int B4  :1;
                             9657 ; 107  |    unsigned int B5  :1;
                             9658 ; 108  |    unsigned int B6  :1;
                             9659 ; 109  |    unsigned int B7  :1;
                             9660 ; 110  |    unsigned int B8  :1;
                             9661 ; 111  |    unsigned int B9  :1;
                             9662 ; 112  |    unsigned int B10 :1;
                             9663 ; 113  |    unsigned int B11 :1;
                             9664 ; 114  |    unsigned int B12 :1;
                             9665 ; 115  |    unsigned int B13 :1;
                             9666 ; 116  |    unsigned int B14 :1;
                             9667 ; 117  |    unsigned int B15 :1;
                             9668 ; 118  |    unsigned int B16 :1;
                             9669 ; 119  |    unsigned int B17 :1;
                             9670 ; 120  |    unsigned int B18 :1;
                             9671 ; 121  |    unsigned int B19 :1;
                             9672 ; 122  |    unsigned int B20 :1;
                             9673 ; 123  |    unsigned int B21 :1;
                             9674 ; 124  |    unsigned int B22 :1;
                             9675 ; 125  |    unsigned int B23 :1;
                             9676 ; 126  |};
                             9677 ; 127  |
                             9678 ; 128  |union BitInt {
                             9679 ; 129  |        struct Bitfield B;
                             9680 ; 130  |        int        I;
                             9681 ; 131  |};
                             9682 ; 132  |
                             9683 ; 133  |#define MAX_MSG_LENGTH 10
                             9684 ; 134  |struct CMessage
                             9685 ; 135  |{
                             9686 ; 136  |        unsigned int m_uLength;
                             9687 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9688 ; 138  |};
                             9689 ; 139  |
                             9690 ; 140  |typedef struct {
                             9691 ; 141  |    WORD m_wLength;
                             9692 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9693 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9694 ; 144  |} Message;
                             9695 ; 145  |
                             9696 ; 146  |struct MessageQueueDescriptor
                             9697 ; 147  |{
                             9698 ; 148  |        int *m_pBase;
                             9699 ; 149  |        int m_iModulo;
                             9700 ; 150  |        int m_iSize;
                             9701 ; 151  |        int *m_pHead;
                             9702 ; 152  |        int *m_pTail;
                             9703 ; 153  |};
                             9704 ; 154  |
                             9705 ; 155  |struct ModuleEntry
                             9706 ; 156  |{
                             9707 ; 157  |    int m_iSignaledEventMask;
                             9708 ; 158  |    int m_iWaitEventMask;
                             9709 ; 159  |    int m_iResourceOfCode;
                             9710 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9711 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9712 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9713 ; 163  |    int m_uTimeOutHigh;
                             9714 ; 164  |    int m_uTimeOutLow;
                             9715 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9716 ; 166  |};
                             9717 ; 167  |
                             9718 ; 168  |union WaitMask{
                             9719 ; 169  |    struct B{
                             9720 ; 170  |        unsigned int m_bNone     :1;
                             9721 ; 171  |        unsigned int m_bMessage  :1;
                             9722 ; 172  |        unsigned int m_bTimer    :1;
                             9723 ; 173  |        unsigned int m_bButton   :1;
                             9724 ; 174  |    } B;
                             9725 ; 175  |    int I;
                             9726 ; 176  |} ;
                             9727 ; 177  |
                             9728 ; 178  |
                             9729 ; 179  |struct Button {
                             9730 ; 180  |        WORD wButtonEvent;
                             9731 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9732 ; 182  |};
                             9733 ; 183  |
                             9734 ; 184  |struct Message {
                             9735 ; 185  |        WORD wMsgLength;
                             9736 ; 186  |        WORD wMsgCommand;
                             9737 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9738 ; 188  |};
                             9739 ; 189  |
                             9740 ; 190  |union EventTypes {
                             9741 ; 191  |        struct CMessage msg;
                             9742 ; 192  |        struct Button Button ;
                             9743 ; 193  |        struct Message Message;
                             9744 ; 194  |};
                             9745 ; 195  |
                             9746 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9747 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9748 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9749 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9750 ; 200  |
                             9751 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9752 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9753 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9754 ; 204  |
                             9755 ; 205  |#if DEBUG
                             9756 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9757 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9758 ; 208  |#else 
                             9759 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9760 ; 210  |#define DebugBuildAssert(x)    
                             9761 ; 211  |#endif
                             9762 ; 212  |
                             9763 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9764 ; 214  |//  #pragma asm
                             9765 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9766 ; 216  |//  #pragma endasm
                             9767 ; 217  |
                             9768 ; 218  |
                             9769 ; 219  |#ifdef COLOR_262K
                             9770 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9771 ; 221  |#elif defined(COLOR_65K)
                             9772 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9773 ; 223  |#else
                             9774 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9775 ; 225  |#endif
                             9776 ; 226  |    
                             9777 ; 227  |#endif // #ifndef _TYPES_H
                             9778 
                             9780 
                             9781 ; 8    |
                             9782 ; 9    |
                             9783 ; 10   |
                             9784 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9785 ; 12   |
                             9786 ; 13   |//   SYSTEM STMP Registers 
                             9787 ; 14   |//      Last Edited 2.19.2003 M. May
                             9788 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9789 ; 16   |
                             9790 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             9791 ; 18   |
                             9792 ; 19   |
                             9793 ; 20   |
                             9794 ; 21   |
                             9795 ; 22   |
                             9796 ; 23   |
                             9797 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             9798 ; 25   |
                             9799 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             9800 ; 27   |
                             9801 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             9802 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             9803 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             9804 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             9805 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             9806 ; 33   |
                             9807 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             9808 ; 35   |
                             9809 ; 36   |
                             9810 ; 37   |
                             9811 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             9812 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9813 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             9814 ; 41   |
                             9815 ; 42   |
                             9816 ; 43   |
                             9817 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             9818 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             9819 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             9820 ; 47   |
                             9821 ; 48   |
                             9822 ; 49   |
                             9823 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             9824 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             9825 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             9826 ; 53   |
                             9827 ; 54   |
                             9828 ; 55   |
                             9829 ; 56   |
                             9830 ; 57   |
                             9831 ; 58   |typedef union               
                             9832 ; 59   |{
                             9833 ; 60   |    struct {
                             9834 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             9835 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             9836 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             9837 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             9838 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             9839 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             9840 ; 67   |    } B;
                             9841 ; 68   |    unsigned int I;
                             9842 ; 69   |} dcdc1_ctrl0_type;
                             9843 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             9844 ; 71   |
                             9845 ; 72   |
                             9846 ; 73   |
                             9847 ; 74   |
                             9848 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             9849 ; 76   |
                             9850 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             9851 ; 78   |
                             9852 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             9853 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             9854 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             9855 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             9856 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             9857 ; 84   |
                             9858 ; 85   |
                             9859 ; 86   |
                             9860 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             9861 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             9862 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             9863 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             9864 ; 91   |
                             9865 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             9866 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             9867 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9868 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             9869 ; 96   |
                             9870 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             9871 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             9872 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             9873 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             9874 ; 101  |
                             9875 ; 102  |
                             9876 ; 103  |typedef union               
                             9877 ; 104  |{
                             9878 ; 105  |    struct {
                             9879 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             9880 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             9881 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9882 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             9883 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             9884 ; 111  |    } B;
                             9885 ; 112  |    unsigned int I;
                             9886 ; 113  |} dcdc1_ctrl1_type;
                             9887 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             9888 ; 115  |
                             9889 ; 116  |
                             9890 ; 117  |
                             9891 ; 118  |
                             9892 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             9893 ; 120  |
                             9894 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             9895 ; 122  |
                             9896 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             9897 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             9898 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             9899 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             9900 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             9901 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             9902 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             9903 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             9904 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             9905 ; 132  |
                             9906 ; 133  |
                             9907 ; 134  |
                             9908 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             9909 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             9910 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             9911 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             9912 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             9913 ; 140  |
                             9914 ; 141  |
                             9915 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             9916 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             9917 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             9918 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             9919 ; 146  |
                             9920 ; 147  |
                             9921 ; 148  |
                             9922 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9923 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             9924 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             9925 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             9926 ; 153  |
                             9927 ; 154  |
                             9928 ; 155  |typedef union               
                             9929 ; 156  |{
                             9930 ; 157  |    struct {
                             9931 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             9932 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             9933 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             9934 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             9935 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             9936 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             9937 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             9938 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             9939 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             9940 ; 167  |    } B;
                             9941 ; 168  |    unsigned int I;
                             9942 ; 169  |} dcdc_vddio_type;
                             9943 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             9944 ; 171  |
                             9945 ; 172  |
                             9946 ; 173  |
                             9947 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             9948 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             9949 ; 176  |
                             9950 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             9951 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             9952 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             9953 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             9954 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             9955 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             9956 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             9957 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             9958 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             9959 ; 186  |
                             9960 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             9961 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             9962 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             9963 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             9964 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             9965 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             9966 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             9967 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             9968 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             9969 ; 196  |
                             9970 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             9971 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             9972 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             9973 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9974 ; 201  |
                             9975 ; 202  |typedef union               
                             9976 ; 203  |{
                             9977 ; 204  |    struct {
                             9978 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             9979 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             9980 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             9981 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             9982 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             9983 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             9984 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             9985 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             9986 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             9987 ; 214  |    } B;
                             9988 ; 215  |   unsigned int I;
                             9989 ; 216  |        unsigned U;
                             9990 ; 217  |} dcdc_vddd_type;
                             9991 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             9992 ; 219  |
                             9993 ; 220  |
                             9994 ; 221  |
                             9995 ; 222  |
                             9996 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             9997 ; 224  |
                             9998 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             9999 ; 226  |
                            10000 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                            10001 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                            10002 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                            10003 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                            10004 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                            10005 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                            10006 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                            10007 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                            10008 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                            10009 ; 236  |
                            10010 ; 237  |
                            10011 ; 238  |
                            10012 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                            10013 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                            10014 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                            10015 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                            10016 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                            10017 ; 244  |
                            10018 ; 245  |
                            10019 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                            10020 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                            10021 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                            10022 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                            10023 ; 250  |
                            10024 ; 251  |
                            10025 ; 252  |
                            10026 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                            10027 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                            10028 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10029 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                            10030 ; 257  |
                            10031 ; 258  |
                            10032 ; 259  |typedef union               
                            10033 ; 260  |{
                            10034 ; 261  |    struct {
                            10035 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                            10036 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                            10037 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                            10038 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                            10039 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                            10040 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                            10041 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                            10042 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                            10043 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                            10044 ; 271  |    } B;
                            10045 ; 272  |    unsigned int I;
                            10046 ; 273  |} dcdc_vdda_type;
                            10047 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                            10048 ; 275  |
                            10049 ; 276  |
                            10050 ; 277  |
                            10051 ; 278  |
                            10052 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                            10053 ; 280  |
                            10054 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                            10055 ; 282  |
                            10056 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                            10057 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                            10058 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                            10059 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                            10060 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                            10061 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                            10062 ; 289  |
                            10063 ; 290  |
                            10064 ; 291  |
                            10065 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                            10066 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                            10067 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                            10068 ; 295  |
                            10069 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                            10070 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                            10071 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                            10072 ; 299  |
                            10073 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                            10074 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                            10075 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                            10076 ; 303  |
                            10077 ; 304  |
                            10078 ; 305  |typedef union               
                            10079 ; 306  |{
                            10080 ; 307  |    struct {
                            10081 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                            10082 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                            10083 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                            10084 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                            10085 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10086 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                            10087 ; 314  |    } B;
                            10088 ; 315  |    unsigned int I;
                            10089 ; 316  |} dcdc2_ctrl0_type; 
                            10090 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                            10091 ; 318  |
                            10092 ; 319  |
                            10093 ; 320  |
                            10094 ; 321  |
                            10095 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                            10096 ; 323  |
                            10097 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                            10098 ; 325  |
                            10099 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                            10100 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                            10101 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                            10102 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                            10103 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                            10104 ; 331  |
                            10105 ; 332  |
                            10106 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                            10107 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                            10108 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                            10109 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                            10110 ; 337  |
                            10111 ; 338  |
                            10112 ; 339  |
                            10113 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                            10114 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                            10115 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                            10116 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                            10117 ; 344  |
                            10118 ; 345  |
                            10119 ; 346  |
                            10120 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                            10121 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                            10122 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                            10123 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                            10124 ; 351  |
                            10125 ; 352  |
                            10126 ; 353  |typedef union               
                            10127 ; 354  |{
                            10128 ; 355  |    struct {
                            10129 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                            10130 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                            10131 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10132 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                            10133 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                            10134 ; 361  |    } B;
                            10135 ; 362  |    unsigned int I;
                            10136 ; 363  |} dcdc2_ctrl1_type;
                            10137 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                            10138 ; 365  |
                            10139 ; 366  |
                            10140 ; 367  |
                            10141 ; 368  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10142 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                            10143 ; 370  |
                            10144 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                            10145 ; 372  |
                            10146 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                            10147 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                            10148 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                            10149 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                            10150 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                            10151 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                            10152 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                            10153 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                            10154 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                            10155 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                            10156 ; 383  |
                            10157 ; 384  |
                            10158 ; 385  |
                            10159 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                            10160 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                            10161 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                            10162 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                            10163 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                            10164 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                            10165 ; 392  |
                            10166 ; 393  |
                            10167 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                            10168 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                            10169 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                            10170 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                            10171 ; 398  |
                            10172 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                            10173 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                            10174 ; 401  |
                            10175 ; 402  |
                            10176 ; 403  |
                            10177 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                            10178 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                            10179 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                            10180 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                            10181 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                            10182 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                            10183 ; 410  |
                            10184 ; 411  |
                            10185 ; 412  |typedef union               
                            10186 ; 413  |{
                            10187 ; 414  |    struct {
                            10188 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                            10189 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                            10190 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                            10191 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                            10192 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                            10193 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                            10194 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                            10195 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                            10196 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                            10197 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10198 ; 425  |    } B;
                            10199 ; 426  |    unsigned int I;
                            10200 ; 427  |} speed_type;
                            10201 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                            10202 ; 429  |
                            10203 ; 430  |
                            10204 ; 431  |
                            10205 ; 432  |
                            10206 ; 433  |
                            10207 ; 434  |
                            10208 ; 435  |
                            10209 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                            10210 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                            10211 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                            10212 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                            10213 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                            10214 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                            10215 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                            10216 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                            10217 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                            10218 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                            10219 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                            10220 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                            10221 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                            10222 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                            10223 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                            10224 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                            10225 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                            10226 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                            10227 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                            10228 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                            10229 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                            10230 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                            10231 ; 458  |
                            10232 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                            10233 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                            10234 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                            10235 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                            10236 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                            10237 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                            10238 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                            10239 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                            10240 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                            10241 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                            10242 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                            10243 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                            10244 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                            10245 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                            10246 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                            10247 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                            10248 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                            10249 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                            10250 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                            10251 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                            10252 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                            10253 ; 480  |
                            10254 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                            10255 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10256 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                            10257 ; 484  |
                            10258 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                            10259 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                            10260 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                            10261 ; 488  |
                            10262 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                            10263 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                            10264 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                            10265 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                            10266 ; 493  |
                            10267 ; 494  |typedef union               
                            10268 ; 495  |{
                            10269 ; 496  |    struct {
                            10270 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                            10271 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                            10272 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                            10273 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                            10274 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                            10275 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                            10276 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                            10277 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                            10278 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                            10279 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                            10280 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                            10281 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                            10282 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                            10283 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                            10284 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                            10285 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                            10286 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                            10287 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                            10288 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                            10289 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                            10290 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                            10291 ; 518  |    } B;
                            10292 ; 519  |    unsigned int I;
                            10293 ; 520  |} usb_dcdctbr_type;
                            10294 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                            10295 ; 522  |
                            10296 ; 523  |
                            10297 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                            10298 ; 525  |
                            10299 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                            10300 ; 527  |
                            10301 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                            10302 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                            10303 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                            10304 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                            10305 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                            10306 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                            10307 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                            10308 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                            10309 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10310 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                            10311 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                            10312 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                            10313 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                            10314 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                            10315 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                            10316 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                            10317 ; 544  |
                            10318 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                            10319 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                            10320 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                            10321 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                            10322 ; 549  |
                            10323 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                            10324 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                            10325 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                            10326 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                            10327 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                            10328 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                            10329 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                            10330 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                            10331 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                            10332 ; 559  |
                            10333 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                            10334 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                            10335 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                            10336 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                            10337 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                            10338 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                            10339 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                            10340 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                            10341 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                            10342 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                            10343 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                            10344 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                            10345 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                            10346 ; 573  |
                            10347 ; 574  |
                            10348 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                            10349 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                            10350 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                            10351 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                            10352 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                            10353 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                            10354 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10355 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                            10356 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                            10357 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                            10358 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                            10359 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                            10360 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                            10361 ; 588  |
                            10362 ; 589  |typedef union               
                            10363 ; 590  |{
                            10364 ; 591  |    struct {
                            10365 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                            10366 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                            10367 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                            10368 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                            10369 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                            10370 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                            10371 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                            10372 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                            10373 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                            10374 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                            10375 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                            10376 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                            10377 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                            10378 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                            10379 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                            10380 ; 607  |    } B;
                            10381 ; 608  |    unsigned int I;
                            10382 ; 609  |} usb_pwr_charge_type;
                            10383 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                            10384 ; 611  |
                            10385 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                            10386 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                            10387 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                            10388 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                            10389 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                            10390 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                            10391 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                            10392 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                            10393 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                            10394 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                            10395 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                            10396 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                            10397 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                            10398 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                            10399 ; 626  |
                            10400 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                            10401 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                            10402 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                            10403 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                            10404 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                            10405 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                            10406 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10407 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                            10408 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                            10409 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                            10410 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                            10411 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                            10412 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                            10413 ; 640  |
                            10414 ; 641  |typedef union               
                            10415 ; 642  |{
                            10416 ; 643  |    struct {       
                            10417 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                            10418 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                            10419 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                            10420 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                            10421 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                            10422 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                            10423 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                            10424 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                            10425 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                            10426 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                            10427 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                            10428 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                            10429 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                            10430 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                            10431 ; 658  |    } B;
                            10432 ; 659  |    int I;
                            10433 ; 660  |} usb_dcdcpersist_type;
                            10434 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                            10435 ; 662  |
                            10436 ; 663  |
                            10437 ; 664  |
                            10438 ; 665  |#endif
                            10439 ; 666  |
                            10440 ; 667  |
                            10441 ; 668  |
                            10442 
                            10444 
                            10445 ; 21   |#include "regsemc.h"
                            10446 
                            10448 
                            10449 ; 1    |#if !(defined(__REGS_EMC_INC))
                            10450 ; 2    |#define __REGS_EMC_INC 1
                            10451 ; 3    |
                            10452 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            10453 ; 5    |//   Module base addresses
                            10454 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            10455 ; 7    |#define HW_EMC_BASEADDR 0xF000
                            10456 ; 8    |
                            10457 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                            10458 ; 10   |//  EMC Registers
                            10459 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                            10460 ; 12   |
                            10461 ; 13   |
                            10462 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                            10463 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                            10464 ; 16   |
                            10465 ; 17   |typedef union               /*Flash Control Register*/
                            10466 ; 18   |{
                            10467 ; 19   |    struct
                            10468 ; 20   |    {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10469 ; 21   |    int KICK        :1;
                            10470 ; 22   |    int RW          :1;
                            10471 ; 23   |    int TCIE        :1;
                            10472 ; 24   |    int IRQP        :1;
                            10473 ; 25   |    unsigned MMD    :2;
                            10474 ; 26   |    unsigned NB     :11;
                            10475 ; 27   |    unsigned RSVD   :4;
                            10476 ; 28   |    int SRST        :1;
                            10477 ; 29   |    } B;
                            10478 ; 30   |    int I;
                            10479 ; 31   |} flcr_type;
                            10480 ; 32   |
                            10481 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                            10482 ; 34   |#define HW_FLCR_RW_BITPOS 1
                            10483 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                            10484 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                            10485 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                            10486 ; 38   |#define HW_FLCR_NB_BITPOS 6
                            10487 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                            10488 ; 40   |
                            10489 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                            10490 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                            10491 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                            10492 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                            10493 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                            10494 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                            10495 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                            10496 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                            10497 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                            10498 ; 50   |
                            10499 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                            10500 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                            10501 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                            10502 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                            10503 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                            10504 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                            10505 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                            10506 ; 58   |
                            10507 ; 59   |
                            10508 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            10509 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                            10510 ; 62   |
                            10511 ; 63   |typedef union           /* Flash Start Address Low*/
                            10512 ; 64   |{
                            10513 ; 65   |    struct
                            10514 ; 66   |    {
                            10515 ; 67   |    unsigned XA     : 24;
                            10516 ; 68   |    } B;
                            10517 ; 69   |    int I;
                            10518 ; 70   |} flsalr_type;
                            10519 ; 71   |
                            10520 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                            10521 ; 73   |
                            10522 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                            10523 ; 75   |
                            10524 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                            10525 ; 77   |
                            10526 ; 78   |
                            10527 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                            10528 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                            10529 ; 81   |
                            10530 ; 82   |typedef union           /* Flash Start Address High*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10531 ; 83   |{
                            10532 ; 84   |    struct
                            10533 ; 85   |    {
                            10534 ; 86   |    unsigned XA     :8;
                            10535 ; 87   |    unsigned DA     :16;
                            10536 ; 88   |    } B;
                            10537 ; 89   |    int I;
                            10538 ; 90   |} flsahr_type;
                            10539 ; 91   |
                            10540 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                            10541 ; 93   |
                            10542 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                            10543 ; 95   |
                            10544 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                            10545 ; 97   |
                            10546 ; 98   |
                            10547 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                            10548 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                            10549 ; 101  |
                            10550 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                            10551 ; 103  |{
                            10552 ; 104  |    struct
                            10553 ; 105  |    {
                            10554 ; 106  |        int WP          :1;
                            10555 ; 107  |        int CDP         :1;
                            10556 ; 108  |        unsigned SM     :2;
                            10557 ; 109  |        int XATTR       :1;
                            10558 ; 110  |        int CRST        :1;
                            10559 ; 111  |        int XWT         :1;
                            10560 ; 112  |        int RI          :1;
                            10561 ; 113  |        int IFCE        :1;
                            10562 ; 114  |        int ISCE        :1;
                            10563 ; 115  |        int INCE        :1;
                            10564 ; 116  |        int IFCS        :1;
                            10565 ; 117  |        int ISCS        :1;
                            10566 ; 118  |        int INCS        :1;
                            10567 ; 119  |        unsigned CFAI   :2;
                            10568 ; 120  |        int XDDI        :1;
                            10569 ; 121  |        unsigned CS     :2;
                            10570 ; 122  |        int CRE         :1;
                            10571 ; 123  |        unsigned VS     :2;
                            10572 ; 124  |        int DASP        :1;
                            10573 ; 125  |        int MODE16      :1; 
                            10574 ; 126  |    } B;
                            10575 ; 127  |    int I;
                            10576 ; 128  |} flcfcr_type;
                            10577 ; 129  |
                            10578 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                            10579 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                            10580 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                            10581 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                            10582 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                            10583 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                            10584 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                            10585 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                            10586 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                            10587 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                            10588 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                            10589 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                            10590 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                            10591 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                            10592 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10593 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                            10594 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                            10595 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                            10596 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                            10597 ; 149  |
                            10598 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                            10599 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                            10600 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                            10601 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                            10602 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                            10603 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                            10604 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                            10605 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                            10606 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                            10607 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                            10608 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                            10609 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                            10610 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                            10611 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                            10612 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                            10613 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                            10614 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                            10615 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                            10616 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                            10617 ; 169  |
                            10618 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                            10619 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                            10620 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                            10621 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                            10622 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                            10623 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                            10624 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                            10625 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                            10626 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                            10627 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                            10628 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                            10629 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                            10630 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                            10631 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                            10632 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                            10633 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                            10634 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                            10635 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                            10636 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                            10637 ; 189  |
                            10638 ; 190  |
                            10639 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                            10640 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                            10641 ; 193  |
                            10642 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                            10643 ; 195  |{
                            10644 ; 196  |    struct
                            10645 ; 197  |    {
                            10646 ; 198  |        unsigned TRWSU  :5;
                            10647 ; 199  |        unsigned TRPW   :7;
                            10648 ; 200  |        unsigned TWPW   :7;
                            10649 ; 201  |        unsigned TRWH   :5;
                            10650 ; 202  |    } B;
                            10651 ; 203  |    int I;
                            10652 ; 204  |} flcftmr1r_type;
                            10653 ; 205  |
                            10654 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10655 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                            10656 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                            10657 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                            10658 ; 210  |
                            10659 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                            10660 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                            10661 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                            10662 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                            10663 ; 215  |
                            10664 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                            10665 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                            10666 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                            10667 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                            10668 ; 220  |
                            10669 ; 221  |
                            10670 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            10671 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                            10672 ; 224  |
                            10673 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                            10674 ; 226  |{
                            10675 ; 227  |    struct
                            10676 ; 228  |    {
                            10677 ; 229  |        unsigned TWW    :4;
                            10678 ; 230  |        unsigned TWTO   :10;
                            10679 ; 231  |        unsigned THW    :5; 
                            10680 ; 232  |        unsigned TRAQ   :5;
                            10681 ; 233  |    } B;
                            10682 ; 234  |    int I;
                            10683 ; 235  |} flcftmr2r_type;
                            10684 ; 236  |
                            10685 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                            10686 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                            10687 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                            10688 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                            10689 ; 241  |
                            10690 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                            10691 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                            10692 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                            10693 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                            10694 ; 246  |
                            10695 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                            10696 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                            10697 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                            10698 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                            10699 ; 251  |
                            10700 ; 252  |
                            10701 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            10702 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                            10703 ; 255  |
                            10704 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                            10705 ; 257  |{
                            10706 ; 258  |    struct
                            10707 ; 259  |    {
                            10708 ; 260  |        unsigned CS     :2;
                            10709 ; 261  |        int SE          :1;
                            10710 ; 262  |        int WP          :1;
                            10711 ; 263  |        int SIZE        :1;
                            10712 ; 264  |        int ICMD        :8;
                            10713 ; 265  |        int TOIE        :1;
                            10714 ; 266  |        int BPIE        :1;
                            10715 ; 267  |        int TOIRQ       :1;
                            10716 ; 268  |        int BPIRQ       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10717 ; 269  |    } B;
                            10718 ; 270  |    int I;
                            10719 ; 271  |} flsmcr_type;
                            10720 ; 272  |
                            10721 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                            10722 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                            10723 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                            10724 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                            10725 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                            10726 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                            10727 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                            10728 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                            10729 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                            10730 ; 282  |
                            10731 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                            10732 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                            10733 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                            10734 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                            10735 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                            10736 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                            10737 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                            10738 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                            10739 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                            10740 ; 292  |
                            10741 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                            10742 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                            10743 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                            10744 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                            10745 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                            10746 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                            10747 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                            10748 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                            10749 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                            10750 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                            10751 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                            10752 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                            10753 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                            10754 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                            10755 ; 307  |
                            10756 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                            10757 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                            10758 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                            10759 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                            10760 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                            10761 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                            10762 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                            10763 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                            10764 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                            10765 ; 317  |
                            10766 ; 318  |
                            10767 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                            10768 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                            10769 ; 321  |
                            10770 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                            10771 ; 323  |{
                            10772 ; 324  |    struct
                            10773 ; 325  |    {
                            10774 ; 326  |        unsigned TRWSU  :5;
                            10775 ; 327  |        unsigned TRPW   :6;
                            10776 ; 328  |        unsigned TWPW   :6;
                            10777 ; 329  |        unsigned TRWH   :5;
                            10778 ; 330  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10779 ; 331  |    int I;
                            10780 ; 332  |} flsmtmr1r_type;
                            10781 ; 333  |
                            10782 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                            10783 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                            10784 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                            10785 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                            10786 ; 338  |
                            10787 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                            10788 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                            10789 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                            10790 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                            10791 ; 343  |
                            10792 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                            10793 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                            10794 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                            10795 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                            10796 ; 348  |
                            10797 ; 349  |
                            10798 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                            10799 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                            10800 ; 352  |
                            10801 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                            10802 ; 354  |{
                            10803 ; 355  |    struct
                            10804 ; 356  |    {
                            10805 ; 357  |        unsigned TWT    :6;
                            10806 ; 358  |        unsigned TWTO   :18;
                            10807 ; 359  |    } B;
                            10808 ; 360  |    int I;
                            10809 ; 361  |} flsmtmr2r_type;
                            10810 ; 362  |
                            10811 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                            10812 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                            10813 ; 365  |
                            10814 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                            10815 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                            10816 ; 368  |
                            10817 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                            10818 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                            10819 ; 371  |
                            10820 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                            10821 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                            10822 ; 374  |typedef union 
                            10823 ; 375  |{
                            10824 ; 376  |  struct
                            10825 ; 377  |  {
                            10826 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                            10827 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                            10828 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                            10829 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                            10830 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                            10831 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                            10832 ; 384  |    int PAD0          :17;    
                            10833 ; 385  |  } B;
                            10834 ; 386  |  int I;
                            10835 ; 387  |} flcr2_type;
                            10836 ; 388  |
                            10837 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                            10838 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10839 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                            10840 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                            10841 ; 393  |
                            10842 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                            10843 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                            10844 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                            10845 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                            10846 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                            10847 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                            10848 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                            10849 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                            10850 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                            10851 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                            10852 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                            10853 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                            10854 ; 406  |
                            10855 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            10856 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            10857 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            10858 ; 410  |
                            10859 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                            10860 ; 412  |
                            10861 ; 413  |#endif
                            10862 ; 414  |
                            10863 
                            10865 
                            10866 ; 22   |#include "regsgpio.h"
                            10867 
                            10869 
                            10870 ; 1    |#if !(defined(__REGS_GPIO_INC))
                            10871 ; 2    |#define __REGS_GPIO_INC 1
                            10872 ; 3    |
                            10873 ; 4    |#include "types.h"
                            10874 
                            10876 
                            10877 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10878 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10879 ; 3    |//
                            10880 ; 4    |// Filename: types.h
                            10881 ; 5    |// Description: Standard data types
                            10882 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10883 ; 7    |
                            10884 ; 8    |#ifndef _TYPES_H
                            10885 ; 9    |#define _TYPES_H
                            10886 ; 10   |
                            10887 ; 11   |// TODO:  move this outta here!
                            10888 ; 12   |#if !defined(NOERROR)
                            10889 ; 13   |#define NOERROR 0
                            10890 ; 14   |#define SUCCESS 0
                            10891 ; 15   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10892 ; 16   |#if !defined(SUCCESS)
                            10893 ; 17   |#define SUCCESS  0
                            10894 ; 18   |#endif
                            10895 ; 19   |#if !defined(ERROR)
                            10896 ; 20   |#define ERROR   -1
                            10897 ; 21   |#endif
                            10898 ; 22   |#if !defined(FALSE)
                            10899 ; 23   |#define FALSE 0
                            10900 ; 24   |#endif
                            10901 ; 25   |#if !defined(TRUE)
                            10902 ; 26   |#define TRUE  1
                            10903 ; 27   |#endif
                            10904 ; 28   |
                            10905 ; 29   |#if !defined(NULL)
                            10906 ; 30   |#define NULL 0
                            10907 ; 31   |#endif
                            10908 ; 32   |
                            10909 ; 33   |#define MAX_INT     0x7FFFFF
                            10910 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10911 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10912 ; 36   |#define MAX_ULONG   (-1) 
                            10913 ; 37   |
                            10914 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10915 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10916 ; 40   |
                            10917 ; 41   |
                            10918 ; 42   |#define BYTE    unsigned char       // btVarName
                            10919 ; 43   |#define CHAR    signed char         // cVarName
                            10920 ; 44   |#define USHORT  unsigned short      // usVarName
                            10921 ; 45   |#define SHORT   unsigned short      // sVarName
                            10922 ; 46   |#define WORD    unsigned int        // wVarName
                            10923 ; 47   |#define INT     signed int          // iVarName
                            10924 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10925 ; 49   |#define LONG    signed long         // lVarName
                            10926 ; 50   |#define BOOL    unsigned int        // bVarName
                            10927 ; 51   |#define FRACT   _fract              // frVarName
                            10928 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10929 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10930 ; 54   |#define FLOAT   float               // fVarName
                            10931 ; 55   |#define DBL     double              // dVarName
                            10932 ; 56   |#define ENUM    enum                // eVarName
                            10933 ; 57   |#define CMX     _complex            // cmxVarName
                            10934 ; 58   |typedef WORD UCS3;                   // 
                            10935 ; 59   |
                            10936 ; 60   |#define UINT16  unsigned short
                            10937 ; 61   |#define UINT8   unsigned char   
                            10938 ; 62   |#define UINT32  unsigned long
                            10939 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10940 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10941 ; 65   |#define WCHAR   UINT16
                            10942 ; 66   |
                            10943 ; 67   |//UINT128 is 16 bytes or 6 words
                            10944 ; 68   |typedef struct UINT128_3500 {   
                            10945 ; 69   |    int val[6];     
                            10946 ; 70   |} UINT128_3500;
                            10947 ; 71   |
                            10948 ; 72   |#define UINT128   UINT128_3500
                            10949 ; 73   |
                            10950 ; 74   |// Little endian word packed byte strings:   
                            10951 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10952 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10953 ; 77   |// Little endian word packed byte strings:   
                            10954 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10955 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10956 ; 80   |
                            10957 ; 81   |// Declare Memory Spaces To Use When Coding
                            10958 ; 82   |// A. Sector Buffers
                            10959 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10960 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10961 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10962 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10963 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10964 ; 88   |// B. Media DDI Memory
                            10965 ; 89   |#define MEDIA_DDI_MEM _Y
                            10966 ; 90   |
                            10967 ; 91   |
                            10968 ; 92   |
                            10969 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10970 ; 94   |// Examples of circular pointers:
                            10971 ; 95   |//    INT CIRC cpiVarName
                            10972 ; 96   |//    DWORD CIRC cpdwVarName
                            10973 ; 97   |
                            10974 ; 98   |#define RETCODE INT                 // rcVarName
                            10975 ; 99   |
                            10976 ; 100  |// generic bitfield structure
                            10977 ; 101  |struct Bitfield {
                            10978 ; 102  |    unsigned int B0  :1;
                            10979 ; 103  |    unsigned int B1  :1;
                            10980 ; 104  |    unsigned int B2  :1;
                            10981 ; 105  |    unsigned int B3  :1;
                            10982 ; 106  |    unsigned int B4  :1;
                            10983 ; 107  |    unsigned int B5  :1;
                            10984 ; 108  |    unsigned int B6  :1;
                            10985 ; 109  |    unsigned int B7  :1;
                            10986 ; 110  |    unsigned int B8  :1;
                            10987 ; 111  |    unsigned int B9  :1;
                            10988 ; 112  |    unsigned int B10 :1;
                            10989 ; 113  |    unsigned int B11 :1;
                            10990 ; 114  |    unsigned int B12 :1;
                            10991 ; 115  |    unsigned int B13 :1;
                            10992 ; 116  |    unsigned int B14 :1;
                            10993 ; 117  |    unsigned int B15 :1;
                            10994 ; 118  |    unsigned int B16 :1;
                            10995 ; 119  |    unsigned int B17 :1;
                            10996 ; 120  |    unsigned int B18 :1;
                            10997 ; 121  |    unsigned int B19 :1;
                            10998 ; 122  |    unsigned int B20 :1;
                            10999 ; 123  |    unsigned int B21 :1;
                            11000 ; 124  |    unsigned int B22 :1;
                            11001 ; 125  |    unsigned int B23 :1;
                            11002 ; 126  |};
                            11003 ; 127  |
                            11004 ; 128  |union BitInt {
                            11005 ; 129  |        struct Bitfield B;
                            11006 ; 130  |        int        I;
                            11007 ; 131  |};
                            11008 ; 132  |
                            11009 ; 133  |#define MAX_MSG_LENGTH 10
                            11010 ; 134  |struct CMessage
                            11011 ; 135  |{
                            11012 ; 136  |        unsigned int m_uLength;
                            11013 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11014 ; 138  |};
                            11015 ; 139  |
                            11016 ; 140  |typedef struct {
                            11017 ; 141  |    WORD m_wLength;
                            11018 ; 142  |    WORD m_wMessage;
                            11019 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11020 ; 144  |} Message;
                            11021 ; 145  |
                            11022 ; 146  |struct MessageQueueDescriptor
                            11023 ; 147  |{
                            11024 ; 148  |        int *m_pBase;
                            11025 ; 149  |        int m_iModulo;
                            11026 ; 150  |        int m_iSize;
                            11027 ; 151  |        int *m_pHead;
                            11028 ; 152  |        int *m_pTail;
                            11029 ; 153  |};
                            11030 ; 154  |
                            11031 ; 155  |struct ModuleEntry
                            11032 ; 156  |{
                            11033 ; 157  |    int m_iSignaledEventMask;
                            11034 ; 158  |    int m_iWaitEventMask;
                            11035 ; 159  |    int m_iResourceOfCode;
                            11036 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11037 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11038 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11039 ; 163  |    int m_uTimeOutHigh;
                            11040 ; 164  |    int m_uTimeOutLow;
                            11041 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11042 ; 166  |};
                            11043 ; 167  |
                            11044 ; 168  |union WaitMask{
                            11045 ; 169  |    struct B{
                            11046 ; 170  |        unsigned int m_bNone     :1;
                            11047 ; 171  |        unsigned int m_bMessage  :1;
                            11048 ; 172  |        unsigned int m_bTimer    :1;
                            11049 ; 173  |        unsigned int m_bButton   :1;
                            11050 ; 174  |    } B;
                            11051 ; 175  |    int I;
                            11052 ; 176  |} ;
                            11053 ; 177  |
                            11054 ; 178  |
                            11055 ; 179  |struct Button {
                            11056 ; 180  |        WORD wButtonEvent;
                            11057 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11058 ; 182  |};
                            11059 ; 183  |
                            11060 ; 184  |struct Message {
                            11061 ; 185  |        WORD wMsgLength;
                            11062 ; 186  |        WORD wMsgCommand;
                            11063 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11064 ; 188  |};
                            11065 ; 189  |
                            11066 ; 190  |union EventTypes {
                            11067 ; 191  |        struct CMessage msg;
                            11068 ; 192  |        struct Button Button ;
                            11069 ; 193  |        struct Message Message;
                            11070 ; 194  |};
                            11071 ; 195  |
                            11072 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11073 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11074 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11075 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11076 ; 200  |
                            11077 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11078 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11079 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11080 ; 204  |
                            11081 ; 205  |#if DEBUG
                            11082 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11083 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11084 ; 208  |#else 
                            11085 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11086 ; 210  |#define DebugBuildAssert(x)    
                            11087 ; 211  |#endif
                            11088 ; 212  |
                            11089 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11090 ; 214  |//  #pragma asm
                            11091 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11092 ; 216  |//  #pragma endasm
                            11093 ; 217  |
                            11094 ; 218  |
                            11095 ; 219  |#ifdef COLOR_262K
                            11096 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11097 ; 221  |#elif defined(COLOR_65K)
                            11098 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11099 ; 223  |#else
                            11100 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11101 ; 225  |#endif
                            11102 ; 226  |    
                            11103 ; 227  |#endif // #ifndef _TYPES_H
                            11104 
                            11106 
                            11107 ; 5    |
                            11108 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            11109 ; 7    |//  Interrupt Collector Registers
                            11110 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                            11111 ; 9    |
                            11112 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                            11113 ; 11   |
                            11114 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                            11115 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                            11116 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                            11117 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                            11118 ; 16   |
                            11119 ; 17   |#define HW_GPB0_BLOCKNUM 0
                            11120 ; 18   |#define HW_GPB1_BLOCKNUM 1
                            11121 ; 19   |#define HW_GPB2_BLOCKNUM 2
                            11122 ; 20   |#define HW_GPB3_BLOCKNUM 3
                            11123 ; 21   |
                            11124 ; 22   |#define HW_GPB_GPENR 0
                            11125 ; 23   |#define HW_GPB_GPDOR 1
                            11126 ; 24   |#define HW_GPB_GPDIR 2
                            11127 ; 25   |#define HW_GPB_GPDOER 3
                            11128 ; 26   |#define HW_GPB_GPIPENR 4
                            11129 ; 27   |#define HW_GPB_GPIENR 5
                            11130 ; 28   |#define HW_GPB_GPILVLR 6
                            11131 ; 29   |#define HW_GPB_GPIPOLR 7
                            11132 ; 30   |#define HW_GPB_GPISTATR 8
                            11133 ; 31   |#define HW_GPB_GPPWR 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11134 ; 32   |#define HW_GPB_GP8MA 10
                            11135 ; 33   |
                            11136 ; 34   |
                            11137 ; 35   |
                            11138 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            11139 ; 37   |//  GPIO Register Bit Positions
                            11140 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                            11141 ; 39   |{
                            11142 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                            11143 ; 41   |    unsigned int I;
                            11144 ; 42   |    unsigned int U;
                            11145 ; 43   |} gpr_type;
                            11146 ; 44   |
                            11147 ; 45   |#define HW_GP_B0_BITPOS 0
                            11148 ; 46   |#define HW_GP_B1_BITPOS 1
                            11149 ; 47   |#define HW_GP_B2_BITPOS 2
                            11150 ; 48   |#define HW_GP_B3_BITPOS 3
                            11151 ; 49   |#define HW_GP_B4_BITPOS 4
                            11152 ; 50   |#define HW_GP_B5_BITPOS 5
                            11153 ; 51   |#define HW_GP_B6_BITPOS 6
                            11154 ; 52   |#define HW_GP_B7_BITPOS 7
                            11155 ; 53   |#define HW_GP_B8_BITPOS 8
                            11156 ; 54   |#define HW_GP_B9_BITPOS 9
                            11157 ; 55   |#define HW_GP_B10_BITPOS 10
                            11158 ; 56   |#define HW_GP_B11_BITPOS 11
                            11159 ; 57   |#define HW_GP_B12_BITPOS 12
                            11160 ; 58   |#define HW_GP_B13_BITPOS 13
                            11161 ; 59   |#define HW_GP_B14_BITPOS 14
                            11162 ; 60   |#define HW_GP_B15_BITPOS 15
                            11163 ; 61   |#define HW_GP_B16_BITPOS 16
                            11164 ; 62   |#define HW_GP_B17_BITPOS 17
                            11165 ; 63   |#define HW_GP_B18_BITPOS 18
                            11166 ; 64   |#define HW_GP_B19_BITPOS 19
                            11167 ; 65   |#define HW_GP_B20_BITPOS 20
                            11168 ; 66   |#define HW_GP_B21_BITPOS 21
                            11169 ; 67   |#define HW_GP_B22_BITPOS 22
                            11170 ; 68   |#define HW_GP_B23_BITPOS 23
                            11171 ; 69   |
                            11172 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                            11173 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                            11174 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                            11175 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                            11176 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                            11177 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                            11178 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                            11179 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                            11180 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                            11181 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                            11182 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                            11183 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                            11184 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                            11185 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                            11186 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                            11187 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                            11188 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                            11189 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                            11190 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                            11191 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                            11192 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                            11193 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                            11194 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                            11195 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11196 ; 94   |
                            11197 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                            11198 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                            11199 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                            11200 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                            11201 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                            11202 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                            11203 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                            11204 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                            11205 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                            11206 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                            11207 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                            11208 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                            11209 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                            11210 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                            11211 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                            11212 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                            11213 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                            11214 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                            11215 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                            11216 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                            11217 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                            11218 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                            11219 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                            11220 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                            11221 ; 119  |
                            11222 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                            11223 ; 121  |//  GPIO 8mA Register Bit Positions
                            11224 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                            11225 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                            11226 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                            11227 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                            11228 ; 126  |
                            11229 ; 127  |
                            11230 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                            11231 ; 129  |//  Logical GPIO numbers
                            11232 ; 130  |#define HW_GPIO_000 0
                            11233 ; 131  |#define HW_GPIO_001 1
                            11234 ; 132  |#define HW_GPIO_002 2
                            11235 ; 133  |#define HW_GPIO_003 3
                            11236 ; 134  |#define HW_GPIO_004 4
                            11237 ; 135  |#define HW_GPIO_005 5
                            11238 ; 136  |#define HW_GPIO_006 6
                            11239 ; 137  |#define HW_GPIO_007 7
                            11240 ; 138  |#define HW_GPIO_008 8
                            11241 ; 139  |#define HW_GPIO_009 9
                            11242 ; 140  |#define HW_GPIO_010 10
                            11243 ; 141  |#define HW_GPIO_011 11
                            11244 ; 142  |#define HW_GPIO_012 12
                            11245 ; 143  |#define HW_GPIO_013 13
                            11246 ; 144  |#define HW_GPIO_014 14
                            11247 ; 145  |#define HW_GPIO_015 15
                            11248 ; 146  |#define HW_GPIO_016 16
                            11249 ; 147  |#define HW_GPIO_017 17
                            11250 ; 148  |#define HW_GPIO_018 18
                            11251 ; 149  |#define HW_GPIO_019 19
                            11252 ; 150  |#define HW_GPIO_020 20
                            11253 ; 151  |#define HW_GPIO_021 21
                            11254 ; 152  |#define HW_GPIO_022 22
                            11255 ; 153  |#define HW_GPIO_023 23
                            11256 ; 154  |#define HW_GPIO_024 24
                            11257 ; 155  |#define HW_GPIO_025 25
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11258 ; 156  |#define HW_GPIO_026 26
                            11259 ; 157  |#define HW_GPIO_027 27
                            11260 ; 158  |#define HW_GPIO_028 28
                            11261 ; 159  |#define HW_GPIO_029 29
                            11262 ; 160  |#define HW_GPIO_030 30
                            11263 ; 161  |#define HW_GPIO_031 31
                            11264 ; 162  |#define HW_GPIO_032 32
                            11265 ; 163  |#define HW_GPIO_033 33
                            11266 ; 164  |#define HW_GPIO_034 34
                            11267 ; 165  |#define HW_GPIO_035 35
                            11268 ; 166  |#define HW_GPIO_036 36
                            11269 ; 167  |#define HW_GPIO_037 37
                            11270 ; 168  |#define HW_GPIO_038 38
                            11271 ; 169  |#define HW_GPIO_039 39
                            11272 ; 170  |#define HW_GPIO_040 40
                            11273 ; 171  |#define HW_GPIO_041 41
                            11274 ; 172  |#define HW_GPIO_042 42
                            11275 ; 173  |#define HW_GPIO_043 43
                            11276 ; 174  |#define HW_GPIO_044 44
                            11277 ; 175  |#define HW_GPIO_045 45
                            11278 ; 176  |#define HW_GPIO_046 46
                            11279 ; 177  |#define HW_GPIO_047 47
                            11280 ; 178  |#define HW_GPIO_048 48
                            11281 ; 179  |#define HW_GPIO_049 49
                            11282 ; 180  |#define HW_GPIO_050 50
                            11283 ; 181  |#define HW_GPIO_051 51
                            11284 ; 182  |#define HW_GPIO_052 52
                            11285 ; 183  |#define HW_GPIO_053 53
                            11286 ; 184  |#define HW_GPIO_054 54
                            11287 ; 185  |#define HW_GPIO_055 55
                            11288 ; 186  |#define HW_GPIO_056 56
                            11289 ; 187  |#define HW_GPIO_057 57
                            11290 ; 188  |#define HW_GPIO_058 58
                            11291 ; 189  |#define HW_GPIO_059 59
                            11292 ; 190  |#define HW_GPIO_060 60
                            11293 ; 191  |#define HW_GPIO_061 61
                            11294 ; 192  |#define HW_GPIO_062 62
                            11295 ; 193  |#define HW_GPIO_063 63
                            11296 ; 194  |#define HW_GPIO_064 64
                            11297 ; 195  |#define HW_GPIO_065 65
                            11298 ; 196  |#define HW_GPIO_066 66
                            11299 ; 197  |#define HW_GPIO_067 67
                            11300 ; 198  |#define HW_GPIO_068 68
                            11301 ; 199  |#define HW_GPIO_069 69
                            11302 ; 200  |#define HW_GPIO_070 70
                            11303 ; 201  |#define HW_GPIO_071 71
                            11304 ; 202  |#define HW_GPIO_072 72
                            11305 ; 203  |#define HW_GPIO_073 73
                            11306 ; 204  |#define HW_GPIO_074 74
                            11307 ; 205  |#define HW_GPIO_075 75
                            11308 ; 206  |#define HW_GPIO_076 76
                            11309 ; 207  |#define HW_GPIO_077 77
                            11310 ; 208  |#define HW_GPIO_078 78
                            11311 ; 209  |#define HW_GPIO_079 79
                            11312 ; 210  |#define HW_GPIO_080 80
                            11313 ; 211  |#define HW_GPIO_081 81
                            11314 ; 212  |#define HW_GPIO_082 82
                            11315 ; 213  |#define HW_GPIO_083 83
                            11316 ; 214  |#define HW_GPIO_084 84
                            11317 ; 215  |#define HW_GPIO_085 85
                            11318 ; 216  |#define HW_GPIO_086 86
                            11319 ; 217  |#define HW_GPIO_087 87
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11320 ; 218  |#define HW_GPIO_088 88
                            11321 ; 219  |#define HW_GPIO_089 89
                            11322 ; 220  |#define HW_GPIO_090 90
                            11323 ; 221  |#define HW_GPIO_091 91
                            11324 ; 222  |#define HW_GPIO_092 92
                            11325 ; 223  |#define HW_GPIO_093 93
                            11326 ; 224  |#define HW_GPIO_094 94
                            11327 ; 225  |#define HW_GPIO_095 95
                            11328 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                            11329 ; 227  |
                            11330 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                            11331 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                            11332 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                            11333 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                            11334 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                            11335 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                            11336 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                            11337 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                            11338 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                            11339 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11340 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                            11341 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                            11342 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                            11343 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                            11344 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                            11345 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                            11346 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                            11347 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                            11348 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                            11349 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                            11350 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11351 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                            11352 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            11353 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            11354 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            11355 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            11356 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11357 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            11358 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            11359 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            11360 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            11361 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11362 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                            11363 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                            11364 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                            11365 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                            11366 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                            11367 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                            11368 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                            11369 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                            11370 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                            11371 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                            11372 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                            11373 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                            11374 ; 272  |
                            11375 ; 273  |#endif
                            11376 ; 274  |
                            11377 
                            11379 
                            11380 ; 23   |#include "regsi2c.h"
                            11381 
                            11383 
                            11384 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11385 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11386 ; 3    |// Filename: regsI2C.inc
                            11387 ; 4    |// Description: Register definitions for GPFLASH interface
                            11388 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11389 ; 6    |// The following naming conventions are followed in this file.
                            11390 ; 7    |// All registers are named using the format...
                            11391 ; 8    |//     HW_<module>_<regname>
                            11392 ; 9    |// where <module> is the module name which can be any of the following...
                            11393 ; 10   |//     USB20
                            11394 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11395 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11396 ; 13   |// that module)
                            11397 ; 14   |// <regname> is the specific register within that module
                            11398 ; 15   |// We also define the following...
                            11399 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11400 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11401 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11402 ; 19   |// which does something else, and
                            11403 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11404 ; 21   |// which does something else.
                            11405 ; 22   |// Other rules
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11406 ; 23   |//     All caps
                            11407 ; 24   |//     Numeric identifiers start at 0
                            11408 ; 25   |#if !(defined(regsi2cinc))
                            11409 ; 26   |#define regsi2cinc 1
                            11410 ; 27   |
                            11411 ; 28   |#include "types.h"
                            11412 
                            11414 
                            11415 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11416 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11417 ; 3    |//
                            11418 ; 4    |// Filename: types.h
                            11419 ; 5    |// Description: Standard data types
                            11420 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11421 ; 7    |
                            11422 ; 8    |#ifndef _TYPES_H
                            11423 ; 9    |#define _TYPES_H
                            11424 ; 10   |
                            11425 ; 11   |// TODO:  move this outta here!
                            11426 ; 12   |#if !defined(NOERROR)
                            11427 ; 13   |#define NOERROR 0
                            11428 ; 14   |#define SUCCESS 0
                            11429 ; 15   |#endif 
                            11430 ; 16   |#if !defined(SUCCESS)
                            11431 ; 17   |#define SUCCESS  0
                            11432 ; 18   |#endif
                            11433 ; 19   |#if !defined(ERROR)
                            11434 ; 20   |#define ERROR   -1
                            11435 ; 21   |#endif
                            11436 ; 22   |#if !defined(FALSE)
                            11437 ; 23   |#define FALSE 0
                            11438 ; 24   |#endif
                            11439 ; 25   |#if !defined(TRUE)
                            11440 ; 26   |#define TRUE  1
                            11441 ; 27   |#endif
                            11442 ; 28   |
                            11443 ; 29   |#if !defined(NULL)
                            11444 ; 30   |#define NULL 0
                            11445 ; 31   |#endif
                            11446 ; 32   |
                            11447 ; 33   |#define MAX_INT     0x7FFFFF
                            11448 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11449 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11450 ; 36   |#define MAX_ULONG   (-1) 
                            11451 ; 37   |
                            11452 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11453 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11454 ; 40   |
                            11455 ; 41   |
                            11456 ; 42   |#define BYTE    unsigned char       // btVarName
                            11457 ; 43   |#define CHAR    signed char         // cVarName
                            11458 ; 44   |#define USHORT  unsigned short      // usVarName
                            11459 ; 45   |#define SHORT   unsigned short      // sVarName
                            11460 ; 46   |#define WORD    unsigned int        // wVarName
                            11461 ; 47   |#define INT     signed int          // iVarName
                            11462 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11463 ; 49   |#define LONG    signed long         // lVarName
                            11464 ; 50   |#define BOOL    unsigned int        // bVarName
                            11465 ; 51   |#define FRACT   _fract              // frVarName
                            11466 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11467 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11468 ; 54   |#define FLOAT   float               // fVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11469 ; 55   |#define DBL     double              // dVarName
                            11470 ; 56   |#define ENUM    enum                // eVarName
                            11471 ; 57   |#define CMX     _complex            // cmxVarName
                            11472 ; 58   |typedef WORD UCS3;                   // 
                            11473 ; 59   |
                            11474 ; 60   |#define UINT16  unsigned short
                            11475 ; 61   |#define UINT8   unsigned char   
                            11476 ; 62   |#define UINT32  unsigned long
                            11477 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11478 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11479 ; 65   |#define WCHAR   UINT16
                            11480 ; 66   |
                            11481 ; 67   |//UINT128 is 16 bytes or 6 words
                            11482 ; 68   |typedef struct UINT128_3500 {   
                            11483 ; 69   |    int val[6];     
                            11484 ; 70   |} UINT128_3500;
                            11485 ; 71   |
                            11486 ; 72   |#define UINT128   UINT128_3500
                            11487 ; 73   |
                            11488 ; 74   |// Little endian word packed byte strings:   
                            11489 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11490 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11491 ; 77   |// Little endian word packed byte strings:   
                            11492 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11493 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11494 ; 80   |
                            11495 ; 81   |// Declare Memory Spaces To Use When Coding
                            11496 ; 82   |// A. Sector Buffers
                            11497 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11498 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11499 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11500 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11501 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11502 ; 88   |// B. Media DDI Memory
                            11503 ; 89   |#define MEDIA_DDI_MEM _Y
                            11504 ; 90   |
                            11505 ; 91   |
                            11506 ; 92   |
                            11507 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11508 ; 94   |// Examples of circular pointers:
                            11509 ; 95   |//    INT CIRC cpiVarName
                            11510 ; 96   |//    DWORD CIRC cpdwVarName
                            11511 ; 97   |
                            11512 ; 98   |#define RETCODE INT                 // rcVarName
                            11513 ; 99   |
                            11514 ; 100  |// generic bitfield structure
                            11515 ; 101  |struct Bitfield {
                            11516 ; 102  |    unsigned int B0  :1;
                            11517 ; 103  |    unsigned int B1  :1;
                            11518 ; 104  |    unsigned int B2  :1;
                            11519 ; 105  |    unsigned int B3  :1;
                            11520 ; 106  |    unsigned int B4  :1;
                            11521 ; 107  |    unsigned int B5  :1;
                            11522 ; 108  |    unsigned int B6  :1;
                            11523 ; 109  |    unsigned int B7  :1;
                            11524 ; 110  |    unsigned int B8  :1;
                            11525 ; 111  |    unsigned int B9  :1;
                            11526 ; 112  |    unsigned int B10 :1;
                            11527 ; 113  |    unsigned int B11 :1;
                            11528 ; 114  |    unsigned int B12 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11529 ; 115  |    unsigned int B13 :1;
                            11530 ; 116  |    unsigned int B14 :1;
                            11531 ; 117  |    unsigned int B15 :1;
                            11532 ; 118  |    unsigned int B16 :1;
                            11533 ; 119  |    unsigned int B17 :1;
                            11534 ; 120  |    unsigned int B18 :1;
                            11535 ; 121  |    unsigned int B19 :1;
                            11536 ; 122  |    unsigned int B20 :1;
                            11537 ; 123  |    unsigned int B21 :1;
                            11538 ; 124  |    unsigned int B22 :1;
                            11539 ; 125  |    unsigned int B23 :1;
                            11540 ; 126  |};
                            11541 ; 127  |
                            11542 ; 128  |union BitInt {
                            11543 ; 129  |        struct Bitfield B;
                            11544 ; 130  |        int        I;
                            11545 ; 131  |};
                            11546 ; 132  |
                            11547 ; 133  |#define MAX_MSG_LENGTH 10
                            11548 ; 134  |struct CMessage
                            11549 ; 135  |{
                            11550 ; 136  |        unsigned int m_uLength;
                            11551 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11552 ; 138  |};
                            11553 ; 139  |
                            11554 ; 140  |typedef struct {
                            11555 ; 141  |    WORD m_wLength;
                            11556 ; 142  |    WORD m_wMessage;
                            11557 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11558 ; 144  |} Message;
                            11559 ; 145  |
                            11560 ; 146  |struct MessageQueueDescriptor
                            11561 ; 147  |{
                            11562 ; 148  |        int *m_pBase;
                            11563 ; 149  |        int m_iModulo;
                            11564 ; 150  |        int m_iSize;
                            11565 ; 151  |        int *m_pHead;
                            11566 ; 152  |        int *m_pTail;
                            11567 ; 153  |};
                            11568 ; 154  |
                            11569 ; 155  |struct ModuleEntry
                            11570 ; 156  |{
                            11571 ; 157  |    int m_iSignaledEventMask;
                            11572 ; 158  |    int m_iWaitEventMask;
                            11573 ; 159  |    int m_iResourceOfCode;
                            11574 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11575 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11576 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11577 ; 163  |    int m_uTimeOutHigh;
                            11578 ; 164  |    int m_uTimeOutLow;
                            11579 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11580 ; 166  |};
                            11581 ; 167  |
                            11582 ; 168  |union WaitMask{
                            11583 ; 169  |    struct B{
                            11584 ; 170  |        unsigned int m_bNone     :1;
                            11585 ; 171  |        unsigned int m_bMessage  :1;
                            11586 ; 172  |        unsigned int m_bTimer    :1;
                            11587 ; 173  |        unsigned int m_bButton   :1;
                            11588 ; 174  |    } B;
                            11589 ; 175  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11590 ; 176  |} ;
                            11591 ; 177  |
                            11592 ; 178  |
                            11593 ; 179  |struct Button {
                            11594 ; 180  |        WORD wButtonEvent;
                            11595 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11596 ; 182  |};
                            11597 ; 183  |
                            11598 ; 184  |struct Message {
                            11599 ; 185  |        WORD wMsgLength;
                            11600 ; 186  |        WORD wMsgCommand;
                            11601 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11602 ; 188  |};
                            11603 ; 189  |
                            11604 ; 190  |union EventTypes {
                            11605 ; 191  |        struct CMessage msg;
                            11606 ; 192  |        struct Button Button ;
                            11607 ; 193  |        struct Message Message;
                            11608 ; 194  |};
                            11609 ; 195  |
                            11610 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11611 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11612 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11613 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11614 ; 200  |
                            11615 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11616 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11617 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11618 ; 204  |
                            11619 ; 205  |#if DEBUG
                            11620 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11621 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11622 ; 208  |#else 
                            11623 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11624 ; 210  |#define DebugBuildAssert(x)    
                            11625 ; 211  |#endif
                            11626 ; 212  |
                            11627 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11628 ; 214  |//  #pragma asm
                            11629 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11630 ; 216  |//  #pragma endasm
                            11631 ; 217  |
                            11632 ; 218  |
                            11633 ; 219  |#ifdef COLOR_262K
                            11634 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11635 ; 221  |#elif defined(COLOR_65K)
                            11636 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11637 ; 223  |#else
                            11638 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11639 ; 225  |#endif
                            11640 ; 226  |    
                            11641 ; 227  |#endif // #ifndef _TYPES_H
                            11642 
                            11644 
                            11645 ; 29   |
                            11646 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                            11647 ; 31   |////   I2C STMP Registers
                            11648 ; 32   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11649 ; 33   |
                            11650 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                            11651 ; 35   |
                            11652 ; 36   |
                            11653 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                            11654 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                            11655 ; 39   |
                            11656 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                            11657 ; 41   |
                            11658 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                            11659 ; 43   |
                            11660 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                            11661 ; 45   |
                            11662 ; 46   |typedef union               /* I2C Clock Divider Register */
                            11663 ; 47   |{
                            11664 ; 48   |    struct {
                            11665 ; 49   |        int                :1; 
                            11666 ; 50   |        unsigned FACT      :8;
                            11667 ; 51   |    } B;
                            11668 ; 52   |    int I;
                            11669 ; 53   |    unsigned U;
                            11670 ; 54   |} i2cdivr_type;
                            11671 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                            11672 ; 56   |
                            11673 ; 57   |
                            11674 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                            11675 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                            11676 ; 60   |
                            11677 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                            11678 ; 62   |
                            11679 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                            11680 ; 64   |
                            11681 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                            11682 ; 66   |
                            11683 ; 67   |typedef union               /* I2C Data Register */
                            11684 ; 68   |{
                            11685 ; 69   |    struct {
                            11686 ; 70   |         unsigned DATA :24; 
                            11687 ; 71   |    } B;
                            11688 ; 72   |    int I;
                            11689 ; 73   |    unsigned U;
                            11690 ; 74   |} i2cdatr_type;
                            11691 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                            11692 ; 76   |
                            11693 ; 77   |
                            11694 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                            11695 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                            11696 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                            11697 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                            11698 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                            11699 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                            11700 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                            11701 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                            11702 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                            11703 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                            11704 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                            11705 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                            11706 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                            11707 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                            11708 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11709 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                            11710 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                            11711 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                            11712 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                            11713 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                            11714 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                            11715 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                            11716 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                            11717 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                            11718 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                            11719 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                            11720 ; 104  |
                            11721 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                            11722 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                            11723 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                            11724 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                            11725 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                            11726 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                            11727 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                            11728 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                            11729 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                            11730 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                            11731 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                            11732 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                            11733 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                            11734 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                            11735 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                            11736 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                            11737 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                            11738 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                            11739 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                            11740 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                            11741 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                            11742 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                            11743 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                            11744 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                            11745 ; 129  |
                            11746 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                            11747 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                            11748 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                            11749 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                            11750 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                            11751 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                            11752 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                            11753 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                            11754 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                            11755 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                            11756 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                            11757 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                            11758 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                            11759 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                            11760 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                            11761 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                            11762 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                            11763 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                            11764 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                            11765 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                            11766 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                            11767 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                            11768 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                            11769 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                            11770 ; 154  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11771 ; 155  |typedef union               /* I2C Control Register         */
                            11772 ; 156  |{
                            11773 ; 157  |    struct {
                            11774 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                            11775 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                            11776 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                            11777 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                            11778 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                            11779 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                            11780 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                            11781 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                            11782 ; 166  |       int RWN         :1; /* Read/Not Write           */
                            11783 ; 167  |       unsigned WL     :2; /* Word Length              */
                            11784 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                            11785 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                            11786 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                            11787 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                            11788 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                            11789 ; 173  |        int LWORD       :1; /* Last Word                */
                            11790 ; 174  |        int SUBA        :1; /* Sub Address              */
                            11791 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                            11792 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                            11793 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                            11794 ; 178  |    } B;
                            11795 ; 179  |    int I;
                            11796 ; 180  |    unsigned U;
                            11797 ; 181  |} i2ccsr_type;
                            11798 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                            11799 ; 183  |
                            11800 ; 184  |#endif
                            11801 
                            11803 
                            11804 ; 24   |#include "regsi2s.h"
                            11805 
                            11807 
                            11808 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11809 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            11810 ; 3    |// Filename: regsi2s.inc
                            11811 ; 4    |// Description: Register definitions for I2S interface
                            11812 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11813 ; 6    |// The following naming conventions are followed in this file.
                            11814 ; 7    |// All registers are named using the format...
                            11815 ; 8    |//     HW_<module>_<regname>
                            11816 ; 9    |// where <module> is the module name which can be any of the following...
                            11817 ; 10   |//     USB20
                            11818 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11819 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11820 ; 13   |// that module)
                            11821 ; 14   |// <regname> is the specific register within that module
                            11822 ; 15   |// We also define the following...
                            11823 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11824 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11825 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11826 ; 19   |// which does something else, and
                            11827 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11828 ; 21   |// which does something else.
                            11829 ; 22   |// Other rules
                            11830 ; 23   |//     All caps
                            11831 ; 24   |//     Numeric identifiers start at 0
                            11832 ; 25   |#if !(defined(regsi2sinc))
                            11833 ; 26   |#define regsi2sinc 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11834 ; 27   |
                            11835 ; 28   |#include "types.h"
                            11836 
                            11838 
                            11839 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11840 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11841 ; 3    |//
                            11842 ; 4    |// Filename: types.h
                            11843 ; 5    |// Description: Standard data types
                            11844 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11845 ; 7    |
                            11846 ; 8    |#ifndef _TYPES_H
                            11847 ; 9    |#define _TYPES_H
                            11848 ; 10   |
                            11849 ; 11   |// TODO:  move this outta here!
                            11850 ; 12   |#if !defined(NOERROR)
                            11851 ; 13   |#define NOERROR 0
                            11852 ; 14   |#define SUCCESS 0
                            11853 ; 15   |#endif 
                            11854 ; 16   |#if !defined(SUCCESS)
                            11855 ; 17   |#define SUCCESS  0
                            11856 ; 18   |#endif
                            11857 ; 19   |#if !defined(ERROR)
                            11858 ; 20   |#define ERROR   -1
                            11859 ; 21   |#endif
                            11860 ; 22   |#if !defined(FALSE)
                            11861 ; 23   |#define FALSE 0
                            11862 ; 24   |#endif
                            11863 ; 25   |#if !defined(TRUE)
                            11864 ; 26   |#define TRUE  1
                            11865 ; 27   |#endif
                            11866 ; 28   |
                            11867 ; 29   |#if !defined(NULL)
                            11868 ; 30   |#define NULL 0
                            11869 ; 31   |#endif
                            11870 ; 32   |
                            11871 ; 33   |#define MAX_INT     0x7FFFFF
                            11872 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11873 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11874 ; 36   |#define MAX_ULONG   (-1) 
                            11875 ; 37   |
                            11876 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11877 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11878 ; 40   |
                            11879 ; 41   |
                            11880 ; 42   |#define BYTE    unsigned char       // btVarName
                            11881 ; 43   |#define CHAR    signed char         // cVarName
                            11882 ; 44   |#define USHORT  unsigned short      // usVarName
                            11883 ; 45   |#define SHORT   unsigned short      // sVarName
                            11884 ; 46   |#define WORD    unsigned int        // wVarName
                            11885 ; 47   |#define INT     signed int          // iVarName
                            11886 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11887 ; 49   |#define LONG    signed long         // lVarName
                            11888 ; 50   |#define BOOL    unsigned int        // bVarName
                            11889 ; 51   |#define FRACT   _fract              // frVarName
                            11890 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11891 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11892 ; 54   |#define FLOAT   float               // fVarName
                            11893 ; 55   |#define DBL     double              // dVarName
                            11894 ; 56   |#define ENUM    enum                // eVarName
                            11895 ; 57   |#define CMX     _complex            // cmxVarName
                            11896 ; 58   |typedef WORD UCS3;                   // 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11897 ; 59   |
                            11898 ; 60   |#define UINT16  unsigned short
                            11899 ; 61   |#define UINT8   unsigned char   
                            11900 ; 62   |#define UINT32  unsigned long
                            11901 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11902 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11903 ; 65   |#define WCHAR   UINT16
                            11904 ; 66   |
                            11905 ; 67   |//UINT128 is 16 bytes or 6 words
                            11906 ; 68   |typedef struct UINT128_3500 {   
                            11907 ; 69   |    int val[6];     
                            11908 ; 70   |} UINT128_3500;
                            11909 ; 71   |
                            11910 ; 72   |#define UINT128   UINT128_3500
                            11911 ; 73   |
                            11912 ; 74   |// Little endian word packed byte strings:   
                            11913 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11914 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11915 ; 77   |// Little endian word packed byte strings:   
                            11916 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11917 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11918 ; 80   |
                            11919 ; 81   |// Declare Memory Spaces To Use When Coding
                            11920 ; 82   |// A. Sector Buffers
                            11921 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11922 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11923 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11924 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11925 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11926 ; 88   |// B. Media DDI Memory
                            11927 ; 89   |#define MEDIA_DDI_MEM _Y
                            11928 ; 90   |
                            11929 ; 91   |
                            11930 ; 92   |
                            11931 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11932 ; 94   |// Examples of circular pointers:
                            11933 ; 95   |//    INT CIRC cpiVarName
                            11934 ; 96   |//    DWORD CIRC cpdwVarName
                            11935 ; 97   |
                            11936 ; 98   |#define RETCODE INT                 // rcVarName
                            11937 ; 99   |
                            11938 ; 100  |// generic bitfield structure
                            11939 ; 101  |struct Bitfield {
                            11940 ; 102  |    unsigned int B0  :1;
                            11941 ; 103  |    unsigned int B1  :1;
                            11942 ; 104  |    unsigned int B2  :1;
                            11943 ; 105  |    unsigned int B3  :1;
                            11944 ; 106  |    unsigned int B4  :1;
                            11945 ; 107  |    unsigned int B5  :1;
                            11946 ; 108  |    unsigned int B6  :1;
                            11947 ; 109  |    unsigned int B7  :1;
                            11948 ; 110  |    unsigned int B8  :1;
                            11949 ; 111  |    unsigned int B9  :1;
                            11950 ; 112  |    unsigned int B10 :1;
                            11951 ; 113  |    unsigned int B11 :1;
                            11952 ; 114  |    unsigned int B12 :1;
                            11953 ; 115  |    unsigned int B13 :1;
                            11954 ; 116  |    unsigned int B14 :1;
                            11955 ; 117  |    unsigned int B15 :1;
                            11956 ; 118  |    unsigned int B16 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11957 ; 119  |    unsigned int B17 :1;
                            11958 ; 120  |    unsigned int B18 :1;
                            11959 ; 121  |    unsigned int B19 :1;
                            11960 ; 122  |    unsigned int B20 :1;
                            11961 ; 123  |    unsigned int B21 :1;
                            11962 ; 124  |    unsigned int B22 :1;
                            11963 ; 125  |    unsigned int B23 :1;
                            11964 ; 126  |};
                            11965 ; 127  |
                            11966 ; 128  |union BitInt {
                            11967 ; 129  |        struct Bitfield B;
                            11968 ; 130  |        int        I;
                            11969 ; 131  |};
                            11970 ; 132  |
                            11971 ; 133  |#define MAX_MSG_LENGTH 10
                            11972 ; 134  |struct CMessage
                            11973 ; 135  |{
                            11974 ; 136  |        unsigned int m_uLength;
                            11975 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11976 ; 138  |};
                            11977 ; 139  |
                            11978 ; 140  |typedef struct {
                            11979 ; 141  |    WORD m_wLength;
                            11980 ; 142  |    WORD m_wMessage;
                            11981 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11982 ; 144  |} Message;
                            11983 ; 145  |
                            11984 ; 146  |struct MessageQueueDescriptor
                            11985 ; 147  |{
                            11986 ; 148  |        int *m_pBase;
                            11987 ; 149  |        int m_iModulo;
                            11988 ; 150  |        int m_iSize;
                            11989 ; 151  |        int *m_pHead;
                            11990 ; 152  |        int *m_pTail;
                            11991 ; 153  |};
                            11992 ; 154  |
                            11993 ; 155  |struct ModuleEntry
                            11994 ; 156  |{
                            11995 ; 157  |    int m_iSignaledEventMask;
                            11996 ; 158  |    int m_iWaitEventMask;
                            11997 ; 159  |    int m_iResourceOfCode;
                            11998 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11999 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12000 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12001 ; 163  |    int m_uTimeOutHigh;
                            12002 ; 164  |    int m_uTimeOutLow;
                            12003 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12004 ; 166  |};
                            12005 ; 167  |
                            12006 ; 168  |union WaitMask{
                            12007 ; 169  |    struct B{
                            12008 ; 170  |        unsigned int m_bNone     :1;
                            12009 ; 171  |        unsigned int m_bMessage  :1;
                            12010 ; 172  |        unsigned int m_bTimer    :1;
                            12011 ; 173  |        unsigned int m_bButton   :1;
                            12012 ; 174  |    } B;
                            12013 ; 175  |    int I;
                            12014 ; 176  |} ;
                            12015 ; 177  |
                            12016 ; 178  |
                            12017 ; 179  |struct Button {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12018 ; 180  |        WORD wButtonEvent;
                            12019 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12020 ; 182  |};
                            12021 ; 183  |
                            12022 ; 184  |struct Message {
                            12023 ; 185  |        WORD wMsgLength;
                            12024 ; 186  |        WORD wMsgCommand;
                            12025 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12026 ; 188  |};
                            12027 ; 189  |
                            12028 ; 190  |union EventTypes {
                            12029 ; 191  |        struct CMessage msg;
                            12030 ; 192  |        struct Button Button ;
                            12031 ; 193  |        struct Message Message;
                            12032 ; 194  |};
                            12033 ; 195  |
                            12034 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12035 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12036 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12037 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12038 ; 200  |
                            12039 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12040 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12041 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12042 ; 204  |
                            12043 ; 205  |#if DEBUG
                            12044 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12045 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12046 ; 208  |#else 
                            12047 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12048 ; 210  |#define DebugBuildAssert(x)    
                            12049 ; 211  |#endif
                            12050 ; 212  |
                            12051 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12052 ; 214  |//  #pragma asm
                            12053 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12054 ; 216  |//  #pragma endasm
                            12055 ; 217  |
                            12056 ; 218  |
                            12057 ; 219  |#ifdef COLOR_262K
                            12058 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12059 ; 221  |#elif defined(COLOR_65K)
                            12060 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12061 ; 223  |#else
                            12062 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12063 ; 225  |#endif
                            12064 ; 226  |    
                            12065 ; 227  |#endif // #ifndef _TYPES_H
                            12066 
                            12068 
                            12069 ; 29   |
                            12070 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                            12071 ; 31   |////  I2S Registers (SAI)
                            12072 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                            12073 ; 33   |
                            12074 ; 34   |
                            12075 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                            12076 ; 36   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12077 ; 37   |
                            12078 ; 38   |
                            12079 ; 39   |
                            12080 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                            12081 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                            12082 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                            12083 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                            12084 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                            12085 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                            12086 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                            12087 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                            12088 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                            12089 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                            12090 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                            12091 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                            12092 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                            12093 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                            12094 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                            12095 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                            12096 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                            12097 ; 57   |
                            12098 ; 58   |
                            12099 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                            12100 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                            12101 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                            12102 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                            12103 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                            12104 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                            12105 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                            12106 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                            12107 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                            12108 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                            12109 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                            12110 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                            12111 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                            12112 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                            12113 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                            12114 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                            12115 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                            12116 ; 76   |
                            12117 ; 77   |
                            12118 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                            12119 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                            12120 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                            12121 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                            12122 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                            12123 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                            12124 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                            12125 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                            12126 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                            12127 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                            12128 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                            12129 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                            12130 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                            12131 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                            12132 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                            12133 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                            12134 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12135 ; 95   |
                            12136 ; 96   |
                            12137 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                            12138 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                            12139 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                            12140 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                            12141 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                            12142 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                            12143 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                            12144 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                            12145 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                            12146 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                            12147 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                            12148 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                            12149 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                            12150 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                            12151 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                            12152 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                            12153 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                            12154 ; 114  |
                            12155 ; 115  |typedef union
                            12156 ; 116  |{
                            12157 ; 117  |    struct {
                            12158 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                            12159 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                            12160 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                            12161 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                            12162 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                            12163 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                            12164 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                            12165 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                            12166 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                            12167 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                            12168 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                            12169 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                            12170 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                            12171 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                            12172 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                            12173 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                            12174 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                            12175 ; 135  |    } B;
                            12176 ; 136  |    int I;
                            12177 ; 137  |    unsigned U;
                            12178 ; 138  |} saircsr_type;
                            12179 ; 139  |
                            12180 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                            12181 ; 141  |
                            12182 ; 142  |typedef union
                            12183 ; 143  |{
                            12184 ; 144  |    struct {
                            12185 ; 145  |        unsigned SAI :24;
                            12186 ; 146  |    } B;
                            12187 ; 147  |    int I;
                            12188 ; 148  |    unsigned U;
                            12189 ; 149  |} saixr_type;
                            12190 ; 150  |
                            12191 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                            12192 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12193 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                            12194 ; 154  |
                            12195 ; 155  |
                            12196 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                            12197 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                            12198 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                            12199 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                            12200 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                            12201 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                            12202 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                            12203 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                            12204 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                            12205 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                            12206 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                            12207 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                            12208 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                            12209 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                            12210 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                            12211 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                            12212 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                            12213 ; 173  |
                            12214 ; 174  |
                            12215 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                            12216 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                            12217 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                            12218 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                            12219 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                            12220 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                            12221 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                            12222 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                            12223 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                            12224 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                            12225 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                            12226 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                            12227 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                            12228 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                            12229 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                            12230 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                            12231 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                            12232 ; 192  |
                            12233 ; 193  |
                            12234 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                            12235 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                            12236 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                            12237 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                            12238 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                            12239 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                            12240 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                            12241 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                            12242 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                            12243 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                            12244 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                            12245 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                            12246 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                            12247 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                            12248 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                            12249 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12250 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                            12251 ; 211  |
                            12252 ; 212  |
                            12253 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                            12254 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                            12255 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                            12256 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                            12257 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                            12258 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                            12259 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                            12260 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                            12261 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                            12262 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                            12263 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                            12264 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                            12265 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                            12266 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                            12267 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                            12268 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                            12269 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                            12270 ; 230  |
                            12271 ; 231  |
                            12272 ; 232  |typedef union
                            12273 ; 233  |{
                            12274 ; 234  |    struct {
                            12275 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                            12276 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                            12277 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                            12278 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                            12279 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                            12280 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                            12281 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                            12282 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                            12283 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                            12284 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                            12285 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                            12286 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                            12287 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                            12288 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                            12289 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                            12290 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                            12291 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                            12292 ; 252  |    } B;
                            12293 ; 253  |    int I;
                            12294 ; 254  |    unsigned U;
                            12295 ; 255  |} saitcsr_type;
                            12296 ; 256  |
                            12297 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                            12298 ; 258  |
                            12299 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                            12300 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                            12301 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                            12302 ; 262  |
                            12303 ; 263  |#endif
                            12304 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12306 
                            12307 ; 25   |#include "regsicoll.h"
                            12308 
                            12310 
                            12311 ; 1    |#if !defined(__REGS_ICOLL_INC)
                            12312 ; 2    |#define __REGS_ICOLL_INC 1
                            12313 ; 3    |
                            12314 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            12315 ; 5    |//  Interrupt Collector Registers
                            12316 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            12317 ; 7    |
                            12318 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                            12319 ; 9    |
                            12320 ; 10   |
                            12321 ; 11   |
                            12322 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                            12323 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                            12324 ; 14   |
                            12325 ; 15   |typedef union
                            12326 ; 16   |{
                            12327 ; 17   |    struct {
                            12328 ; 18   |        int SEN0        :1;
                            12329 ; 19   |        int SEN1        :1;
                            12330 ; 20   |        int SEN2        :1;
                            12331 ; 21   |        int SEN3        :1;
                            12332 ; 22   |        int SEN4        :1;
                            12333 ; 23   |        int SEN5        :1;
                            12334 ; 24   |        int SEN6        :1;
                            12335 ; 25   |        int SEN7        :1;
                            12336 ; 26   |        int SEN8        :1;
                            12337 ; 27   |        int SEN9        :1;
                            12338 ; 28   |        int SEN10       :1;
                            12339 ; 29   |        int SEN11       :1;
                            12340 ; 30   |        int SEN12       :1;
                            12341 ; 31   |        int SEN13       :1;
                            12342 ; 32   |        int SEN14       :1;
                            12343 ; 33   |        int SEN15       :1;
                            12344 ; 34   |        int SEN16       :1;
                            12345 ; 35   |        int SEN17       :1;
                            12346 ; 36   |        int SEN18       :1;
                            12347 ; 37   |        int SEN19       :1;
                            12348 ; 38   |        int SEN20       :1;
                            12349 ; 39   |        int SEN21       :1;
                            12350 ; 40   |        int SEN22       :1;
                            12351 ; 41   |        int SEN23       :1;
                            12352 ; 42   |    } B;
                            12353 ; 43   |    int I;
                            12354 ; 44   |} iclenable0_type;
                            12355 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                            12356 ; 46   |
                            12357 ; 47   |
                            12358 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                            12359 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                            12360 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                            12361 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                            12362 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                            12363 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                            12364 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                            12365 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                            12366 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                            12367 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12368 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                            12369 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                            12370 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                            12371 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                            12372 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                            12373 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                            12374 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                            12375 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                            12376 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                            12377 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                            12378 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                            12379 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                            12380 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                            12381 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                            12382 ; 72   |
                            12383 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                            12384 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                            12385 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                            12386 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                            12387 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                            12388 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                            12389 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                            12390 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                            12391 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                            12392 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                            12393 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                            12394 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                            12395 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                            12396 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                            12397 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                            12398 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                            12399 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                            12400 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                            12401 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                            12402 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                            12403 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                            12404 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                            12405 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                            12406 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                            12407 ; 97   |
                            12408 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                            12409 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                            12410 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                            12411 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                            12412 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                            12413 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                            12414 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                            12415 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                            12416 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                            12417 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                            12418 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                            12419 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                            12420 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                            12421 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                            12422 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                            12423 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                            12424 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                            12425 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                            12426 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                            12427 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                            12428 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                            12429 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12430 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                            12431 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                            12432 ; 122  |
                            12433 ; 123  |
                            12434 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                            12435 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                            12436 ; 126  |typedef union
                            12437 ; 127  |{
                            12438 ; 128  |    struct {
                            12439 ; 129  |        
                            12440 ; 130  |        int SEN24       :1;
                            12441 ; 131  |        int SEN25       :1;
                            12442 ; 132  |        int SEN26       :1;
                            12443 ; 133  |        int SEN27       :1;
                            12444 ; 134  |        int SEN28       :1;
                            12445 ; 135  |        int SEN29       :1;
                            12446 ; 136  |        int SEN30       :1;
                            12447 ; 137  |        int SEN31       :1;
                            12448 ; 138  |        int SEN32       :1;
                            12449 ; 139  |        int SEN33       :1;
                            12450 ; 140  |    } B;
                            12451 ; 141  |    int I;
                            12452 ; 142  |} iclenable1_type;
                            12453 ; 143  |
                            12454 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                            12455 ; 145  |
                            12456 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                            12457 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                            12458 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                            12459 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                            12460 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                            12461 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                            12462 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                            12463 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                            12464 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                            12465 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                            12466 ; 156  |
                            12467 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                            12468 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                            12469 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                            12470 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                            12471 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                            12472 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                            12473 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                            12474 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                            12475 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                            12476 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                            12477 ; 167  |
                            12478 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                            12479 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                            12480 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                            12481 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                            12482 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                            12483 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                            12484 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                            12485 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                            12486 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                            12487 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                            12488 ; 178  |
                            12489 ; 179  |
                            12490 ; 180  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12491 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                            12492 ; 182  |typedef union
                            12493 ; 183  |{
                            12494 ; 184  |    struct {
                            12495 ; 185  |        int SST0        :1;
                            12496 ; 186  |        int SST1        :1;
                            12497 ; 187  |        int SST2        :1;
                            12498 ; 188  |        int SST3        :1;
                            12499 ; 189  |        int SST4        :1;
                            12500 ; 190  |        int SST5        :1;
                            12501 ; 191  |        int SST6        :1;
                            12502 ; 192  |        int SST7        :1;
                            12503 ; 193  |        int SST8        :1;
                            12504 ; 194  |        int SST9        :1;
                            12505 ; 195  |        int SST10       :1;
                            12506 ; 196  |        int SST11       :1;
                            12507 ; 197  |        int SST12       :1;
                            12508 ; 198  |        int SST13       :1;
                            12509 ; 199  |        int SST14       :1;
                            12510 ; 200  |        int SST15       :1;
                            12511 ; 201  |        int SST16       :1;
                            12512 ; 202  |        int SST17       :1;
                            12513 ; 203  |        int SST18       :1;
                            12514 ; 204  |        int SST19       :1;
                            12515 ; 205  |        int SST20       :1;
                            12516 ; 206  |        int SST21       :1;
                            12517 ; 207  |        int SST22       :1;
                            12518 ; 208  |        int SST23       :1;
                            12519 ; 209  |    } B;
                            12520 ; 210  |    int I;
                            12521 ; 211  |} iclstatus0_type;
                            12522 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                            12523 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                            12524 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                            12525 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                            12526 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                            12527 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                            12528 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                            12529 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                            12530 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                            12531 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                            12532 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                            12533 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                            12534 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                            12535 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                            12536 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                            12537 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                            12538 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                            12539 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                            12540 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                            12541 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                            12542 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                            12543 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                            12544 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                            12545 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                            12546 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                            12547 ; 237  |
                            12548 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                            12549 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                            12550 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                            12551 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12552 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                            12553 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                            12554 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                            12555 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                            12556 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                            12557 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                            12558 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                            12559 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                            12560 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                            12561 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                            12562 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                            12563 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                            12564 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                            12565 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                            12566 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                            12567 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                            12568 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                            12569 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                            12570 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                            12571 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                            12572 ; 262  |
                            12573 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                            12574 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                            12575 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                            12576 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                            12577 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                            12578 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                            12579 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                            12580 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                            12581 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                            12582 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                            12583 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                            12584 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                            12585 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                            12586 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                            12587 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                            12588 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                            12589 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                            12590 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                            12591 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                            12592 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                            12593 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                            12594 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                            12595 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                            12596 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                            12597 ; 287  |
                            12598 ; 288  |
                            12599 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                            12600 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                            12601 ; 291  |typedef union
                            12602 ; 292  |{
                            12603 ; 293  |    struct {
                            12604 ; 294  |        int SST24       :1;
                            12605 ; 295  |        int SST25       :1;
                            12606 ; 296  |        int SST26       :1;
                            12607 ; 297  |        int SST27       :1;
                            12608 ; 298  |        int SST28       :1;
                            12609 ; 299  |        int SST29       :1;
                            12610 ; 300  |        int SST30       :1;
                            12611 ; 301  |        int SST31       :1;
                            12612 ; 302  |        int SST32       :1;
                            12613 ; 303  |        int SST33       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12614 ; 304  |    } B;
                            12615 ; 305  |    int I;
                            12616 ; 306  |} iclstatus1_type;
                            12617 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                            12618 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                            12619 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                            12620 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                            12621 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                            12622 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                            12623 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                            12624 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                            12625 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                            12626 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                            12627 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                            12628 ; 318  |
                            12629 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                            12630 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                            12631 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                            12632 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                            12633 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                            12634 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                            12635 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                            12636 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                            12637 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                            12638 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                            12639 ; 329  |
                            12640 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                            12641 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                            12642 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                            12643 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                            12644 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                            12645 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                            12646 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                            12647 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                            12648 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                            12649 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                            12650 ; 340  |
                            12651 ; 341  |
                            12652 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                            12653 ; 343  |//  Interrupt Collector Priority Defs
                            12654 ; 344  |typedef union
                            12655 ; 345  |{
                            12656 ; 346  |    struct {
                            12657 ; 347  |        unsigned S0P    :3;
                            12658 ; 348  |        unsigned S1P    :3;
                            12659 ; 349  |        unsigned S2P    :3;
                            12660 ; 350  |        unsigned S3P    :3;
                            12661 ; 351  |        unsigned S4P    :3;
                            12662 ; 352  |        unsigned S5P    :3;
                            12663 ; 353  |        unsigned S6P    :3;
                            12664 ; 354  |        unsigned S7P    :3;
                            12665 ; 355  |    } B;
                            12666 ; 356  |    int I;
                            12667 ; 357  |
                            12668 ; 358  |} iclprior0_type;
                            12669 ; 359  |
                            12670 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                            12671 ; 361  |
                            12672 ; 362  |#define HW_ICLPRIORR_SP_0 0
                            12673 ; 363  |#define HW_ICLPRIORR_SP_1 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12674 ; 364  |#define HW_ICLPRIORR_SP_2 2
                            12675 ; 365  |#define HW_ICLPRIORR_SP_3 3
                            12676 ; 366  |#define HW_ICLPRIORR_SP_4 4
                            12677 ; 367  |#define HW_ICLPRIORR_SP_5 5
                            12678 ; 368  |#define HW_ICLPRIORR_SP_6 6
                            12679 ; 369  |#define HW_ICLPRIORR_SP_7 7
                            12680 ; 370  |
                            12681 ; 371  |
                            12682 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                            12683 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                            12684 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                            12685 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                            12686 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                            12687 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                            12688 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                            12689 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                            12690 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                            12691 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                            12692 ; 382  |
                            12693 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                            12694 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                            12695 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                            12696 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                            12697 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                            12698 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                            12699 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                            12700 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                            12701 ; 391  |
                            12702 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                            12703 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                            12704 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                            12705 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                            12706 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                            12707 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                            12708 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                            12709 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                            12710 ; 400  |
                            12711 ; 401  |
                            12712 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                            12713 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                            12714 ; 404  |typedef union
                            12715 ; 405  |{
                            12716 ; 406  |    struct {
                            12717 ; 407  |        unsigned S8P    :3;
                            12718 ; 408  |        unsigned S9P    :3;
                            12719 ; 409  |        unsigned S10P   :3;
                            12720 ; 410  |        unsigned S11P   :3;
                            12721 ; 411  |        unsigned S12P   :3;
                            12722 ; 412  |        unsigned S13P   :3;
                            12723 ; 413  |        unsigned S14P   :3;
                            12724 ; 414  |        unsigned S15P   :3;
                            12725 ; 415  |    } B;
                            12726 ; 416  |    int I;
                            12727 ; 417  |} iclprior1_type;
                            12728 ; 418  |
                            12729 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                            12730 ; 420  |
                            12731 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                            12732 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                            12733 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                            12734 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12735 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                            12736 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                            12737 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                            12738 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                            12739 ; 429  |
                            12740 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                            12741 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                            12742 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                            12743 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                            12744 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                            12745 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                            12746 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                            12747 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                            12748 ; 438  |
                            12749 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                            12750 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                            12751 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                            12752 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                            12753 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                            12754 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                            12755 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                            12756 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                            12757 ; 447  |
                            12758 ; 448  |
                            12759 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                            12760 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                            12761 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                            12762 ; 452  |{
                            12763 ; 453  |    struct {
                            12764 ; 454  |        unsigned S16P   :3;
                            12765 ; 455  |        unsigned S17P   :3;
                            12766 ; 456  |        unsigned S18P   :3;
                            12767 ; 457  |        unsigned S19P   :3;
                            12768 ; 458  |        unsigned S20P   :3;
                            12769 ; 459  |        unsigned S21P   :3;
                            12770 ; 460  |        unsigned S22P   :3;
                            12771 ; 461  |        unsigned S23P   :3;
                            12772 ; 462  |    } B;
                            12773 ; 463  |    int I;
                            12774 ; 464  |} iclprior2_type;
                            12775 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                            12776 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                            12777 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                            12778 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                            12779 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                            12780 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                            12781 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                            12782 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                            12783 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                            12784 ; 474  |
                            12785 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                            12786 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                            12787 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                            12788 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                            12789 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                            12790 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                            12791 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                            12792 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                            12793 ; 483  |
                            12794 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                            12795 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12796 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                            12797 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                            12798 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                            12799 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                            12800 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                            12801 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                            12802 ; 492  |
                            12803 ; 493  |
                            12804 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                            12805 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                            12806 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12807 ; 497  |{
                            12808 ; 498  |    struct {
                            12809 ; 499  |        unsigned S24P   :3;
                            12810 ; 500  |        unsigned S25P   :3;
                            12811 ; 501  |        unsigned S26P   :3;
                            12812 ; 502  |        unsigned S27P   :3;
                            12813 ; 503  |        unsigned S28P   :3;
                            12814 ; 504  |        unsigned S29P   :3;
                            12815 ; 505  |        unsigned S30P   :3;
                            12816 ; 506  |        unsigned S31P   :3;
                            12817 ; 507  |    } B;
                            12818 ; 508  |    int I;
                            12819 ; 509  |} iclprior3_type;
                            12820 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                            12821 ; 511  |
                            12822 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                            12823 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                            12824 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                            12825 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                            12826 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                            12827 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                            12828 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                            12829 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                            12830 ; 520  |
                            12831 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                            12832 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                            12833 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                            12834 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                            12835 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                            12836 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                            12837 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                            12838 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                            12839 ; 529  |
                            12840 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                            12841 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                            12842 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                            12843 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                            12844 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                            12845 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                            12846 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                            12847 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                            12848 ; 538  |
                            12849 ; 539  |
                            12850 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            12851 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                            12852 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                            12853 ; 543  |{
                            12854 ; 544  |    struct {
                            12855 ; 545  |        unsigned S32P   :3;
                            12856 ; 546  |        unsigned S33P   :3;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12857 ; 547  |    } B;
                            12858 ; 548  |    int I;
                            12859 ; 549  |} iclprior4_type;
                            12860 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                            12861 ; 551  |
                            12862 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                            12863 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                            12864 ; 554  |
                            12865 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                            12866 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                            12867 ; 557  |
                            12868 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                            12869 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                            12870 ; 560  |
                            12871 ; 561  |
                            12872 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                            12873 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            12874 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                            12875 ; 565  |{
                            12876 ; 566  |    struct {
                            12877 ; 567  |        unsigned S0S    :2;
                            12878 ; 568  |        unsigned S1S    :2;
                            12879 ; 569  |        unsigned S2S    :2;
                            12880 ; 570  |        unsigned S3S    :2;
                            12881 ; 571  |        unsigned S4S    :2;
                            12882 ; 572  |        unsigned S5S    :2;
                            12883 ; 573  |        unsigned S6S    :2;
                            12884 ; 574  |        unsigned S7S    :2;
                            12885 ; 575  |        unsigned S8S    :2;
                            12886 ; 576  |        unsigned S9S    :2;
                            12887 ; 577  |        unsigned S10S   :2;
                            12888 ; 578  |        unsigned S11S   :2;
                            12889 ; 579  |    } B;
                            12890 ; 580  |    int I;
                            12891 ; 581  |} iclsteer0_type;
                            12892 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                            12893 ; 583  |
                            12894 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                            12895 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                            12896 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                            12897 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                            12898 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                            12899 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                            12900 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                            12901 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                            12902 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                            12903 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                            12904 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                            12905 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                            12906 ; 596  |
                            12907 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                            12908 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                            12909 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                            12910 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                            12911 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                            12912 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                            12913 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                            12914 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                            12915 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                            12916 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12917 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                            12918 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                            12919 ; 609  |
                            12920 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                            12921 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                            12922 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                            12923 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                            12924 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                            12925 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                            12926 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                            12927 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                            12928 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                            12929 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                            12930 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                            12931 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                            12932 ; 622  |
                            12933 ; 623  |
                            12934 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                            12935 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                            12936 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                            12937 ; 627  |{
                            12938 ; 628  |    struct {
                            12939 ; 629  |        unsigned S12S   :2;
                            12940 ; 630  |        unsigned S13S   :2;
                            12941 ; 631  |        unsigned S14S   :2;
                            12942 ; 632  |        unsigned S15S   :2;
                            12943 ; 633  |        unsigned S16S   :2;
                            12944 ; 634  |        unsigned S17S   :2;
                            12945 ; 635  |        unsigned S18S   :2;
                            12946 ; 636  |        unsigned S19S   :2;
                            12947 ; 637  |        unsigned S20S   :2;
                            12948 ; 638  |        unsigned S21S   :2;
                            12949 ; 639  |        unsigned S22S   :2;
                            12950 ; 640  |        unsigned S23S   :2;
                            12951 ; 641  |    } B;
                            12952 ; 642  |    int I;
                            12953 ; 643  |} iclsteer1_type;
                            12954 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                            12955 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                            12956 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                            12957 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                            12958 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                            12959 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                            12960 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                            12961 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                            12962 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                            12963 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                            12964 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                            12965 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                            12966 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                            12967 ; 657  |
                            12968 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                            12969 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                            12970 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                            12971 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                            12972 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                            12973 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                            12974 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                            12975 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                            12976 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                            12977 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12978 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                            12979 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                            12980 ; 670  |
                            12981 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                            12982 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                            12983 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                            12984 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                            12985 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                            12986 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                            12987 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                            12988 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                            12989 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                            12990 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                            12991 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                            12992 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                            12993 ; 683  |
                            12994 ; 684  |
                            12995 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                            12996 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                            12997 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                            12998 ; 688  |{
                            12999 ; 689  |    struct {
                            13000 ; 690  |        unsigned S24S   :2;
                            13001 ; 691  |        unsigned S25S   :2;
                            13002 ; 692  |        unsigned S26S   :2;
                            13003 ; 693  |        unsigned S27S   :2;
                            13004 ; 694  |        unsigned S28S   :2;
                            13005 ; 695  |        unsigned S29S   :2;
                            13006 ; 696  |        unsigned S30S   :2;
                            13007 ; 697  |        unsigned S31S   :2;
                            13008 ; 698  |        unsigned S32S   :2;
                            13009 ; 699  |        unsigned S33S   :2;
                            13010 ; 700  |    } B;
                            13011 ; 701  |    int I;
                            13012 ; 702  |} iclsteer2_type;
                            13013 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                            13014 ; 704  |
                            13015 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                            13016 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                            13017 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                            13018 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                            13019 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                            13020 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                            13021 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                            13022 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                            13023 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                            13024 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                            13025 ; 715  |
                            13026 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                            13027 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                            13028 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                            13029 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                            13030 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                            13031 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                            13032 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                            13033 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                            13034 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                            13035 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                            13036 ; 726  |
                            13037 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                            13038 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13039 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                            13040 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                            13041 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                            13042 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                            13043 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                            13044 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                            13045 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                            13046 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                            13047 ; 737  |
                            13048 ; 738  |
                            13049 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                            13050 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                            13051 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                            13052 ; 742  |{
                            13053 ; 743  |    struct {
                            13054 ; 744  |        int S0FV        :1;
                            13055 ; 745  |        int S1FV        :1;
                            13056 ; 746  |        int S2FV        :1;
                            13057 ; 747  |        int S3FV        :1;
                            13058 ; 748  |        int S4FV        :1;
                            13059 ; 749  |        int S5FV        :1;
                            13060 ; 750  |        int S6FV        :1;
                            13061 ; 751  |        int S7FV        :1;
                            13062 ; 752  |        int S8FV        :1;
                            13063 ; 753  |        int S9FV        :1;
                            13064 ; 754  |        int S10FV       :1;
                            13065 ; 755  |        int S11FV       :1;
                            13066 ; 756  |        int S12FV       :1;
                            13067 ; 757  |        int S13FV       :1;
                            13068 ; 758  |        int S14FV       :1;
                            13069 ; 759  |        int S15FV       :1;
                            13070 ; 760  |        int S16FV       :1;
                            13071 ; 761  |        int S17FV       :1;
                            13072 ; 762  |        int S18FV       :1;
                            13073 ; 763  |        int S19FV       :1;
                            13074 ; 764  |        int S20FV       :1;
                            13075 ; 765  |        int S21FV       :1;
                            13076 ; 766  |        int S22FV       :1;
                            13077 ; 767  |        int S23FV       :1;
                            13078 ; 768  |    } B;
                            13079 ; 769  |    int I;
                            13080 ; 770  |} iclforce0_type;
                            13081 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                            13082 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                            13083 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                            13084 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                            13085 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                            13086 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                            13087 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                            13088 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                            13089 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                            13090 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                            13091 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                            13092 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                            13093 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                            13094 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                            13095 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                            13096 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                            13097 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                            13098 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                            13099 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13100 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                            13101 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                            13102 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                            13103 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                            13104 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                            13105 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                            13106 ; 796  |
                            13107 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                            13108 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                            13109 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                            13110 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                            13111 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                            13112 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                            13113 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                            13114 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                            13115 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                            13116 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                            13117 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                            13118 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                            13119 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                            13120 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                            13121 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                            13122 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                            13123 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                            13124 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                            13125 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                            13126 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                            13127 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                            13128 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                            13129 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                            13130 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                            13131 ; 821  |
                            13132 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                            13133 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                            13134 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                            13135 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                            13136 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                            13137 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                            13138 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                            13139 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                            13140 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                            13141 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                            13142 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                            13143 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                            13144 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                            13145 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                            13146 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                            13147 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                            13148 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                            13149 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                            13150 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                            13151 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                            13152 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                            13153 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                            13154 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                            13155 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                            13156 ; 846  |
                            13157 ; 847  |
                            13158 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                            13159 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                            13160 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                            13161 ; 851  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13162 ; 852  |    struct {
                            13163 ; 853  |        int S24FV       :1;
                            13164 ; 854  |        int S25FV       :1;
                            13165 ; 855  |        int S26FV       :1;
                            13166 ; 856  |        int S27FV       :1;
                            13167 ; 857  |        int S28FV       :1;
                            13168 ; 858  |        int S29FV       :1;
                            13169 ; 859  |        int S30FV       :1;
                            13170 ; 860  |        int S31FV       :1;
                            13171 ; 861  |        int S32FV       :1;
                            13172 ; 862  |        int S33FV       :1;
                            13173 ; 863  |    } B;
                            13174 ; 864  |    int I;
                            13175 ; 865  |} iclforce1_type;
                            13176 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                            13177 ; 867  |
                            13178 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                            13179 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                            13180 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                            13181 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                            13182 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                            13183 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                            13184 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                            13185 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                            13186 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                            13187 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                            13188 ; 878  |
                            13189 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                            13190 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                            13191 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                            13192 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                            13193 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                            13194 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                            13195 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                            13196 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                            13197 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                            13198 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                            13199 ; 889  |
                            13200 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                            13201 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                            13202 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                            13203 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                            13204 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                            13205 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                            13206 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                            13207 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                            13208 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                            13209 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                            13210 ; 900  |
                            13211 ; 901  |
                            13212 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                            13213 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                            13214 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                            13215 ; 905  |{
                            13216 ; 906  |    struct {
                            13217 ; 907  |        int S0FE        :1;
                            13218 ; 908  |        int S1FE        :1;
                            13219 ; 909  |        int S2FE        :1;
                            13220 ; 910  |        int S3FE        :1;
                            13221 ; 911  |        int S4FE        :1;
                            13222 ; 912  |        int S5FE        :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13223 ; 913  |        int S6FE        :1;
                            13224 ; 914  |        int S7FE        :1;
                            13225 ; 915  |        int S8FE        :1;
                            13226 ; 916  |        int S9FE        :1;
                            13227 ; 917  |        int S10FE       :1;
                            13228 ; 918  |        int S11FE       :1;
                            13229 ; 919  |        int S12FE       :1;
                            13230 ; 920  |        int S13FE       :1;
                            13231 ; 921  |        int S14FE       :1;
                            13232 ; 922  |        int S15FE       :1;
                            13233 ; 923  |        int S16FE       :1;
                            13234 ; 924  |        int S17FE       :1;
                            13235 ; 925  |        int S18FE       :1;
                            13236 ; 926  |        int S19FE       :1;
                            13237 ; 927  |        int S20FE       :1;
                            13238 ; 928  |        int S21FE       :1;
                            13239 ; 929  |        int S22FE       :1;
                            13240 ; 930  |        int S23FE       :1;
                            13241 ; 931  |    } B;
                            13242 ; 932  |    int I;
                            13243 ; 933  |} iclfenable0_type;
                            13244 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                            13245 ; 935  |
                            13246 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                            13247 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                            13248 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                            13249 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                            13250 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                            13251 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                            13252 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                            13253 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                            13254 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                            13255 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                            13256 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                            13257 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                            13258 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                            13259 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                            13260 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                            13261 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                            13262 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                            13263 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                            13264 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                            13265 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                            13266 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                            13267 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                            13268 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                            13269 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                            13270 ; 960  |
                            13271 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                            13272 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                            13273 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                            13274 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                            13275 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                            13276 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                            13277 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                            13278 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                            13279 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                            13280 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                            13281 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                            13282 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                            13283 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13284 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                            13285 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                            13286 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                            13287 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                            13288 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                            13289 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                            13290 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                            13291 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                            13292 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                            13293 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                            13294 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                            13295 ; 985  |
                            13296 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                            13297 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                            13298 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                            13299 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                            13300 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                            13301 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                            13302 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                            13303 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                            13304 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                            13305 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                            13306 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                            13307 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                            13308 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                            13309 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                            13310 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                            13311 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                            13312 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                            13313 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                            13314 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                            13315 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                            13316 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                            13317 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                            13318 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                            13319 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                            13320 ; 1010 |
                            13321 ; 1011 |
                            13322 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                            13323 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                            13324 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                            13325 ; 1015 |{
                            13326 ; 1016 |    struct {
                            13327 ; 1017 |        int S24FE       :1;
                            13328 ; 1018 |        int S25FE       :1;
                            13329 ; 1019 |        int S26FE       :1;
                            13330 ; 1020 |        int S27FE       :1;
                            13331 ; 1021 |        int S28FE       :1;
                            13332 ; 1022 |        int S29FE       :1;
                            13333 ; 1023 |        int S30FE       :1;
                            13334 ; 1024 |        int S31FE       :1;
                            13335 ; 1025 |        int S32FE       :1;
                            13336 ; 1026 |        int S33FE       :1;
                            13337 ; 1027 |    } B;
                            13338 ; 1028 |    int I;
                            13339 ; 1029 |} iclfenable1_type;
                            13340 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                            13341 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                            13342 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                            13343 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                            13344 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13345 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                            13346 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                            13347 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                            13348 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                            13349 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                            13350 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                            13351 ; 1041 |
                            13352 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                            13353 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                            13354 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                            13355 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                            13356 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                            13357 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                            13358 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                            13359 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                            13360 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                            13361 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                            13362 ; 1052 |
                            13363 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                            13364 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                            13365 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                            13366 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                            13367 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                            13368 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                            13369 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                            13370 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                            13371 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                            13372 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                            13373 ; 1063 |
                            13374 ; 1064 |
                            13375 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                            13376 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                            13377 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                            13378 ; 1068 |{
                            13379 ; 1069 |    struct {
                            13380 ; 1070 |        unsigned RQ     :7;
                            13381 ; 1071 |        unsigned IVA    :7;
                            13382 ; 1072 |        unsigned IVB    :7;
                            13383 ; 1073 |    } B;
                            13384 ; 1074 |    int I;
                            13385 ; 1075 |} iclobsvz0_type;
                            13386 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                            13387 ; 1077 |
                            13388 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                            13389 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                            13390 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                            13391 ; 1081 |
                            13392 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                            13393 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                            13394 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                            13395 ; 1085 |
                            13396 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                            13397 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                            13398 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                            13399 ; 1089 |
                            13400 ; 1090 |
                            13401 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                            13402 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                            13403 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                            13404 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                            13405 ; 1095 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13406 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                            13407 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                            13408 ; 1098 |
                            13409 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                            13410 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                            13411 ; 1101 |
                            13412 ; 1102 |
                            13413 ; 1103 |
                            13414 ; 1104 |
                            13415 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                            13416 ; 1106 |//  Interrupt Vectors
                            13417 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                            13418 ; 1108 |// Reset Vector
                            13419 ; 1109 |#define HW_IVECRESET 0x0000           
                            13420 ; 1110 |// Stack Error
                            13421 ; 1111 |#define HW_IVECSTERR 0x0002           
                            13422 ; 1112 |// Trace
                            13423 ; 1113 |#define HW_IVECTRAC 0x0004           
                            13424 ; 1114 |// SWI
                            13425 ; 1115 |#define HW_IVECSWI 0x0006           
                            13426 ; 1116 |// ~IRQA
                            13427 ; 1117 |#define HW_IVECIRQA 0x0008           
                            13428 ; 1118 |// ~IRQB - BROWNOUT
                            13429 ; 1119 |#define HW_IVECIRQB 0x000A           
                            13430 ; 1120 |// Fatal Error
                            13431 ; 1121 |#define HW_IVECERROR 0x000C           
                            13432 ; 1122 |// SPI
                            13433 ; 1123 |#define HW_IVECSPI 0x000E           
                            13434 ; 1124 |// I2S TX Data Empty
                            13435 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                            13436 ; 1126 |// I2S TX Underflow
                            13437 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                            13438 ; 1128 |// I2S RX Data Full
                            13439 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                            13440 ; 1130 |// I2S RX Overflow
                            13441 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                            13442 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                            13443 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
                            13444 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                            13445 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                            13446 ; 1136 |// GPIO1
                            13447 ; 1137 |#define HW_IVECGPIO1 0x0020           
                            13448 ; 1138 |// GPIO2
                            13449 ; 1139 |#define HW_IVECGPIO2 0x0022           
                            13450 ; 1140 |// GPIO0
                            13451 ; 1141 |#define HW_IVECGPIO0 0x0024           
                            13452 ; 1142 |// TIMER0
                            13453 ; 1143 |#define HW_IVECTIMER0 0x0026           
                            13454 ; 1144 |// TIMER1
                            13455 ; 1145 |#define HW_IVECTIMER1 0x0028           
                            13456 ; 1146 |// TIMER2
                            13457 ; 1147 |#define HW_IVECTIMER2 0x002A           
                            13458 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                            13459 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                            13460 ; 1150 |// I2C RX Data Ready
                            13461 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                            13462 ; 1152 |// I2C RX Overflow
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13463 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                            13464 ; 1154 |// I2C TX Data Empty
                            13465 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                            13466 ; 1156 |// I2C TX Underflow
                            13467 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                            13468 ; 1158 |// Illegal Instruction
                            13469 ; 1159 |#define HW_IVECILI 0x0038           
                            13470 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                            13471 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                            13472 ; 1162 |#define HW_IVECDACE 0x003C           
                            13473 ; 1163 |// DAC Underflow ISR
                            13474 ; 1164 |#define HW_IVECDACUF 0x003E           
                            13475 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                            13476 ; 1166 |// ADC Full ISR
                            13477 ; 1167 |#define HW_IVECADCF 0x0042           
                            13478 ; 1168 |// ADC Overflow ISR
                            13479 ; 1169 |#define HW_IVECADCOF 0x0044           
                            13480 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                            13481 ; 1171 |// TIMER3
                            13482 ; 1172 |#define HW_IVECTIMER3 0x0048           
                            13483 ; 1173 |// GPIO3
                            13484 ; 1174 |#define HW_IVECGPIO3 0x004A           
                            13485 ; 1175 |// SDRAM
                            13486 ; 1176 |#define HW_IVECSDRAM 0x004C           
                            13487 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                            13488 ; 1178 |// 5 volt power connected
                            13489 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                            13490 ; 1180 |// USB Controller
                            13491 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                            13492 ; 1182 |// USB Wakeup 
                            13493 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                            13494 ; 1184 |// 5 volt power disconnected
                            13495 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                            13496 ; 1186 |// enhanced SPI
                            13497 ; 1187 |#define HW_IVECESPI 0x0058           
                            13498 ; 1188 |// filter coprocessor
                            13499 ; 1189 |#define HW_IVECFILCO 0x005A           
                            13500 ; 1190 |// low res ADC #1
                            13501 ; 1191 |#define HW_IVECLRADC1 0x005C           
                            13502 ; 1192 |// real time clock alarm
                            13503 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                            13504 ; 1194 |// low res ADC #2
                            13505 ; 1195 |#define HW_IVECLRADC2 0x0060           
                            13506 ; 1196 |// flash hardware ECC
                            13507 ; 1197 |#define HW_IVECHWECC 0x0062           
                            13508 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                            13509 ; 1199 |// CDSYNC Interrupt
                            13510 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                            13511 ; 1201 |// CDSYNC Exception
                            13512 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                            13513 ; 1203 |// RS
                            13514 ; 1204 |#define HW_IVECRS 0x006A           
                            13515 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                            13516 ; 1206 |// Flash Done ISR
                            13517 ; 1207 |#define HW_IVECFD 0x006E           
                            13518 ; 1208 |// CompactFlash ISR
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13519 ; 1209 |#define HW_IVECCF 0x0070           
                            13520 ; 1210 |// SmartMedia Timeout ISR
                            13521 ; 1211 |#define HW_IVECSMTO 0x0072           
                            13522 ; 1212 |// SmartMedia Invalid Programming
                            13523 ; 1213 |#define HW_IVECSMIP 0x0074           
                            13524 ; 1214 |// CompactFlash No Card ISR
                            13525 ; 1215 |#define HW_IVECCFNC 0x0076           
                            13526 ; 1216 |// CompactFlash Status Change ISR
                            13527 ; 1217 |#define HW_IVECCFSC 0x0078           
                            13528 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                            13529 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                            13530 ; 1220 |// CDI
                            13531 ; 1221 |#define HW_IVECCDI 0x007E           
                            13532 ; 1222 |
                            13533 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                            13534 ; 1224 |//  Interrupt Vectors
                            13535 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                            13536 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                            13537 ; 1227 |#define VECTOR(address,isr) \ 
                            13538 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                            13539 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                            13540 ; 1230 |
                            13541 ; 1231 |
                            13542 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                            13543 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                            13544 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                            13545 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                            13546 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                            13547 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                            13548 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                            13549 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                            13550 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                            13551 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                            13552 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                            13553 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                            13554 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                            13555 ; 1245 |
                            13556 ; 1246 |// Interrupt Disabled
                            13557 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                            13558 ; 1248 |// Interrupt Priority Level 0
                            13559 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                            13560 ; 1250 |// Interrupt Priority Level 1
                            13561 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                            13562 ; 1252 |// Interrupt Priority Level 2
                            13563 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                            13564 ; 1254 |
                            13565 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                            13566 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                            13567 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                            13568 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                            13569 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                            13570 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                            13571 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                            13572 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                            13573 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                            13574 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                            13575 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                            13576 ; 1266 |
                            13577 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                            13578 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13579 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                            13580 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                            13581 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                            13582 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                            13583 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                            13584 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                            13585 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                            13586 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                            13587 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                            13588 ; 1278 |
                            13589 ; 1279 |// Interrupt Priority register
                            13590 ; 1280 |typedef union               
                            13591 ; 1281 |{
                            13592 ; 1282 |    struct {
                            13593 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                            13594 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                            13595 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                            13596 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                            13597 ; 1287 |        int                 :4; /* Reserved */
                            13598 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                            13599 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                            13600 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                            13601 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                            13602 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                            13603 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                            13604 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                            13605 ; 1295 |    } B;
                            13606 ; 1296 |
                            13607 ; 1297 |    int I;
                            13608 ; 1298 |
                            13609 ; 1299 |} ipr_type;
                            13610 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                            13611 ; 1301 |
                            13612 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            13613 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            13614 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                            13615 ; 1305 |
                            13616 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
                            13617 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                            13618 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                            13619 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                            13620 ; 1310 |
                            13621 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                            13622 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                            13623 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                            13624 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                            13625 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                            13626 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                            13627 ; 1317 |
                            13628 ; 1318 |#endif
                            13629 ; 1319 |
                            13630 
                            13632 
                            13633 ; 26   |#include "regslradc.h"
                            13634 
                            13636 
                            13637 ; 1    |#if !(defined(regslradcinc))
                            13638 ; 2    |
                            13639 ; 3    |#define regslradcinc 1
                            13640 ; 4    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13641 ; 5    |#include "types.h"
                            13642 
                            13644 
                            13645 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            13646 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            13647 ; 3    |//
                            13648 ; 4    |// Filename: types.h
                            13649 ; 5    |// Description: Standard data types
                            13650 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            13651 ; 7    |
                            13652 ; 8    |#ifndef _TYPES_H
                            13653 ; 9    |#define _TYPES_H
                            13654 ; 10   |
                            13655 ; 11   |// TODO:  move this outta here!
                            13656 ; 12   |#if !defined(NOERROR)
                            13657 ; 13   |#define NOERROR 0
                            13658 ; 14   |#define SUCCESS 0
                            13659 ; 15   |#endif 
                            13660 ; 16   |#if !defined(SUCCESS)
                            13661 ; 17   |#define SUCCESS  0
                            13662 ; 18   |#endif
                            13663 ; 19   |#if !defined(ERROR)
                            13664 ; 20   |#define ERROR   -1
                            13665 ; 21   |#endif
                            13666 ; 22   |#if !defined(FALSE)
                            13667 ; 23   |#define FALSE 0
                            13668 ; 24   |#endif
                            13669 ; 25   |#if !defined(TRUE)
                            13670 ; 26   |#define TRUE  1
                            13671 ; 27   |#endif
                            13672 ; 28   |
                            13673 ; 29   |#if !defined(NULL)
                            13674 ; 30   |#define NULL 0
                            13675 ; 31   |#endif
                            13676 ; 32   |
                            13677 ; 33   |#define MAX_INT     0x7FFFFF
                            13678 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            13679 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            13680 ; 36   |#define MAX_ULONG   (-1) 
                            13681 ; 37   |
                            13682 ; 38   |#define WORD_SIZE   24              // word size in bits
                            13683 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            13684 ; 40   |
                            13685 ; 41   |
                            13686 ; 42   |#define BYTE    unsigned char       // btVarName
                            13687 ; 43   |#define CHAR    signed char         // cVarName
                            13688 ; 44   |#define USHORT  unsigned short      // usVarName
                            13689 ; 45   |#define SHORT   unsigned short      // sVarName
                            13690 ; 46   |#define WORD    unsigned int        // wVarName
                            13691 ; 47   |#define INT     signed int          // iVarName
                            13692 ; 48   |#define DWORD   unsigned long       // dwVarName
                            13693 ; 49   |#define LONG    signed long         // lVarName
                            13694 ; 50   |#define BOOL    unsigned int        // bVarName
                            13695 ; 51   |#define FRACT   _fract              // frVarName
                            13696 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            13697 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            13698 ; 54   |#define FLOAT   float               // fVarName
                            13699 ; 55   |#define DBL     double              // dVarName
                            13700 ; 56   |#define ENUM    enum                // eVarName
                            13701 ; 57   |#define CMX     _complex            // cmxVarName
                            13702 ; 58   |typedef WORD UCS3;                   // 
                            13703 ; 59   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13704 ; 60   |#define UINT16  unsigned short
                            13705 ; 61   |#define UINT8   unsigned char   
                            13706 ; 62   |#define UINT32  unsigned long
                            13707 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13708 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            13709 ; 65   |#define WCHAR   UINT16
                            13710 ; 66   |
                            13711 ; 67   |//UINT128 is 16 bytes or 6 words
                            13712 ; 68   |typedef struct UINT128_3500 {   
                            13713 ; 69   |    int val[6];     
                            13714 ; 70   |} UINT128_3500;
                            13715 ; 71   |
                            13716 ; 72   |#define UINT128   UINT128_3500
                            13717 ; 73   |
                            13718 ; 74   |// Little endian word packed byte strings:   
                            13719 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13720 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13721 ; 77   |// Little endian word packed byte strings:   
                            13722 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            13723 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            13724 ; 80   |
                            13725 ; 81   |// Declare Memory Spaces To Use When Coding
                            13726 ; 82   |// A. Sector Buffers
                            13727 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            13728 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            13729 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            13730 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            13731 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            13732 ; 88   |// B. Media DDI Memory
                            13733 ; 89   |#define MEDIA_DDI_MEM _Y
                            13734 ; 90   |
                            13735 ; 91   |
                            13736 ; 92   |
                            13737 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            13738 ; 94   |// Examples of circular pointers:
                            13739 ; 95   |//    INT CIRC cpiVarName
                            13740 ; 96   |//    DWORD CIRC cpdwVarName
                            13741 ; 97   |
                            13742 ; 98   |#define RETCODE INT                 // rcVarName
                            13743 ; 99   |
                            13744 ; 100  |// generic bitfield structure
                            13745 ; 101  |struct Bitfield {
                            13746 ; 102  |    unsigned int B0  :1;
                            13747 ; 103  |    unsigned int B1  :1;
                            13748 ; 104  |    unsigned int B2  :1;
                            13749 ; 105  |    unsigned int B3  :1;
                            13750 ; 106  |    unsigned int B4  :1;
                            13751 ; 107  |    unsigned int B5  :1;
                            13752 ; 108  |    unsigned int B6  :1;
                            13753 ; 109  |    unsigned int B7  :1;
                            13754 ; 110  |    unsigned int B8  :1;
                            13755 ; 111  |    unsigned int B9  :1;
                            13756 ; 112  |    unsigned int B10 :1;
                            13757 ; 113  |    unsigned int B11 :1;
                            13758 ; 114  |    unsigned int B12 :1;
                            13759 ; 115  |    unsigned int B13 :1;
                            13760 ; 116  |    unsigned int B14 :1;
                            13761 ; 117  |    unsigned int B15 :1;
                            13762 ; 118  |    unsigned int B16 :1;
                            13763 ; 119  |    unsigned int B17 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13764 ; 120  |    unsigned int B18 :1;
                            13765 ; 121  |    unsigned int B19 :1;
                            13766 ; 122  |    unsigned int B20 :1;
                            13767 ; 123  |    unsigned int B21 :1;
                            13768 ; 124  |    unsigned int B22 :1;
                            13769 ; 125  |    unsigned int B23 :1;
                            13770 ; 126  |};
                            13771 ; 127  |
                            13772 ; 128  |union BitInt {
                            13773 ; 129  |        struct Bitfield B;
                            13774 ; 130  |        int        I;
                            13775 ; 131  |};
                            13776 ; 132  |
                            13777 ; 133  |#define MAX_MSG_LENGTH 10
                            13778 ; 134  |struct CMessage
                            13779 ; 135  |{
                            13780 ; 136  |        unsigned int m_uLength;
                            13781 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            13782 ; 138  |};
                            13783 ; 139  |
                            13784 ; 140  |typedef struct {
                            13785 ; 141  |    WORD m_wLength;
                            13786 ; 142  |    WORD m_wMessage;
                            13787 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            13788 ; 144  |} Message;
                            13789 ; 145  |
                            13790 ; 146  |struct MessageQueueDescriptor
                            13791 ; 147  |{
                            13792 ; 148  |        int *m_pBase;
                            13793 ; 149  |        int m_iModulo;
                            13794 ; 150  |        int m_iSize;
                            13795 ; 151  |        int *m_pHead;
                            13796 ; 152  |        int *m_pTail;
                            13797 ; 153  |};
                            13798 ; 154  |
                            13799 ; 155  |struct ModuleEntry
                            13800 ; 156  |{
                            13801 ; 157  |    int m_iSignaledEventMask;
                            13802 ; 158  |    int m_iWaitEventMask;
                            13803 ; 159  |    int m_iResourceOfCode;
                            13804 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            13805 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            13806 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            13807 ; 163  |    int m_uTimeOutHigh;
                            13808 ; 164  |    int m_uTimeOutLow;
                            13809 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            13810 ; 166  |};
                            13811 ; 167  |
                            13812 ; 168  |union WaitMask{
                            13813 ; 169  |    struct B{
                            13814 ; 170  |        unsigned int m_bNone     :1;
                            13815 ; 171  |        unsigned int m_bMessage  :1;
                            13816 ; 172  |        unsigned int m_bTimer    :1;
                            13817 ; 173  |        unsigned int m_bButton   :1;
                            13818 ; 174  |    } B;
                            13819 ; 175  |    int I;
                            13820 ; 176  |} ;
                            13821 ; 177  |
                            13822 ; 178  |
                            13823 ; 179  |struct Button {
                            13824 ; 180  |        WORD wButtonEvent;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13825 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13826 ; 182  |};
                            13827 ; 183  |
                            13828 ; 184  |struct Message {
                            13829 ; 185  |        WORD wMsgLength;
                            13830 ; 186  |        WORD wMsgCommand;
                            13831 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13832 ; 188  |};
                            13833 ; 189  |
                            13834 ; 190  |union EventTypes {
                            13835 ; 191  |        struct CMessage msg;
                            13836 ; 192  |        struct Button Button ;
                            13837 ; 193  |        struct Message Message;
                            13838 ; 194  |};
                            13839 ; 195  |
                            13840 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13841 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13842 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13843 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13844 ; 200  |
                            13845 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13846 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13847 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13848 ; 204  |
                            13849 ; 205  |#if DEBUG
                            13850 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13851 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13852 ; 208  |#else 
                            13853 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13854 ; 210  |#define DebugBuildAssert(x)    
                            13855 ; 211  |#endif
                            13856 ; 212  |
                            13857 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13858 ; 214  |//  #pragma asm
                            13859 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13860 ; 216  |//  #pragma endasm
                            13861 ; 217  |
                            13862 ; 218  |
                            13863 ; 219  |#ifdef COLOR_262K
                            13864 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13865 ; 221  |#elif defined(COLOR_65K)
                            13866 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13867 ; 223  |#else
                            13868 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13869 ; 225  |#endif
                            13870 ; 226  |    
                            13871 ; 227  |#endif // #ifndef _TYPES_H
                            13872 
                            13874 
                            13875 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13876 ; 7    |
                            13877 ; 8    |//   SYSTEM STMP Registers 
                            13878 ; 9    |//  Last Edited 6.26.2003 M. Henson
                            13879 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13880 ; 11   |
                            13881 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                            13882 ; 13   |
                            13883 ; 14   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13884 ; 15   |
                            13885 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                            13886 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                            13887 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                            13888 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                            13889 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                            13890 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                            13891 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                            13892 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                            13893 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                            13894 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                            13895 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                            13896 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                            13897 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                            13898 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                            13899 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                            13900 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                            13901 ; 32   |
                            13902 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                            13903 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                            13904 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                            13905 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                            13906 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                            13907 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                            13908 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                            13909 ; 40   |
                            13910 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                            13911 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                            13912 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                            13913 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                            13914 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                            13915 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                            13916 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                            13917 ; 48   |
                            13918 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                            13919 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                            13920 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                            13921 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                            13922 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                            13923 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                            13924 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                            13925 ; 56   |
                            13926 ; 57   |typedef union               
                            13927 ; 58   |{
                            13928 ; 59   |    struct {
                            13929 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                            13930 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                            13931 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                            13932 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                            13933 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                            13934 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                            13935 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                            13936 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                            13937 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                            13938 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13939 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                            13940 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                            13941 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                            13942 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                            13943 ; 74   |    } B;
                            13944 ; 75   |   unsigned int I;
                            13945 ; 76   |        unsigned int U;
                            13946 ; 77   |} lradc_ctrl_type;
                            13947 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                            13948 ; 79   |
                            13949 ; 80   |
                            13950 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                            13951 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                            13952 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                            13953 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                            13954 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                            13955 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                            13956 ; 87   |
                            13957 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                            13958 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                            13959 ; 90   |
                            13960 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                            13961 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                            13962 ; 93   |
                            13963 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                            13964 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                            13965 ; 96   |
                            13966 ; 97   |
                            13967 ; 98   |typedef union               
                            13968 ; 99   |{
                            13969 ; 100  |    struct {
                            13970 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                            13971 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                            13972 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                            13973 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                            13974 ; 105  |    } B;
                            13975 ; 106  |    unsigned int I;
                            13976 ; 107  |} lradc_thrsh_type;
                            13977 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                            13978 ; 109  |
                            13979 ; 110  |
                            13980 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            13981 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                            13982 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                            13983 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                            13984 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                            13985 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                            13986 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                            13987 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                            13988 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                            13989 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                            13990 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13991 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                            13992 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                            13993 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                            13994 ; 125  |
                            13995 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                            13996 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                            13997 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                            13998 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                            13999 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                            14000 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                            14001 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                            14002 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                            14003 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                            14004 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                            14005 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                            14006 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                            14007 ; 138  |
                            14008 ; 139  |
                            14009 ; 140  |
                            14010 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                            14011 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                            14012 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                            14013 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                            14014 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                            14015 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                            14016 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                            14017 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                            14018 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                            14019 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                            14020 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                            14021 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                            14022 ; 153  |
                            14023 ; 154  |
                            14024 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                            14025 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                            14026 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                            14027 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                            14028 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                            14029 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                            14030 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                            14031 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                            14032 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                            14033 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                            14034 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                            14035 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                            14036 ; 167  |
                            14037 ; 168  |typedef union               
                            14038 ; 169  |{
                            14039 ; 170  |    struct {
                            14040 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14041 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                            14042 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                            14043 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                            14044 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                            14045 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                            14046 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                            14047 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                            14048 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                            14049 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                            14050 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                            14051 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                            14052 ; 183  |    } B;
                            14053 ; 184  |    unsigned int I;
                            14054 ; 185  |} lradc_result_type;
                            14055 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                            14056 ; 187  |
                            14057 ; 188  |
                            14058 ; 189  |
                            14059 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                            14060 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                            14061 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                            14062 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                            14063 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14064 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                            14065 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                            14066 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                            14067 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                            14068 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                            14069 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                            14070 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                            14071 ; 202  |
                            14072 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                            14073 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14074 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                            14075 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                            14076 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                            14077 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                            14078 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                            14079 ; 210  |
                            14080 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                            14081 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                            14082 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                            14083 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                            14084 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                            14085 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                            14086 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                            14087 ; 218  |
                            14088 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                            14089 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14090 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                            14091 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                            14092 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                            14093 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                            14094 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                            14095 ; 226  |
                            14096 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                            14097 ; 228  |
                            14098 ; 229  |
                            14099 ; 230  |
                            14100 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            14101 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                            14102 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14103 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                            14104 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14105 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                            14106 ; 237  |
                            14107 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14108 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14109 ; 240  |
                            14110 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                            14111 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                            14112 ; 243  |
                            14113 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            14114 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            14115 ; 246  |
                            14116 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                            14117 ; 248  |
                            14118 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                            14119 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                            14120 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                            14121 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                            14122 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                            14123 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                            14124 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                            14125 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                            14126 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                            14127 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                            14128 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                            14129 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                            14130 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                            14131 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                            14132 ; 263  |
                            14133 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                            14134 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                            14135 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                            14136 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                            14137 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                            14138 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                            14139 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                            14140 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                            14141 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                            14142 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                            14143 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                            14144 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                            14145 ; 276  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14146 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                            14147 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                            14148 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                            14149 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                            14150 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                            14151 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                            14152 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                            14153 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                            14154 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                            14155 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                            14156 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                            14157 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                            14158 ; 289  |
                            14159 ; 290  |
                            14160 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                            14161 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                            14162 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                            14163 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                            14164 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                            14165 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                            14166 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                            14167 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                            14168 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                            14169 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                            14170 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                            14171 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                            14172 ; 303  |
                            14173 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                            14174 ; 305  |
                            14175 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                            14176 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                            14177 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                            14178 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                            14179 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                            14180 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                            14181 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                            14182 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                            14183 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                            14184 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                            14185 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                            14186 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                            14187 ; 318  |
                            14188 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                            14189 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                            14190 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                            14191 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                            14192 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                            14193 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                            14194 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14195 ; 326  |
                            14196 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                            14197 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                            14198 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                            14199 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                            14200 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                            14201 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                            14202 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                            14203 ; 334  |
                            14204 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                            14205 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                            14206 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                            14207 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                            14208 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                            14209 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                            14210 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                            14211 ; 342  |
                            14212 ; 343  |
                            14213 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                            14214 ; 345  |
                            14215 ; 346  |
                            14216 ; 347  |
                            14217 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                            14218 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                            14219 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                            14220 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                            14221 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                            14222 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                            14223 ; 354  |
                            14224 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                            14225 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                            14226 ; 357  |
                            14227 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                            14228 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                            14229 ; 360  |
                            14230 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                            14231 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                            14232 ; 363  |
                            14233 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                            14234 ; 365  |
                            14235 ; 366  |
                            14236 ; 367  |
                            14237 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                            14238 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14239 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                            14240 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                            14241 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                            14242 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                            14243 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                            14244 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                            14245 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                            14246 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                            14247 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                            14248 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                            14249 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                            14250 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                            14251 ; 382  |
                            14252 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                            14253 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                            14254 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                            14255 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                            14256 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                            14257 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                            14258 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                            14259 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                            14260 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                            14261 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                            14262 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                            14263 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                            14264 ; 395  |
                            14265 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                            14266 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                            14267 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                            14268 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                            14269 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                            14270 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                            14271 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                            14272 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                            14273 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                            14274 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                            14275 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                            14276 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                            14277 ; 408  |
                            14278 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                            14279 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                            14280 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                            14281 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                            14282 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                            14283 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                            14284 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                            14285 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                            14286 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                            14287 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                            14288 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14289 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                            14290 ; 421  |
                            14291 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                            14292 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14293 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14294 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14295 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14296 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14297 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14298 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14299 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                            14300 ; 431  |#define HW_LRADC_RES_REF_0                              80
                            14301 ; 432  |#define HW_LRADC_RES_REF_1                              77
                            14302 ; 433  |#define HW_LRADC_RES_REF_2                              100
                            14303 ; 434  |#define HW_LRADC_RES_REF_3                              129
                            14304 ; 435  |#define HW_LRADC_RES_REF_4                              160
                            14305 ; 436  |#define HW_LRADC_RES_REF_5                              154
                            14306 ; 437  |#define HW_LRADC_RES_REF_6                              200
                            14307 ; 438  |#define HW_LRADC_RES_REF_7                              258
                            14308 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                            14309 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                            14310 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                            14311 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                            14312 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                            14313 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                            14314 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                            14315 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                            14316 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                            14317 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                            14318 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                            14319 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                            14320 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                            14321 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                            14322 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                            14323 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                            14324 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                            14325 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                            14326 ; 457  |
                            14327 ; 458  |//Needed by button.asm
                            14328 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                            14329 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                            14330 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                            14331 ; 462  |
                            14332 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                            14333 ; 464  |
                            14334 ; 465  |#endif
                            14335 ; 466  |
                            14336 ; 467  |
                            14337 
                            14339 
                            14340 ; 27   |#include "regspwm.h"
                            14341 
                            14343 
                            14344 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14345 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14346 ; 3    |// Filename: regspwm.inc
                            14347 ; 4    |// Description: Register definitions for PWM interface
                            14348 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14349 ; 6    |// The following naming conventions are followed in this file.
                            14350 ; 7    |// All registers are named using the format...
                            14351 ; 8    |//     HW_<module>_<regname>
                            14352 ; 9    |// where <module> is the module name which can be any of the following...
                            14353 ; 10   |//     USB20
                            14354 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14355 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14356 ; 13   |// that module)
                            14357 ; 14   |// <regname> is the specific register within that module
                            14358 ; 15   |// We also define the following...
                            14359 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14360 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14361 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14362 ; 19   |// which does something else, and
                            14363 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14364 ; 21   |// which does something else.
                            14365 ; 22   |// Other rules
                            14366 ; 23   |//     All caps
                            14367 ; 24   |//     Numeric identifiers start at 0
                            14368 ; 25   |#if !(defined(regspwminc))
                            14369 ; 26   |#define regspwminc 1
                            14370 ; 27   |
                            14371 ; 28   |#include "types.h"
                            14372 
                            14374 
                            14375 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14376 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14377 ; 3    |//
                            14378 ; 4    |// Filename: types.h
                            14379 ; 5    |// Description: Standard data types
                            14380 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14381 ; 7    |
                            14382 ; 8    |#ifndef _TYPES_H
                            14383 ; 9    |#define _TYPES_H
                            14384 ; 10   |
                            14385 ; 11   |// TODO:  move this outta here!
                            14386 ; 12   |#if !defined(NOERROR)
                            14387 ; 13   |#define NOERROR 0
                            14388 ; 14   |#define SUCCESS 0
                            14389 ; 15   |#endif 
                            14390 ; 16   |#if !defined(SUCCESS)
                            14391 ; 17   |#define SUCCESS  0
                            14392 ; 18   |#endif
                            14393 ; 19   |#if !defined(ERROR)
                            14394 ; 20   |#define ERROR   -1
                            14395 ; 21   |#endif
                            14396 ; 22   |#if !defined(FALSE)
                            14397 ; 23   |#define FALSE 0
                            14398 ; 24   |#endif
                            14399 ; 25   |#if !defined(TRUE)
                            14400 ; 26   |#define TRUE  1
                            14401 ; 27   |#endif
                            14402 ; 28   |
                            14403 ; 29   |#if !defined(NULL)
                            14404 ; 30   |#define NULL 0
                            14405 ; 31   |#endif
                            14406 ; 32   |
                            14407 ; 33   |#define MAX_INT     0x7FFFFF
                            14408 ; 34   |#define MAX_LONG    0x7FFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14409 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14410 ; 36   |#define MAX_ULONG   (-1) 
                            14411 ; 37   |
                            14412 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14413 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14414 ; 40   |
                            14415 ; 41   |
                            14416 ; 42   |#define BYTE    unsigned char       // btVarName
                            14417 ; 43   |#define CHAR    signed char         // cVarName
                            14418 ; 44   |#define USHORT  unsigned short      // usVarName
                            14419 ; 45   |#define SHORT   unsigned short      // sVarName
                            14420 ; 46   |#define WORD    unsigned int        // wVarName
                            14421 ; 47   |#define INT     signed int          // iVarName
                            14422 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14423 ; 49   |#define LONG    signed long         // lVarName
                            14424 ; 50   |#define BOOL    unsigned int        // bVarName
                            14425 ; 51   |#define FRACT   _fract              // frVarName
                            14426 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14427 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14428 ; 54   |#define FLOAT   float               // fVarName
                            14429 ; 55   |#define DBL     double              // dVarName
                            14430 ; 56   |#define ENUM    enum                // eVarName
                            14431 ; 57   |#define CMX     _complex            // cmxVarName
                            14432 ; 58   |typedef WORD UCS3;                   // 
                            14433 ; 59   |
                            14434 ; 60   |#define UINT16  unsigned short
                            14435 ; 61   |#define UINT8   unsigned char   
                            14436 ; 62   |#define UINT32  unsigned long
                            14437 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14438 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14439 ; 65   |#define WCHAR   UINT16
                            14440 ; 66   |
                            14441 ; 67   |//UINT128 is 16 bytes or 6 words
                            14442 ; 68   |typedef struct UINT128_3500 {   
                            14443 ; 69   |    int val[6];     
                            14444 ; 70   |} UINT128_3500;
                            14445 ; 71   |
                            14446 ; 72   |#define UINT128   UINT128_3500
                            14447 ; 73   |
                            14448 ; 74   |// Little endian word packed byte strings:   
                            14449 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14450 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14451 ; 77   |// Little endian word packed byte strings:   
                            14452 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14453 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14454 ; 80   |
                            14455 ; 81   |// Declare Memory Spaces To Use When Coding
                            14456 ; 82   |// A. Sector Buffers
                            14457 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14458 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14459 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14460 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14461 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14462 ; 88   |// B. Media DDI Memory
                            14463 ; 89   |#define MEDIA_DDI_MEM _Y
                            14464 ; 90   |
                            14465 ; 91   |
                            14466 ; 92   |
                            14467 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14468 ; 94   |// Examples of circular pointers:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14469 ; 95   |//    INT CIRC cpiVarName
                            14470 ; 96   |//    DWORD CIRC cpdwVarName
                            14471 ; 97   |
                            14472 ; 98   |#define RETCODE INT                 // rcVarName
                            14473 ; 99   |
                            14474 ; 100  |// generic bitfield structure
                            14475 ; 101  |struct Bitfield {
                            14476 ; 102  |    unsigned int B0  :1;
                            14477 ; 103  |    unsigned int B1  :1;
                            14478 ; 104  |    unsigned int B2  :1;
                            14479 ; 105  |    unsigned int B3  :1;
                            14480 ; 106  |    unsigned int B4  :1;
                            14481 ; 107  |    unsigned int B5  :1;
                            14482 ; 108  |    unsigned int B6  :1;
                            14483 ; 109  |    unsigned int B7  :1;
                            14484 ; 110  |    unsigned int B8  :1;
                            14485 ; 111  |    unsigned int B9  :1;
                            14486 ; 112  |    unsigned int B10 :1;
                            14487 ; 113  |    unsigned int B11 :1;
                            14488 ; 114  |    unsigned int B12 :1;
                            14489 ; 115  |    unsigned int B13 :1;
                            14490 ; 116  |    unsigned int B14 :1;
                            14491 ; 117  |    unsigned int B15 :1;
                            14492 ; 118  |    unsigned int B16 :1;
                            14493 ; 119  |    unsigned int B17 :1;
                            14494 ; 120  |    unsigned int B18 :1;
                            14495 ; 121  |    unsigned int B19 :1;
                            14496 ; 122  |    unsigned int B20 :1;
                            14497 ; 123  |    unsigned int B21 :1;
                            14498 ; 124  |    unsigned int B22 :1;
                            14499 ; 125  |    unsigned int B23 :1;
                            14500 ; 126  |};
                            14501 ; 127  |
                            14502 ; 128  |union BitInt {
                            14503 ; 129  |        struct Bitfield B;
                            14504 ; 130  |        int        I;
                            14505 ; 131  |};
                            14506 ; 132  |
                            14507 ; 133  |#define MAX_MSG_LENGTH 10
                            14508 ; 134  |struct CMessage
                            14509 ; 135  |{
                            14510 ; 136  |        unsigned int m_uLength;
                            14511 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            14512 ; 138  |};
                            14513 ; 139  |
                            14514 ; 140  |typedef struct {
                            14515 ; 141  |    WORD m_wLength;
                            14516 ; 142  |    WORD m_wMessage;
                            14517 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            14518 ; 144  |} Message;
                            14519 ; 145  |
                            14520 ; 146  |struct MessageQueueDescriptor
                            14521 ; 147  |{
                            14522 ; 148  |        int *m_pBase;
                            14523 ; 149  |        int m_iModulo;
                            14524 ; 150  |        int m_iSize;
                            14525 ; 151  |        int *m_pHead;
                            14526 ; 152  |        int *m_pTail;
                            14527 ; 153  |};
                            14528 ; 154  |
                            14529 ; 155  |struct ModuleEntry
                            14530 ; 156  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14531 ; 157  |    int m_iSignaledEventMask;
                            14532 ; 158  |    int m_iWaitEventMask;
                            14533 ; 159  |    int m_iResourceOfCode;
                            14534 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            14535 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            14536 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            14537 ; 163  |    int m_uTimeOutHigh;
                            14538 ; 164  |    int m_uTimeOutLow;
                            14539 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            14540 ; 166  |};
                            14541 ; 167  |
                            14542 ; 168  |union WaitMask{
                            14543 ; 169  |    struct B{
                            14544 ; 170  |        unsigned int m_bNone     :1;
                            14545 ; 171  |        unsigned int m_bMessage  :1;
                            14546 ; 172  |        unsigned int m_bTimer    :1;
                            14547 ; 173  |        unsigned int m_bButton   :1;
                            14548 ; 174  |    } B;
                            14549 ; 175  |    int I;
                            14550 ; 176  |} ;
                            14551 ; 177  |
                            14552 ; 178  |
                            14553 ; 179  |struct Button {
                            14554 ; 180  |        WORD wButtonEvent;
                            14555 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            14556 ; 182  |};
                            14557 ; 183  |
                            14558 ; 184  |struct Message {
                            14559 ; 185  |        WORD wMsgLength;
                            14560 ; 186  |        WORD wMsgCommand;
                            14561 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            14562 ; 188  |};
                            14563 ; 189  |
                            14564 ; 190  |union EventTypes {
                            14565 ; 191  |        struct CMessage msg;
                            14566 ; 192  |        struct Button Button ;
                            14567 ; 193  |        struct Message Message;
                            14568 ; 194  |};
                            14569 ; 195  |
                            14570 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            14571 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            14572 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            14573 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            14574 ; 200  |
                            14575 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            14576 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            14577 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            14578 ; 204  |
                            14579 ; 205  |#if DEBUG
                            14580 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            14581 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            14582 ; 208  |#else 
                            14583 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            14584 ; 210  |#define DebugBuildAssert(x)    
                            14585 ; 211  |#endif
                            14586 ; 212  |
                            14587 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            14588 ; 214  |//  #pragma asm
                            14589 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            14590 ; 216  |//  #pragma endasm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14591 ; 217  |
                            14592 ; 218  |
                            14593 ; 219  |#ifdef COLOR_262K
                            14594 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            14595 ; 221  |#elif defined(COLOR_65K)
                            14596 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            14597 ; 223  |#else
                            14598 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            14599 ; 225  |#endif
                            14600 ; 226  |    
                            14601 ; 227  |#endif // #ifndef _TYPES_H
                            14602 
                            14604 
                            14605 ; 29   |
                            14606 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14607 ; 31   |//   Pulse Width Modulator STMP Registers 
                            14608 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            14609 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                            14610 ; 34   |
                            14611 ; 35   |
                            14612 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            14613 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                            14614 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                            14615 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                            14616 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                            14617 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                            14618 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                            14619 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                            14620 ; 44   |
                            14621 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                            14622 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                            14623 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                            14624 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                            14625 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                            14626 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
                            14627 ; 51   |
                            14628 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                            14629 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                            14630 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                            14631 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                            14632 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                            14633 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                            14634 ; 58   |
                            14635 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                            14636 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                            14637 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                            14638 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                            14639 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                            14640 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                            14641 ; 65   |
                            14642 ; 66   |typedef union               
                            14643 ; 67   |{
                            14644 ; 68   |    struct {
                            14645 ; 69   |        int PWM0_EN                    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14646 ; 70   |        int PWM1_EN                    :1;
                            14647 ; 71   |        int PWM2_EN                    :1;
                            14648 ; 72   |        int PWM3_EN                    :1;
                            14649 ; 73   |        int RSVD0                      :4;
                            14650 ; 74   |        int CDIV                       :2;
                            14651 ; 75   |        int RSVD1                      :13;
                            14652 ; 76   |        int MSTR_EN                    :1;
                            14653 ; 77   |    } B;
                            14654 ; 78   |    int I;
                            14655 ; 79   |} pwmcsr_type;
                            14656 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                            14657 ; 81   |
                            14658 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                            14659 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                            14660 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                            14661 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                            14662 ; 86   |
                            14663 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                            14664 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                            14665 ; 89   |
                            14666 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                            14667 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                            14668 ; 92   |
                            14669 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                            14670 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                            14671 ; 95   |
                            14672 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                            14673 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                            14674 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                            14675 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                            14676 ; 100  |
                            14677 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                            14678 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                            14679 ; 103  |
                            14680 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                            14681 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                            14682 ; 106  |
                            14683 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                            14684 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                            14685 ; 109  |
                            14686 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                            14687 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                            14688 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                            14689 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                            14690 ; 114  |
                            14691 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                            14692 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                            14693 ; 117  |
                            14694 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                            14695 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                            14696 ; 120  |
                            14697 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                            14698 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                            14699 ; 123  |
                            14700 ; 124  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14701 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                            14702 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                            14703 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                            14704 ; 128  |
                            14705 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                            14706 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                            14707 ; 131  |
                            14708 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                            14709 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                            14710 ; 134  |
                            14711 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                            14712 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                            14713 ; 137  |
                            14714 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            14715 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                            14716 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                            14717 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                            14718 ; 142  |
                            14719 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                            14720 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                            14721 ; 145  |
                            14722 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                            14723 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                            14724 ; 148  |
                            14725 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                            14726 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                            14727 ; 151  |
                            14728 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            14729 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                            14730 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                            14731 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                            14732 ; 156  |
                            14733 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
                            14734 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                            14735 ; 159  |
                            14736 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                            14737 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                            14738 ; 162  |
                            14739 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                            14740 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                            14741 ; 165  |
                            14742 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                            14743 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                            14744 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                            14745 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                            14746 ; 170  |
                            14747 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                            14748 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                            14749 ; 173  |
                            14750 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                            14751 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                            14752 ; 176  |
                            14753 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                            14754 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14755 ; 179  |
                            14756 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                            14757 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                            14758 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                            14759 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                            14760 ; 184  |
                            14761 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                            14762 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                            14763 ; 187  |
                            14764 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                            14765 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                            14766 ; 190  |
                            14767 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                            14768 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                            14769 ; 193  |
                            14770 ; 194  |typedef union               
                            14771 ; 195  |{
                            14772 ; 196  |    struct {
                            14773 ; 197  |       int ACTIVE                    :12;
                            14774 ; 198  |       int INACTIVE                  :12;
                            14775 ; 199  |    } B;
                            14776 ; 200  |    int I;
                            14777 ; 201  |} pwmchan_type;
                            14778 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                            14779 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                            14780 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                            14781 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                            14782 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                            14783 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
                            14784 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                            14785 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                            14786 ; 210  |
                            14787 ; 211  |#endif
                            14788 ; 212  |
                            14789 ; 213  |
                            14790 ; 214  |
                            14791 ; 215  |
                            14792 
                            14794 
                            14795 ; 28   |#include "regsrevision.h"
                            14796 
                            14798 
                            14799 ; 1    |#if !(defined(__HW_REVR))
                            14800 ; 2    |#define __HW_REVR 1
                            14801 ; 3    |
                            14802 ; 4    |
                            14803 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                            14804 ; 6    |
                            14805 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                            14806 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                            14807 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                            14808 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14809 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                            14810 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                            14811 ; 13   |
                            14812 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                            14813 ; 15   |
                            14814 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                            14815 ; 17   |
                            14816 ; 18   |
                            14817 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                            14818 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                            14819 ; 21   |//  June15 2004: C struct updated to be correct: 
                            14820 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                            14821 ; 23   |typedef union               
                            14822 ; 24   |{
                            14823 ; 25   |    struct {
                            14824 ; 26   |        unsigned RMN    :5;     //Minor Revision
                            14825 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                            14826 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                            14827 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                            14828 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                            14829 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                            14830 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                            14831 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                            14832 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                            14833 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                            14834 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                            14835 ; 37   |        unsigned RMJ    :16;    //Major Revision
                            14836 ; 38   |    } B;
                            14837 ; 39   |
                            14838 ; 40   |    int I;
                            14839 ; 41   |
                            14840 ; 42   |} revr_type;
                            14841 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                            14842 ; 44   |
                            14843 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                            14844 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                            14845 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                            14846 ; 48   |
                            14847 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                            14848 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                            14849 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                            14850 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                            14851 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                            14852 ; 54   |
                            14853 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                            14854 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                            14855 ; 57   |
                            14856 ; 58   |#endif //!@def(__HW_REVR)
                            14857 ; 59   |
                            14858 
                            14860 
                            14861 ; 29   |#include "regsrtc.h"
                            14862 
                            14864 
                            14865 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            14866 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14867 ; 3    |// Filename: regsrtc.inc
                            14868 ; 4    |// Description: Register definitions for RTC interface
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14869 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            14870 ; 6    |// The following naming conventions are followed in this file.
                            14871 ; 7    |// All registers are named using the format...
                            14872 ; 8    |//     HW_<module>_<regname>
                            14873 ; 9    |// where <module> is the module name which can be any of the following...
                            14874 ; 10   |//     USB20
                            14875 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            14876 ; 12   |// module name includes a number starting from 0 for the first instance of
                            14877 ; 13   |// that module)
                            14878 ; 14   |// <regname> is the specific register within that module
                            14879 ; 15   |// We also define the following...
                            14880 ; 16   |//     HW_<module>_<regname>_BITPOS
                            14881 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            14882 ; 18   |//     HW_<module>_<regname>_SETMASK
                            14883 ; 19   |// which does something else, and
                            14884 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            14885 ; 21   |// which does something else.
                            14886 ; 22   |// Other rules
                            14887 ; 23   |//     All caps
                            14888 ; 24   |//     Numeric identifiers start at 0
                            14889 ; 25   |#if !(defined(regsrtcinc))
                            14890 ; 26   |#define regsrtcinc 1
                            14891 ; 27   |
                            14892 ; 28   |#include "types.h"
                            14893 
                            14895 
                            14896 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            14897 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            14898 ; 3    |//
                            14899 ; 4    |// Filename: types.h
                            14900 ; 5    |// Description: Standard data types
                            14901 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            14902 ; 7    |
                            14903 ; 8    |#ifndef _TYPES_H
                            14904 ; 9    |#define _TYPES_H
                            14905 ; 10   |
                            14906 ; 11   |// TODO:  move this outta here!
                            14907 ; 12   |#if !defined(NOERROR)
                            14908 ; 13   |#define NOERROR 0
                            14909 ; 14   |#define SUCCESS 0
                            14910 ; 15   |#endif 
                            14911 ; 16   |#if !defined(SUCCESS)
                            14912 ; 17   |#define SUCCESS  0
                            14913 ; 18   |#endif
                            14914 ; 19   |#if !defined(ERROR)
                            14915 ; 20   |#define ERROR   -1
                            14916 ; 21   |#endif
                            14917 ; 22   |#if !defined(FALSE)
                            14918 ; 23   |#define FALSE 0
                            14919 ; 24   |#endif
                            14920 ; 25   |#if !defined(TRUE)
                            14921 ; 26   |#define TRUE  1
                            14922 ; 27   |#endif
                            14923 ; 28   |
                            14924 ; 29   |#if !defined(NULL)
                            14925 ; 30   |#define NULL 0
                            14926 ; 31   |#endif
                            14927 ; 32   |
                            14928 ; 33   |#define MAX_INT     0x7FFFFF
                            14929 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            14930 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            14931 ; 36   |#define MAX_ULONG   (-1) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14932 ; 37   |
                            14933 ; 38   |#define WORD_SIZE   24              // word size in bits
                            14934 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            14935 ; 40   |
                            14936 ; 41   |
                            14937 ; 42   |#define BYTE    unsigned char       // btVarName
                            14938 ; 43   |#define CHAR    signed char         // cVarName
                            14939 ; 44   |#define USHORT  unsigned short      // usVarName
                            14940 ; 45   |#define SHORT   unsigned short      // sVarName
                            14941 ; 46   |#define WORD    unsigned int        // wVarName
                            14942 ; 47   |#define INT     signed int          // iVarName
                            14943 ; 48   |#define DWORD   unsigned long       // dwVarName
                            14944 ; 49   |#define LONG    signed long         // lVarName
                            14945 ; 50   |#define BOOL    unsigned int        // bVarName
                            14946 ; 51   |#define FRACT   _fract              // frVarName
                            14947 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            14948 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            14949 ; 54   |#define FLOAT   float               // fVarName
                            14950 ; 55   |#define DBL     double              // dVarName
                            14951 ; 56   |#define ENUM    enum                // eVarName
                            14952 ; 57   |#define CMX     _complex            // cmxVarName
                            14953 ; 58   |typedef WORD UCS3;                   // 
                            14954 ; 59   |
                            14955 ; 60   |#define UINT16  unsigned short
                            14956 ; 61   |#define UINT8   unsigned char   
                            14957 ; 62   |#define UINT32  unsigned long
                            14958 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14959 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            14960 ; 65   |#define WCHAR   UINT16
                            14961 ; 66   |
                            14962 ; 67   |//UINT128 is 16 bytes or 6 words
                            14963 ; 68   |typedef struct UINT128_3500 {   
                            14964 ; 69   |    int val[6];     
                            14965 ; 70   |} UINT128_3500;
                            14966 ; 71   |
                            14967 ; 72   |#define UINT128   UINT128_3500
                            14968 ; 73   |
                            14969 ; 74   |// Little endian word packed byte strings:   
                            14970 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14971 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14972 ; 77   |// Little endian word packed byte strings:   
                            14973 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            14974 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            14975 ; 80   |
                            14976 ; 81   |// Declare Memory Spaces To Use When Coding
                            14977 ; 82   |// A. Sector Buffers
                            14978 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            14979 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            14980 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            14981 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            14982 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            14983 ; 88   |// B. Media DDI Memory
                            14984 ; 89   |#define MEDIA_DDI_MEM _Y
                            14985 ; 90   |
                            14986 ; 91   |
                            14987 ; 92   |
                            14988 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            14989 ; 94   |// Examples of circular pointers:
                            14990 ; 95   |//    INT CIRC cpiVarName
                            14991 ; 96   |//    DWORD CIRC cpdwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14992 ; 97   |
                            14993 ; 98   |#define RETCODE INT                 // rcVarName
                            14994 ; 99   |
                            14995 ; 100  |// generic bitfield structure
                            14996 ; 101  |struct Bitfield {
                            14997 ; 102  |    unsigned int B0  :1;
                            14998 ; 103  |    unsigned int B1  :1;
                            14999 ; 104  |    unsigned int B2  :1;
                            15000 ; 105  |    unsigned int B3  :1;
                            15001 ; 106  |    unsigned int B4  :1;
                            15002 ; 107  |    unsigned int B5  :1;
                            15003 ; 108  |    unsigned int B6  :1;
                            15004 ; 109  |    unsigned int B7  :1;
                            15005 ; 110  |    unsigned int B8  :1;
                            15006 ; 111  |    unsigned int B9  :1;
                            15007 ; 112  |    unsigned int B10 :1;
                            15008 ; 113  |    unsigned int B11 :1;
                            15009 ; 114  |    unsigned int B12 :1;
                            15010 ; 115  |    unsigned int B13 :1;
                            15011 ; 116  |    unsigned int B14 :1;
                            15012 ; 117  |    unsigned int B15 :1;
                            15013 ; 118  |    unsigned int B16 :1;
                            15014 ; 119  |    unsigned int B17 :1;
                            15015 ; 120  |    unsigned int B18 :1;
                            15016 ; 121  |    unsigned int B19 :1;
                            15017 ; 122  |    unsigned int B20 :1;
                            15018 ; 123  |    unsigned int B21 :1;
                            15019 ; 124  |    unsigned int B22 :1;
                            15020 ; 125  |    unsigned int B23 :1;
                            15021 ; 126  |};
                            15022 ; 127  |
                            15023 ; 128  |union BitInt {
                            15024 ; 129  |        struct Bitfield B;
                            15025 ; 130  |        int        I;
                            15026 ; 131  |};
                            15027 ; 132  |
                            15028 ; 133  |#define MAX_MSG_LENGTH 10
                            15029 ; 134  |struct CMessage
                            15030 ; 135  |{
                            15031 ; 136  |        unsigned int m_uLength;
                            15032 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15033 ; 138  |};
                            15034 ; 139  |
                            15035 ; 140  |typedef struct {
                            15036 ; 141  |    WORD m_wLength;
                            15037 ; 142  |    WORD m_wMessage;
                            15038 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15039 ; 144  |} Message;
                            15040 ; 145  |
                            15041 ; 146  |struct MessageQueueDescriptor
                            15042 ; 147  |{
                            15043 ; 148  |        int *m_pBase;
                            15044 ; 149  |        int m_iModulo;
                            15045 ; 150  |        int m_iSize;
                            15046 ; 151  |        int *m_pHead;
                            15047 ; 152  |        int *m_pTail;
                            15048 ; 153  |};
                            15049 ; 154  |
                            15050 ; 155  |struct ModuleEntry
                            15051 ; 156  |{
                            15052 ; 157  |    int m_iSignaledEventMask;
                            15053 ; 158  |    int m_iWaitEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15054 ; 159  |    int m_iResourceOfCode;
                            15055 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15056 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15057 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15058 ; 163  |    int m_uTimeOutHigh;
                            15059 ; 164  |    int m_uTimeOutLow;
                            15060 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15061 ; 166  |};
                            15062 ; 167  |
                            15063 ; 168  |union WaitMask{
                            15064 ; 169  |    struct B{
                            15065 ; 170  |        unsigned int m_bNone     :1;
                            15066 ; 171  |        unsigned int m_bMessage  :1;
                            15067 ; 172  |        unsigned int m_bTimer    :1;
                            15068 ; 173  |        unsigned int m_bButton   :1;
                            15069 ; 174  |    } B;
                            15070 ; 175  |    int I;
                            15071 ; 176  |} ;
                            15072 ; 177  |
                            15073 ; 178  |
                            15074 ; 179  |struct Button {
                            15075 ; 180  |        WORD wButtonEvent;
                            15076 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15077 ; 182  |};
                            15078 ; 183  |
                            15079 ; 184  |struct Message {
                            15080 ; 185  |        WORD wMsgLength;
                            15081 ; 186  |        WORD wMsgCommand;
                            15082 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15083 ; 188  |};
                            15084 ; 189  |
                            15085 ; 190  |union EventTypes {
                            15086 ; 191  |        struct CMessage msg;
                            15087 ; 192  |        struct Button Button ;
                            15088 ; 193  |        struct Message Message;
                            15089 ; 194  |};
                            15090 ; 195  |
                            15091 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15092 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15093 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15094 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15095 ; 200  |
                            15096 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15097 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15098 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15099 ; 204  |
                            15100 ; 205  |#if DEBUG
                            15101 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15102 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15103 ; 208  |#else 
                            15104 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15105 ; 210  |#define DebugBuildAssert(x)    
                            15106 ; 211  |#endif
                            15107 ; 212  |
                            15108 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15109 ; 214  |//  #pragma asm
                            15110 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            15111 ; 216  |//  #pragma endasm
                            15112 ; 217  |
                            15113 ; 218  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15114 ; 219  |#ifdef COLOR_262K
                            15115 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15116 ; 221  |#elif defined(COLOR_65K)
                            15117 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15118 ; 223  |#else
                            15119 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15120 ; 225  |#endif
                            15121 ; 226  |    
                            15122 ; 227  |#endif // #ifndef _TYPES_H
                            15123 
                            15125 
                            15126 ; 29   |
                            15127 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15128 ; 31   |
                            15129 ; 32   |//   RTC STMP Registers 
                            15130 ; 33   |//   Edited 2/26/2002 J. Ferrara
                            15131 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15132 ; 35   |
                            15133 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                            15134 ; 37   |
                            15135 ; 38   |
                            15136 ; 39   |
                            15137 ; 40   |
                            15138 ; 41   |
                            15139 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                            15140 ; 43   |
                            15141 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                            15142 ; 45   |
                            15143 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                            15144 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                            15145 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                            15146 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                            15147 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                            15148 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
                            15149 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                            15150 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                            15151 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                            15152 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                            15153 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                            15154 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                            15155 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                            15156 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                            15157 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                            15158 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                            15159 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                            15160 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                            15161 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                            15162 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                            15163 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                            15164 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                            15165 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                            15166 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                            15167 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                            15168 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                            15169 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                            15170 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                            15171 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                            15172 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15173 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                            15174 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                            15175 ; 78   |
                            15176 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                            15177 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                            15178 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                            15179 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                            15180 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                            15181 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                            15182 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                            15183 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                            15184 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                            15185 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                            15186 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                            15187 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                            15188 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                            15189 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                            15190 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                            15191 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                            15192 ; 95   |
                            15193 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
                            15194 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                            15195 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                            15196 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                            15197 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                            15198 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                            15199 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                            15200 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                            15201 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                            15202 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                            15203 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                            15204 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                            15205 ; 108  |
                            15206 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                            15207 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                            15208 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                            15209 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                            15210 ; 113  |
                            15211 ; 114  |
                            15212 ; 115  |typedef union               
                            15213 ; 116  |{
                            15214 ; 117  |    struct {
                            15215 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                            15216 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                            15217 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15218 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                            15219 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                            15220 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                            15221 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                            15222 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                            15223 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                            15224 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                            15225 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                            15226 ; 129  |    } B;
                            15227 ; 130  |    int I;
                            15228 ; 131  |    unsigned int U;
                            15229 ; 132  |} rtc_csr_type;
                            15230 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                            15231 ; 134  |
                            15232 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            15233 ; 136  |
                            15234 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                            15235 ; 138  |
                            15236 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                            15237 ; 140  |
                            15238 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                            15239 ; 142  |
                            15240 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                            15241 ; 144  |
                            15242 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                            15243 ; 146  |
                            15244 ; 147  |typedef union               
                            15245 ; 148  |{
                            15246 ; 149  |    struct {
                            15247 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                            15248 ; 151  |    } B;
                            15249 ; 152  |    int I;
                            15250 ; 153  |    unsigned int U;
                            15251 ; 154  |} rtc_mseconds0_type;
                            15252 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                            15253 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                            15254 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                            15255 ; 158  |
                            15256 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                            15257 ; 160  |
                            15258 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                            15259 ; 162  |
                            15260 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                            15261 ; 164  |
                            15262 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                            15263 ; 166  |
                            15264 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                            15265 ; 168  |
                            15266 ; 169  |typedef union               
                            15267 ; 170  |{
                            15268 ; 171  |    struct {
                            15269 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                            15270 ; 173  |    } B;
                            15271 ; 174  |    int I;
                            15272 ; 175  |    unsigned int U;
                            15273 ; 176  |} rtc_mseconds1_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15274 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                            15275 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                            15276 ; 179  |
                            15277 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                            15278 ; 181  |#define HW_RTC_UP_OFFSET 2
                            15279 ; 182  |
                            15280 ; 183  |
                            15281 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                            15282 ; 185  |
                            15283 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                            15284 ; 187  |
                            15285 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                            15286 ; 189  |
                            15287 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                            15288 ; 191  |
                            15289 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                            15290 ; 193  |
                            15291 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                            15292 ; 195  |
                            15293 ; 196  |typedef union               
                            15294 ; 197  |{
                            15295 ; 198  |    struct {
                            15296 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                            15297 ; 200  |    } B;
                            15298 ; 201  |    int I;
                            15299 ; 202  |    unsigned int U;
                            15300 ; 203  |} rtc_watchdog_type;
                            15301 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                            15302 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            15303 ; 206  |
                            15304 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                            15305 ; 208  |
                            15306 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                            15307 ; 210  |
                            15308 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                            15309 ; 212  |
                            15310 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                            15311 ; 214  |
                            15312 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                            15313 ; 216  |
                            15314 ; 217  |typedef union               
                            15315 ; 218  |{
                            15316 ; 219  |    struct {
                            15317 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                            15318 ; 221  |    } B;
                            15319 ; 222  |    int I;
                            15320 ; 223  |    unsigned int U;
                            15321 ; 224  |} rtc_alarm0_type;
                            15322 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                            15323 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                            15324 ; 227  |
                            15325 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                            15326 ; 229  |
                            15327 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                            15328 ; 231  |
                            15329 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                            15330 ; 233  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15331 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                            15332 ; 235  |
                            15333 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                            15334 ; 237  |
                            15335 ; 238  |typedef union               
                            15336 ; 239  |{
                            15337 ; 240  |    struct {
                            15338 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                            15339 ; 242  |    } B;
                            15340 ; 243  |    int I;
                            15341 ; 244  |    unsigned int U;
                            15342 ; 245  |} rtc_alarm1_type;
                            15343 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                            15344 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            15345 ; 248  |
                            15346 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                            15347 ; 250  |
                            15348 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                            15349 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                            15350 ; 253  |
                            15351 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                            15352 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                            15353 ; 256  |
                            15354 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                            15355 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                            15356 ; 259  |
                            15357 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                            15358 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                            15359 ; 262  |
                            15360 ; 263  |typedef union               
                            15361 ; 264  |{
                            15362 ; 265  |    struct {
                            15363 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
                            15364 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                            15365 ; 268  |    } B;
                            15366 ; 269  |    int I;
                            15367 ; 270  |    unsigned int U;
                            15368 ; 271  |} rtc_xtaldivide_type;
                            15369 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                            15370 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                            15371 ; 274  |
                            15372 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                            15373 ; 276  |
                            15374 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                            15375 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                            15376 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                            15377 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                            15378 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                            15379 ; 282  |
                            15380 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                            15381 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                            15382 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                            15383 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                            15384 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                            15385 ; 288  |
                            15386 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15387 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                            15388 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                            15389 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                            15390 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                            15391 ; 294  |
                            15392 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                            15393 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                            15394 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                            15395 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                            15396 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                            15397 ; 300  |
                            15398 ; 301  |typedef union               
                            15399 ; 302  |{
                            15400 ; 303  |   struct {
                            15401 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                            15402 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                            15403 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                            15404 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                            15405 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                            15406 ; 309  |   } B;
                            15407 ; 310  |    int I;
                            15408 ; 311  |    unsigned int U;
                            15409 ; 312  |} rtc_PERSISTENT0_type;
                            15410 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                            15411 ; 314  |
                            15412 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                            15413 ; 316  |
                            15414 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                            15415 ; 318  |
                            15416 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                            15417 ; 320  |
                            15418 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                            15419 ; 322  |
                            15420 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                            15421 ; 324  |
                            15422 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                            15423 ; 326  |
                            15424 ; 327  |
                            15425 ; 328  |typedef union               
                            15426 ; 329  |{
                            15427 ; 330  |    struct {
                            15428 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                            15429 ; 332  |    } B;
                            15430 ; 333  |    int I;
                            15431 ; 334  |    unsigned int U;
                            15432 ; 335  |} rtc_PERSISTENT1_type;
                            15433 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                            15434 ; 337  |
                            15435 ; 338  |
                            15436 ; 339  |#endif
                            15437 ; 340  |
                            15438 ; 341  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15439 ; 342  |
                            15440 ; 343  |
                            15441 ; 344  |
                            15442 ; 345  |
                            15443 ; 346  |
                            15444 ; 347  |
                            15445 ; 348  |
                            15446 ; 349  |
                            15447 ; 350  |
                            15448 ; 351  |
                            15449 ; 352  |
                            15450 ; 353  |
                            15451 
                            15453 
                            15454 ; 30   |#include "regsspare.h"
                            15455 
                            15457 
                            15458 ; 1    |#if !(defined(RESGSSPARE_INC))
                            15459 ; 2    |#define RESGSSPARE_INC 1
                            15460 ; 3    |
                            15461 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                            15462 ; 5    |
                            15463 ; 6    |
                            15464 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                            15465 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                            15466 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                            15467 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                            15468 ; 11   |
                            15469 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                            15470 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                            15471 ; 14   |
                            15472 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                            15473 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                            15474 ; 17   |
                            15475 ; 18   |
                            15476 ; 19   |
                            15477 ; 20   |typedef union               
                            15478 ; 21   |{
                            15479 ; 22   |    struct {
                            15480 ; 23   |        int      I2SS       :1;     
                            15481 ; 24   |        int      USBSELECT  :1;     
                            15482 ; 25   |        unsigned            :6;
                            15483 ; 26   |        int      USBPLUGIN  :1;     
                            15484 ; 27   |        int      PSWITCH    :1;     
                            15485 ; 28   |    } B;
                            15486 ; 29   |
                            15487 ; 30   |    int I;
                            15488 ; 31   |
                            15489 ; 32   |} spare_type;
                            15490 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                            15491 ; 34   |
                            15492 ; 35   |
                            15493 ; 36   |
                            15494 ; 37   |#endif
                            15495 
                            15497 
                            15498 ; 31   |#include "regsspi.h"
                            15499 
                            15501 
                            15502 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15503 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15504 ; 3    |//;; Filename    : regsspi.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15505 ; 4    |//;; Description : Register definitions for SPI interface
                            15506 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15507 ; 6    |
                            15508 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15509 ; 8    |// The following naming conventions are followed in this file.
                            15510 ; 9    |// All registers are named using the format...
                            15511 ; 10   |//     HW_<module>_<regname>
                            15512 ; 11   |// where <module> is the module name which can be any of the following...
                            15513 ; 12   |//     USB20
                            15514 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15515 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15516 ; 15   |// that module)
                            15517 ; 16   |// <regname> is the specific register within that module
                            15518 ; 17   |// We also define the following...
                            15519 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15520 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15521 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15522 ; 21   |// which does something else, and
                            15523 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15524 ; 23   |// which does something else.
                            15525 ; 24   |// Other rules
                            15526 ; 25   |//     All caps
                            15527 ; 26   |//     Numeric identifiers start at 0
                            15528 ; 27   |#if !(defined(regsspiinc))
                            15529 ; 28   |#define regsspiinc 1
                            15530 ; 29   |
                            15531 ; 30   |#include "types.h"
                            15532 
                            15534 
                            15535 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15536 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15537 ; 3    |//
                            15538 ; 4    |// Filename: types.h
                            15539 ; 5    |// Description: Standard data types
                            15540 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15541 ; 7    |
                            15542 ; 8    |#ifndef _TYPES_H
                            15543 ; 9    |#define _TYPES_H
                            15544 ; 10   |
                            15545 ; 11   |// TODO:  move this outta here!
                            15546 ; 12   |#if !defined(NOERROR)
                            15547 ; 13   |#define NOERROR 0
                            15548 ; 14   |#define SUCCESS 0
                            15549 ; 15   |#endif 
                            15550 ; 16   |#if !defined(SUCCESS)
                            15551 ; 17   |#define SUCCESS  0
                            15552 ; 18   |#endif
                            15553 ; 19   |#if !defined(ERROR)
                            15554 ; 20   |#define ERROR   -1
                            15555 ; 21   |#endif
                            15556 ; 22   |#if !defined(FALSE)
                            15557 ; 23   |#define FALSE 0
                            15558 ; 24   |#endif
                            15559 ; 25   |#if !defined(TRUE)
                            15560 ; 26   |#define TRUE  1
                            15561 ; 27   |#endif
                            15562 ; 28   |
                            15563 ; 29   |#if !defined(NULL)
                            15564 ; 30   |#define NULL 0
                            15565 ; 31   |#endif
                            15566 ; 32   |
                            15567 ; 33   |#define MAX_INT     0x7FFFFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15568 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15569 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15570 ; 36   |#define MAX_ULONG   (-1) 
                            15571 ; 37   |
                            15572 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15573 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15574 ; 40   |
                            15575 ; 41   |
                            15576 ; 42   |#define BYTE    unsigned char       // btVarName
                            15577 ; 43   |#define CHAR    signed char         // cVarName
                            15578 ; 44   |#define USHORT  unsigned short      // usVarName
                            15579 ; 45   |#define SHORT   unsigned short      // sVarName
                            15580 ; 46   |#define WORD    unsigned int        // wVarName
                            15581 ; 47   |#define INT     signed int          // iVarName
                            15582 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15583 ; 49   |#define LONG    signed long         // lVarName
                            15584 ; 50   |#define BOOL    unsigned int        // bVarName
                            15585 ; 51   |#define FRACT   _fract              // frVarName
                            15586 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15587 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15588 ; 54   |#define FLOAT   float               // fVarName
                            15589 ; 55   |#define DBL     double              // dVarName
                            15590 ; 56   |#define ENUM    enum                // eVarName
                            15591 ; 57   |#define CMX     _complex            // cmxVarName
                            15592 ; 58   |typedef WORD UCS3;                   // 
                            15593 ; 59   |
                            15594 ; 60   |#define UINT16  unsigned short
                            15595 ; 61   |#define UINT8   unsigned char   
                            15596 ; 62   |#define UINT32  unsigned long
                            15597 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15598 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15599 ; 65   |#define WCHAR   UINT16
                            15600 ; 66   |
                            15601 ; 67   |//UINT128 is 16 bytes or 6 words
                            15602 ; 68   |typedef struct UINT128_3500 {   
                            15603 ; 69   |    int val[6];     
                            15604 ; 70   |} UINT128_3500;
                            15605 ; 71   |
                            15606 ; 72   |#define UINT128   UINT128_3500
                            15607 ; 73   |
                            15608 ; 74   |// Little endian word packed byte strings:   
                            15609 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15610 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15611 ; 77   |// Little endian word packed byte strings:   
                            15612 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15613 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15614 ; 80   |
                            15615 ; 81   |// Declare Memory Spaces To Use When Coding
                            15616 ; 82   |// A. Sector Buffers
                            15617 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15618 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15619 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            15620 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15621 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15622 ; 88   |// B. Media DDI Memory
                            15623 ; 89   |#define MEDIA_DDI_MEM _Y
                            15624 ; 90   |
                            15625 ; 91   |
                            15626 ; 92   |
                            15627 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15628 ; 94   |// Examples of circular pointers:
                            15629 ; 95   |//    INT CIRC cpiVarName
                            15630 ; 96   |//    DWORD CIRC cpdwVarName
                            15631 ; 97   |
                            15632 ; 98   |#define RETCODE INT                 // rcVarName
                            15633 ; 99   |
                            15634 ; 100  |// generic bitfield structure
                            15635 ; 101  |struct Bitfield {
                            15636 ; 102  |    unsigned int B0  :1;
                            15637 ; 103  |    unsigned int B1  :1;
                            15638 ; 104  |    unsigned int B2  :1;
                            15639 ; 105  |    unsigned int B3  :1;
                            15640 ; 106  |    unsigned int B4  :1;
                            15641 ; 107  |    unsigned int B5  :1;
                            15642 ; 108  |    unsigned int B6  :1;
                            15643 ; 109  |    unsigned int B7  :1;
                            15644 ; 110  |    unsigned int B8  :1;
                            15645 ; 111  |    unsigned int B9  :1;
                            15646 ; 112  |    unsigned int B10 :1;
                            15647 ; 113  |    unsigned int B11 :1;
                            15648 ; 114  |    unsigned int B12 :1;
                            15649 ; 115  |    unsigned int B13 :1;
                            15650 ; 116  |    unsigned int B14 :1;
                            15651 ; 117  |    unsigned int B15 :1;
                            15652 ; 118  |    unsigned int B16 :1;
                            15653 ; 119  |    unsigned int B17 :1;
                            15654 ; 120  |    unsigned int B18 :1;
                            15655 ; 121  |    unsigned int B19 :1;
                            15656 ; 122  |    unsigned int B20 :1;
                            15657 ; 123  |    unsigned int B21 :1;
                            15658 ; 124  |    unsigned int B22 :1;
                            15659 ; 125  |    unsigned int B23 :1;
                            15660 ; 126  |};
                            15661 ; 127  |
                            15662 ; 128  |union BitInt {
                            15663 ; 129  |        struct Bitfield B;
                            15664 ; 130  |        int        I;
                            15665 ; 131  |};
                            15666 ; 132  |
                            15667 ; 133  |#define MAX_MSG_LENGTH 10
                            15668 ; 134  |struct CMessage
                            15669 ; 135  |{
                            15670 ; 136  |        unsigned int m_uLength;
                            15671 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            15672 ; 138  |};
                            15673 ; 139  |
                            15674 ; 140  |typedef struct {
                            15675 ; 141  |    WORD m_wLength;
                            15676 ; 142  |    WORD m_wMessage;
                            15677 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            15678 ; 144  |} Message;
                            15679 ; 145  |
                            15680 ; 146  |struct MessageQueueDescriptor
                            15681 ; 147  |{
                            15682 ; 148  |        int *m_pBase;
                            15683 ; 149  |        int m_iModulo;
                            15684 ; 150  |        int m_iSize;
                            15685 ; 151  |        int *m_pHead;
                            15686 ; 152  |        int *m_pTail;
                            15687 ; 153  |};
                            15688 ; 154  |
                            15689 ; 155  |struct ModuleEntry
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15690 ; 156  |{
                            15691 ; 157  |    int m_iSignaledEventMask;
                            15692 ; 158  |    int m_iWaitEventMask;
                            15693 ; 159  |    int m_iResourceOfCode;
                            15694 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            15695 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            15696 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            15697 ; 163  |    int m_uTimeOutHigh;
                            15698 ; 164  |    int m_uTimeOutLow;
                            15699 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            15700 ; 166  |};
                            15701 ; 167  |
                            15702 ; 168  |union WaitMask{
                            15703 ; 169  |    struct B{
                            15704 ; 170  |        unsigned int m_bNone     :1;
                            15705 ; 171  |        unsigned int m_bMessage  :1;
                            15706 ; 172  |        unsigned int m_bTimer    :1;
                            15707 ; 173  |        unsigned int m_bButton   :1;
                            15708 ; 174  |    } B;
                            15709 ; 175  |    int I;
                            15710 ; 176  |} ;
                            15711 ; 177  |
                            15712 ; 178  |
                            15713 ; 179  |struct Button {
                            15714 ; 180  |        WORD wButtonEvent;
                            15715 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            15716 ; 182  |};
                            15717 ; 183  |
                            15718 ; 184  |struct Message {
                            15719 ; 185  |        WORD wMsgLength;
                            15720 ; 186  |        WORD wMsgCommand;
                            15721 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            15722 ; 188  |};
                            15723 ; 189  |
                            15724 ; 190  |union EventTypes {
                            15725 ; 191  |        struct CMessage msg;
                            15726 ; 192  |        struct Button Button ;
                            15727 ; 193  |        struct Message Message;
                            15728 ; 194  |};
                            15729 ; 195  |
                            15730 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            15731 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            15732 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            15733 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            15734 ; 200  |
                            15735 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            15736 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            15737 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            15738 ; 204  |
                            15739 ; 205  |#if DEBUG
                            15740 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            15741 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            15742 ; 208  |#else 
                            15743 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            15744 ; 210  |#define DebugBuildAssert(x)    
                            15745 ; 211  |#endif
                            15746 ; 212  |
                            15747 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            15748 ; 214  |//  #pragma asm
                            15749 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15750 ; 216  |//  #pragma endasm
                            15751 ; 217  |
                            15752 ; 218  |
                            15753 ; 219  |#ifdef COLOR_262K
                            15754 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            15755 ; 221  |#elif defined(COLOR_65K)
                            15756 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            15757 ; 223  |#else
                            15758 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            15759 ; 225  |#endif
                            15760 ; 226  |    
                            15761 ; 227  |#endif // #ifndef _TYPES_H
                            15762 
                            15764 
                            15765 ; 31   |
                            15766 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15767 ; 33   |
                            15768 ; 34   |//   SPI STMP3500 Registers 
                            15769 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                            15770 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15771 ; 37   |
                            15772 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                            15773 ; 39   |
                            15774 ; 40   |
                            15775 ; 41   |
                            15776 ; 42   |// /////////////////////////////////////////////
                            15777 ; 43   |// //  SPI Control/Status Register Bit Definitions
                            15778 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                            15779 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                            15780 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                            15781 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                            15782 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                            15783 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                            15784 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
                            15785 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                            15786 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                            15787 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                            15788 ; 54   |
                            15789 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                            15790 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                            15791 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                            15792 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                            15793 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                            15794 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                            15795 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                            15796 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                            15797 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                            15798 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                            15799 ; 65   |
                            15800 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                            15801 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                            15802 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                            15803 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                            15804 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                            15805 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                            15806 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                            15807 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                            15808 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                            15809 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15810 ; 76   |
                            15811 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                            15812 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                            15813 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                            15814 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                            15815 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                            15816 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                            15817 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                            15818 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                            15819 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                            15820 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                            15821 ; 87   |
                            15822 ; 88   |typedef union               
                            15823 ; 89   |{
                            15824 ; 90   |    struct {
                            15825 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                            15826 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                            15827 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                            15828 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                            15829 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                            15830 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                            15831 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                            15832 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                            15833 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                            15834 ; 100  |    } B;
                            15835 ; 101  |
                            15836 ; 102  |    int I;
                            15837 ; 103  |    unsigned int U;
                            15838 ; 104  |} spcsr_type;
                            15839 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                            15840 ; 106  |
                            15841 ; 107  |// /////////////////////////////////////////////
                            15842 ; 108  |// //  SPI Data Register Bit Definitions
                            15843 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                            15844 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                            15845 ; 111  |
                            15846 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                            15847 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                            15848 ; 114  |
                            15849 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                            15850 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                            15851 ; 117  |
                            15852 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                            15853 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                            15854 ; 120  |
                            15855 ; 121  |typedef union               
                            15856 ; 122  |{
                            15857 ; 123  |    struct {
                            15858 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                            15859 ; 125  |    } B;
                            15860 ; 126  |
                            15861 ; 127  |    int I;
                            15862 ; 128  |    unsigned int U;
                            15863 ; 129  |} spdr_type;
                            15864 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                            15865 ; 131  |
                            15866 ; 132  |
                            15867 ; 133  |#endif
                            15868 ; 134  |
                            15869 ; 135  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15870 
                            15872 
                            15873 ; 32   |#include "regsswizzle.h"
                            15874 
                            15876 
                            15877 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15878 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                            15879 ; 3    |//;; Filename    : regsswizzle.inc
                            15880 ; 4    |//;; Description : Register definitions for Swizzle interface
                            15881 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15882 ; 6    |
                            15883 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                            15884 ; 8    |// The following naming conventions are followed in this file.
                            15885 ; 9    |// All registers are named using the format...
                            15886 ; 10   |//     HW_<module>_<regname>
                            15887 ; 11   |// where <module> is the module name which can be any of the following...
                            15888 ; 12   |//     USB20
                            15889 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            15890 ; 14   |// module name includes a number starting from 0 for the first instance of
                            15891 ; 15   |// that module)
                            15892 ; 16   |// <regname> is the specific register within that module
                            15893 ; 17   |// We also define the following...
                            15894 ; 18   |//     HW_<module>_<regname>_BITPOS
                            15895 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            15896 ; 20   |//     HW_<module>_<regname>_SETMASK
                            15897 ; 21   |// which does something else, and
                            15898 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            15899 ; 23   |// which does something else.
                            15900 ; 24   |// Other rules
                            15901 ; 25   |//     All caps
                            15902 ; 26   |//     Numeric identifiers start at 0
                            15903 ; 27   |#if !(defined(regsswizzleinc))
                            15904 ; 28   |#define regsswizzleinc 1
                            15905 ; 29   |
                            15906 ; 30   |#include "types.h"
                            15907 
                            15909 
                            15910 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            15911 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            15912 ; 3    |//
                            15913 ; 4    |// Filename: types.h
                            15914 ; 5    |// Description: Standard data types
                            15915 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            15916 ; 7    |
                            15917 ; 8    |#ifndef _TYPES_H
                            15918 ; 9    |#define _TYPES_H
                            15919 ; 10   |
                            15920 ; 11   |// TODO:  move this outta here!
                            15921 ; 12   |#if !defined(NOERROR)
                            15922 ; 13   |#define NOERROR 0
                            15923 ; 14   |#define SUCCESS 0
                            15924 ; 15   |#endif 
                            15925 ; 16   |#if !defined(SUCCESS)
                            15926 ; 17   |#define SUCCESS  0
                            15927 ; 18   |#endif
                            15928 ; 19   |#if !defined(ERROR)
                            15929 ; 20   |#define ERROR   -1
                            15930 ; 21   |#endif
                            15931 ; 22   |#if !defined(FALSE)
                            15932 ; 23   |#define FALSE 0
                            15933 ; 24   |#endif
                            15934 ; 25   |#if !defined(TRUE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15935 ; 26   |#define TRUE  1
                            15936 ; 27   |#endif
                            15937 ; 28   |
                            15938 ; 29   |#if !defined(NULL)
                            15939 ; 30   |#define NULL 0
                            15940 ; 31   |#endif
                            15941 ; 32   |
                            15942 ; 33   |#define MAX_INT     0x7FFFFF
                            15943 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            15944 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            15945 ; 36   |#define MAX_ULONG   (-1) 
                            15946 ; 37   |
                            15947 ; 38   |#define WORD_SIZE   24              // word size in bits
                            15948 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            15949 ; 40   |
                            15950 ; 41   |
                            15951 ; 42   |#define BYTE    unsigned char       // btVarName
                            15952 ; 43   |#define CHAR    signed char         // cVarName
                            15953 ; 44   |#define USHORT  unsigned short      // usVarName
                            15954 ; 45   |#define SHORT   unsigned short      // sVarName
                            15955 ; 46   |#define WORD    unsigned int        // wVarName
                            15956 ; 47   |#define INT     signed int          // iVarName
                            15957 ; 48   |#define DWORD   unsigned long       // dwVarName
                            15958 ; 49   |#define LONG    signed long         // lVarName
                            15959 ; 50   |#define BOOL    unsigned int        // bVarName
                            15960 ; 51   |#define FRACT   _fract              // frVarName
                            15961 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            15962 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            15963 ; 54   |#define FLOAT   float               // fVarName
                            15964 ; 55   |#define DBL     double              // dVarName
                            15965 ; 56   |#define ENUM    enum                // eVarName
                            15966 ; 57   |#define CMX     _complex            // cmxVarName
                            15967 ; 58   |typedef WORD UCS3;                   // 
                            15968 ; 59   |
                            15969 ; 60   |#define UINT16  unsigned short
                            15970 ; 61   |#define UINT8   unsigned char   
                            15971 ; 62   |#define UINT32  unsigned long
                            15972 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15973 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            15974 ; 65   |#define WCHAR   UINT16
                            15975 ; 66   |
                            15976 ; 67   |//UINT128 is 16 bytes or 6 words
                            15977 ; 68   |typedef struct UINT128_3500 {   
                            15978 ; 69   |    int val[6];     
                            15979 ; 70   |} UINT128_3500;
                            15980 ; 71   |
                            15981 ; 72   |#define UINT128   UINT128_3500
                            15982 ; 73   |
                            15983 ; 74   |// Little endian word packed byte strings:   
                            15984 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15985 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15986 ; 77   |// Little endian word packed byte strings:   
                            15987 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            15988 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            15989 ; 80   |
                            15990 ; 81   |// Declare Memory Spaces To Use When Coding
                            15991 ; 82   |// A. Sector Buffers
                            15992 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            15993 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            15994 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15995 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            15996 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            15997 ; 88   |// B. Media DDI Memory
                            15998 ; 89   |#define MEDIA_DDI_MEM _Y
                            15999 ; 90   |
                            16000 ; 91   |
                            16001 ; 92   |
                            16002 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16003 ; 94   |// Examples of circular pointers:
                            16004 ; 95   |//    INT CIRC cpiVarName
                            16005 ; 96   |//    DWORD CIRC cpdwVarName
                            16006 ; 97   |
                            16007 ; 98   |#define RETCODE INT                 // rcVarName
                            16008 ; 99   |
                            16009 ; 100  |// generic bitfield structure
                            16010 ; 101  |struct Bitfield {
                            16011 ; 102  |    unsigned int B0  :1;
                            16012 ; 103  |    unsigned int B1  :1;
                            16013 ; 104  |    unsigned int B2  :1;
                            16014 ; 105  |    unsigned int B3  :1;
                            16015 ; 106  |    unsigned int B4  :1;
                            16016 ; 107  |    unsigned int B5  :1;
                            16017 ; 108  |    unsigned int B6  :1;
                            16018 ; 109  |    unsigned int B7  :1;
                            16019 ; 110  |    unsigned int B8  :1;
                            16020 ; 111  |    unsigned int B9  :1;
                            16021 ; 112  |    unsigned int B10 :1;
                            16022 ; 113  |    unsigned int B11 :1;
                            16023 ; 114  |    unsigned int B12 :1;
                            16024 ; 115  |    unsigned int B13 :1;
                            16025 ; 116  |    unsigned int B14 :1;
                            16026 ; 117  |    unsigned int B15 :1;
                            16027 ; 118  |    unsigned int B16 :1;
                            16028 ; 119  |    unsigned int B17 :1;
                            16029 ; 120  |    unsigned int B18 :1;
                            16030 ; 121  |    unsigned int B19 :1;
                            16031 ; 122  |    unsigned int B20 :1;
                            16032 ; 123  |    unsigned int B21 :1;
                            16033 ; 124  |    unsigned int B22 :1;
                            16034 ; 125  |    unsigned int B23 :1;
                            16035 ; 126  |};
                            16036 ; 127  |
                            16037 ; 128  |union BitInt {
                            16038 ; 129  |        struct Bitfield B;
                            16039 ; 130  |        int        I;
                            16040 ; 131  |};
                            16041 ; 132  |
                            16042 ; 133  |#define MAX_MSG_LENGTH 10
                            16043 ; 134  |struct CMessage
                            16044 ; 135  |{
                            16045 ; 136  |        unsigned int m_uLength;
                            16046 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16047 ; 138  |};
                            16048 ; 139  |
                            16049 ; 140  |typedef struct {
                            16050 ; 141  |    WORD m_wLength;
                            16051 ; 142  |    WORD m_wMessage;
                            16052 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16053 ; 144  |} Message;
                            16054 ; 145  |
                            16055 ; 146  |struct MessageQueueDescriptor
                            16056 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16057 ; 148  |        int *m_pBase;
                            16058 ; 149  |        int m_iModulo;
                            16059 ; 150  |        int m_iSize;
                            16060 ; 151  |        int *m_pHead;
                            16061 ; 152  |        int *m_pTail;
                            16062 ; 153  |};
                            16063 ; 154  |
                            16064 ; 155  |struct ModuleEntry
                            16065 ; 156  |{
                            16066 ; 157  |    int m_iSignaledEventMask;
                            16067 ; 158  |    int m_iWaitEventMask;
                            16068 ; 159  |    int m_iResourceOfCode;
                            16069 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16070 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16071 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16072 ; 163  |    int m_uTimeOutHigh;
                            16073 ; 164  |    int m_uTimeOutLow;
                            16074 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16075 ; 166  |};
                            16076 ; 167  |
                            16077 ; 168  |union WaitMask{
                            16078 ; 169  |    struct B{
                            16079 ; 170  |        unsigned int m_bNone     :1;
                            16080 ; 171  |        unsigned int m_bMessage  :1;
                            16081 ; 172  |        unsigned int m_bTimer    :1;
                            16082 ; 173  |        unsigned int m_bButton   :1;
                            16083 ; 174  |    } B;
                            16084 ; 175  |    int I;
                            16085 ; 176  |} ;
                            16086 ; 177  |
                            16087 ; 178  |
                            16088 ; 179  |struct Button {
                            16089 ; 180  |        WORD wButtonEvent;
                            16090 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16091 ; 182  |};
                            16092 ; 183  |
                            16093 ; 184  |struct Message {
                            16094 ; 185  |        WORD wMsgLength;
                            16095 ; 186  |        WORD wMsgCommand;
                            16096 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16097 ; 188  |};
                            16098 ; 189  |
                            16099 ; 190  |union EventTypes {
                            16100 ; 191  |        struct CMessage msg;
                            16101 ; 192  |        struct Button Button ;
                            16102 ; 193  |        struct Message Message;
                            16103 ; 194  |};
                            16104 ; 195  |
                            16105 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16106 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16107 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16108 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16109 ; 200  |
                            16110 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16111 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16112 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16113 ; 204  |
                            16114 ; 205  |#if DEBUG
                            16115 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16116 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16117 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16118 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16119 ; 210  |#define DebugBuildAssert(x)    
                            16120 ; 211  |#endif
                            16121 ; 212  |
                            16122 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16123 ; 214  |//  #pragma asm
                            16124 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16125 ; 216  |//  #pragma endasm
                            16126 ; 217  |
                            16127 ; 218  |
                            16128 ; 219  |#ifdef COLOR_262K
                            16129 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16130 ; 221  |#elif defined(COLOR_65K)
                            16131 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16132 ; 223  |#else
                            16133 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16134 ; 225  |#endif
                            16135 ; 226  |    
                            16136 ; 227  |#endif // #ifndef _TYPES_H
                            16137 
                            16139 
                            16140 ; 31   |
                            16141 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16142 ; 33   |
                            16143 ; 34   |//   SWIZZLE STMP3500 Registers 
                            16144 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                            16145 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16146 ; 37   |
                            16147 ; 38   |
                            16148 ; 39   |
                            16149 ; 40   |
                            16150 ; 41   |
                            16151 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
                            16152 ; 43   |
                            16153 ; 44   |
                            16154 ; 45   |
                            16155 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                            16156 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                            16157 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                            16158 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                            16159 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                            16160 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                            16161 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                            16162 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                            16163 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                            16164 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                            16165 ; 56   |
                            16166 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                            16167 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                            16168 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                            16169 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                            16170 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                            16171 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                            16172 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                            16173 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                            16174 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                            16175 ; 66   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16176 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                            16177 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                            16178 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                            16179 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                            16180 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                            16181 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                            16182 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                            16183 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                            16184 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                            16185 ; 76   |
                            16186 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                            16187 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                            16188 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                            16189 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                            16190 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                            16191 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                            16192 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                            16193 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                            16194 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                            16195 ; 86   |
                            16196 ; 87   |////////////////////////////////////////////////////////////////////////////////
                            16197 ; 88   |//  Bit Manipulation Unit Registers
                            16198 ; 89   |////////////////////////////////////////////////////////////////////////////////
                            16199 ; 90   |typedef union
                            16200 ; 91   |{
                            16201 ; 92   |    struct
                            16202 ; 93   |    {
                            16203 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                            16204 ; 95   |    int LA      :1;     /* Left Align Data                          */
                            16205 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                            16206 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                            16207 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                            16208 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                            16209 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                            16210 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                            16211 ; 102  |    } B;
                            16212 ; 103  |    int I;
                            16213 ; 104  |    unsigned U;
                            16214 ; 105  |} swizzlecsr1_type;
                            16215 ; 106  |////////////////////////////////////////////////////////////////////////////////
                            16216 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                            16217 ; 108  |
                            16218 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                            16219 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                            16220 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                            16221 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                            16222 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                            16223 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                            16224 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                            16225 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                            16226 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                            16227 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16228 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                            16229 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                            16230 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                            16231 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                            16232 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                            16233 ; 124  |
                            16234 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                            16235 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                            16236 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                            16237 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                            16238 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                            16239 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                            16240 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                            16241 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                            16242 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                            16243 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                            16244 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                            16245 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                            16246 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                            16247 ; 138  |
                            16248 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                            16249 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                            16250 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                            16251 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                            16252 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                            16253 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                            16254 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                            16255 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                            16256 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
                            16257 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                            16258 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                            16259 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                            16260 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                            16261 ; 152  |
                            16262 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                            16263 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                            16264 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                            16265 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                            16266 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            16267 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            16268 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            16269 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            16270 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            16271 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            16272 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            16273 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            16274 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            16275 ; 166  |
                            16276 ; 167  |///////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16277 ; 168  |typedef union
                            16278 ; 169  |{
                            16279 ; 170  |    struct
                            16280 ; 171  |    {
                            16281 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            16282 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            16283 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            16284 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            16285 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            16286 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            16287 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            16288 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            16289 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            16290 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            16291 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            16292 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            16293 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            16294 ; 185  |    } B;
                            16295 ; 186  |    unsigned int I;
                            16296 ; 187  |    unsigned int U;
                            16297 ; 188  |} swizzlecsr2_type;
                            16298 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            16299 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            16300 ; 191  |
                            16301 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            16302 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            16303 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            16304 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            16305 ; 196  |
                            16306 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            16307 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            16308 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            16309 ; 200  |
                            16310 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            16311 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
                            16312 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            16313 ; 204  |
                            16314 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            16315 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            16316 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            16317 ; 208  |
                            16318 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            16319 ; 210  |typedef union
                            16320 ; 211  |{
                            16321 ; 212  |    struct
                            16322 ; 213  |    {
                            16323 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            16324 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            16325 ; 216  |    } B;
                            16326 ; 217  |    int I;
                            16327 ; 218  |    unsigned U;
                            16328 ; 219  |} swizzlesizer_type;
                            16329 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            16330 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            16331 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16332 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            16333 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                            16334 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            16335 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            16336 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            16337 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            16338 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            16339 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            16340 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            16341 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            16342 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            16343 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            16344 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            16345 ; 236  |
                            16346 ; 237  |
                            16347 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            16348 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            16349 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            16350 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            16351 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            16352 ; 243  |
                            16353 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            16354 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            16355 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            16356 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            16357 ; 248  |
                            16358 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            16359 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                            16360 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            16361 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            16362 ; 253  |
                            16363 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            16364 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            16365 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            16366 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            16367 ; 258  |
                            16368 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            16369 ; 260  |typedef union
                            16370 ; 261  |{
                            16371 ; 262  |    struct
                            16372 ; 263  |    {
                            16373 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            16374 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            16375 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            16376 ; 267  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16377 ; 268  |    int I;
                            16378 ; 269  |    unsigned U;
                            16379 ; 270  |} swizzlediv3ur_type;
                            16380 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            16381 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            16382 ; 273  |
                            16383 ; 274  |#endif
                            16384 ; 275  |
                            16385 
                            16387 
                            16388 ; 33   |#include "regssdram.h"
                            16389 
                            16391 
                            16392 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16393 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            16394 ; 3    |//;  File        : regssdram.inc
                            16395 ; 4    |//;  Description : Mixed Signal IP Register definition
                            16396 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16397 ; 6    |
                            16398 ; 7    |// The following naming conventions are followed in this file.
                            16399 ; 8    |// All registers are named using the format...
                            16400 ; 9    |//     HW_<module>_<regname>
                            16401 ; 10   |// where <module> is the module name which can be any of the following...
                            16402 ; 11   |//     SYSTEM
                            16403 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            16404 ; 13   |// module name includes a number starting from 0 for the first instance of
                            16405 ; 14   |// that module)
                            16406 ; 15   |// <regname> is the specific register within that module
                            16407 ; 16   |// We also define the following...
                            16408 ; 17   |//     HW_<module>_<regname>_BITPOS
                            16409 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16410 ; 19   |//     HW_<module>_<regname>_SETMASK
                            16411 ; 20   |// which does something else, and
                            16412 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            16413 ; 22   |// which does something else.
                            16414 ; 23   |// Other rules
                            16415 ; 24   |//     All caps
                            16416 ; 25   |//     Numeric identifiers start at 0
                            16417 ; 26   |
                            16418 ; 27   |#if !(defined(regssdraminc))
                            16419 ; 28   |#define regssdraminc 1
                            16420 ; 29   |
                            16421 ; 30   |#include "types.h"
                            16422 
                            16424 
                            16425 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16426 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16427 ; 3    |//
                            16428 ; 4    |// Filename: types.h
                            16429 ; 5    |// Description: Standard data types
                            16430 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16431 ; 7    |
                            16432 ; 8    |#ifndef _TYPES_H
                            16433 ; 9    |#define _TYPES_H
                            16434 ; 10   |
                            16435 ; 11   |// TODO:  move this outta here!
                            16436 ; 12   |#if !defined(NOERROR)
                            16437 ; 13   |#define NOERROR 0
                            16438 ; 14   |#define SUCCESS 0
                            16439 ; 15   |#endif 
                            16440 ; 16   |#if !defined(SUCCESS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16441 ; 17   |#define SUCCESS  0
                            16442 ; 18   |#endif
                            16443 ; 19   |#if !defined(ERROR)
                            16444 ; 20   |#define ERROR   -1
                            16445 ; 21   |#endif
                            16446 ; 22   |#if !defined(FALSE)
                            16447 ; 23   |#define FALSE 0
                            16448 ; 24   |#endif
                            16449 ; 25   |#if !defined(TRUE)
                            16450 ; 26   |#define TRUE  1
                            16451 ; 27   |#endif
                            16452 ; 28   |
                            16453 ; 29   |#if !defined(NULL)
                            16454 ; 30   |#define NULL 0
                            16455 ; 31   |#endif
                            16456 ; 32   |
                            16457 ; 33   |#define MAX_INT     0x7FFFFF
                            16458 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16459 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16460 ; 36   |#define MAX_ULONG   (-1) 
                            16461 ; 37   |
                            16462 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16463 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16464 ; 40   |
                            16465 ; 41   |
                            16466 ; 42   |#define BYTE    unsigned char       // btVarName
                            16467 ; 43   |#define CHAR    signed char         // cVarName
                            16468 ; 44   |#define USHORT  unsigned short      // usVarName
                            16469 ; 45   |#define SHORT   unsigned short      // sVarName
                            16470 ; 46   |#define WORD    unsigned int        // wVarName
                            16471 ; 47   |#define INT     signed int          // iVarName
                            16472 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16473 ; 49   |#define LONG    signed long         // lVarName
                            16474 ; 50   |#define BOOL    unsigned int        // bVarName
                            16475 ; 51   |#define FRACT   _fract              // frVarName
                            16476 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16477 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16478 ; 54   |#define FLOAT   float               // fVarName
                            16479 ; 55   |#define DBL     double              // dVarName
                            16480 ; 56   |#define ENUM    enum                // eVarName
                            16481 ; 57   |#define CMX     _complex            // cmxVarName
                            16482 ; 58   |typedef WORD UCS3;                   // 
                            16483 ; 59   |
                            16484 ; 60   |#define UINT16  unsigned short
                            16485 ; 61   |#define UINT8   unsigned char   
                            16486 ; 62   |#define UINT32  unsigned long
                            16487 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16488 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16489 ; 65   |#define WCHAR   UINT16
                            16490 ; 66   |
                            16491 ; 67   |//UINT128 is 16 bytes or 6 words
                            16492 ; 68   |typedef struct UINT128_3500 {   
                            16493 ; 69   |    int val[6];     
                            16494 ; 70   |} UINT128_3500;
                            16495 ; 71   |
                            16496 ; 72   |#define UINT128   UINT128_3500
                            16497 ; 73   |
                            16498 ; 74   |// Little endian word packed byte strings:   
                            16499 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16500 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16501 ; 77   |// Little endian word packed byte strings:   
                            16502 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16503 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16504 ; 80   |
                            16505 ; 81   |// Declare Memory Spaces To Use When Coding
                            16506 ; 82   |// A. Sector Buffers
                            16507 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16508 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16509 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16510 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            16511 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16512 ; 88   |// B. Media DDI Memory
                            16513 ; 89   |#define MEDIA_DDI_MEM _Y
                            16514 ; 90   |
                            16515 ; 91   |
                            16516 ; 92   |
                            16517 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16518 ; 94   |// Examples of circular pointers:
                            16519 ; 95   |//    INT CIRC cpiVarName
                            16520 ; 96   |//    DWORD CIRC cpdwVarName
                            16521 ; 97   |
                            16522 ; 98   |#define RETCODE INT                 // rcVarName
                            16523 ; 99   |
                            16524 ; 100  |// generic bitfield structure
                            16525 ; 101  |struct Bitfield {
                            16526 ; 102  |    unsigned int B0  :1;
                            16527 ; 103  |    unsigned int B1  :1;
                            16528 ; 104  |    unsigned int B2  :1;
                            16529 ; 105  |    unsigned int B3  :1;
                            16530 ; 106  |    unsigned int B4  :1;
                            16531 ; 107  |    unsigned int B5  :1;
                            16532 ; 108  |    unsigned int B6  :1;
                            16533 ; 109  |    unsigned int B7  :1;
                            16534 ; 110  |    unsigned int B8  :1;
                            16535 ; 111  |    unsigned int B9  :1;
                            16536 ; 112  |    unsigned int B10 :1;
                            16537 ; 113  |    unsigned int B11 :1;
                            16538 ; 114  |    unsigned int B12 :1;
                            16539 ; 115  |    unsigned int B13 :1;
                            16540 ; 116  |    unsigned int B14 :1;
                            16541 ; 117  |    unsigned int B15 :1;
                            16542 ; 118  |    unsigned int B16 :1;
                            16543 ; 119  |    unsigned int B17 :1;
                            16544 ; 120  |    unsigned int B18 :1;
                            16545 ; 121  |    unsigned int B19 :1;
                            16546 ; 122  |    unsigned int B20 :1;
                            16547 ; 123  |    unsigned int B21 :1;
                            16548 ; 124  |    unsigned int B22 :1;
                            16549 ; 125  |    unsigned int B23 :1;
                            16550 ; 126  |};
                            16551 ; 127  |
                            16552 ; 128  |union BitInt {
                            16553 ; 129  |        struct Bitfield B;
                            16554 ; 130  |        int        I;
                            16555 ; 131  |};
                            16556 ; 132  |
                            16557 ; 133  |#define MAX_MSG_LENGTH 10
                            16558 ; 134  |struct CMessage
                            16559 ; 135  |{
                            16560 ; 136  |        unsigned int m_uLength;
                            16561 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16562 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16563 ; 139  |
                            16564 ; 140  |typedef struct {
                            16565 ; 141  |    WORD m_wLength;
                            16566 ; 142  |    WORD m_wMessage;
                            16567 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16568 ; 144  |} Message;
                            16569 ; 145  |
                            16570 ; 146  |struct MessageQueueDescriptor
                            16571 ; 147  |{
                            16572 ; 148  |        int *m_pBase;
                            16573 ; 149  |        int m_iModulo;
                            16574 ; 150  |        int m_iSize;
                            16575 ; 151  |        int *m_pHead;
                            16576 ; 152  |        int *m_pTail;
                            16577 ; 153  |};
                            16578 ; 154  |
                            16579 ; 155  |struct ModuleEntry
                            16580 ; 156  |{
                            16581 ; 157  |    int m_iSignaledEventMask;
                            16582 ; 158  |    int m_iWaitEventMask;
                            16583 ; 159  |    int m_iResourceOfCode;
                            16584 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16585 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16586 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16587 ; 163  |    int m_uTimeOutHigh;
                            16588 ; 164  |    int m_uTimeOutLow;
                            16589 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16590 ; 166  |};
                            16591 ; 167  |
                            16592 ; 168  |union WaitMask{
                            16593 ; 169  |    struct B{
                            16594 ; 170  |        unsigned int m_bNone     :1;
                            16595 ; 171  |        unsigned int m_bMessage  :1;
                            16596 ; 172  |        unsigned int m_bTimer    :1;
                            16597 ; 173  |        unsigned int m_bButton   :1;
                            16598 ; 174  |    } B;
                            16599 ; 175  |    int I;
                            16600 ; 176  |} ;
                            16601 ; 177  |
                            16602 ; 178  |
                            16603 ; 179  |struct Button {
                            16604 ; 180  |        WORD wButtonEvent;
                            16605 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16606 ; 182  |};
                            16607 ; 183  |
                            16608 ; 184  |struct Message {
                            16609 ; 185  |        WORD wMsgLength;
                            16610 ; 186  |        WORD wMsgCommand;
                            16611 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16612 ; 188  |};
                            16613 ; 189  |
                            16614 ; 190  |union EventTypes {
                            16615 ; 191  |        struct CMessage msg;
                            16616 ; 192  |        struct Button Button ;
                            16617 ; 193  |        struct Message Message;
                            16618 ; 194  |};
                            16619 ; 195  |
                            16620 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16621 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16622 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16623 ; 199  |#define BUILD_TYPE_PLAYER   0x102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16624 ; 200  |
                            16625 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16626 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16627 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16628 ; 204  |
                            16629 ; 205  |#if DEBUG
                            16630 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16631 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16632 ; 208  |#else 
                            16633 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16634 ; 210  |#define DebugBuildAssert(x)    
                            16635 ; 211  |#endif
                            16636 ; 212  |
                            16637 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16638 ; 214  |//  #pragma asm
                            16639 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16640 ; 216  |//  #pragma endasm
                            16641 ; 217  |
                            16642 ; 218  |
                            16643 ; 219  |#ifdef COLOR_262K
                            16644 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16645 ; 221  |#elif defined(COLOR_65K)
                            16646 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16647 ; 223  |#else
                            16648 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16649 ; 225  |#endif
                            16650 ; 226  |    
                            16651 ; 227  |#endif // #ifndef _TYPES_H
                            16652 
                            16654 
                            16655 ; 31   |
                            16656 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            16657 ; 33   |
                            16658 ; 34   |
                            16659 ; 35   |/////////////////////////////////////////////////////////////////////////////////
                            16660 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            16661 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            16662 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            16663 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            16664 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            16665 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            16666 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            16667 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            16668 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            16669 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            16670 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            16671 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            16672 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            16673 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            16674 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            16675 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            16676 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            16677 ; 53   |
                            16678 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            16679 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            16680 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            16681 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            16682 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16683 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            16684 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            16685 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            16686 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            16687 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            16688 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            16689 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            16690 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            16691 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            16692 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            16693 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            16694 ; 70   |
                            16695 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            16696 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            16697 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            16698 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            16699 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            16700 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            16701 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            16702 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            16703 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            16704 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                            16705 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            16706 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            16707 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            16708 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
                            16709 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            16710 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            16711 ; 87   |
                            16712 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            16713 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            16714 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            16715 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            16716 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            16717 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            16718 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            16719 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            16720 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            16721 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            16722 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            16723 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            16724 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            16725 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            16726 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            16727 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            16728 ; 104  |
                            16729 ; 105  |typedef union               
                            16730 ; 106  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16731 ; 107  |    struct {
                            16732 ; 108  |        int SDRAMEN                     :1;
                            16733 ; 109  |        int IE                          :1;
                            16734 ; 110  |        int RNW                         :1;
                            16735 ; 111  |        int KICK                        :1;
                            16736 ; 112  |        int LM                          :1;
                            16737 ; 113  |        int ISTAT                       :1;
                            16738 ; 114  |        int PWDN                        :1;
                            16739 ; 115  |        int RSVD                        :1;
                            16740 ; 116  |        int SBYTE                       :2;
                            16741 ; 117  |        int MEM                         :2;
                            16742 ; 118  |        int BIGE                        :1;
                            16743 ; 119  |        int ASIZE                       :3;
                            16744 ; 120  |        int UKICK                       :1;
                            16745 ; 121  |        int DIV                         :4;
                            16746 ; 122  |        int MULTI                       :1;
                            16747 ; 123  |        int SDRAM                       :1;
                            16748 ; 124  |        int SIGN                        :1;
                            16749 ; 125  |    } B;
                            16750 ; 126  |    int I;
                            16751 ; 127  |} sdramcsr_type;
                            16752 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            16753 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            16754 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            16755 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            16756 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            16757 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            16758 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            16759 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            16760 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            16761 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            16762 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            16763 ; 139  |
                            16764 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            16765 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            16766 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            16767 ; 143  |
                            16768 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
                            16769 ; 145  |
                            16770 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            16771 ; 147  |
                            16772 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            16773 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            16774 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            16775 ; 151  |
                            16776 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            16777 ; 153  |
                            16778 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            16779 ; 155  |
                            16780 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            16781 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            16782 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            16783 ; 159  |
                            16784 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            16785 ; 161  |
                            16786 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            16787 ; 163  |
                            16788 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            16789 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            16790 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            16791 ; 167  |
                            16792 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16793 ; 169  |
                            16794 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            16795 ; 171  |
                            16796 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            16797 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            16798 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            16799 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            16800 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            16801 ; 177  |
                            16802 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            16803 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            16804 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            16805 ; 181  |
                            16806 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            16807 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            16808 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            16809 ; 185  |
                            16810 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            16811 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            16812 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            16813 ; 189  |
                            16814 ; 190  |typedef union               
                            16815 ; 191  |{
                            16816 ; 192  |    struct {
                            16817 ; 193  |        int INIT                :16;
                            16818 ; 194  |        int TRP                 :4;
                            16819 ; 195  |        int TRFC                :4;
                            16820 ; 196  |    } B;
                            16821 ; 197  |    int I;
                            16822 ; 198  |} sdramtimer1_type;
                            16823 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            16824 ; 200  |
                            16825 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            16826 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            16827 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
                            16828 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            16829 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            16830 ; 206  |
                            16831 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            16832 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            16833 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            16834 ; 210  |
                            16835 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            16836 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            16837 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            16838 ; 214  |
                            16839 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            16840 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            16841 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            16842 ; 218  |
                            16843 ; 219  |typedef union               
                            16844 ; 220  |{
                            16845 ; 221  |    struct {
                            16846 ; 222  |        int TXSR                :4;
                            16847 ; 223  |        int TREF                :12;
                            16848 ; 224  |        int TRCD                :4;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16849 ; 225  |        int RSVD                :4; 
                            16850 ; 226  |    } B;
                            16851 ; 227  |    int I;
                            16852 ; 228  |} sdramtimer2_type;
                            16853 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            16854 ; 230  |
                            16855 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            16856 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            16857 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            16858 ; 234  |
                            16859 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            16860 ; 236  |
                            16861 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            16862 ; 238  |
                            16863 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            16864 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            16865 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            16866 ; 242  |
                            16867 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            16868 ; 244  |
                            16869 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            16870 ; 246  |
                            16871 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            16872 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            16873 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            16874 ; 250  |
                            16875 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            16876 ; 252  |
                            16877 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                            16878 ; 254  |
                            16879 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            16880 ; 256  |
                            16881 ; 257  |typedef union               
                            16882 ; 258  |{
                            16883 ; 259  |    struct {
                            16884 ; 260  |        int VALUE               :14;
                            16885 ; 261  |        int RSVD                :10; 
                            16886 ; 262  |    } B;
                            16887 ; 263  |    int I;
                            16888 ; 264  |} sdrammode_type;
                            16889 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            16890 ; 266  |
                            16891 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            16892 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            16893 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            16894 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            16895 ; 271  |
                            16896 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            16897 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            16898 ; 274  |
                            16899 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            16900 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            16901 ; 277  |
                            16902 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            16903 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            16904 ; 280  |
                            16905 ; 281  |typedef union               
                            16906 ; 282  |{
                            16907 ; 283  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16908 ; 284  |        int COLWIDTH               :4;
                            16909 ; 285  |        int ROWWIDTH               :4; 
                            16910 ; 286  |    } B;
                            16911 ; 287  |    int I;
                            16912 ; 288  |} sdramtype_type;
                            16913 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            16914 ; 290  |
                            16915 ; 291  |#endif
                            16916 ; 292  |
                            16917 ; 293  |
                            16918 ; 294  |
                            16919 ; 295  |
                            16920 ; 296  |
                            16921 ; 297  |
                            16922 
                            16924 
                            16925 ; 34   |#include "regstb.h"
                            16926 
                            16928 
                            16929 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            16930 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            16931 ; 3    |// Filename: regstb.inc
                            16932 ; 4    |// Description: Register definitions for Trace Buffer
                            16933 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            16934 ; 6    |// The following naming conventions are followed in this file.
                            16935 ; 7    |// All registers are named using the format...
                            16936 ; 8    |//     HW_<module>_<regname>
                            16937 ; 9    |// where <module> is the module name which can be any of the following...
                            16938 ; 10   |//     USB20
                            16939 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            16940 ; 12   |// module name includes a number starting from 0 for the first instance of
                            16941 ; 13   |// that module)
                            16942 ; 14   |// <regname> is the specific register within that module
                            16943 ; 15   |// We also define the following...
                            16944 ; 16   |//     HW_<module>_<regname>_BITPOS
                            16945 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            16946 ; 18   |//     HW_<module>_<regname>_SETMASK
                            16947 ; 19   |// which does something else, and
                            16948 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            16949 ; 21   |// which does something else.
                            16950 ; 22   |// Other rules
                            16951 ; 23   |//     All caps
                            16952 ; 24   |//     Numeric identifiers start at 0
                            16953 ; 25   |#if !(defined(regstbinc))
                            16954 ; 26   |#define regstbinc 1
                            16955 ; 27   |
                            16956 ; 28   |#include "types.h"
                            16957 
                            16959 
                            16960 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16961 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16962 ; 3    |//
                            16963 ; 4    |// Filename: types.h
                            16964 ; 5    |// Description: Standard data types
                            16965 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16966 ; 7    |
                            16967 ; 8    |#ifndef _TYPES_H
                            16968 ; 9    |#define _TYPES_H
                            16969 ; 10   |
                            16970 ; 11   |// TODO:  move this outta here!
                            16971 ; 12   |#if !defined(NOERROR)
                            16972 ; 13   |#define NOERROR 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16973 ; 14   |#define SUCCESS 0
                            16974 ; 15   |#endif 
                            16975 ; 16   |#if !defined(SUCCESS)
                            16976 ; 17   |#define SUCCESS  0
                            16977 ; 18   |#endif
                            16978 ; 19   |#if !defined(ERROR)
                            16979 ; 20   |#define ERROR   -1
                            16980 ; 21   |#endif
                            16981 ; 22   |#if !defined(FALSE)
                            16982 ; 23   |#define FALSE 0
                            16983 ; 24   |#endif
                            16984 ; 25   |#if !defined(TRUE)
                            16985 ; 26   |#define TRUE  1
                            16986 ; 27   |#endif
                            16987 ; 28   |
                            16988 ; 29   |#if !defined(NULL)
                            16989 ; 30   |#define NULL 0
                            16990 ; 31   |#endif
                            16991 ; 32   |
                            16992 ; 33   |#define MAX_INT     0x7FFFFF
                            16993 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16994 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16995 ; 36   |#define MAX_ULONG   (-1) 
                            16996 ; 37   |
                            16997 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16998 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16999 ; 40   |
                            17000 ; 41   |
                            17001 ; 42   |#define BYTE    unsigned char       // btVarName
                            17002 ; 43   |#define CHAR    signed char         // cVarName
                            17003 ; 44   |#define USHORT  unsigned short      // usVarName
                            17004 ; 45   |#define SHORT   unsigned short      // sVarName
                            17005 ; 46   |#define WORD    unsigned int        // wVarName
                            17006 ; 47   |#define INT     signed int          // iVarName
                            17007 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17008 ; 49   |#define LONG    signed long         // lVarName
                            17009 ; 50   |#define BOOL    unsigned int        // bVarName
                            17010 ; 51   |#define FRACT   _fract              // frVarName
                            17011 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17012 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17013 ; 54   |#define FLOAT   float               // fVarName
                            17014 ; 55   |#define DBL     double              // dVarName
                            17015 ; 56   |#define ENUM    enum                // eVarName
                            17016 ; 57   |#define CMX     _complex            // cmxVarName
                            17017 ; 58   |typedef WORD UCS3;                   // 
                            17018 ; 59   |
                            17019 ; 60   |#define UINT16  unsigned short
                            17020 ; 61   |#define UINT8   unsigned char   
                            17021 ; 62   |#define UINT32  unsigned long
                            17022 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17023 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17024 ; 65   |#define WCHAR   UINT16
                            17025 ; 66   |
                            17026 ; 67   |//UINT128 is 16 bytes or 6 words
                            17027 ; 68   |typedef struct UINT128_3500 {   
                            17028 ; 69   |    int val[6];     
                            17029 ; 70   |} UINT128_3500;
                            17030 ; 71   |
                            17031 ; 72   |#define UINT128   UINT128_3500
                            17032 ; 73   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17033 ; 74   |// Little endian word packed byte strings:   
                            17034 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17035 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17036 ; 77   |// Little endian word packed byte strings:   
                            17037 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17038 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17039 ; 80   |
                            17040 ; 81   |// Declare Memory Spaces To Use When Coding
                            17041 ; 82   |// A. Sector Buffers
                            17042 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17043 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17044 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17045 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17046 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17047 ; 88   |// B. Media DDI Memory
                            17048 ; 89   |#define MEDIA_DDI_MEM _Y
                            17049 ; 90   |
                            17050 ; 91   |
                            17051 ; 92   |
                            17052 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17053 ; 94   |// Examples of circular pointers:
                            17054 ; 95   |//    INT CIRC cpiVarName
                            17055 ; 96   |//    DWORD CIRC cpdwVarName
                            17056 ; 97   |
                            17057 ; 98   |#define RETCODE INT                 // rcVarName
                            17058 ; 99   |
                            17059 ; 100  |// generic bitfield structure
                            17060 ; 101  |struct Bitfield {
                            17061 ; 102  |    unsigned int B0  :1;
                            17062 ; 103  |    unsigned int B1  :1;
                            17063 ; 104  |    unsigned int B2  :1;
                            17064 ; 105  |    unsigned int B3  :1;
                            17065 ; 106  |    unsigned int B4  :1;
                            17066 ; 107  |    unsigned int B5  :1;
                            17067 ; 108  |    unsigned int B6  :1;
                            17068 ; 109  |    unsigned int B7  :1;
                            17069 ; 110  |    unsigned int B8  :1;
                            17070 ; 111  |    unsigned int B9  :1;
                            17071 ; 112  |    unsigned int B10 :1;
                            17072 ; 113  |    unsigned int B11 :1;
                            17073 ; 114  |    unsigned int B12 :1;
                            17074 ; 115  |    unsigned int B13 :1;
                            17075 ; 116  |    unsigned int B14 :1;
                            17076 ; 117  |    unsigned int B15 :1;
                            17077 ; 118  |    unsigned int B16 :1;
                            17078 ; 119  |    unsigned int B17 :1;
                            17079 ; 120  |    unsigned int B18 :1;
                            17080 ; 121  |    unsigned int B19 :1;
                            17081 ; 122  |    unsigned int B20 :1;
                            17082 ; 123  |    unsigned int B21 :1;
                            17083 ; 124  |    unsigned int B22 :1;
                            17084 ; 125  |    unsigned int B23 :1;
                            17085 ; 126  |};
                            17086 ; 127  |
                            17087 ; 128  |union BitInt {
                            17088 ; 129  |        struct Bitfield B;
                            17089 ; 130  |        int        I;
                            17090 ; 131  |};
                            17091 ; 132  |
                            17092 ; 133  |#define MAX_MSG_LENGTH 10
                            17093 ; 134  |struct CMessage
                            17094 ; 135  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17095 ; 136  |        unsigned int m_uLength;
                            17096 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17097 ; 138  |};
                            17098 ; 139  |
                            17099 ; 140  |typedef struct {
                            17100 ; 141  |    WORD m_wLength;
                            17101 ; 142  |    WORD m_wMessage;
                            17102 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17103 ; 144  |} Message;
                            17104 ; 145  |
                            17105 ; 146  |struct MessageQueueDescriptor
                            17106 ; 147  |{
                            17107 ; 148  |        int *m_pBase;
                            17108 ; 149  |        int m_iModulo;
                            17109 ; 150  |        int m_iSize;
                            17110 ; 151  |        int *m_pHead;
                            17111 ; 152  |        int *m_pTail;
                            17112 ; 153  |};
                            17113 ; 154  |
                            17114 ; 155  |struct ModuleEntry
                            17115 ; 156  |{
                            17116 ; 157  |    int m_iSignaledEventMask;
                            17117 ; 158  |    int m_iWaitEventMask;
                            17118 ; 159  |    int m_iResourceOfCode;
                            17119 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17120 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17121 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17122 ; 163  |    int m_uTimeOutHigh;
                            17123 ; 164  |    int m_uTimeOutLow;
                            17124 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17125 ; 166  |};
                            17126 ; 167  |
                            17127 ; 168  |union WaitMask{
                            17128 ; 169  |    struct B{
                            17129 ; 170  |        unsigned int m_bNone     :1;
                            17130 ; 171  |        unsigned int m_bMessage  :1;
                            17131 ; 172  |        unsigned int m_bTimer    :1;
                            17132 ; 173  |        unsigned int m_bButton   :1;
                            17133 ; 174  |    } B;
                            17134 ; 175  |    int I;
                            17135 ; 176  |} ;
                            17136 ; 177  |
                            17137 ; 178  |
                            17138 ; 179  |struct Button {
                            17139 ; 180  |        WORD wButtonEvent;
                            17140 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17141 ; 182  |};
                            17142 ; 183  |
                            17143 ; 184  |struct Message {
                            17144 ; 185  |        WORD wMsgLength;
                            17145 ; 186  |        WORD wMsgCommand;
                            17146 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17147 ; 188  |};
                            17148 ; 189  |
                            17149 ; 190  |union EventTypes {
                            17150 ; 191  |        struct CMessage msg;
                            17151 ; 192  |        struct Button Button ;
                            17152 ; 193  |        struct Message Message;
                            17153 ; 194  |};
                            17154 ; 195  |
                            17155 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17156 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17157 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17158 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17159 ; 200  |
                            17160 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17161 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17162 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17163 ; 204  |
                            17164 ; 205  |#if DEBUG
                            17165 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17166 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17167 ; 208  |#else 
                            17168 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17169 ; 210  |#define DebugBuildAssert(x)    
                            17170 ; 211  |#endif
                            17171 ; 212  |
                            17172 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17173 ; 214  |//  #pragma asm
                            17174 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17175 ; 216  |//  #pragma endasm
                            17176 ; 217  |
                            17177 ; 218  |
                            17178 ; 219  |#ifdef COLOR_262K
                            17179 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17180 ; 221  |#elif defined(COLOR_65K)
                            17181 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17182 ; 223  |#else
                            17183 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17184 ; 225  |#endif
                            17185 ; 226  |    
                            17186 ; 227  |#endif // #ifndef _TYPES_H
                            17187 
                            17189 
                            17190 ; 29   |
                            17191 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17192 ; 31   |
                            17193 ; 32   |//   Trace Buffer STMP Registers 
                            17194 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            17195 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17196 ; 35   |
                            17197 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            17198 ; 37   |
                            17199 ; 38   |
                            17200 ; 39   |
                            17201 ; 40   |
                            17202 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            17203 ; 42   |
                            17204 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            17205 ; 44   |
                            17206 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            17207 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            17208 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            17209 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            17210 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            17211 ; 50   |
                            17212 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            17213 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            17214 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17215 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            17216 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            17217 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            17218 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            17219 ; 58   |
                            17220 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            17221 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            17222 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            17223 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            17224 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            17225 ; 64   |
                            17226 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            17227 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            17228 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            17229 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            17230 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            17231 ; 70   |
                            17232 ; 71   |typedef union               
                            17233 ; 72   |{
                            17234 ; 73   |    struct {
                            17235 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            17236 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            17237 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            17238 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            17239 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            17240 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            17241 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            17242 ; 81   |    } B;
                            17243 ; 82   |    int I;
                            17244 ; 83   |    unsigned int U;
                            17245 ; 84   |} tb_cfg_type;
                            17246 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            17247 ; 86   |
                            17248 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            17249 ; 88   |
                            17250 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            17251 ; 90   |
                            17252 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            17253 ; 92   |
                            17254 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            17255 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            17256 ; 95   |
                            17257 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            17258 ; 97   |
                            17259 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            17260 ; 99   |
                            17261 ; 100  |typedef union               
                            17262 ; 101  |{
                            17263 ; 102  |    struct {
                            17264 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            17265 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            17266 ; 105  |    } B;
                            17267 ; 106  |    int I;
                            17268 ; 107  |    unsigned int U;
                            17269 ; 108  |} tb_bar_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17270 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            17271 ; 110  |
                            17272 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            17273 ; 112  |
                            17274 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            17275 ; 114  |
                            17276 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            17277 ; 116  |
                            17278 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            17279 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            17280 ; 119  |
                            17281 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            17282 ; 121  |
                            17283 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            17284 ; 123  |
                            17285 ; 124  |typedef union               
                            17286 ; 125  |{
                            17287 ; 126  |    struct {
                            17288 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            17289 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            17290 ; 129  |    } B;
                            17291 ; 130  |    int I;
                            17292 ; 131  |    unsigned int U;
                            17293 ; 132  |} tb_mod_type;
                            17294 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            17295 ; 134  |
                            17296 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            17297 ; 136  |
                            17298 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            17299 ; 138  |
                            17300 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            17301 ; 140  |
                            17302 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            17303 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            17304 ; 143  |
                            17305 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
                            17306 ; 145  |
                            17307 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            17308 ; 147  |
                            17309 ; 148  |typedef union               
                            17310 ; 149  |{
                            17311 ; 150  |    struct {
                            17312 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            17313 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            17314 ; 153  |    } B;
                            17315 ; 154  |    int I;
                            17316 ; 155  |    unsigned int U;
                            17317 ; 156  |} tb_cir_type;
                            17318 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            17319 ; 158  |
                            17320 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            17321 ; 160  |
                            17322 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            17323 ; 162  |
                            17324 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            17325 ; 164  |
                            17326 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            17327 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17328 ; 167  |
                            17329 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            17330 ; 169  |
                            17331 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            17332 ; 171  |
                            17333 ; 172  |typedef union               
                            17334 ; 173  |{
                            17335 ; 174  |    struct {
                            17336 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            17337 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            17338 ; 177  |    } B;
                            17339 ; 178  |    int I;
                            17340 ; 179  |    unsigned int U;
                            17341 ; 180  |} tb_obc_type;
                            17342 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            17343 ; 182  |
                            17344 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            17345 ; 184  |
                            17346 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            17347 ; 186  |
                            17348 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            17349 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            17350 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            17351 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            17352 ; 191  |
                            17353 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            17354 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            17355 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            17356 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            17357 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            17358 ; 197  |
                            17359 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            17360 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            17361 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
                            17362 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            17363 ; 202  |
                            17364 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            17365 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            17366 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            17367 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            17368 ; 207  |
                            17369 ; 208  |typedef union               
                            17370 ; 209  |{
                            17371 ; 210  |    struct {
                            17372 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            17373 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            17374 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            17375 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            17376 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            17377 ; 216  |    } B;
                            17378 ; 217  |    int I;
                            17379 ; 218  |    unsigned int U;
                            17380 ; 219  |} tb_tcs_type;
                            17381 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            17382 ; 221  |
                            17383 ; 222  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17384 ; 223  |
                            17385 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            17386 ; 225  |
                            17387 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            17388 ; 227  |
                            17389 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            17390 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            17391 ; 230  |
                            17392 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            17393 ; 232  |
                            17394 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            17395 ; 234  |
                            17396 ; 235  |typedef union               
                            17397 ; 236  |{
                            17398 ; 237  |    struct {
                            17399 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            17400 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            17401 ; 240  |    } B;
                            17402 ; 241  |    int I;
                            17403 ; 242  |    unsigned int U;
                            17404 ; 243  |} tb_tvr_type;
                            17405 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            17406 ; 245  |
                            17407 ; 246  |
                            17408 ; 247  |
                            17409 ; 248  |#endif
                            17410 ; 249  |
                            17411 ; 250  |
                            17412 ; 251  |
                            17413 ; 252  |
                            17414 ; 253  |
                            17415 ; 254  |
                            17416 ; 255  |
                            17417 ; 256  |
                            17418 ; 257  |
                            17419 ; 258  |
                            17420 ; 259  |
                            17421 ; 260  |
                            17422 ; 261  |
                            17423 ; 262  |
                            17424 ; 263  |
                            17425 ; 264  |
                            17426 ; 265  |
                            17427 
                            17429 
                            17430 ; 35   |#include "regstimer.h"
                            17431 
                            17433 
                            17434 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17435 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            17436 ; 3    |// Filename: regstimer.inc
                            17437 ; 4    |// Description: Register definitions for  Timers interface
                            17438 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            17439 ; 6    |// The following naming conventions are followed in this file.
                            17440 ; 7    |// All registers are named using the format...
                            17441 ; 8    |//     HW_<module>_<regname>
                            17442 ; 9    |// where <module> is the module name which can be any of the following...
                            17443 ; 10   |//     USB20
                            17444 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            17445 ; 12   |// module name includes a number starting from 0 for the first instance of
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17446 ; 13   |// that module)
                            17447 ; 14   |// <regname> is the specific register within that module
                            17448 ; 15   |// We also define the following...
                            17449 ; 16   |//     HW_<module>_<regname>_BITPOS
                            17450 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17451 ; 18   |//     HW_<module>_<regname>_SETMASK
                            17452 ; 19   |// which does something else, and
                            17453 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            17454 ; 21   |// which does something else.
                            17455 ; 22   |// Other rules
                            17456 ; 23   |//     All caps
                            17457 ; 24   |//     Numeric identifiers start at 0
                            17458 ; 25   |#if !(defined(regstimerinc))
                            17459 ; 26   |#define regstimerinc 1
                            17460 ; 27   |
                            17461 ; 28   |#include "types.h"
                            17462 
                            17464 
                            17465 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17466 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17467 ; 3    |//
                            17468 ; 4    |// Filename: types.h
                            17469 ; 5    |// Description: Standard data types
                            17470 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17471 ; 7    |
                            17472 ; 8    |#ifndef _TYPES_H
                            17473 ; 9    |#define _TYPES_H
                            17474 ; 10   |
                            17475 ; 11   |// TODO:  move this outta here!
                            17476 ; 12   |#if !defined(NOERROR)
                            17477 ; 13   |#define NOERROR 0
                            17478 ; 14   |#define SUCCESS 0
                            17479 ; 15   |#endif 
                            17480 ; 16   |#if !defined(SUCCESS)
                            17481 ; 17   |#define SUCCESS  0
                            17482 ; 18   |#endif
                            17483 ; 19   |#if !defined(ERROR)
                            17484 ; 20   |#define ERROR   -1
                            17485 ; 21   |#endif
                            17486 ; 22   |#if !defined(FALSE)
                            17487 ; 23   |#define FALSE 0
                            17488 ; 24   |#endif
                            17489 ; 25   |#if !defined(TRUE)
                            17490 ; 26   |#define TRUE  1
                            17491 ; 27   |#endif
                            17492 ; 28   |
                            17493 ; 29   |#if !defined(NULL)
                            17494 ; 30   |#define NULL 0
                            17495 ; 31   |#endif
                            17496 ; 32   |
                            17497 ; 33   |#define MAX_INT     0x7FFFFF
                            17498 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17499 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17500 ; 36   |#define MAX_ULONG   (-1) 
                            17501 ; 37   |
                            17502 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17503 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17504 ; 40   |
                            17505 ; 41   |
                            17506 ; 42   |#define BYTE    unsigned char       // btVarName
                            17507 ; 43   |#define CHAR    signed char         // cVarName
                            17508 ; 44   |#define USHORT  unsigned short      // usVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17509 ; 45   |#define SHORT   unsigned short      // sVarName
                            17510 ; 46   |#define WORD    unsigned int        // wVarName
                            17511 ; 47   |#define INT     signed int          // iVarName
                            17512 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17513 ; 49   |#define LONG    signed long         // lVarName
                            17514 ; 50   |#define BOOL    unsigned int        // bVarName
                            17515 ; 51   |#define FRACT   _fract              // frVarName
                            17516 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17517 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17518 ; 54   |#define FLOAT   float               // fVarName
                            17519 ; 55   |#define DBL     double              // dVarName
                            17520 ; 56   |#define ENUM    enum                // eVarName
                            17521 ; 57   |#define CMX     _complex            // cmxVarName
                            17522 ; 58   |typedef WORD UCS3;                   // 
                            17523 ; 59   |
                            17524 ; 60   |#define UINT16  unsigned short
                            17525 ; 61   |#define UINT8   unsigned char   
                            17526 ; 62   |#define UINT32  unsigned long
                            17527 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17528 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17529 ; 65   |#define WCHAR   UINT16
                            17530 ; 66   |
                            17531 ; 67   |//UINT128 is 16 bytes or 6 words
                            17532 ; 68   |typedef struct UINT128_3500 {   
                            17533 ; 69   |    int val[6];     
                            17534 ; 70   |} UINT128_3500;
                            17535 ; 71   |
                            17536 ; 72   |#define UINT128   UINT128_3500
                            17537 ; 73   |
                            17538 ; 74   |// Little endian word packed byte strings:   
                            17539 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17540 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17541 ; 77   |// Little endian word packed byte strings:   
                            17542 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17543 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17544 ; 80   |
                            17545 ; 81   |// Declare Memory Spaces To Use When Coding
                            17546 ; 82   |// A. Sector Buffers
                            17547 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17548 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17549 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17550 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17551 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17552 ; 88   |// B. Media DDI Memory
                            17553 ; 89   |#define MEDIA_DDI_MEM _Y
                            17554 ; 90   |
                            17555 ; 91   |
                            17556 ; 92   |
                            17557 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17558 ; 94   |// Examples of circular pointers:
                            17559 ; 95   |//    INT CIRC cpiVarName
                            17560 ; 96   |//    DWORD CIRC cpdwVarName
                            17561 ; 97   |
                            17562 ; 98   |#define RETCODE INT                 // rcVarName
                            17563 ; 99   |
                            17564 ; 100  |// generic bitfield structure
                            17565 ; 101  |struct Bitfield {
                            17566 ; 102  |    unsigned int B0  :1;
                            17567 ; 103  |    unsigned int B1  :1;
                            17568 ; 104  |    unsigned int B2  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17569 ; 105  |    unsigned int B3  :1;
                            17570 ; 106  |    unsigned int B4  :1;
                            17571 ; 107  |    unsigned int B5  :1;
                            17572 ; 108  |    unsigned int B6  :1;
                            17573 ; 109  |    unsigned int B7  :1;
                            17574 ; 110  |    unsigned int B8  :1;
                            17575 ; 111  |    unsigned int B9  :1;
                            17576 ; 112  |    unsigned int B10 :1;
                            17577 ; 113  |    unsigned int B11 :1;
                            17578 ; 114  |    unsigned int B12 :1;
                            17579 ; 115  |    unsigned int B13 :1;
                            17580 ; 116  |    unsigned int B14 :1;
                            17581 ; 117  |    unsigned int B15 :1;
                            17582 ; 118  |    unsigned int B16 :1;
                            17583 ; 119  |    unsigned int B17 :1;
                            17584 ; 120  |    unsigned int B18 :1;
                            17585 ; 121  |    unsigned int B19 :1;
                            17586 ; 122  |    unsigned int B20 :1;
                            17587 ; 123  |    unsigned int B21 :1;
                            17588 ; 124  |    unsigned int B22 :1;
                            17589 ; 125  |    unsigned int B23 :1;
                            17590 ; 126  |};
                            17591 ; 127  |
                            17592 ; 128  |union BitInt {
                            17593 ; 129  |        struct Bitfield B;
                            17594 ; 130  |        int        I;
                            17595 ; 131  |};
                            17596 ; 132  |
                            17597 ; 133  |#define MAX_MSG_LENGTH 10
                            17598 ; 134  |struct CMessage
                            17599 ; 135  |{
                            17600 ; 136  |        unsigned int m_uLength;
                            17601 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17602 ; 138  |};
                            17603 ; 139  |
                            17604 ; 140  |typedef struct {
                            17605 ; 141  |    WORD m_wLength;
                            17606 ; 142  |    WORD m_wMessage;
                            17607 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17608 ; 144  |} Message;
                            17609 ; 145  |
                            17610 ; 146  |struct MessageQueueDescriptor
                            17611 ; 147  |{
                            17612 ; 148  |        int *m_pBase;
                            17613 ; 149  |        int m_iModulo;
                            17614 ; 150  |        int m_iSize;
                            17615 ; 151  |        int *m_pHead;
                            17616 ; 152  |        int *m_pTail;
                            17617 ; 153  |};
                            17618 ; 154  |
                            17619 ; 155  |struct ModuleEntry
                            17620 ; 156  |{
                            17621 ; 157  |    int m_iSignaledEventMask;
                            17622 ; 158  |    int m_iWaitEventMask;
                            17623 ; 159  |    int m_iResourceOfCode;
                            17624 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17625 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17626 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17627 ; 163  |    int m_uTimeOutHigh;
                            17628 ; 164  |    int m_uTimeOutLow;
                            17629 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17630 ; 166  |};
                            17631 ; 167  |
                            17632 ; 168  |union WaitMask{
                            17633 ; 169  |    struct B{
                            17634 ; 170  |        unsigned int m_bNone     :1;
                            17635 ; 171  |        unsigned int m_bMessage  :1;
                            17636 ; 172  |        unsigned int m_bTimer    :1;
                            17637 ; 173  |        unsigned int m_bButton   :1;
                            17638 ; 174  |    } B;
                            17639 ; 175  |    int I;
                            17640 ; 176  |} ;
                            17641 ; 177  |
                            17642 ; 178  |
                            17643 ; 179  |struct Button {
                            17644 ; 180  |        WORD wButtonEvent;
                            17645 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17646 ; 182  |};
                            17647 ; 183  |
                            17648 ; 184  |struct Message {
                            17649 ; 185  |        WORD wMsgLength;
                            17650 ; 186  |        WORD wMsgCommand;
                            17651 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17652 ; 188  |};
                            17653 ; 189  |
                            17654 ; 190  |union EventTypes {
                            17655 ; 191  |        struct CMessage msg;
                            17656 ; 192  |        struct Button Button ;
                            17657 ; 193  |        struct Message Message;
                            17658 ; 194  |};
                            17659 ; 195  |
                            17660 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17661 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17662 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17663 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17664 ; 200  |
                            17665 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17666 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17667 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17668 ; 204  |
                            17669 ; 205  |#if DEBUG
                            17670 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17671 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17672 ; 208  |#else 
                            17673 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17674 ; 210  |#define DebugBuildAssert(x)    
                            17675 ; 211  |#endif
                            17676 ; 212  |
                            17677 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17678 ; 214  |//  #pragma asm
                            17679 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17680 ; 216  |//  #pragma endasm
                            17681 ; 217  |
                            17682 ; 218  |
                            17683 ; 219  |#ifdef COLOR_262K
                            17684 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17685 ; 221  |#elif defined(COLOR_65K)
                            17686 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17687 ; 223  |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17688 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17689 ; 225  |#endif
                            17690 ; 226  |    
                            17691 ; 227  |#endif // #ifndef _TYPES_H
                            17692 
                            17694 
                            17695 ; 29   |
                            17696 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17697 ; 31   |//   TIMER STMP Registers 
                            17698 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17699 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            17700 ; 34   |
                            17701 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            17702 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            17703 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            17704 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            17705 ; 39   |
                            17706 ; 40   |#define HW_TIMER_NUMBER_0 0
                            17707 ; 41   |#define HW_TIMER_NUMBER_1 1
                            17708 ; 42   |#define HW_TIMER_NUMBER_2 2
                            17709 ; 43   |#define HW_TIMER_NUMBER_3 3
                            17710 ; 44   |
                            17711 ; 45   |#define HW_TMRCSR 0
                            17712 ; 46   |#define HW_TMRCNTR 1
                            17713 ; 47   |
                            17714 ; 48   |
                            17715 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            17716 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            17717 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            17718 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            17719 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            17720 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            17721 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            17722 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            17723 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            17724 ; 58   |
                            17725 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            17726 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
                            17727 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            17728 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            17729 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            17730 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            17731 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            17732 ; 66   |
                            17733 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            17734 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            17735 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            17736 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            17737 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            17738 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            17739 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            17740 ; 74   |
                            17741 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            17742 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17743 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            17744 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            17745 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            17746 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            17747 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            17748 ; 82   |
                            17749 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            17750 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            17751 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            17752 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            17753 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            17754 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            17755 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            17756 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            17757 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            17758 ; 92   |
                            17759 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            17760 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            17761 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            17762 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            17763 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            17764 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            17765 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            17766 ; 100  |
                            17767 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            17768 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            17769 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            17770 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            17771 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            17772 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            17773 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            17774 ; 108  |
                            17775 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            17776 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            17777 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            17778 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            17779 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            17780 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            17781 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            17782 ; 116  |
                            17783 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            17784 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            17785 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            17786 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            17787 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            17788 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            17789 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            17790 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            17791 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            17792 ; 126  |
                            17793 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            17794 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            17795 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            17796 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            17797 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17798 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            17799 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            17800 ; 134  |
                            17801 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            17802 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            17803 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            17804 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            17805 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            17806 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            17807 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            17808 ; 142  |
                            17809 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            17810 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            17811 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            17812 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            17813 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            17814 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            17815 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            17816 ; 150  |
                            17817 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            17818 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            17819 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            17820 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            17821 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            17822 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            17823 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            17824 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            17825 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            17826 ; 160  |
                            17827 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            17828 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            17829 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
                            17830 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            17831 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            17832 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            17833 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            17834 ; 168  |
                            17835 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            17836 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            17837 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            17838 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            17839 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            17840 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            17841 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            17842 ; 176  |
                            17843 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            17844 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            17845 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17846 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            17847 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            17848 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            17849 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            17850 ; 184  |
                            17851 ; 185  |typedef union               
                            17852 ; 186  |{
                            17853 ; 187  |    struct {
                            17854 ; 188  |       int TIMER_ENABLE              :1;
                            17855 ; 189  |       int TIMER_INT_EN              :1;
                            17856 ; 190  |       int INVERT                    :1;
                            17857 ; 191  |       int TIMER_CONTROL             :3;
                            17858 ; 192  |       int RSVD0                     :1;
                            17859 ; 193  |       int TIMER_STATUS              :1;
                            17860 ; 194  |       int TIMER_MODE                :2;
                            17861 ; 195  |       int RSVD1                     :13;
                            17862 ; 196  |       int CLKGT                     :1;
                            17863 ; 197  |    } B;
                            17864 ; 198  |    int I;
                            17865 ; 199  |} timercsr_type;
                            17866 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            17867 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            17868 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            17869 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            17870 ; 204  |
                            17871 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            17872 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            17873 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            17874 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            17875 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            17876 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            17877 ; 211  |
                            17878 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            17879 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
                            17880 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            17881 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            17882 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            17883 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            17884 ; 218  |
                            17885 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            17886 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            17887 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            17888 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            17889 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            17890 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            17891 ; 225  |
                            17892 ; 226  |typedef union               
                            17893 ; 227  |{
                            17894 ; 228  |    struct {
                            17895 ; 229  |       int COUNT                    :24;
                            17896 ; 230  |    } B;
                            17897 ; 231  |    int I;
                            17898 ; 232  |} tmrcntr_type;
                            17899 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17900 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            17901 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            17902 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            17903 ; 237  |
                            17904 ; 238  |
                            17905 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            17906 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            17907 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            17908 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            17909 ; 243  |
                            17910 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            17911 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            17912 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            17913 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            17914 ; 248  |
                            17915 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            17916 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            17917 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            17918 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            17919 ; 253  |
                            17920 ; 254  |// Timer enable
                            17921 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            17922 ; 256  |// Timer clock gating control
                            17923 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            17924 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            17925 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            17926 ; 260  |#endif
                            17927 ; 261  |
                            17928 ; 262  |
                            17929 ; 263  |
                            17930 ; 264  |
                            17931 
                            17933 
                            17934 ; 36   |#include "regsusb20.h"
                            17935 
                            17937 
                            17938 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17939 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            17940 ; 3    |//;  File        : regsusb20ip.inc
                            17941 ; 4    |//;  Description : USB20 IP Register definition
                            17942 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            17943 ; 6    |
                            17944 ; 7    |// The following naming conventions are followed in this file.
                            17945 ; 8    |// All registers are named using the format...
                            17946 ; 9    |//     HW_<module>_<regname>
                            17947 ; 10   |// where <module> is the module name which can be any of the following...
                            17948 ; 11   |//     USB20
                            17949 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            17950 ; 13   |// module name includes a number starting from 0 for the first instance of
                            17951 ; 14   |// that module)
                            17952 ; 15   |// <regname> is the specific register within that module
                            17953 ; 16   |// We also define the following...
                            17954 ; 17   |//     HW_<module>_<regname>_BITPOS
                            17955 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            17956 ; 19   |//     HW_<module>_<regname>_SETMASK
                            17957 ; 20   |// which does something else, and
                            17958 ; 21   |//     HW_<module>_<regname>_CLRMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17959 ; 22   |// which does something else.
                            17960 ; 23   |// Other rules
                            17961 ; 24   |//     All caps
                            17962 ; 25   |//     Numeric identifiers start at 0
                            17963 ; 26   |
                            17964 ; 27   |#if !(defined(regsusb20inc))
                            17965 ; 28   |#define regsusb20inc 1
                            17966 ; 29   |
                            17967 ; 30   |#include "types.h"
                            17968 
                            17970 
                            17971 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17972 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17973 ; 3    |//
                            17974 ; 4    |// Filename: types.h
                            17975 ; 5    |// Description: Standard data types
                            17976 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17977 ; 7    |
                            17978 ; 8    |#ifndef _TYPES_H
                            17979 ; 9    |#define _TYPES_H
                            17980 ; 10   |
                            17981 ; 11   |// TODO:  move this outta here!
                            17982 ; 12   |#if !defined(NOERROR)
                            17983 ; 13   |#define NOERROR 0
                            17984 ; 14   |#define SUCCESS 0
                            17985 ; 15   |#endif 
                            17986 ; 16   |#if !defined(SUCCESS)
                            17987 ; 17   |#define SUCCESS  0
                            17988 ; 18   |#endif
                            17989 ; 19   |#if !defined(ERROR)
                            17990 ; 20   |#define ERROR   -1
                            17991 ; 21   |#endif
                            17992 ; 22   |#if !defined(FALSE)
                            17993 ; 23   |#define FALSE 0
                            17994 ; 24   |#endif
                            17995 ; 25   |#if !defined(TRUE)
                            17996 ; 26   |#define TRUE  1
                            17997 ; 27   |#endif
                            17998 ; 28   |
                            17999 ; 29   |#if !defined(NULL)
                            18000 ; 30   |#define NULL 0
                            18001 ; 31   |#endif
                            18002 ; 32   |
                            18003 ; 33   |#define MAX_INT     0x7FFFFF
                            18004 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            18005 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            18006 ; 36   |#define MAX_ULONG   (-1) 
                            18007 ; 37   |
                            18008 ; 38   |#define WORD_SIZE   24              // word size in bits
                            18009 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            18010 ; 40   |
                            18011 ; 41   |
                            18012 ; 42   |#define BYTE    unsigned char       // btVarName
                            18013 ; 43   |#define CHAR    signed char         // cVarName
                            18014 ; 44   |#define USHORT  unsigned short      // usVarName
                            18015 ; 45   |#define SHORT   unsigned short      // sVarName
                            18016 ; 46   |#define WORD    unsigned int        // wVarName
                            18017 ; 47   |#define INT     signed int          // iVarName
                            18018 ; 48   |#define DWORD   unsigned long       // dwVarName
                            18019 ; 49   |#define LONG    signed long         // lVarName
                            18020 ; 50   |#define BOOL    unsigned int        // bVarName
                            18021 ; 51   |#define FRACT   _fract              // frVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18022 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            18023 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            18024 ; 54   |#define FLOAT   float               // fVarName
                            18025 ; 55   |#define DBL     double              // dVarName
                            18026 ; 56   |#define ENUM    enum                // eVarName
                            18027 ; 57   |#define CMX     _complex            // cmxVarName
                            18028 ; 58   |typedef WORD UCS3;                   // 
                            18029 ; 59   |
                            18030 ; 60   |#define UINT16  unsigned short
                            18031 ; 61   |#define UINT8   unsigned char   
                            18032 ; 62   |#define UINT32  unsigned long
                            18033 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18034 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            18035 ; 65   |#define WCHAR   UINT16
                            18036 ; 66   |
                            18037 ; 67   |//UINT128 is 16 bytes or 6 words
                            18038 ; 68   |typedef struct UINT128_3500 {   
                            18039 ; 69   |    int val[6];     
                            18040 ; 70   |} UINT128_3500;
                            18041 ; 71   |
                            18042 ; 72   |#define UINT128   UINT128_3500
                            18043 ; 73   |
                            18044 ; 74   |// Little endian word packed byte strings:   
                            18045 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18046 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18047 ; 77   |// Little endian word packed byte strings:   
                            18048 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            18049 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            18050 ; 80   |
                            18051 ; 81   |// Declare Memory Spaces To Use When Coding
                            18052 ; 82   |// A. Sector Buffers
                            18053 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            18054 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            18055 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            18056 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            18057 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            18058 ; 88   |// B. Media DDI Memory
                            18059 ; 89   |#define MEDIA_DDI_MEM _Y
                            18060 ; 90   |
                            18061 ; 91   |
                            18062 ; 92   |
                            18063 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            18064 ; 94   |// Examples of circular pointers:
                            18065 ; 95   |//    INT CIRC cpiVarName
                            18066 ; 96   |//    DWORD CIRC cpdwVarName
                            18067 ; 97   |
                            18068 ; 98   |#define RETCODE INT                 // rcVarName
                            18069 ; 99   |
                            18070 ; 100  |// generic bitfield structure
                            18071 ; 101  |struct Bitfield {
                            18072 ; 102  |    unsigned int B0  :1;
                            18073 ; 103  |    unsigned int B1  :1;
                            18074 ; 104  |    unsigned int B2  :1;
                            18075 ; 105  |    unsigned int B3  :1;
                            18076 ; 106  |    unsigned int B4  :1;
                            18077 ; 107  |    unsigned int B5  :1;
                            18078 ; 108  |    unsigned int B6  :1;
                            18079 ; 109  |    unsigned int B7  :1;
                            18080 ; 110  |    unsigned int B8  :1;
                            18081 ; 111  |    unsigned int B9  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18082 ; 112  |    unsigned int B10 :1;
                            18083 ; 113  |    unsigned int B11 :1;
                            18084 ; 114  |    unsigned int B12 :1;
                            18085 ; 115  |    unsigned int B13 :1;
                            18086 ; 116  |    unsigned int B14 :1;
                            18087 ; 117  |    unsigned int B15 :1;
                            18088 ; 118  |    unsigned int B16 :1;
                            18089 ; 119  |    unsigned int B17 :1;
                            18090 ; 120  |    unsigned int B18 :1;
                            18091 ; 121  |    unsigned int B19 :1;
                            18092 ; 122  |    unsigned int B20 :1;
                            18093 ; 123  |    unsigned int B21 :1;
                            18094 ; 124  |    unsigned int B22 :1;
                            18095 ; 125  |    unsigned int B23 :1;
                            18096 ; 126  |};
                            18097 ; 127  |
                            18098 ; 128  |union BitInt {
                            18099 ; 129  |        struct Bitfield B;
                            18100 ; 130  |        int        I;
                            18101 ; 131  |};
                            18102 ; 132  |
                            18103 ; 133  |#define MAX_MSG_LENGTH 10
                            18104 ; 134  |struct CMessage
                            18105 ; 135  |{
                            18106 ; 136  |        unsigned int m_uLength;
                            18107 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            18108 ; 138  |};
                            18109 ; 139  |
                            18110 ; 140  |typedef struct {
                            18111 ; 141  |    WORD m_wLength;
                            18112 ; 142  |    WORD m_wMessage;
                            18113 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            18114 ; 144  |} Message;
                            18115 ; 145  |
                            18116 ; 146  |struct MessageQueueDescriptor
                            18117 ; 147  |{
                            18118 ; 148  |        int *m_pBase;
                            18119 ; 149  |        int m_iModulo;
                            18120 ; 150  |        int m_iSize;
                            18121 ; 151  |        int *m_pHead;
                            18122 ; 152  |        int *m_pTail;
                            18123 ; 153  |};
                            18124 ; 154  |
                            18125 ; 155  |struct ModuleEntry
                            18126 ; 156  |{
                            18127 ; 157  |    int m_iSignaledEventMask;
                            18128 ; 158  |    int m_iWaitEventMask;
                            18129 ; 159  |    int m_iResourceOfCode;
                            18130 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            18131 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            18132 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            18133 ; 163  |    int m_uTimeOutHigh;
                            18134 ; 164  |    int m_uTimeOutLow;
                            18135 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            18136 ; 166  |};
                            18137 ; 167  |
                            18138 ; 168  |union WaitMask{
                            18139 ; 169  |    struct B{
                            18140 ; 170  |        unsigned int m_bNone     :1;
                            18141 ; 171  |        unsigned int m_bMessage  :1;
                            18142 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18143 ; 173  |        unsigned int m_bButton   :1;
                            18144 ; 174  |    } B;
                            18145 ; 175  |    int I;
                            18146 ; 176  |} ;
                            18147 ; 177  |
                            18148 ; 178  |
                            18149 ; 179  |struct Button {
                            18150 ; 180  |        WORD wButtonEvent;
                            18151 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18152 ; 182  |};
                            18153 ; 183  |
                            18154 ; 184  |struct Message {
                            18155 ; 185  |        WORD wMsgLength;
                            18156 ; 186  |        WORD wMsgCommand;
                            18157 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18158 ; 188  |};
                            18159 ; 189  |
                            18160 ; 190  |union EventTypes {
                            18161 ; 191  |        struct CMessage msg;
                            18162 ; 192  |        struct Button Button ;
                            18163 ; 193  |        struct Message Message;
                            18164 ; 194  |};
                            18165 ; 195  |
                            18166 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18167 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18168 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18169 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18170 ; 200  |
                            18171 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18172 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18173 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18174 ; 204  |
                            18175 ; 205  |#if DEBUG
                            18176 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18177 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18178 ; 208  |#else 
                            18179 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            18180 ; 210  |#define DebugBuildAssert(x)    
                            18181 ; 211  |#endif
                            18182 ; 212  |
                            18183 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18184 ; 214  |//  #pragma asm
                            18185 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18186 ; 216  |//  #pragma endasm
                            18187 ; 217  |
                            18188 ; 218  |
                            18189 ; 219  |#ifdef COLOR_262K
                            18190 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            18191 ; 221  |#elif defined(COLOR_65K)
                            18192 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            18193 ; 223  |#else
                            18194 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            18195 ; 225  |#endif
                            18196 ; 226  |    
                            18197 ; 227  |#endif // #ifndef _TYPES_H
                            18198 
                            18200 
                            18201 ; 31   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18202 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18203 ; 33   |//   USB2.0 STMP Registers 
                            18204 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18205 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            18206 ; 36   |
                            18207 ; 37   |
                            18208 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18209 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            18210 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            18211 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            18212 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            18213 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            18214 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            18215 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            18216 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            18217 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            18218 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            18219 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            18220 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            18221 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            18222 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            18223 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            18224 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            18225 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            18226 ; 56   |
                            18227 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            18228 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            18229 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            18230 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            18231 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            18232 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            18233 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            18234 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            18235 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            18236 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            18237 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            18238 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            18239 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            18240 ; 70   |
                            18241 ; 71   |
                            18242 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            18243 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            18244 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            18245 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            18246 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            18247 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            18248 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            18249 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            18250 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            18251 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            18252 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            18253 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            18254 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            18255 ; 85   |
                            18256 ; 86   |typedef union               
                            18257 ; 87   |{
                            18258 ; 88   |    struct {
                            18259 ; 89   |        int USBEN          :1;
                            18260 ; 90   |        int WAKEUPIRQ      :1;
                            18261 ; 91   |        int WAKEUPIE       :1;
                            18262 ; 92   |        int VBUSCXIRQ      :1;
                            18263 ; 93   |        int VBUSCXIE       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18264 ; 94   |        int VBUSDISCXIRQ   :1;
                            18265 ; 95   |        int VBUSDISCXIE    :1;
                            18266 ; 96   |        int CLKOFF         :1;
                            18267 ; 97   |        int SUSP           :1;
                            18268 ; 98   |        int SUSPF          :1;
                            18269 ; 99   |        int UTMITST        :1;
                            18270 ; 100  |        int ARCCONNECT     :1;
                            18271 ; 101  |        int PLUGGEDIN_EN   :1;
                            18272 ; 102  |        int PLUGGEDIN      :1;
                            18273 ; 103  |        int                :8;
                            18274 ; 104  |        int HOSTDISCONNECT :1;
                            18275 ; 105  |        int VBUSSENSE      :1;
                            18276 ; 106  |    } B;
                            18277 ; 107  |    int I;
                            18278 ; 108  |} usbcsr_type;
                            18279 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            18280 ; 110  |
                            18281 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            18282 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            18283 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            18284 ; 114  |
                            18285 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            18286 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            18287 ; 117  |
                            18288 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            18289 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            18290 ; 120  |
                            18291 ; 121  |typedef union               
                            18292 ; 122  |{
                            18293 ; 123  |    struct {
                            18294 ; 124  |        int ADD            :16;
                            18295 ; 125  |        int MEM            :2;
                            18296 ; 126  |        int                :6;
                            18297 ; 127  |    } B;
                            18298 ; 128  |    int I;
                            18299 ; 129  |} usbdmaoff_type;
                            18300 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            18301 ; 131  |
                            18302 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            18303 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            18304 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            18305 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            18306 ; 136  |
                            18307 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            18308 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            18309 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            18310 ; 140  |
                            18311 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            18312 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            18313 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            18314 ; 144  |
                            18315 ; 145  |typedef union               
                            18316 ; 146  |{
                            18317 ; 147  |    struct {
                            18318 ; 148  |        int ADD            :9;
                            18319 ; 149  |        int                :7;
                            18320 ; 150  |        int RWB            :1;
                            18321 ; 151  |        int                :14;
                            18322 ; 152  |        int KICK           :1;
                            18323 ; 153  |    } B;
                            18324 ; 154  |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18325 ; 155  |} usbarcaccess_type;
                            18326 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            18327 ; 157  |
                            18328 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            18329 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            18330 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            18331 ; 161  |
                            18332 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            18333 ; 163  |
                            18334 ; 164  |typedef union               
                            18335 ; 165  |{
                            18336 ; 166  |    struct {
                            18337 ; 167  |        int DATA           :16;
                            18338 ; 168  |        int                :8;
                            18339 ; 169  |    } B;
                            18340 ; 170  |    int I;
                            18341 ; 171  |} usbarcdatalow_type;
                            18342 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            18343 ; 173  |
                            18344 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            18345 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            18346 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            18347 ; 177  |
                            18348 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            18349 ; 179  |
                            18350 ; 180  |typedef union               
                            18351 ; 181  |{
                            18352 ; 182  |    struct {
                            18353 ; 183  |        int DATA           :16;
                            18354 ; 184  |        int                :8;
                            18355 ; 185  |    } B;
                            18356 ; 186  |    int I;
                            18357 ; 187  |} usbarcdatahigh_type;
                            18358 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            18359 ; 189  |
                            18360 ; 190  |
                            18361 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18362 ; 192  |//   USB2.0 ARC Registers 
                            18363 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            18364 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            18365 ; 195  |
                            18366 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            18367 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            18368 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            18369 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            18370 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            18371 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            18372 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            18373 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            18374 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            18375 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            18376 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            18377 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            18378 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            18379 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            18380 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            18381 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            18382 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            18383 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            18384 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18385 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            18386 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            18387 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            18388 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            18389 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            18390 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            18391 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            18392 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            18393 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            18394 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            18395 ; 225  |
                            18396 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            18397 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            18398 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            18399 ; 229  |
                            18400 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            18401 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            18402 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            18403 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            18404 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            18405 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            18406 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            18407 ; 237  |
                            18408 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            18409 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            18410 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            18411 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            18412 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            18413 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            18414 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            18415 ; 245  |
                            18416 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            18417 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            18418 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            18419 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            18420 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            18421 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            18422 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            18423 ; 253  |
                            18424 ; 254  |typedef union               
                            18425 ; 255  |{
                            18426 ; 256  |    struct {
                            18427 ; 257  |        int N_PORTS         :4;
                            18428 ; 258  |        int PPC             :1;
                            18429 ; 259  |        int                 :3;
                            18430 ; 260  |        int N_PCC           :4;
                            18431 ; 261  |        int N_CC            :4;
                            18432 ; 262  |        int PI              :1;
                            18433 ; 263  |        int                 :3;
                            18434 ; 264  |        int N_PTT           :4;
                            18435 ; 265  |        int N_TT            :4;
                            18436 ; 266  |        int                 :20;
                            18437 ; 267  |    } B;
                            18438 ; 268  |    DWORD I;
                            18439 ; 269  |} hcsparams_type;
                            18440 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            18441 ; 271  |
                            18442 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            18443 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            18444 ; 274  |
                            18445 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            18446 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18447 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            18448 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            18449 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            18450 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            18451 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            18452 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            18453 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            18454 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            18455 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            18456 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            18457 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            18458 ; 288  |
                            18459 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            18460 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            18461 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            18462 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            18463 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            18464 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            18465 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            18466 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            18467 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            18468 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            18469 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            18470 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            18471 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            18472 ; 302  |
                            18473 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            18474 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            18475 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            18476 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            18477 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            18478 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            18479 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            18480 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            18481 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            18482 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            18483 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            18484 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            18485 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
                            18486 ; 316  |
                            18487 ; 317  |typedef union               
                            18488 ; 318  |{
                            18489 ; 319  |    struct {
                            18490 ; 320  |        int RS              :1;
                            18491 ; 321  |        int RST             :1;
                            18492 ; 322  |        int FS0             :1;
                            18493 ; 323  |        int FS1             :1;
                            18494 ; 324  |        int PSE             :1;
                            18495 ; 325  |        int ASE             :1;
                            18496 ; 326  |        int IAA             :1;
                            18497 ; 327  |        int LR              :1;
                            18498 ; 328  |        int ASP0            :1;
                            18499 ; 329  |        int ASP1            :1;
                            18500 ; 330  |        int                 :1;
                            18501 ; 331  |        int ASPE            :1;
                            18502 ; 332  |        int                 :3;
                            18503 ; 333  |        int FS2             :1;
                            18504 ; 334  |        int ITC             :8;
                            18505 ; 335  |        int                 :24;
                            18506 ; 336  |    } B;
                            18507 ; 337  |    DWORD I;
                            18508 ; 338  |} usbcmd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18509 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            18510 ; 340  |
                            18511 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            18512 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            18513 ; 343  |
                            18514 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            18515 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            18516 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            18517 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            18518 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            18519 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            18520 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            18521 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            18522 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            18523 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            18524 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            18525 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            18526 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            18527 ; 357  |
                            18528 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            18529 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            18530 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            18531 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            18532 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            18533 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            18534 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            18535 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            18536 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            18537 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            18538 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            18539 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            18540 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            18541 ; 371  |
                            18542 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            18543 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            18544 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            18545 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            18546 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            18547 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
                            18548 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            18549 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            18550 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            18551 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            18552 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            18553 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            18554 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            18555 ; 385  |
                            18556 ; 386  |
                            18557 ; 387  |typedef union               
                            18558 ; 388  |{
                            18559 ; 389  |    struct {
                            18560 ; 390  |        int UI              :1;
                            18561 ; 391  |        int UEI             :1;
                            18562 ; 392  |        int PCI             :1;
                            18563 ; 393  |        int FRI             :1;
                            18564 ; 394  |        int SEI             :1;
                            18565 ; 395  |        int AAI             :1;
                            18566 ; 396  |        int URI             :1;
                            18567 ; 397  |        int STI             :1;
                            18568 ; 398  |        int SLI             :1;
                            18569 ; 399  |        int                 :3;
                            18570 ; 400  |        int HCH             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18571 ; 401  |        int RCL             :1;
                            18572 ; 402  |        int PS              :1;
                            18573 ; 403  |        int AS              :1;
                            18574 ; 404  |        int                 :24;
                            18575 ; 405  |    } B;
                            18576 ; 406  |    DWORD I;
                            18577 ; 407  |} usbsts_type;
                            18578 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            18579 ; 409  |
                            18580 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            18581 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            18582 ; 412  |
                            18583 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            18584 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            18585 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            18586 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            18587 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            18588 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            18589 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            18590 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            18591 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            18592 ; 422  |
                            18593 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            18594 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            18595 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            18596 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            18597 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            18598 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            18599 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            18600 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            18601 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            18602 ; 432  |
                            18603 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            18604 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            18605 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            18606 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            18607 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            18608 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            18609 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
                            18610 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            18611 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            18612 ; 442  |
                            18613 ; 443  |
                            18614 ; 444  |typedef union               
                            18615 ; 445  |{
                            18616 ; 446  |    struct {
                            18617 ; 447  |        int UE              :1;
                            18618 ; 448  |        int UEE             :1;
                            18619 ; 449  |        int PCE             :1;
                            18620 ; 450  |        int FRE             :1;
                            18621 ; 451  |        int SEE             :1;
                            18622 ; 452  |        int AAE             :1;
                            18623 ; 453  |        int URE             :1;
                            18624 ; 454  |        int STE             :1;
                            18625 ; 455  |        int SLE             :1;
                            18626 ; 456  |        int                 :39;
                            18627 ; 457  |    } B;
                            18628 ; 458  |    DWORD I;
                            18629 ; 459  |} usbintr_type;
                            18630 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            18631 ; 461  |
                            18632 ; 462  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18633 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18634 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            18635 ; 465  |
                            18636 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            18637 ; 467  |
                            18638 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            18639 ; 469  |
                            18640 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            18641 ; 471  |
                            18642 ; 472  |typedef union               
                            18643 ; 473  |{
                            18644 ; 474  |    struct {
                            18645 ; 475  |        int                 :25;
                            18646 ; 476  |        int ADD             :7;
                            18647 ; 477  |        int                 :16;
                            18648 ; 478  |    } B;
                            18649 ; 479  |    DWORD I;
                            18650 ; 480  |} devaddr_type;
                            18651 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            18652 ; 482  |
                            18653 ; 483  |
                            18654 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            18655 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            18656 ; 486  |
                            18657 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            18658 ; 488  |
                            18659 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            18660 ; 490  |
                            18661 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            18662 ; 492  |
                            18663 ; 493  |typedef union               
                            18664 ; 494  |{
                            18665 ; 495  |    struct {
                            18666 ; 496  |        int                 :10;
                            18667 ; 497  |        int ADD             :22;
                            18668 ; 498  |        int                 :16;
                            18669 ; 499  |    } B;
                            18670 ; 500  |    DWORD I;
                            18671 ; 501  |} endptlistaddr_type;
                            18672 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            18673 ; 503  |
                            18674 ; 504  |
                            18675 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            18676 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            18677 ; 507  |
                            18678 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            18679 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            18680 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            18681 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            18682 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            18683 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            18684 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            18685 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            18686 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            18687 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            18688 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            18689 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            18690 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            18691 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            18692 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            18693 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18694 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            18695 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            18696 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            18697 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            18698 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            18699 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            18700 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            18701 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            18702 ; 532  |
                            18703 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            18704 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            18705 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            18706 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            18707 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            18708 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            18709 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            18710 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            18711 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            18712 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            18713 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            18714 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            18715 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            18716 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            18717 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            18718 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            18719 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            18720 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            18721 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            18722 ; 552  |
                            18723 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            18724 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            18725 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            18726 ; 556  |
                            18727 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            18728 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            18729 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            18730 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            18731 ; 561  |
                            18732 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
                            18733 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            18734 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            18735 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            18736 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            18737 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            18738 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            18739 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            18740 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            18741 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            18742 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            18743 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            18744 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            18745 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            18746 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            18747 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            18748 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            18749 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            18750 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            18751 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            18752 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            18753 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            18754 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            18755 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18756 ; 586  |
                            18757 ; 587  |typedef union               
                            18758 ; 588  |{
                            18759 ; 589  |    struct {
                            18760 ; 590  |        int CCS             :1;
                            18761 ; 591  |        int CSC             :1;
                            18762 ; 592  |        int PE              :1;
                            18763 ; 593  |        int PEC             :1;
                            18764 ; 594  |        int OCA             :1;
                            18765 ; 595  |        int OCC             :1;
                            18766 ; 596  |        int FPR             :1;
                            18767 ; 597  |        int SUSP            :1;
                            18768 ; 598  |        int PR              :1;
                            18769 ; 599  |        int HSP             :1;
                            18770 ; 600  |        int LS              :2;
                            18771 ; 601  |        int PP              :1;
                            18772 ; 602  |        int PO              :1;
                            18773 ; 603  |        int PIC             :2;
                            18774 ; 604  |        int PTC             :4;
                            18775 ; 605  |        int WKCN            :1;
                            18776 ; 606  |        int WKDS            :1;
                            18777 ; 607  |        int WKOC            :1;
                            18778 ; 608  |        int PHCD            :1;
                            18779 ; 609  |        int PFSC            :1;
                            18780 ; 610  |        int                 :1;
                            18781 ; 611  |        int PSPD            :2;
                            18782 ; 612  |        int                 :1;
                            18783 ; 613  |        int PTW             :1;
                            18784 ; 614  |        int STS             :1;
                            18785 ; 615  |        int PTS             :1;
                            18786 ; 616  |        int                 :16;
                            18787 ; 617  |    } B;
                            18788 ; 618  |    DWORD I;
                            18789 ; 619  |} portsc1_type;
                            18790 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            18791 ; 621  |
                            18792 ; 622  |
                            18793 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            18794 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
                            18795 ; 625  |
                            18796 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            18797 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            18798 ; 628  |
                            18799 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            18800 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            18801 ; 631  |
                            18802 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            18803 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            18804 ; 634  |
                            18805 ; 635  |typedef union               
                            18806 ; 636  |{
                            18807 ; 637  |    struct {
                            18808 ; 638  |        int CM              :2;
                            18809 ; 639  |        int ES              :1;
                            18810 ; 640  |        int                 :46;
                            18811 ; 641  |    } B;
                            18812 ; 642  |    DWORD I;
                            18813 ; 643  |} usbmode_type;
                            18814 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            18815 ; 645  |
                            18816 ; 646  |
                            18817 ; 647  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18818 ; 648  |//  The following endpoint equates are common for the following registers
                            18819 ; 649  |
                            18820 ; 650  |#define ENDPOINT0_BITPOS (0)
                            18821 ; 651  |#define ENDPOINT1_BITPOS (1)
                            18822 ; 652  |#define ENDPOINT2_BITPOS (2)
                            18823 ; 653  |#define ENDPOINT3_BITPOS (3)
                            18824 ; 654  |#define ENDPOINT4_BITPOS (4)
                            18825 ; 655  |#define ENDPOINT5_BITPOS (5)
                            18826 ; 656  |#define ENDPOINT6_BITPOS (6)
                            18827 ; 657  |#define ENDPOINT7_BITPOS (7)
                            18828 ; 658  |#define ENDPOINT8_BITPOS (8)
                            18829 ; 659  |#define ENDPOINT9_BITPOS (9)
                            18830 ; 660  |#define ENDPOINT10_BITPOS (10)
                            18831 ; 661  |#define ENDPOINT11_BITPOS (11)
                            18832 ; 662  |#define ENDPOINT12_BITPOS (12)
                            18833 ; 663  |#define ENDPOINT13_BITPOS (13)
                            18834 ; 664  |#define ENDPOINT14_BITPOS (14)
                            18835 ; 665  |#define ENDPOINT15_BITPOS (15)
                            18836 ; 666  |
                            18837 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            18838 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            18839 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            18840 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            18841 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            18842 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            18843 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            18844 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            18845 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            18846 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            18847 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            18848 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            18849 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            18850 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            18851 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            18852 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            18853 ; 683  |
                            18854 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            18855 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            18856 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
                            18857 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            18858 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            18859 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            18860 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            18861 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            18862 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            18863 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            18864 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            18865 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            18866 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            18867 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            18868 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            18869 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            18870 ; 700  |
                            18871 ; 701  |typedef union               
                            18872 ; 702  |{
                            18873 ; 703  |    struct {
                            18874 ; 704  |        int EP0              :1;
                            18875 ; 705  |        int EP1              :1;
                            18876 ; 706  |        int EP2              :1;
                            18877 ; 707  |        int EP3              :1;
                            18878 ; 708  |        int EP4              :1;
                            18879 ; 709  |        int EP5              :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18880 ; 710  |        int EP6              :1;
                            18881 ; 711  |        int EP7              :1;
                            18882 ; 712  |        int EP8              :1;
                            18883 ; 713  |        int EP9              :1;
                            18884 ; 714  |        int EP10             :1;
                            18885 ; 715  |        int EP11             :1;
                            18886 ; 716  |        int EP12             :1;
                            18887 ; 717  |        int EP13             :1;
                            18888 ; 718  |        int EP14             :1;
                            18889 ; 719  |        int EP15             :1;
                            18890 ; 720  |        int                  :32;
                            18891 ; 721  |    } B;
                            18892 ; 722  |    DWORD I;
                            18893 ; 723  |} endpsetupstat_type;
                            18894 ; 724  |
                            18895 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            18896 ; 726  |
                            18897 ; 727  |typedef union               
                            18898 ; 728  |{
                            18899 ; 729  |    struct {
                            18900 ; 730  |        int EP0              :1;
                            18901 ; 731  |        int EP1              :1;
                            18902 ; 732  |        int EP2              :1;
                            18903 ; 733  |        int EP3              :1;
                            18904 ; 734  |        int EP4              :1;
                            18905 ; 735  |        int EP5              :1;
                            18906 ; 736  |        int EP6              :1;
                            18907 ; 737  |        int EP7              :1;
                            18908 ; 738  |        int EP8              :1;
                            18909 ; 739  |        int EP9              :1;
                            18910 ; 740  |        int EP10             :1;
                            18911 ; 741  |        int EP11             :1;
                            18912 ; 742  |        int EP12             :1;
                            18913 ; 743  |        int EP13             :1;
                            18914 ; 744  |        int EP14             :1;
                            18915 ; 745  |        int EP15             :1;
                            18916 ; 746  |        int                  :8;
                            18917 ; 747  |    } B;
                            18918 ; 748  |    WORD I;
                            18919 ; 749  |} endpt_type;
                            18920 
                            18958 
                            18959 ; 750  |
                            18960 ; 751  |typedef union
                            18961 ; 752  |{
                            18962 ; 753  |   struct {
                            18963 ; 754  |       endpt_type  RX;
                            18964 ; 755  |       endpt_type  TX;
                            18965 ; 756  |   } W;
                            18966 ; 757  |   DWORD DW;
                            18967 ; 758  |} endptrxtx_type;
                            18968 ; 759  |
                            18969 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            18970 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            18971 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            18972 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            18973 ; 764  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18974 ; 765  |
                            18975 ; 766  |
                            18976 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            18977 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            18978 ; 769  |
                            18979 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            18980 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            18981 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            18982 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            18983 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            18984 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            18985 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            18986 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            18987 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            18988 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            18989 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            18990 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            18991 ; 782  |
                            18992 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            18993 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            18994 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            18995 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            18996 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            18997 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            18998 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            18999 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            19000 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            19001 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            19002 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            19003 ; 794  |
                            19004 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            19005 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19006 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            19007 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            19008 ; 799  |
                            19009 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            19010 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            19011 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            19012 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
                            19013 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            19014 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            19015 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            19016 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            19017 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            19018 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            19019 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            19020 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            19021 ; 812  |
                            19022 ; 813  |
                            19023 ; 814  |typedef union               
                            19024 ; 815  |{
                            19025 ; 816  |    struct {
                            19026 ; 817  |        int RXS             :1;
                            19027 ; 818  |        int RXD             :1;
                            19028 ; 819  |        int RXT             :2;
                            19029 ; 820  |        int                 :1;
                            19030 ; 821  |        int RXI             :1;
                            19031 ; 822  |        int RXR             :1;
                            19032 ; 823  |        int RXE             :1;
                            19033 ; 824  |        int                 :8;
                            19034 ; 825  |        int TXS             :1;
                            19035 ; 826  |        int TXD             :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19036 ; 827  |        int TXT             :2;
                            19037 ; 828  |        int                 :1;
                            19038 ; 829  |        int TXI             :1;
                            19039 ; 830  |        int TXR             :1;
                            19040 ; 831  |        int TXE             :1;
                            19041 ; 832  |        int                 :24;
                            19042 ; 833  |    } B;
                            19043 ; 834  |    DWORD I;
                            19044 ; 835  |} endptctrl_type;
                            19045 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            19046 ; 837  |
                            19047 ; 838  |#endif
                            19048 ; 839  |
                            19049 ; 840  |
                            19050 
                            19052 
                            19053 ; 37   |#include "regsusb20phy.h"
                            19054 
                            19056 
                            19057 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19058 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            19059 ; 3    |//;  File        : regsusbphy.inc
                            19060 ; 4    |//;  Description : USB20 PHY Register definition
                            19061 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            19062 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19063 ; 7    |
                            19064 ; 8    |// The following naming conventions are followed in this file.
                            19065 ; 9    |// All registers are named using the format...
                            19066 ; 10   |//     HW_<module>_<regname>
                            19067 ; 11   |// where <module> is the module name which can be any of the following...
                            19068 ; 12   |//     USB20
                            19069 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            19070 ; 14   |// module name includes a number starting from 0 for the first instance of
                            19071 ; 15   |// that module)
                            19072 ; 16   |// <regname> is the specific register within that module
                            19073 ; 17   |// We also define the following...
                            19074 ; 18   |//     HW_<module>_<regname>_BITPOS
                            19075 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            19076 ; 20   |//     HW_<module>_<regname>_SETMASK
                            19077 ; 21   |// which does something else, and
                            19078 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            19079 ; 23   |// which does something else.
                            19080 ; 24   |// Other rules
                            19081 ; 25   |//     All caps
                            19082 ; 26   |//     Numeric identifiers start at 0
                            19083 ; 27   |
                            19084 ; 28   |#if !(defined(regsusbphyinc))
                            19085 ; 29   |#define regsusbphyinc 1
                            19086 ; 30   |
                            19087 ; 31   |#include "types.h"
                            19088 
                            19090 
                            19091 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19092 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19093 ; 3    |//
                            19094 ; 4    |// Filename: types.h
                            19095 ; 5    |// Description: Standard data types
                            19096 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19097 ; 7    |
                            19098 ; 8    |#ifndef _TYPES_H
                            19099 ; 9    |#define _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19100 ; 10   |
                            19101 ; 11   |// TODO:  move this outta here!
                            19102 ; 12   |#if !defined(NOERROR)
                            19103 ; 13   |#define NOERROR 0
                            19104 ; 14   |#define SUCCESS 0
                            19105 ; 15   |#endif 
                            19106 ; 16   |#if !defined(SUCCESS)
                            19107 ; 17   |#define SUCCESS  0
                            19108 ; 18   |#endif
                            19109 ; 19   |#if !defined(ERROR)
                            19110 ; 20   |#define ERROR   -1
                            19111 ; 21   |#endif
                            19112 ; 22   |#if !defined(FALSE)
                            19113 ; 23   |#define FALSE 0
                            19114 ; 24   |#endif
                            19115 ; 25   |#if !defined(TRUE)
                            19116 ; 26   |#define TRUE  1
                            19117 ; 27   |#endif
                            19118 ; 28   |
                            19119 ; 29   |#if !defined(NULL)
                            19120 ; 30   |#define NULL 0
                            19121 ; 31   |#endif
                            19122 ; 32   |
                            19123 ; 33   |#define MAX_INT     0x7FFFFF
                            19124 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19125 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19126 ; 36   |#define MAX_ULONG   (-1) 
                            19127 ; 37   |
                            19128 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19129 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19130 ; 40   |
                            19131 ; 41   |
                            19132 ; 42   |#define BYTE    unsigned char       // btVarName
                            19133 ; 43   |#define CHAR    signed char         // cVarName
                            19134 ; 44   |#define USHORT  unsigned short      // usVarName
                            19135 ; 45   |#define SHORT   unsigned short      // sVarName
                            19136 ; 46   |#define WORD    unsigned int        // wVarName
                            19137 ; 47   |#define INT     signed int          // iVarName
                            19138 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19139 ; 49   |#define LONG    signed long         // lVarName
                            19140 ; 50   |#define BOOL    unsigned int        // bVarName
                            19141 ; 51   |#define FRACT   _fract              // frVarName
                            19142 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19143 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19144 ; 54   |#define FLOAT   float               // fVarName
                            19145 ; 55   |#define DBL     double              // dVarName
                            19146 ; 56   |#define ENUM    enum                // eVarName
                            19147 ; 57   |#define CMX     _complex            // cmxVarName
                            19148 ; 58   |typedef WORD UCS3;                   // 
                            19149 ; 59   |
                            19150 ; 60   |#define UINT16  unsigned short
                            19151 ; 61   |#define UINT8   unsigned char   
                            19152 ; 62   |#define UINT32  unsigned long
                            19153 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19154 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19155 ; 65   |#define WCHAR   UINT16
                            19156 ; 66   |
                            19157 ; 67   |//UINT128 is 16 bytes or 6 words
                            19158 ; 68   |typedef struct UINT128_3500 {   
                            19159 ; 69   |    int val[6];     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19160 ; 70   |} UINT128_3500;
                            19161 ; 71   |
                            19162 ; 72   |#define UINT128   UINT128_3500
                            19163 ; 73   |
                            19164 ; 74   |// Little endian word packed byte strings:   
                            19165 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19166 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19167 ; 77   |// Little endian word packed byte strings:   
                            19168 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19169 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19170 ; 80   |
                            19171 ; 81   |// Declare Memory Spaces To Use When Coding
                            19172 ; 82   |// A. Sector Buffers
                            19173 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19174 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19175 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19176 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19177 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19178 ; 88   |// B. Media DDI Memory
                            19179 ; 89   |#define MEDIA_DDI_MEM _Y
                            19180 ; 90   |
                            19181 ; 91   |
                            19182 ; 92   |
                            19183 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19184 ; 94   |// Examples of circular pointers:
                            19185 ; 95   |//    INT CIRC cpiVarName
                            19186 ; 96   |//    DWORD CIRC cpdwVarName
                            19187 ; 97   |
                            19188 ; 98   |#define RETCODE INT                 // rcVarName
                            19189 ; 99   |
                            19190 ; 100  |// generic bitfield structure
                            19191 ; 101  |struct Bitfield {
                            19192 ; 102  |    unsigned int B0  :1;
                            19193 ; 103  |    unsigned int B1  :1;
                            19194 ; 104  |    unsigned int B2  :1;
                            19195 ; 105  |    unsigned int B3  :1;
                            19196 ; 106  |    unsigned int B4  :1;
                            19197 ; 107  |    unsigned int B5  :1;
                            19198 ; 108  |    unsigned int B6  :1;
                            19199 ; 109  |    unsigned int B7  :1;
                            19200 ; 110  |    unsigned int B8  :1;
                            19201 ; 111  |    unsigned int B9  :1;
                            19202 ; 112  |    unsigned int B10 :1;
                            19203 ; 113  |    unsigned int B11 :1;
                            19204 ; 114  |    unsigned int B12 :1;
                            19205 ; 115  |    unsigned int B13 :1;
                            19206 ; 116  |    unsigned int B14 :1;
                            19207 ; 117  |    unsigned int B15 :1;
                            19208 ; 118  |    unsigned int B16 :1;
                            19209 ; 119  |    unsigned int B17 :1;
                            19210 ; 120  |    unsigned int B18 :1;
                            19211 ; 121  |    unsigned int B19 :1;
                            19212 ; 122  |    unsigned int B20 :1;
                            19213 ; 123  |    unsigned int B21 :1;
                            19214 ; 124  |    unsigned int B22 :1;
                            19215 ; 125  |    unsigned int B23 :1;
                            19216 ; 126  |};
                            19217 ; 127  |
                            19218 ; 128  |union BitInt {
                            19219 ; 129  |        struct Bitfield B;
                            19220 ; 130  |        int        I;
                            19221 ; 131  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19222 ; 132  |
                            19223 ; 133  |#define MAX_MSG_LENGTH 10
                            19224 ; 134  |struct CMessage
                            19225 ; 135  |{
                            19226 ; 136  |        unsigned int m_uLength;
                            19227 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19228 ; 138  |};
                            19229 ; 139  |
                            19230 ; 140  |typedef struct {
                            19231 ; 141  |    WORD m_wLength;
                            19232 ; 142  |    WORD m_wMessage;
                            19233 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19234 ; 144  |} Message;
                            19235 ; 145  |
                            19236 ; 146  |struct MessageQueueDescriptor
                            19237 ; 147  |{
                            19238 ; 148  |        int *m_pBase;
                            19239 ; 149  |        int m_iModulo;
                            19240 ; 150  |        int m_iSize;
                            19241 ; 151  |        int *m_pHead;
                            19242 ; 152  |        int *m_pTail;
                            19243 ; 153  |};
                            19244 ; 154  |
                            19245 ; 155  |struct ModuleEntry
                            19246 ; 156  |{
                            19247 ; 157  |    int m_iSignaledEventMask;
                            19248 ; 158  |    int m_iWaitEventMask;
                            19249 ; 159  |    int m_iResourceOfCode;
                            19250 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19251 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            19252 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19253 ; 163  |    int m_uTimeOutHigh;
                            19254 ; 164  |    int m_uTimeOutLow;
                            19255 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19256 ; 166  |};
                            19257 ; 167  |
                            19258 ; 168  |union WaitMask{
                            19259 ; 169  |    struct B{
                            19260 ; 170  |        unsigned int m_bNone     :1;
                            19261 ; 171  |        unsigned int m_bMessage  :1;
                            19262 ; 172  |        unsigned int m_bTimer    :1;
                            19263 ; 173  |        unsigned int m_bButton   :1;
                            19264 ; 174  |    } B;
                            19265 ; 175  |    int I;
                            19266 ; 176  |} ;
                            19267 ; 177  |
                            19268 ; 178  |
                            19269 ; 179  |struct Button {
                            19270 ; 180  |        WORD wButtonEvent;
                            19271 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19272 ; 182  |};
                            19273 ; 183  |
                            19274 ; 184  |struct Message {
                            19275 ; 185  |        WORD wMsgLength;
                            19276 ; 186  |        WORD wMsgCommand;
                            19277 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19278 ; 188  |};
                            19279 ; 189  |
                            19280 ; 190  |union EventTypes {
                            19281 ; 191  |        struct CMessage msg;
                            19282 ; 192  |        struct Button Button ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19283 ; 193  |        struct Message Message;
                            19284 ; 194  |};
                            19285 ; 195  |
                            19286 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19287 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19288 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19289 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19290 ; 200  |
                            19291 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19292 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19293 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19294 ; 204  |
                            19295 ; 205  |#if DEBUG
                            19296 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19297 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19298 ; 208  |#else 
                            19299 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19300 ; 210  |#define DebugBuildAssert(x)    
                            19301 ; 211  |#endif
                            19302 ; 212  |
                            19303 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19304 ; 214  |//  #pragma asm
                            19305 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19306 ; 216  |//  #pragma endasm
                            19307 ; 217  |
                            19308 ; 218  |
                            19309 ; 219  |#ifdef COLOR_262K
                            19310 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19311 ; 221  |#elif defined(COLOR_65K)
                            19312 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19313 ; 223  |#else
                            19314 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19315 ; 225  |#endif
                            19316 ; 226  |    
                            19317 ; 227  |#endif // #ifndef _TYPES_H
                            19318 
                            19320 
                            19321 ; 32   |
                            19322 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19323 ; 34   |//   USB2.0 PHY STMP Registers 
                            19324 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            19325 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            19326 ; 37   |
                            19327 ; 38   |
                            19328 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            19329 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            19330 ; 41   |
                            19331 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            19332 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            19333 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            19334 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            19335 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            19336 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            19337 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            19338 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            19339 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            19340 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            19341 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19342 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            19343 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            19344 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            19345 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            19346 ; 57   |
                            19347 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            19348 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            19349 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            19350 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            19351 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            19352 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            19353 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            19354 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            19355 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            19356 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            19357 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            19358 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            19359 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            19360 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            19361 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            19362 ; 73   |
                            19363 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            19364 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            19365 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            19366 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            19367 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            19368 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            19369 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            19370 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            19371 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            19372 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            19373 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            19374 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            19375 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            19376 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            19377 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            19378 ; 89   |
                            19379 ; 90   |typedef union               
                            19380 ; 91   |{
                            19381 ; 92   |    struct {
                            19382 ; 93   |        int RSVD0          :5;
                            19383 ; 94   |        int TXDISCON1500   :1;
                            19384 ; 95   |        int PLLVCOPWD      :1;
                            19385 ; 96   |        int PLLVCPPWD      :1;
                            19386 ; 97   |        int RSVD1          :2;
                            19387 ; 98   |        int TXPWDFS        :1;
                            19388 ; 99   |        int TXPWDIBIAS     :1;
                            19389 ; 100  |        int TXPWDV2I       :1;
                            19390 ; 101  |        int TXPWDVBG       :1;
                            19391 ; 102  |        int TXPWDCOMP      :1;
                            19392 ; 103  |        int RSVD2          :1;
                            19393 ; 104  |        int RXPWDDISCONDET :1;
                            19394 ; 105  |        int RXPWDENV       :1;
                            19395 ; 106  |        int RXPWD1PT1      :1;
                            19396 ; 107  |        int RXPWDDIFF      :1;
                            19397 ; 108  |        int RXPWDRX        :1;
                            19398 ; 109  |        int RSVD3          :1;
                            19399 ; 110  |        int PWDIBIAS       :1;
                            19400 ; 111  |        int REGRESET       :1;
                            19401 ; 112  |    } B;
                            19402 ; 113  |    int I;
                            19403 ; 114  |} usbphypwd_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19404 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            19405 ; 116  |
                            19406 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            19407 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            19408 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            19409 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            19410 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            19411 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            19412 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            19413 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            19414 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            19415 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            19416 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            19417 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            19418 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            19419 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            19420 ; 131  |
                            19421 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            19422 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            19423 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            19424 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            19425 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            19426 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            19427 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            19428 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            19429 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            19430 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            19431 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            19432 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            19433 ; 144  |
                            19434 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            19435 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            19436 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            19437 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
                            19438 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            19439 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            19440 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            19441 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            19442 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            19443 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            19444 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            19445 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            19446 ; 157  |
                            19447 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            19448 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            19449 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            19450 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            19451 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            19452 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19453 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            19454 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            19455 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            19456 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            19457 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            19458 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            19459 ; 170  |
                            19460 ; 171  |typedef union               
                            19461 ; 172  |{
                            19462 ; 173  |    struct {
                            19463 ; 174  |        int TXCAL1500          :4;
                            19464 ; 175  |        int RSVD0              :1;
                            19465 ; 176  |        int TXENCAL1500        :1;
                            19466 ; 177  |        int TXHSXCVR           :1;
                            19467 ; 178  |        int TXCALIBRATE        :1;
                            19468 ; 179  |        int TXCAL45DN          :4;
                            19469 ; 180  |        int RSVD1              :1;
                            19470 ; 181  |        int TXENCAL45DN        :1;
                            19471 ; 182  |        int TXHSTERM           :1;
                            19472 ; 183  |        int TXSKEW             :1;
                            19473 ; 184  |        int TXCAL45DP          :4;
                            19474 ; 185  |        int RSVD2              :1;
                            19475 ; 186  |        int TXENCAL45DP        :1;
                            19476 ; 187  |        int TXFSHIZ            :1;
                            19477 ; 188  |        int TXCOMPOUT          :1;
                            19478 ; 189  |    } B;
                            19479 ; 190  |    int I;
                            19480 ; 191  |} usbphytx_type;
                            19481 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            19482 ; 193  |
                            19483 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            19484 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            19485 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            19486 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            19487 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            19488 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            19489 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            19490 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            19491 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
                            19492 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            19493 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            19494 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            19495 ; 206  |
                            19496 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            19497 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            19498 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            19499 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            19500 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            19501 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            19502 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            19503 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            19504 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            19505 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            19506 ; 217  |
                            19507 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            19508 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            19509 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            19510 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19511 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            19512 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            19513 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            19514 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            19515 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            19516 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            19517 ; 228  |
                            19518 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            19519 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            19520 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            19521 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            19522 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            19523 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            19524 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            19525 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            19526 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            19527 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            19528 ; 239  |
                            19529 ; 240  |typedef union               
                            19530 ; 241  |{
                            19531 ; 242  |    struct {
                            19532 ; 243  |        int PLLV2ISEL        :4;
                            19533 ; 244  |        int RSVD0            :1;
                            19534 ; 245  |        int PLLCPDBLIP       :1;
                            19535 ; 246  |        int PLLVCOCLK2       :1;
                            19536 ; 247  |        int PLLVCOCLK24      :1;
                            19537 ; 248  |        int PLLCPNSEL        :4;
                            19538 ; 249  |        int PLLCLKDIVSEL     :4;
                            19539 ; 250  |        int RSVD1            :4;
                            19540 ; 251  |        int PLLPFDRST        :1;
                            19541 ; 252  |        int PLLCPSHORTLFR    :1;
                            19542 ; 253  |        int PLLVCOKSTART     :1;
                            19543 ; 254  |        int PLLCLKDIVRSTZ    :1;
                            19544 ; 255  |    } B;
                            19545 ; 256  |    int I;
                            19546 ; 257  |} usbphypll_type;
                            19547 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            19548 ; 259  |
                            19549 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            19550 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            19551 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            19552 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            19553 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            19554 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            19555 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            19556 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            19557 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            19558 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            19559 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            19560 ; 271  |
                            19561 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            19562 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            19563 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            19564 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            19565 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            19566 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19567 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            19568 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            19569 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            19570 ; 281  |
                            19571 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            19572 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            19573 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            19574 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            19575 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            19576 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            19577 ; 288  |//              480Mhz/7 =68.57Mhz
                            19578 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            19579 ; 290  |
                            19580 ; 291  |//              480Mhz/8 ~60Mhz
                            19581 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            19582 ; 293  |
                            19583 ; 294  |//              480Mhz/9 =53.3Mhz
                            19584 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            19585 ; 296  |
                            19586 ; 297  |//              480Mhz/10 =48Mhz
                            19587 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            19588 ; 299  |
                            19589 ; 300  |
                            19590 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            19591 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            19592 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            19593 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            19594 ; 305  |
                            19595 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            19596 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
                            19597 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            19598 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            19599 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            19600 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            19601 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            19602 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            19603 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            19604 ; 315  |
                            19605 ; 316  |typedef union               
                            19606 ; 317  |{
                            19607 ; 318  |    struct {
                            19608 ; 319  |     int ENVADJ               :4;
                            19609 ; 320  |     int DISCONADJ            :4;
                            19610 ; 321  |     int DEBUGMODE            :4;
                            19611 ; 322  |     int PLLLKTIMECTL         :4;
                            19612 ; 323  |     int PLLCKDIVCTL          :4;
                            19613 ; 324  |     int HOSTMODETEST         :1;
                            19614 ; 325  |     int FSCKSOURCESEL        :1;
                            19615 ; 326  |     int REGRXDBYPASS         :1;
                            19616 ; 327  |     int PLLLOCKED            :1;
                            19617 ; 328  |    } B;
                            19618 ; 329  |    int I;
                            19619 ; 330  |} usbphyrx_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19620 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            19621 ; 332  |
                            19622 ; 333  |#endif
                            19623 ; 334  |
                            19624 
                            19626 
                            19627 ; 38   |
                            19628 ; 39   |
                            19629 ; 40   |#endif // if (!@def(hwequ))
                            19630 ; 41   |
                            19631 
                            19633 
                            19634 ; 12   |#else 
                            19635 ; 13   |//include "regscodec.inc"
                            19636 ; 14   |#endif
                            19637 ; 15   |
                            19638 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            19639 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            19640 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            19641 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            19642 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            19643 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            19644 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            19645 ; 23   |
                            19646 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            19647 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            19648 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            19649 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            19650 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            19651 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            19652 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            19653 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            19654 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            19655 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            19656 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            19657 ; 35   |
                            19658 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            19659 ; 37   |// MEDIA DEFINITIONS
                            19660 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            19661 ; 39   |
                            19662 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            19663 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            19664 ; 42   |#if defined(NAND1)
                            19665 ; 43   |#define SM_INTERNAL_CHIPS 1
                            19666 ; 44   |#else 
                            19667 ; 45   |#if defined(NAND2)
                            19668 ; 46   |#define SM_INTERNAL_CHIPS 2
                            19669 ; 47   |#else 
                            19670 ; 48   |#if defined(NAND3)
                            19671 ; 49   |#define SM_INTERNAL_CHIPS 3
                            19672 ; 50   |#else 
                            19673 ; 51   |#if defined(NAND4)
                            19674 ; 52   |#define SM_INTERNAL_CHIPS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19675 ; 53   |#else 
                            19676 ; 54   |#define SM_INTERNAL_CHIPS 1
                            19677 ; 55   |#endif
                            19678 ; 56   |#endif
                            19679 ; 57   |#endif
                            19680 ; 58   |#endif
                            19681 ; 59   |
                            19682 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            19683 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            19684 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            19685 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            19686 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            19687 ; 65   |//*** comment out if active high ****
                            19688 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            19689 ; 67   |
                            19690 ; 68   |#if defined(SMEDIA)
                            19691 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            19692 ; 70   |#define NUM_SM_EXTERNAL 1
                            19693 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19694 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            19695 ; 73   |#else 
                            19696 ; 74   |#if defined(MMC)
                            19697 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            19698 ; 76   |#define NUM_SM_EXTERNAL 0
                            19699 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            19700 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            19701 ; 79   |#else 
                            19702 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            19703 ; 81   |#define NUM_SM_EXTERNAL 0
                            19704 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            19705 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            19706 ; 84   |#endif
                            19707 ; 85   |#endif
                            19708 ; 86   |
                            19709 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            19710 ; 88   |// Mass Storage Class definitions
                            19711 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            19712 ; 90   |// Set to 0 if Composite Device build is desired.    
                            19713 ; 91   |#define MULTI_LUN_BUILD 1   
                            19714 ; 92   |
                            19715 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            19716 ; 94   |//  SCSI
                            19717 ; 95   |#if (MULTI_LUN_BUILD==0)
                            19718 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19719 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            19720 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19721 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            19722 ; 100  |  #else
                            19723 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            19724 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            19725 ; 103  |  #endif
                            19726 ; 104  |#else
                            19727 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            19728 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            19729 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            19730 ; 108  |  #else
                            19731 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            19732 ; 110  |  #endif
                            19733 ; 111  |#endif
                            19734 ; 112  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19735 ; 113  |
                            19736 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            19737 ; 115  |
                            19738 ; 116  |
                            19739 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            19740 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            19741 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            19742 ; 120  |#ifdef MMC
                            19743 ; 121  |#ifdef MTP_BUILD
                            19744 ; 122  |// --------------------
                            19745 ; 123  |// MTP and MMC
                            19746 ; 124  |// --------------------
                            19747 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            19748 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            19749 ; 127  |#else  // ifndef MTP_BUILD
                            19750 ; 128  |#ifdef STMP_BUILD_PLAYER
                            19751 ; 129  |// --------------------
                            19752 ; 130  |// Player and MMC
                            19753 ; 131  |// --------------------
                            19754 ; 132  |#else
                            19755 ; 133  |// --------------------
                            19756 ; 134  |// USBMSC and MMC
                            19757 ; 135  |// --------------------
                            19758 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            19759 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            19760 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            19761 ; 139  |#endif // ifdef MTP_BUILD
                            19762 ; 140  |#else  // ifndef MMC
                            19763 ; 141  |#ifdef MTP_BUILD
                            19764 ; 142  |// --------------------
                            19765 ; 143  |// MTP and NAND only
                            19766 ; 144  |// --------------------
                            19767 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            19768 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            19769 ; 147  |#else  // ifndef MTP_BUILD
                            19770 ; 148  |#ifdef STMP_BUILD_PLAYER
                            19771 ; 149  |// --------------------
                            19772 ; 150  |// Player and NAND only
                            19773 ; 151  |// --------------------
                            19774 ; 152  |#else
                            19775 ; 153  |// --------------------
                            19776 ; 154  |// USBMSC and NAND only
                            19777 ; 155  |// --------------------
                            19778 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            19779 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            19780 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            19781 ; 159  |#endif // ifdef MTP_BUILD
                            19782 ; 160  |#endif // ifdef MMC 
                            19783 ; 161  |
                            19784 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            19785 ; 163  |#if (defined(MTP_BUILD))
                            19786 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            19787 ; 165  |
                            19788 ; 166  |////!
                            19789 ; 167  |////! This varible holds the watchdog count for the store flush.
                            19790 ; 168  |////!
                            19791 ; 169  |///
                            19792 ; 170  |#include <types.h>
                            19793 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            19794 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            19795 ; 173  |#endif
                            19796 ; 174  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19797 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            19798 ; 176  |// These are needed here for Mass Storage Class
                            19799 ; 177  |// Needs to be cleaned up
                            19800 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            19801 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            19802 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            19803 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            19804 ; 182  |
                            19805 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            19806 ; 184  |
                            19807 ; 185  |#endif
                            19808 ; 186  |
                            19809 ; 187  |
                            19810 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            19811 ; 189  |// SmartMedia/NAND defs
                            19812 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19813 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            19814 ; 192  |
                            19815 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            19816 ; 194  |// Sysloadresources defs
                            19817 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            19818 ; 196  |
                            19819 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            19820 ; 198  |// MMC defs
                            19821 ; 199  |#define MMC_MAX_PARTITIONS 1
                            19822 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            19823 ; 201  |
                            19824 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            19825 ; 203  |// SPI defs
                            19826 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            19827 ; 205  |
                            19828 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            19829 ; 207  |// Global media defs
                            19830 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            19831 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            19832 ; 210  |
                            19833 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            19834 ; 212  |// DO NOT CHANGE THESE!!!
                            19835 ; 213  |#define SM_MAX_PARTITIONS 4
                            19836 ; 214  |#define MAX_HANDLES 2
                            19837 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            19838 ; 216  |
                            19839 ; 217  |
                            19840 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            19841 ; 219  |// Battery LRADC Values 
                            19842 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            19843 ; 221  |// brownout trip point in mV (moved by RS)
                            19844 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            19845 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            19846 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            19847 ; 225  |//     audio recording to media.
                            19848 ; 226  |#define BATT_SAFETY_MARGIN 10
                            19849 ; 227  |
                            19850 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            19851 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            19852 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            19853 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            19854 ; 232  |
                            19855 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19856 ; 234  |
                            19857 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            19858 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            19859 ; 237  |#if (!defined(CLCD))
                            19860 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            19861 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            19862 ; 240  |#else 
                            19863 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            19864 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            19865 ; 243  |#endif
                            19866 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            19867 ; 245  |
                            19868 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            19869 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            19870 ; 248  |// See mp3 encoder overlay.
                            19871 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            19872 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            19873 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            19874 ; 252  |
                            19875 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            19876 ; 254  |// Voice recording filenames
                            19877 ; 255  |// number of digits in filename Vxxx.wav
                            19878 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            19879 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            19880 ; 258  |
                            19881 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            19882 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            19883 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            19884 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            19885 ; 263  |#if defined(DEVICE_3500)
                            19886 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            19887 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            19888 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            19889 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            19890 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19891 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            19892 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            19893 ; 271  |
                            19894 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            19895 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            19896 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            19897 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            19898 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            19899 ; 277  |
                            19900 ; 278  |#else 
                            19901 ; 279  |// STMP3410
                            19902 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            19903 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            19904 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            19905 ; 283  |#endif
                            19906 ; 284  |
                            19907 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            19908 ; 286  |// Number of available soft timers
                            19909 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            19910 ; 288  |#if defined(SYNC_LYRICS)
                            19911 ; 289  |#define SOFT_TIMERS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19912 ; 290  |#else 
                            19913 ; 291  |#if defined(JPEG_DECODER)
                            19914 ; 292  |#define SOFT_TIMERS 10
                            19915 ; 293  |#else 
                            19916 ; 294  |#define SOFT_TIMERS 9
                            19917 ; 295  |#endif
                            19918 ; 296  |#endif
                            19919 ; 297  |
                            19920 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            19921 ; 299  |//  sizes
                            19922 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            19923 ; 301  |#if defined(MMC)
                            19924 ; 302  |#if defined(USE_PLAYLIST5)
                            19925 ; 303  |#define MENU_STACK_SIZE 1500
                            19926 ; 304  |#else 
                            19927 ; 305  |#define MENU_STACK_SIZE 1250
                            19928 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            19929 ; 307  |#else 
                            19930 ; 308  |#if defined(USE_PLAYLIST5)
                            19931 ; 309  |#define MENU_STACK_SIZE 1500
                            19932 ; 310  |#else 
                            19933 ; 311  |#define MENU_STACK_SIZE 1250
                            19934 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            19935 ; 313  |#endif //if @def('MMC')
                            19936 ; 314  |
                            19937 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            19938 ; 316  |// 
                            19939 ; 317  |#define STACK_L1_SIZE 750
                            19940 ; 318  |#define STACK_L2_SIZE 100
                            19941 ; 319  |#define STACK_L3_SIZE 160
                            19942 ; 320  |
                            19943 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            19944 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            19945 ; 323  |// is ok with switching code.
                            19946 ; 324  |#if defined(MTP_BUILD)
                            19947 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            19948 ; 326  |#endif
                            19949 ; 327  |
                            19950 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            19951 ; 329  |// maximum number of nested funclets 
                            19952 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            19953 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            19954 ; 332  |
                            19955 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            19956 ; 334  |//    LCD DEFINITIONS
                            19957 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            19958 ; 336  |
                            19959 ; 337  |#define SPACE_CHAR 0x000020          
                            19960 ; 338  |#define ZERO_CHAR 0x000030
                            19961 ; 339  |#define COLON_CHAR 0x00003A
                            19962 ; 340  |#define PERIOD_CHAR 0x00002E
                            19963 ; 341  |
                            19964 ; 342  |#if (defined(S6B33B0A_LCD))
                            19965 ; 343  |#define LCD_X_SIZE 128
                            19966 ; 344  |#define LCD_Y_SIZE 159
                            19967 ; 345  |#endif
                            19968 ; 346  |
                            19969 ; 347  |#if (defined(SED15XX_LCD))
                            19970 ; 348  |#define LCD_X_SIZE 128
                            19971 ; 349  |#define LCD_Y_SIZE 64
                            19972 ; 350  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19973 ; 351  |
                            19974 ; 352  |
                            19975 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            19976 ; 354  |//   Details on Customizing Contrast
                            19977 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            19978 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            19979 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            19980 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            19981 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            19982 ; 360  |//   unless the ezact sequence is remembered.
                            19983 ; 361  |//   To find out what range your player supports: 
                            19984 ; 362  |//   change these equs to full range or comment out (full range is default)
                            19985 ; 363  |//;;;;;;
                            19986 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            19987 ; 365  |// recommended calibration using player -- uncomment 
                            19988 ; 366  |//;;;;;;
                            19989 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            19990 ; 368  |////////////////////////////
                            19991 ; 369  |#if (defined(DEMO_HW))
                            19992 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            19993 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            19994 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            19995 ; 373  |#else 
                            19996 ; 374  |
                            19997 ; 375  |#if (defined(S6B33B0A_LCD))
                            19998 ; 376  |#define LCD_MAX_CONTRAST 210
                            19999 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20000 ; 378  |#endif
                            20001 ; 379  |
                            20002 ; 380  |#if (defined(SED15XX_LCD))
                            20003 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20004 ; 382  |// Engineering board regs support range [17-37].
                            20005 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20006 ; 384  |//   One default contrast range [24-42] works for both.
                            20007 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20008 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            20009 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20010 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20011 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20012 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20013 ; 391  |
                            20014 ; 392  |#if (defined(NEWSHINGYIH))
                            20015 ; 393  |#define LCD_MAX_CONTRAST 250
                            20016 ; 394  |#define LCD_MIN_CONTRAST 0
                            20017 ; 395  |#else 
                            20018 ; 396  |//-----
                            20019 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20020 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            20021 ; 399  |#define LCD_MAX_CONTRAST 250
                            20022 ; 400  |#define LCD_MIN_CONTRAST 0
                            20023 ; 401  |
                            20024 ; 402  |//=====
                            20025 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20026 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            20027 ; 405  |//LCD_MAX_CONTRAST equ 42
                            20028 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20029 ; 407  |
                            20030 ; 408  |#endif
                            20031 ; 409  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20032 ; 410  |
                            20033 ; 411  |#endif
                            20034 ; 412  |
                            20035 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20036 ; 414  |// The default value of the lcd contrast in % of range
                            20037 ; 415  |//   the default value is used when no settings.dat is available
                            20038 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20039 ; 417  |
                            20040 ; 418  |#if (defined(S6B33B0A_LCD))
                            20041 ; 419  |// 60% of range is default value
                            20042 ; 420  |#define DEFAULT_CONTRAST 50 
                            20043 ; 421  |#endif
                            20044 ; 422  |
                            20045 ; 423  |#if (defined(SED15XX_LCD))
                            20046 ; 424  |// % of range is default value (was 60%)
                            20047 ; 425  |#define DEFAULT_CONTRAST 50 
                            20048 ; 426  |#endif
                            20049 ; 427  |
                            20050 ; 428  |
                            20051 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20052 ; 430  |// make lower when doing calibration
                            20053 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20054 ; 432  |
                            20055 ; 433  |
                            20056 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20057 ; 435  |// For FFWD and RWND
                            20058 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20059 ; 437  |#define SECONDS_TO_SKIP 1
                            20060 ; 438  |#define SECONDS_TO_SKIP1 3
                            20061 ; 439  |#define SECONDS_TO_SKIP2 6
                            20062 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20063 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20064 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20065 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20066 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20067 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20068 ; 446  |
                            20069 ; 447  |// For audible FFW/RWD
                            20070 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20071 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20072 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20073 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20074 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20075 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20076 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20077 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20078 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20079 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20080 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20081 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20082 ; 460  |// Short Song Time, songs too short to play.
                            20083 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20084 ; 462  |
                            20085 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20086 ; 464  |// MP3 Sync Values
                            20087 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20088 ; 466  |// # bytes to look for sync before marking it bad
                            20089 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            20090 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20091 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20092 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20093 ; 471  |#define MP3_DECODERISR_FAST 7500  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20094 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20095 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20096 ; 474  |
                            20097 ; 475  |
                            20098 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20099 ; 477  |//// Multi-Stage Volume Control Definitions
                            20100 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20101 ; 479  |//// Use Multi-Stage Volume
                            20102 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20103 ; 481  |
                            20104 ; 482  |//// Master Volume definitions
                            20105 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20106 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20107 ; 485  |
                            20108 ; 486  |//// DAC-Mode definitions
                            20109 ; 487  |//// Adjusts 0dB point
                            20110 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20111 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20112 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            20113 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20114 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            20115 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            20116 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20117 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20118 ; 496  |
                            20119 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20120 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20121 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            20122 ; 500  |
                            20123 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            20124 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            20125 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20126 ; 504  |
                            20127 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            20128 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20129 ; 507  |
                            20130 ; 508  |
                            20131 ; 509  |//// Line In definitions (used for Line-In 1)
                            20132 ; 510  |//// 0dB point of the Line In
                            20133 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20134 ; 512  |//// Minimum volume of Line In
                            20135 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20136 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20137 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20138 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20139 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20140 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            20141 ; 519  |
                            20142 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20143 ; 521  |//// 0dB point of the Line In
                            20144 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20145 ; 523  |//// Minimum volume of Line In
                            20146 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20147 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20148 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20149 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20150 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20151 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20152 ; 530  |
                            20153 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20154 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            20155 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20156 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20157 ; 535  |
                            20158 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20159 ; 537  |////
                            20160 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20161 ; 539  |////
                            20162 ; 540  |///
                            20163 ; 541  |#include <types.h>
                            20164 ; 542  |extern volatile WORD g_wActivityState;
                            20165 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20166 ; 544  |
                            20167 ; 545  |void _reentrant Init5VSense(void);
                            20168 ; 546  |void _reentrant ServiceDCDC(void);
                            20169 ; 547  |
                            20170 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20171 ; 549  |//// JPEG Thumbnail Mode Setting
                            20172 ; 550  |//// number of column in thumbnail mode
                            20173 ; 551  |#define THUMBNAIL_X 2           
                            20174 ; 552  |//// number of row in  thumbnail mode
                            20175 ; 553  |#define THUMBNAIL_Y 2           
                            20176 ; 554  |//// thumbnail boundary offset x
                            20177 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20178 ; 556  |//// thumbnail boundary offset y
                            20179 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20180 ; 558  |
                            20181 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20182 ; 560  |
                            20183 
                            20185 
                            20186 ; 101  |
                            20187 ; 102  |/*========================================================================================
                                  ==========
                            20188 ; 103  |                                             CONSTANTS
                            20189 ; 104  |==========================================================================================
                                  ========*/
                            20190 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20191 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20192 ; 107  |Artistname                              1:0
                            20193 ; 108  |Albumname                               3:2
                            20194 ; 109  |Genrename                               5:4
                            20195 ; 110  |Songname                                7:6
                            20196 ; 111  |----------------------------------------------------------
                            20197 ; 112  |    Value (2 bits)                      Meanings
                            20198 ; 113  |    0                                   RAW and All ASCII
                            20199 ; 114  |    1                                   Uni-code
                            20200 ; 115  |    2                                   Mixed, non-unicode
                            20201 ; 116  |
                            20202 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20203 ; 118  |*/
                            20204 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20205 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20206 ; 121  |#define BITMASK_GENRE   (0x30)
                            20207 ; 122  |#define BITMASK_SONG    (0xC0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20208 ; 123  |
                            20209 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20210 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20211 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20212 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20213 ; 128  |
                            20214 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20215 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20216 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20217 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20218 ; 133  |
                            20219 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20220 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20221 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20222 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20223 ; 138  |
                            20224 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20225 ; 140  |
                            20226 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20227 ; 142  |
                            20228 ; 143  |#define INDEX_EOF       0xFFF
                            20229 ; 144  |#ifdef _FOLDER_BROWSE_
                            20230 ; 145  |#define INDEX_ROOT  0xffe
                            20231 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20232 ; 147  |#endif  // _FOLDER_BROWSE_
                            20233 ; 148  |
                            20234 ; 149  |/* Constant for item_type */
                            20235 ; 150  |#define         ITEM_ARTIST                     0
                            20236 ; 151  |#define         ITEM_ALBUM                      1
                            20237 ; 152  |#define         ITEM_GENRE                      2
                            20238 ; 153  |#define         ITEM_TRACK                      3
                            20239 ; 154  |#define         ITEM_YEAR                       4
                            20240 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20241 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20242 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20243 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20244 ; 159  |#ifdef _NEWMUSIC_
                            20245 ; 160  |#define         ITEM_1DAY                       10
                            20246 ; 161  |#define         ITEM_1WEEK                      11
                            20247 ; 162  |#define         ITEM_1MONTH                     12
                            20248 ; 163  |#endif
                            20249 ; 164  |#ifdef _AUDIBLE_
                            20250 ; 165  |#define         ITEM_AUDIBLE            13
                            20251 ; 166  |#endif
                            20252 ; 167  |#define         ITEM_ON_THE_GO          14
                            20253 ; 168  |
                            20254 ; 169  |#define         ITEM_VOICE                      15
                            20255 ; 170  |#define         ITEM_FMREC                      16
                            20256 ; 171  |#define         ITEM_PHOTO                      17
                            20257 ; 172  |#ifdef _FOLDER_BROWSE_
                            20258 ; 173  |#define         ITEM_INTERNAL           18
                            20259 ; 174  |#define         ITEM_EXTERNAL       19
                            20260 ; 175  |#endif  // _FOLDER_BROWSE_
                            20261 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20262 ; 177  |
                            20263 ; 178  |/*
                            20264 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            20265 ; 180  |option input.
                            20266 ; 181  |*/
                            20267 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            20268 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20269 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            20270 ; 185  |#ifdef _FOLDER_BROWSE_
                            20271 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            20272 ; 187  |#endif  // _FOLDER_BROWSE_
                            20273 ; 188  |
                            20274 ; 189  |/* Constant for key action */
                            20275 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            20276 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            20277 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            20278 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            20279 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            20280 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            20281 ; 196  |
                            20282 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            20283 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            20284 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            20285 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            20286 ; 201  |
                            20287 ; 202  |#define         NO_SD                                   0
                            20288 ; 203  |#define         HAS_SD                                  1
                            20289 ; 204  |
                            20290 ; 205  |#define         PLAY_NORMAL                             0
                            20291 ; 206  |#define         PLAY_SHUFFLE                    1
                            20292 ; 207  |
                            20293 ; 208  |#define     PLAY_REPEAT_OFF         0
                            20294 ; 209  |#define     PLAY_REPEAT_ON          1
                            20295 ; 210  |
                            20296 ; 211  |#define     PLAY_SELECT_FLASH       0
                            20297 ; 212  |#define     PLAY_SELECT_SD          1
                            20298 ; 213  |
                            20299 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            20300 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            20301 ; 216  |
                            20302 ; 217  |#define         ON_THE_GO_EXIST                 0
                            20303 ; 218  |#define         ON_THE_GO_FULL                  1
                            20304 ; 219  |#define         ON_THE_GO_FREE                  2
                            20305 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            20306 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            20307 ; 222  |
                            20308 ; 223  |#define         REC_VOICE_TYPE                  0
                            20309 ; 224  |#define         REC_FMREC_TYPE                  1
                            20310 ; 225  |#define         REC_PHOTO_TYPE                  2
                            20311 ; 226  |#define         VOICE_FILE_ADD                  0
                            20312 ; 227  |#define         VOICE_FILE_DEL                  1
                            20313 ; 228  |
                            20314 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            20315 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            20316 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            20317 ; 232  |flash or external SD card */
                            20318 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            20319 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            20320 ; 235  |#else
                            20321 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            20322 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            20323 ; 238  |
                            20324 ; 239  |/* number of byte in one DSP word */
                            20325 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20326 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            20327 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            20328 ; 243  |are 10 level directory structure */
                            20329 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20330 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            20331 ; 246  |
                            20332 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            20333 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            20334 ; 249  |/* number of songs in each new music list */
                            20335 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            20336 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            20337 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            20338 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            20339 ; 254  |/* number of songs in the on-the-fly list */
                            20340 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            20341 ; 256  |/* number of files audible list */
                            20342 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            20343 ; 258  |
                            20344 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            20345 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20346 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20347 ; 262  |
                            20348 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20349 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            20350 ; 265  |#ifdef _FOLDER_BROWSE_
                            20351 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            20352 ; 267  |#else
                            20353 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            20354 ; 269  |#endif  // _FOLDER_BROWSE_
                            20355 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            20356 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            20357 ; 272  |
                            20358 ; 273  |#ifndef _MAX_DIR_DEPTH
                            20359 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            20360 ; 275  |#endif  // _MAX_DIR_DEPTH
                            20361 ; 276  |
                            20362 ; 277  |/*========================================================================================
                                  ==========*/
                            20363 ; 278  |
                            20364 ; 279  |
                            20365 ; 280  |/*========================================================================================
                                  ==========
                            20366 ; 281  |                                               MACROS
                            20367 ; 282  |==========================================================================================
                                  ========*/
                            20368 ; 283  |
                            20369 ; 284  |/*========================================================================================
                                  ==========
                            20370 ; 285  |                                               ENUMS
                            20371 ; 286  |==========================================================================================
                                  ========*/
                            20372 ; 287  |#define NUM_OF_MEDIA                            (2)
                            20373 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            20374 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            20375 ; 290  |/*========================================================================================
                                  ==========
                            20376 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20377 ; 292  |==========================================================================================
                                  ========*/
                            20378 ; 293  |
                            20379 ; 294  |typedef char    int8;
                            20380 ; 295  |typedef short   int16;
                            20381 ; 296  |typedef int     int24;
                            20382 ; 297  |typedef long    int32;
                            20383 ; 298  |
                            20384 ; 299  |typedef int     intx;
                            20385 ; 300  |
                            20386 ; 301  |typedef unsigned char   uint8;
                            20387 ; 302  |typedef unsigned short  uint16;
                            20388 ; 303  |typedef unsigned int    uint24;
                            20389 ; 304  |typedef unsigned long   uint32;
                            20390 
                            20394 
                            20395 ; 305  |
                            20396 ; 306  |/*
                            20397 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            20398 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            20399 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            20400 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            20401 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            20402 ; 312  |*/
                            20403 ; 313  |/*
                            20404 ; 314  |path_name[] _must_have_data_:
                            20405 ; 315  |path_name[] = (Max. 120 Characters);
                            20406 ; 316  |year range:
                            20407 ; 317  |year = 0x000000-0xFFFFFF;
                            20408 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            20409 ; 319  |Unknown track number:
                            20410 ; 320  |track_number = 0x7FFFFF;
                            20411 ; 321  |unicode refer to above #define BITMASK_*
                            20412 ; 322  |*/
                            20413 ; 323  |/*
                            20414 ; 324  |Interface of UI and Music Library
                            20415 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            20416 ; 326  |
                            20417 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            20418 ; 328  |
                            20419 ; 329  |3) UI to Music Library variable passing length definition:
                            20420 ; 330  |        All ASCII Characters:
                            20421 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            20422 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            20423 ; 333  |        Unicode Characters:
                            20424 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            20425 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            20426 ; 336  |
                            20427 ; 337  |4) UI input data to Music Library in two formats.
                            20428 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            20429 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            20430 ; 340  |
                            20431 ; 341  |5) UI calling function:
                            20432 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            20433 ; 343  |        int16 option definition:
                            20434 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            20435 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            20436 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            20437 ; 347  |
                            20438 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20439 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            20440 ; 350  |
                            20441 ; 351  |6) Modification Date:
                            20442 ; 352  |        uint24 g_file_time:
                            20443 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            20444 ; 354  |*/
                            20445 ; 355  |
                            20446 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            20447 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            20448 ; 358  |typedef struct _ram_song_info {
                            20449 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20450 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20451 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20452 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20453 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20454 ; 364  |    uint32 g_songFastKey;
                            20455 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20456 ; 366  |        uint24 year;
                            20457 ; 367  |        uint24 track_number;
                            20458 ; 368  |        uint8 unicode;
                            20459 ; 369  |} RAM_SONG_INFO_T;
                            20460 ; 370  |
                            20461 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            20462 ; 372  |typedef struct _flash_group_name {
                            20463 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20464 ; 374  |        uint8 unicode;
                            20465 ; 375  |} FLASH_GROUP_NAME_T;
                            20466 ; 376  |
                            20467 ; 377  |// struct to store directories information passed from UI
                            20468 ; 378  |#ifdef _FOLDER_BROWSE_
                            20469 ; 379  |typedef struct _ml_DirInfo {
                            20470 ; 380  |        uint24  u8Unicode : 8;
                            20471 ; 381  |        uint24  u12DirDepth : 12;
                            20472 ; 382  |        uint24  u4Added : 4;            
                            20473 ; 383  |        INT     iDirRecord;
                            20474 ; 384  |        DWORD   dwFastKey;
                            20475 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20476 ; 386  |} ML_DIRINFO_T;
                            20477 ; 387  |#endif  // _FOLDER_BROWSE_
                            20478 ; 388  |
                            20479 ; 389  |/*========================================================================================
                                  ==========
                            20480 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            20481 ; 391  |==========================================================================================
                                  ========*/
                            20482 ; 392  |extern uint24   IsPlayOnTheGo;
                            20483 
                            20489 
                            20490 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            20491 ; 394  |extern uint24   merge_id_list_flash[];
                            20492 ; 395  |extern uint24   merge_id_list_sd[];
                            20493 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            20494 ; 397  |#ifdef _FOLDER_BROWSE_
                            20495 
                            20508 
                            20509 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            20510 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            20511 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            20512 ; 401  |#endif  // _FOLDER_BROWSE_
                            20513 ; 402  |extern INT _X    *sec_temp_buf_X;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20514 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            20515 ; 404  |
                            20516 ; 405  |/*========================================================================================
                                  ==========
                            20517 ; 406  |                                        FUNCTION PROTOTYPES
                            20518 ; 407  |==========================================================================================
                                  ========*/
                            20519 ; 408  |
                            20520 ; 409  |///////////////////////////////////////////////////////////////////////
                            20521 ; 410  |//! \brief
                            20522 ; 411  |//!
                            20523 ; 412  |//! \fntype Function
                            20524 ; 413  |//!
                            20525 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            20526 ; 415  |//! Call only once before inserting items. Call once for each media.
                            20527 ; 416  |//!
                            20528 ; 417  |//! \param[in]  none
                            20529 ; 418  |//!
                            20530 ; 419  |//! \return
                            20531 ; 420  |//!
                            20532 ; 421  |///////////////////////////////////////////////////////////////////////
                            20533 ; 422  |void ML_InitLibraryParameter(void);
                            20534 ; 423  |
                            20535 ; 424  |///////////////////////////////////////////////////////////////////////
                            20536 ; 425  |//! \brief
                            20537 ; 426  |//!
                            20538 ; 427  |//! \fntype Function
                            20539 ; 428  |//!
                            20540 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            20541 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            20542 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            20543 ; 432  |//! the song information is recorded in music library.
                            20544 ; 433  |//!
                            20545 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20546 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            20547 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            20548 ; 437  |//!
                            20549 ; 438  |//! \return
                            20550 ; 439  |//!
                            20551 ; 440  |///////////////////////////////////////////////////////////////////////
                            20552 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            20553 
                            20567 
                            20568 ; 442  |
                            20569 ; 443  |///////////////////////////////////////////////////////////////////////
                            20570 ; 444  |//! \brief
                            20571 ; 445  |//!
                            20572 ; 446  |//! \fntype Function
                            20573 ; 447  |//!
                            20574 ; 448  |//! \param[in]
                            20575 ; 449  |//!
                            20576 ; 450  |//! \return
                            20577 ; 451  |//!
                            20578 ; 452  |///////////////////////////////////////////////////////////////////////
                            20579 ; 453  |#ifdef _FOLDER_BROWSE_
                            20580 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20581 ; 455  |#endif  // _FOLDER_BROWSE_
                            20582 ; 456  |
                            20583 ; 457  |///////////////////////////////////////////////////////////////////////
                            20584 ; 458  |//! \brief
                            20585 ; 459  |//!
                            20586 ; 460  |//! \fntype Function
                            20587 ; 461  |//!
                            20588 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            20589 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            20590 ; 464  |//! music library for that particular media.
                            20591 ; 465  |//!
                            20592 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20593 ; 467  |//!
                            20594 ; 468  |//! \return
                            20595 ; 469  |//!
                            20596 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            20597 ; 471  |//!         function.
                            20598 ; 472  |///////////////////////////////////////////////////////////////////////
                            20599 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            20600 ; 474  |
                            20601 ; 475  |///////////////////////////////////////////////////////////////////////
                            20602 ; 476  |//! \brief
                            20603 ; 477  |//!
                            20604 ; 478  |//! \fntype Function
                            20605 ; 479  |//!
                            20606 ; 480  |//! \param[in]
                            20607 ; 481  |//!
                            20608 ; 482  |//! \return
                            20609 ; 483  |//!
                            20610 ; 484  |///////////////////////////////////////////////////////////////////////
                            20611 ; 485  |#ifdef _NEWMUSIC_
                            20612 ; 486  |void ML_UpdateNewMusic(void);
                            20613 ; 487  |#endif
                            20614 ; 488  |
                            20615 ; 489  |///////////////////////////////////////////////////////////////////////
                            20616 ; 490  |//! \brief
                            20617 ; 491  |//!
                            20618 ; 492  |//! \fntype Function
                            20619 ; 493  |//!
                            20620 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            20621 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            20622 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            20623 ; 497  |//!
                            20624 ; 498  |//! \param[in]  none
                            20625 ; 499  |//!
                            20626 ; 500  |//! \return
                            20627 ; 501  |//!
                            20628 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20629 ; 503  |//!         must be called before calling any other music library functions.
                            20630 ; 504  |///////////////////////////////////////////////////////////////////////
                            20631 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            20632 ; 506  |
                            20633 ; 507  |///////////////////////////////////////////////////////////////////////
                            20634 ; 508  |//! \brief
                            20635 ; 509  |//!
                            20636 ; 510  |//! \fntype Function
                            20637 ; 511  |//!
                            20638 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            20639 ; 513  |//! library operation.
                            20640 ; 514  |//! Two system files (music.lib and music.sec) is created.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20641 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            20642 ; 516  |//! music.sec file do not exist.
                            20643 ; 517  |//!
                            20644 ; 518  |//! \param[in]  none
                            20645 ; 519  |//!
                            20646 ; 520  |//! \return
                            20647 ; 521  |//!
                            20648 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            20649 ; 523  |//!         must be called before calling any other music library functions.
                            20650 ; 524  |///////////////////////////////////////////////////////////////////////
                            20651 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            20652 ; 526  |
                            20653 ; 527  |///////////////////////////////////////////////////////////////////////
                            20654 ; 528  |//! \brief
                            20655 ; 529  |//!
                            20656 ; 530  |//! \fntype Function
                            20657 ; 531  |//!
                            20658 ; 532  |//! Preload the list, prepare for renew.
                            20659 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            20660 ; 534  |//! structure in RAM.
                            20661 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            20662 ; 536  |//! in RAM.
                            20663 ; 537  |//!
                            20664 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            20665 ; 539  |//!
                            20666 ; 540  |//! \return
                            20667 ; 541  |//!
                            20668 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            20669 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            20670 ; 544  |///////////////////////////////////////////////////////////////////////
                            20671 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            20672 ; 546  |
                            20673 ; 547  |///////////////////////////////////////////////////////////////////////
                            20674 ; 548  |//! \brief
                            20675 ; 549  |//!
                            20676 ; 550  |//! \fntype Function
                            20677 ; 551  |//!
                            20678 ; 552  |//! Save the list to flash memory.
                            20679 ; 553  |//!
                            20680 ; 554  |//! \param[in]
                            20681 ; 555  |//!
                            20682 ; 556  |//! \return
                            20683 ; 557  |//!
                            20684 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            20685 ; 559  |//!         changed by the user.
                            20686 ; 560  |///////////////////////////////////////////////////////////////////////
                            20687 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            20688 ; 562  |
                            20689 ; 563  |///////////////////////////////////////////////////////////////////////
                            20690 ; 564  |//! \brief
                            20691 ; 565  |//!
                            20692 ; 566  |//! \fntype Function
                            20693 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            20694 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            20695 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            20696 ; 570  |//! Otherwise the song is deleted.
                            20697 ; 571  |//!
                            20698 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20699 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            20700 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            20701 ; 575  |//!
                            20702 ; 576  |//! \return
                            20703 ; 577  |//!
                            20704 ; 578  |///////////////////////////////////////////////////////////////////////
                            20705 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            20706 ; 580  |
                            20707 ; 581  |///////////////////////////////////////////////////////////////////////
                            20708 ; 582  |//! \brief
                            20709 ; 583  |//!
                            20710 ; 584  |//! \fntype Function
                            20711 ; 585  |//!
                            20712 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            20713 ; 587  |//! in the ML_UpdateOnTheGo().
                            20714 ; 588  |//!
                            20715 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            20716 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            20717 ; 591  |//!
                            20718 ; 592  |//! \return
                            20719 ; 593  |//!
                            20720 ; 594  |///////////////////////////////////////////////////////////////////////
                            20721 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            20722 ; 596  |
                            20723 ; 597  |///////////////////////////////////////////////////////////////////////
                            20724 ; 598  |//! \brief
                            20725 ; 599  |//!
                            20726 ; 600  |//! \fntype Function
                            20727 ; 601  |//!
                            20728 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            20729 ; 603  |//!
                            20730 ; 604  |//! \param[in]  none
                            20731 ; 605  |//!
                            20732 ; 606  |//! \return
                            20733 ; 607  |//!
                            20734 ; 608  |///////////////////////////////////////////////////////////////////////
                            20735 ; 609  |void ML_UpdateOnTheGo(void);
                            20736 ; 610  |
                            20737 ; 611  |///////////////////////////////////////////////////////////////////////
                            20738 ; 612  |//! \brief
                            20739 ; 613  |//!
                            20740 ; 614  |//! \fntype Function
                            20741 ; 615  |//!
                            20742 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            20743 ; 617  |//! Call only once before inserting items. Call once for each media.
                            20744 ; 618  |//!
                            20745 ; 619  |//! \param[in]  none
                            20746 ; 620  |//!
                            20747 ; 621  |//! \return
                            20748 ; 622  |//!
                            20749 ; 623  |///////////////////////////////////////////////////////////////////////
                            20750 ; 624  |void ML_InitVoiceParameter(void);
                            20751 ; 625  |
                            20752 ; 626  |///////////////////////////////////////////////////////////////////////
                            20753 ; 627  |//! \brief
                            20754 ; 628  |//!
                            20755 ; 629  |//! \fntype Function
                            20756 ; 630  |//!
                            20757 ; 631  |//! \param[in]
                            20758 ; 632  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20759 ; 633  |//! \return
                            20760 ; 634  |//!
                            20761 ; 635  |///////////////////////////////////////////////////////////////////////
                            20762 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            20763 ; 637  |
                            20764 ; 638  |///////////////////////////////////////////////////////////////////////
                            20765 ; 639  |//! \brief
                            20766 ; 640  |//!
                            20767 ; 641  |//! \fntype Function
                            20768 ; 642  |//!
                            20769 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            20770 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            20771 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            20772 ; 646  |//!
                            20773 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20774 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            20775 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            20776 ; 650  |//!
                            20777 ; 651  |//! \return
                            20778 ; 652  |//!
                            20779 ; 653  |///////////////////////////////////////////////////////////////////////
                            20780 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            20781 ; 655  |
                            20782 ; 656  |///////////////////////////////////////////////////////////////////////
                            20783 ; 657  |//! \brief
                            20784 ; 658  |//!
                            20785 ; 659  |//! \fntype Function
                            20786 ; 660  |//!
                            20787 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            20788 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            20789 ; 663  |//! of music library for that particular media.
                            20790 ; 664  |//!
                            20791 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            20792 ; 666  |//!
                            20793 ; 667  |//! \return
                            20794 ; 668  |//!
                            20795 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            20796 ; 670  |//!         function.
                            20797 ; 671  |///////////////////////////////////////////////////////////////////////
                            20798 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            20799 ; 673  |
                            20800 ; 674  |///////////////////////////////////////////////////////////////////////
                            20801 ; 675  |//! \brief
                            20802 ; 676  |//!
                            20803 ; 677  |//! \fntype Function
                            20804 ; 678  |//!
                            20805 ; 679  |//! Called by UI, the merge the music library tables album,
                            20806 ; 680  |//! artist, genre, song and year.
                            20807 ; 681  |//!
                            20808 ; 682  |//! \param[in]  none
                            20809 ; 683  |//!
                            20810 ; 684  |//! \return
                            20811 ; 685  |//!
                            20812 ; 686  |///////////////////////////////////////////////////////////////////////
                            20813 ; 687  |void ML_MergeLibraryTables(void);
                            20814 ; 688  |
                            20815 ; 689  |///////////////////////////////////////////////////////////////////////
                            20816 ; 690  |//! \brief
                            20817 ; 691  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20818 ; 692  |//! \fntype Function
                            20819 ; 693  |//!
                            20820 ; 694  |//! Called by UI, the merge the music library tables album,
                            20821 ; 695  |//! artist, genre, song and year.
                            20822 ; 696  |//!
                            20823 ; 697  |//! \param[in]  none
                            20824 ; 698  |//!
                            20825 ; 699  |//! \return
                            20826 ; 700  |//!
                            20827 ; 701  |///////////////////////////////////////////////////////////////////////
                            20828 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20829 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            20830 
                            20832 
                            20833 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            20834 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            20835 ; 706  |
                            20836 ; 707  |///////////////////////////////////////////////////////////////////////
                            20837 ; 708  |//! \brief
                            20838 ; 709  |//!
                            20839 ; 710  |//! \fntype Function
                            20840 ; 711  |//!
                            20841 ; 712  |//! \param[in]
                            20842 ; 713  |//!
                            20843 ; 714  |//! \return
                            20844 ; 715  |//!
                            20845 ; 716  |///////////////////////////////////////////////////////////////////////
                            20846 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            20847 ; 718  |
                            20848 ; 719  |/*========================================================================================
                                  ========*/
                            20849 ; 720  |
                            20850 ; 721  |// Siukoon 2005-02-28
                            20851 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            20852 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            20853 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            20854 ; 725  |#else
                            20855 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            20856 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            20857 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            20858 ; 729  |#define WORD_PER_SECTOR             (171)
                            20859 ; 730  |#define BYTE_PER_SECTOR             (512)
                            20860 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            20861 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            20862 ; 733  |
                            20863 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            20864 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            20865 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            20866 ; 737  |
                            20867 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            20868 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            20869 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            20870 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            20871 ; 742  |
                            20872 ; 743  |/////////////////////
                            20873 ; 744  |
                            20874 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            20875 ; 746  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20876 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            20877 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            20878 ; 749  |#else
                            20879 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            20880 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            20881 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            20882 ; 753  |
                            20883 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            20884 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            20885 ; 756  |
                            20886 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            20887 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            20888 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            20889 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            20890 ; 761  |#else
                            20891 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            20892 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            20893 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            20894 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            20895 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            20896 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            20897 ; 768  |
                            20898 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            20899 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            20900 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            20901 ; 772  |#else
                            20902 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            20903 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            20904 ; 775  |
                            20905 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            20906 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            20907 ; 778  |
                            20908 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            20909 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            20910 ; 781  |
                            20911 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            20912 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            20913 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            20914 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            20915 ; 786  |#else
                            20916 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            20917 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            20918 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            20919 ; 790  |
                            20920 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            20921 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            20922 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            20923 ; 794  |#else
                            20924 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            20925 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            20926 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            20927 ; 798  |
                            20928 ; 799  |#ifdef __cplusplus
                            20929 ; 800  |}
                            20930 ; 801  |#endif
                            20931 ; 802  |
                            20932 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            20933 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20935 
                            20936 ; 6    |#endif  // USE_PLAYLIST3
                            20937 ; 7    |
                            20938 ; 8    |#ifndef QUICK_SWITCH_TIMEOUT_TIME
                            20939 ; 9    |// change from 500ms t0 400ms  to reduce inter-song delay by 0.1 sec (8-11-2005)
                            20940 ; 10   |#define QUICK_SWITCH_TIMEOUT_TIME 400   
                            20941 ; 11   |#endif
                            20942 ; 12   |
                            20943 ; 13   |//These are in the DecoderSR/DecoderCSR
                            20944 ; 14   |#define DECODER_VBRFlag         1<<1
                            20945 ; 15   |#define DECODER_PAUSED          1<<5
                            20946 ; 16   |#define DECODER_STOPPED         1<<6
                            20947 ; 17   |#define DECODER_SYNCED          1<<10
                            20948 ; 18   |#define DECODER_PLAYING         1<<12
                            20949 ; 19   |#define DECODER_END_OF_SONG     1<<13           // in DecoderCSR
                            20950 ; 20   |#define DECODER_SONG_INFO       1<<15
                            20951 ; 21   |#define DECODER_FILE_IS_OPEN    1<<16
                            20952 ; 22   |#define DECODER_A_SET           1<<18
                            20953 ; 23   |#define DECODER_B_SET           1<<19
                            20954 ; 24   |#define DECODER_BAD_FILE        1<<21
                            20955 ; 25   |#define DECODER_LOOKING_FOR_SYNC 1<<22
                            20956 ; 26   |
                            20957 ; 27   |#define SEEK_NONE 0
                            20958 ; 28   |#define SEEK_FFWD 1
                            20959 ; 29   |#define SEEK_RWND -1
                            20960 ; 30   |
                            20961 ; 31   |extern _X int g_iSeeking;
                            20962 ; 32   |extern _X INT g_iPlayerState;
                            20963 ; 33   |
                            20964 ; 34   |#ifdef USE_PLAYLIST3
                            20965 ; 35   |extern BOOL bSystemInit;
                            20966 ; 36   |extern uint24   g_is_SD_inserted;
                            20967 ; 37   |extern BOOL bResume;
                            20968 ; 38   |#endif  // USE_PLAYLIST3
                            20969 ; 39   |
                            20970 ; 40   |#ifdef USE_PLAYLIST3
                            20971 ; 41   |void _reentrant ML_browsing_app_init(void);
                            20972 ; 42   |#endif  // USE_PLAYLIST3
                            20973 ; 43   |
                            20974 ; 44   |#endif
                            20975 
                            20977 
                            20978 ; 18   |#include "deletemenu.h"
                            20979 
                            20981 
                            20982 ; 1    |#ifndef _SYSTEM_MENU_H
                            20983 ; 2    |#define _SYSTEM_MENU_H
                            20984 ; 3    |
                            20985 ; 4    |// menus in settings menu
                            20986 ; 5    |// defines order of selection
                            20987 ; 6    |#define DELETEMENU_FIRST                0
                            20988 ; 7    |//#define MENU_DELETE_MUSIC             0
                            20989 ; 8    |//#define MENU_DELETE_MUSIC_ALL 1
                            20990 ; 9    |#define MENU_DELETE_VOICE               0
                            20991 ; 10   |#define MENU_DELETE_VOICE_ALL   1
                            20992 ; 11   |#define MENU_DELETE_EXIT                2
                            20993 ; 12   |#define DELETEMENU_LAST                 2
                            20994 ; 13   |#define DELETEMENU_COUNT        DELETEMENU_LAST+1
                            20995 ; 14   |// TOVERIFY2 ln below should be changed to 3 right?
                            20996 ; 15   |#define MENU_DELETE_MAIN                5
                            20997 ; 16   |#ifdef USE_PLAYLIST3
                            20998 ; 17   |#define MENU_DELETE_FM                  6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20999 ; 18   |#define MENU_DELETE_FM_ALL              7
                            21000 ; 19   |#define MENU_DELETE_LINEIN      8
                            21001 ; 20   |#define MENU_DELETE_LINEIN_ALL  9
                            21002 ; 21   |
                            21003 ; 22   |typedef enum{
                            21004 ; 23   |    VOICE_SUBMENU,
                            21005 ; 24   |    FMREC_SUBMENU,
                            21006 ; 25   |    LINEIN_SUBMENU,
                            21007 ; 26   |    MAXSUBMENU
                            21008 ; 27   |} DELVOICESUBMENU;
                            21009 ; 28   |
                            21010 ; 29   |#endif  // #ifdef USE_PLAYLIST3
                            21011 ; 30   |
                            21012 ; 31   |#ifndef NO
                            21013 ; 32   |#define NO      0
                            21014 ; 33   |#endif
                            21015 ; 34   |
                            21016 ; 35   |#ifndef YES
                            21017 ; 36   |#define YES 1
                            21018 ; 37   |#endif
                            21019 ; 38   |#endif
                            21020 
                            21022 
                            21023 ; 19   |#include "musicmenu_extra.h"
                            21024 
                            21026 
                            21027 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21028 ; 2    |// Copyright(C) SigmaTel, Inc. 2004-2006
                            21029 ; 3    |//
                            21030 ; 4    |// File        : musicmenu_extra.h
                            21031 ; 5    |// Description : musicmenu_extra header file
                            21032 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21033 ; 7    |#ifndef _MUSIC_EXTRA_MENU_H
                            21034 ; 8    |#define _MUSIC_EXTRA_MENU_H
                            21035 ; 9    |
                            21036 ; 10   |int _reentrant DisplayAlbumArtInit(int a, int b, int *pPtr);
                            21037 ; 11   |int _reentrant DisplayAlbumArtClose(int a, int b, int *pPtr);
                            21038 ; 12   |int _reentrant DisplaySongLyrics( int bDisplay, int iIgnored2, int *pPtr);
                            21039 ; 13   |
                            21040 ; 14   |#endif
                            21041 ; 15   |
                            21042 ; 16   |
                            21043 ; 17   |
                            21044 ; 18   |
                            21045 
                            21047 
                            21048 ; 20   |#ifdef   USE_PLAYLIST1
                            21049 ; 21   |#include "playlist1.h"
                            21050 ; 22   |#else
                            21051 ; 23   |#ifdef   USE_PLAYLIST2
                            21052 ; 24   |#include  "playlist2.h"
                            21053 ; 25   |#else
                            21054 ; 26   |#ifdef   USE_PLAYLIST3
                            21055 ; 27   |#include  "playlist3.h"
                            21056 
                            21058 
                            21059 ; 1    |#ifndef _PLAYLIST3_H
                            21060 ; 2    |#define _PLAYLIST3_H
                            21061 ; 3    |#include "playlist.h"
                            21062 
                            21064 
                            21065 ; 1    |#ifndef PLAYLIST_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21066 ; 2    |#define PLAYLIST_H
                            21067 ; 3    |
                            21068 ; 4    |#include "types.h"
                            21069 
                            21071 
                            21072 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21073 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21074 ; 3    |//
                            21075 ; 4    |// Filename: types.h
                            21076 ; 5    |// Description: Standard data types
                            21077 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21078 ; 7    |
                            21079 ; 8    |#ifndef _TYPES_H
                            21080 ; 9    |#define _TYPES_H
                            21081 ; 10   |
                            21082 ; 11   |// TODO:  move this outta here!
                            21083 ; 12   |#if !defined(NOERROR)
                            21084 ; 13   |#define NOERROR 0
                            21085 ; 14   |#define SUCCESS 0
                            21086 ; 15   |#endif 
                            21087 ; 16   |#if !defined(SUCCESS)
                            21088 ; 17   |#define SUCCESS  0
                            21089 ; 18   |#endif
                            21090 ; 19   |#if !defined(ERROR)
                            21091 ; 20   |#define ERROR   -1
                            21092 ; 21   |#endif
                            21093 ; 22   |#if !defined(FALSE)
                            21094 ; 23   |#define FALSE 0
                            21095 ; 24   |#endif
                            21096 ; 25   |#if !defined(TRUE)
                            21097 ; 26   |#define TRUE  1
                            21098 ; 27   |#endif
                            21099 ; 28   |
                            21100 ; 29   |#if !defined(NULL)
                            21101 ; 30   |#define NULL 0
                            21102 ; 31   |#endif
                            21103 ; 32   |
                            21104 ; 33   |#define MAX_INT     0x7FFFFF
                            21105 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21106 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21107 ; 36   |#define MAX_ULONG   (-1) 
                            21108 ; 37   |
                            21109 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21110 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21111 ; 40   |
                            21112 ; 41   |
                            21113 ; 42   |#define BYTE    unsigned char       // btVarName
                            21114 ; 43   |#define CHAR    signed char         // cVarName
                            21115 ; 44   |#define USHORT  unsigned short      // usVarName
                            21116 ; 45   |#define SHORT   unsigned short      // sVarName
                            21117 ; 46   |#define WORD    unsigned int        // wVarName
                            21118 ; 47   |#define INT     signed int          // iVarName
                            21119 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21120 ; 49   |#define LONG    signed long         // lVarName
                            21121 ; 50   |#define BOOL    unsigned int        // bVarName
                            21122 ; 51   |#define FRACT   _fract              // frVarName
                            21123 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21124 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21125 ; 54   |#define FLOAT   float               // fVarName
                            21126 ; 55   |#define DBL     double              // dVarName
                            21127 ; 56   |#define ENUM    enum                // eVarName
                            21128 ; 57   |#define CMX     _complex            // cmxVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21129 ; 58   |typedef WORD UCS3;                   // 
                            21130 ; 59   |
                            21131 ; 60   |#define UINT16  unsigned short
                            21132 ; 61   |#define UINT8   unsigned char   
                            21133 ; 62   |#define UINT32  unsigned long
                            21134 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21135 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21136 ; 65   |#define WCHAR   UINT16
                            21137 ; 66   |
                            21138 ; 67   |//UINT128 is 16 bytes or 6 words
                            21139 ; 68   |typedef struct UINT128_3500 {   
                            21140 ; 69   |    int val[6];     
                            21141 ; 70   |} UINT128_3500;
                            21142 ; 71   |
                            21143 ; 72   |#define UINT128   UINT128_3500
                            21144 ; 73   |
                            21145 ; 74   |// Little endian word packed byte strings:   
                            21146 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21147 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21148 ; 77   |// Little endian word packed byte strings:   
                            21149 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21150 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21151 ; 80   |
                            21152 ; 81   |// Declare Memory Spaces To Use When Coding
                            21153 ; 82   |// A. Sector Buffers
                            21154 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21155 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21156 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21157 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21158 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21159 ; 88   |// B. Media DDI Memory
                            21160 ; 89   |#define MEDIA_DDI_MEM _Y
                            21161 ; 90   |
                            21162 ; 91   |
                            21163 ; 92   |
                            21164 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21165 ; 94   |// Examples of circular pointers:
                            21166 ; 95   |//    INT CIRC cpiVarName
                            21167 ; 96   |//    DWORD CIRC cpdwVarName
                            21168 ; 97   |
                            21169 ; 98   |#define RETCODE INT                 // rcVarName
                            21170 ; 99   |
                            21171 ; 100  |// generic bitfield structure
                            21172 ; 101  |struct Bitfield {
                            21173 ; 102  |    unsigned int B0  :1;
                            21174 ; 103  |    unsigned int B1  :1;
                            21175 ; 104  |    unsigned int B2  :1;
                            21176 ; 105  |    unsigned int B3  :1;
                            21177 ; 106  |    unsigned int B4  :1;
                            21178 ; 107  |    unsigned int B5  :1;
                            21179 ; 108  |    unsigned int B6  :1;
                            21180 ; 109  |    unsigned int B7  :1;
                            21181 ; 110  |    unsigned int B8  :1;
                            21182 ; 111  |    unsigned int B9  :1;
                            21183 ; 112  |    unsigned int B10 :1;
                            21184 ; 113  |    unsigned int B11 :1;
                            21185 ; 114  |    unsigned int B12 :1;
                            21186 ; 115  |    unsigned int B13 :1;
                            21187 ; 116  |    unsigned int B14 :1;
                            21188 ; 117  |    unsigned int B15 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21189 ; 118  |    unsigned int B16 :1;
                            21190 ; 119  |    unsigned int B17 :1;
                            21191 ; 120  |    unsigned int B18 :1;
                            21192 ; 121  |    unsigned int B19 :1;
                            21193 ; 122  |    unsigned int B20 :1;
                            21194 ; 123  |    unsigned int B21 :1;
                            21195 ; 124  |    unsigned int B22 :1;
                            21196 ; 125  |    unsigned int B23 :1;
                            21197 ; 126  |};
                            21198 ; 127  |
                            21199 ; 128  |union BitInt {
                            21200 ; 129  |        struct Bitfield B;
                            21201 ; 130  |        int        I;
                            21202 ; 131  |};
                            21203 ; 132  |
                            21204 ; 133  |#define MAX_MSG_LENGTH 10
                            21205 ; 134  |struct CMessage
                            21206 ; 135  |{
                            21207 ; 136  |        unsigned int m_uLength;
                            21208 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            21209 ; 138  |};
                            21210 ; 139  |
                            21211 ; 140  |typedef struct {
                            21212 ; 141  |    WORD m_wLength;
                            21213 ; 142  |    WORD m_wMessage;
                            21214 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            21215 ; 144  |} Message;
                            21216 ; 145  |
                            21217 ; 146  |struct MessageQueueDescriptor
                            21218 ; 147  |{
                            21219 ; 148  |        int *m_pBase;
                            21220 ; 149  |        int m_iModulo;
                            21221 ; 150  |        int m_iSize;
                            21222 ; 151  |        int *m_pHead;
                            21223 ; 152  |        int *m_pTail;
                            21224 ; 153  |};
                            21225 ; 154  |
                            21226 ; 155  |struct ModuleEntry
                            21227 ; 156  |{
                            21228 ; 157  |    int m_iSignaledEventMask;
                            21229 ; 158  |    int m_iWaitEventMask;
                            21230 ; 159  |    int m_iResourceOfCode;
                            21231 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            21232 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            21233 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            21234 ; 163  |    int m_uTimeOutHigh;
                            21235 ; 164  |    int m_uTimeOutLow;
                            21236 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            21237 ; 166  |};
                            21238 ; 167  |
                            21239 ; 168  |union WaitMask{
                            21240 ; 169  |    struct B{
                            21241 ; 170  |        unsigned int m_bNone     :1;
                            21242 ; 171  |        unsigned int m_bMessage  :1;
                            21243 ; 172  |        unsigned int m_bTimer    :1;
                            21244 ; 173  |        unsigned int m_bButton   :1;
                            21245 ; 174  |    } B;
                            21246 ; 175  |    int I;
                            21247 ; 176  |} ;
                            21248 ; 177  |
                            21249 ; 178  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21250 ; 179  |struct Button {
                            21251 ; 180  |        WORD wButtonEvent;
                            21252 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            21253 ; 182  |};
                            21254 ; 183  |
                            21255 ; 184  |struct Message {
                            21256 ; 185  |        WORD wMsgLength;
                            21257 ; 186  |        WORD wMsgCommand;
                            21258 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            21259 ; 188  |};
                            21260 ; 189  |
                            21261 ; 190  |union EventTypes {
                            21262 ; 191  |        struct CMessage msg;
                            21263 ; 192  |        struct Button Button ;
                            21264 ; 193  |        struct Message Message;
                            21265 ; 194  |};
                            21266 ; 195  |
                            21267 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            21268 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            21269 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            21270 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            21271 ; 200  |
                            21272 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            21273 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            21274 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            21275 ; 204  |
                            21276 ; 205  |#if DEBUG
                            21277 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            21278 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            21279 ; 208  |#else 
                            21280 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            21281 ; 210  |#define DebugBuildAssert(x)    
                            21282 ; 211  |#endif
                            21283 ; 212  |
                            21284 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            21285 ; 214  |//  #pragma asm
                            21286 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            21287 ; 216  |//  #pragma endasm
                            21288 ; 217  |
                            21289 ; 218  |
                            21290 ; 219  |#ifdef COLOR_262K
                            21291 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            21292 ; 221  |#elif defined(COLOR_65K)
                            21293 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            21294 ; 223  |#else
                            21295 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            21296 ; 225  |#endif
                            21297 ; 226  |    
                            21298 ; 227  |#endif // #ifndef _TYPES_H
                            21299 
                            21301 
                            21302 ; 5    |
                            21303 ; 6    |typedef struct {
                            21304 ; 7    |    WORD    m_wTrack;                       
                            21305 ; 8    |    WORD    m_wDeviceID;
                            21306 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            21307 ; 10   |    _packed BYTE *m_pFilename;
                            21308 ; 11   |} SONGFILEINFO;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21309 ; 12   |
                            21310 ; 13   |#define PLAYLIST_SUCCESS                                0
                            21311 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            21312 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            21313 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            21314 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            21315 ; 18   |#define PLAYLIST_REBUILD                5
                            21316 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            21317 ; 20   |
                            21318 ; 21   |
                            21319 ; 22   |#ifdef  USE_PLAYLIST1
                            21320 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            21321 ; 24   |#endif
                            21322 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            21323 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            21324 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            21325 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            21326 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            21327 ; 30   |#ifdef USE_PLAYLIST1
                            21328 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            21329 ; 32   |#endif
                            21330 ; 33   |
                            21331 ; 34   |#endif 
                            21332 
                            21334 
                            21335 ; 4    |#include "playlist3internal.h"
                            21336 
                            21338 
                            21339 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            21340 ; 2    |#define __PLAYLIST3INTERNAL_H
                            21341 ; 3    |
                            21342 ; 4    |#include "project.h"
                            21343 
                            21345 
                            21346 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            21347 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            21348 ; 3    |//  Filename: project.inc
                            21349 ; 4    |//  Description: 
                            21350 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            21351 ; 6    |
                            21352 ; 7    |#if (!defined(_PROJECT_INC))
                            21353 ; 8    |#define _PROJECT_INC 1
                            21354 ; 9    |
                            21355 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            21356 ; 11   |#include "hwequ.h"
                            21357 ; 12   |#else 
                            21358 ; 13   |//include "regscodec.inc"
                            21359 ; 14   |#endif
                            21360 ; 15   |
                            21361 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            21362 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            21363 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            21364 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            21365 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            21366 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21367 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            21368 ; 23   |
                            21369 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            21370 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            21371 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            21372 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            21373 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            21374 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            21375 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            21376 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            21377 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            21378 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            21379 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            21380 ; 35   |
                            21381 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            21382 ; 37   |// MEDIA DEFINITIONS
                            21383 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            21384 ; 39   |
                            21385 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            21386 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            21387 ; 42   |#if defined(NAND1)
                            21388 ; 43   |#define SM_INTERNAL_CHIPS 1
                            21389 ; 44   |#else 
                            21390 ; 45   |#if defined(NAND2)
                            21391 ; 46   |#define SM_INTERNAL_CHIPS 2
                            21392 ; 47   |#else 
                            21393 ; 48   |#if defined(NAND3)
                            21394 ; 49   |#define SM_INTERNAL_CHIPS 3
                            21395 ; 50   |#else 
                            21396 ; 51   |#if defined(NAND4)
                            21397 ; 52   |#define SM_INTERNAL_CHIPS 4
                            21398 ; 53   |#else 
                            21399 ; 54   |#define SM_INTERNAL_CHIPS 1
                            21400 ; 55   |#endif
                            21401 ; 56   |#endif
                            21402 ; 57   |#endif
                            21403 ; 58   |#endif
                            21404 ; 59   |
                            21405 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            21406 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            21407 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            21408 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            21409 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            21410 ; 65   |//*** comment out if active high ****
                            21411 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            21412 ; 67   |
                            21413 ; 68   |#if defined(SMEDIA)
                            21414 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            21415 ; 70   |#define NUM_SM_EXTERNAL 1
                            21416 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21417 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            21418 ; 73   |#else 
                            21419 ; 74   |#if defined(MMC)
                            21420 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            21421 ; 76   |#define NUM_SM_EXTERNAL 0
                            21422 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21423 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            21424 ; 79   |#else 
                            21425 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            21426 ; 81   |#define NUM_SM_EXTERNAL 0
                            21427 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            21428 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            21429 ; 84   |#endif
                            21430 ; 85   |#endif
                            21431 ; 86   |
                            21432 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            21433 ; 88   |// Mass Storage Class definitions
                            21434 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            21435 ; 90   |// Set to 0 if Composite Device build is desired.    
                            21436 ; 91   |#define MULTI_LUN_BUILD 1   
                            21437 ; 92   |
                            21438 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            21439 ; 94   |//  SCSI
                            21440 ; 95   |#if (MULTI_LUN_BUILD==0)
                            21441 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21442 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            21443 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21444 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            21445 ; 100  |  #else
                            21446 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            21447 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            21448 ; 103  |  #endif
                            21449 ; 104  |#else
                            21450 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            21451 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            21452 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            21453 ; 108  |  #else
                            21454 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            21455 ; 110  |  #endif
                            21456 ; 111  |#endif
                            21457 ; 112  |
                            21458 ; 113  |
                            21459 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            21460 ; 115  |
                            21461 ; 116  |
                            21462 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            21463 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            21464 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            21465 ; 120  |#ifdef MMC
                            21466 ; 121  |#ifdef MTP_BUILD
                            21467 ; 122  |// --------------------
                            21468 ; 123  |// MTP and MMC
                            21469 ; 124  |// --------------------
                            21470 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            21471 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            21472 ; 127  |#else  // ifndef MTP_BUILD
                            21473 ; 128  |#ifdef STMP_BUILD_PLAYER
                            21474 ; 129  |// --------------------
                            21475 ; 130  |// Player and MMC
                            21476 ; 131  |// --------------------
                            21477 ; 132  |#else
                            21478 ; 133  |// --------------------
                            21479 ; 134  |// USBMSC and MMC
                            21480 ; 135  |// --------------------
                            21481 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            21482 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            21483 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            21484 ; 139  |#endif // ifdef MTP_BUILD
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21485 ; 140  |#else  // ifndef MMC
                            21486 ; 141  |#ifdef MTP_BUILD
                            21487 ; 142  |// --------------------
                            21488 ; 143  |// MTP and NAND only
                            21489 ; 144  |// --------------------
                            21490 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            21491 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            21492 ; 147  |#else  // ifndef MTP_BUILD
                            21493 ; 148  |#ifdef STMP_BUILD_PLAYER
                            21494 ; 149  |// --------------------
                            21495 ; 150  |// Player and NAND only
                            21496 ; 151  |// --------------------
                            21497 ; 152  |#else
                            21498 ; 153  |// --------------------
                            21499 ; 154  |// USBMSC and NAND only
                            21500 ; 155  |// --------------------
                            21501 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            21502 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            21503 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            21504 ; 159  |#endif // ifdef MTP_BUILD
                            21505 ; 160  |#endif // ifdef MMC 
                            21506 ; 161  |
                            21507 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            21508 ; 163  |#if (defined(MTP_BUILD))
                            21509 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            21510 ; 165  |
                            21511 ; 166  |////!
                            21512 ; 167  |////! This varible holds the watchdog count for the store flush.
                            21513 ; 168  |////!
                            21514 ; 169  |///
                            21515 ; 170  |#include <types.h>
                            21516 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            21517 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            21518 ; 173  |#endif
                            21519 ; 174  |
                            21520 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            21521 ; 176  |// These are needed here for Mass Storage Class
                            21522 ; 177  |// Needs to be cleaned up
                            21523 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            21524 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            21525 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            21526 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            21527 ; 182  |
                            21528 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            21529 ; 184  |
                            21530 ; 185  |#endif
                            21531 ; 186  |
                            21532 ; 187  |
                            21533 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            21534 ; 189  |// SmartMedia/NAND defs
                            21535 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21536 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            21537 ; 192  |
                            21538 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            21539 ; 194  |// Sysloadresources defs
                            21540 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            21541 ; 196  |
                            21542 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            21543 ; 198  |// MMC defs
                            21544 ; 199  |#define MMC_MAX_PARTITIONS 1
                            21545 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            21546 ; 201  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21547 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            21548 ; 203  |// SPI defs
                            21549 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            21550 ; 205  |
                            21551 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            21552 ; 207  |// Global media defs
                            21553 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            21554 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            21555 ; 210  |
                            21556 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            21557 ; 212  |// DO NOT CHANGE THESE!!!
                            21558 ; 213  |#define SM_MAX_PARTITIONS 4
                            21559 ; 214  |#define MAX_HANDLES 2
                            21560 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            21561 ; 216  |
                            21562 ; 217  |
                            21563 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            21564 ; 219  |// Battery LRADC Values 
                            21565 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            21566 ; 221  |// brownout trip point in mV (moved by RS)
                            21567 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            21568 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            21569 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            21570 ; 225  |//     audio recording to media.
                            21571 ; 226  |#define BATT_SAFETY_MARGIN 10
                            21572 ; 227  |
                            21573 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            21574 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            21575 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            21576 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            21577 ; 232  |
                            21578 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            21579 ; 234  |
                            21580 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            21581 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            21582 ; 237  |#if (!defined(CLCD))
                            21583 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            21584 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            21585 ; 240  |#else 
                            21586 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            21587 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            21588 ; 243  |#endif
                            21589 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            21590 ; 245  |
                            21591 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            21592 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            21593 ; 248  |// See mp3 encoder overlay.
                            21594 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            21595 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            21596 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            21597 ; 252  |
                            21598 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            21599 ; 254  |// Voice recording filenames
                            21600 ; 255  |// number of digits in filename Vxxx.wav
                            21601 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            21602 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            21603 ; 258  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21604 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            21605 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            21606 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            21607 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            21608 ; 263  |#if defined(DEVICE_3500)
                            21609 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            21610 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            21611 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            21612 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            21613 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21614 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            21615 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            21616 ; 271  |
                            21617 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            21618 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            21619 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            21620 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            21621 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            21622 ; 277  |
                            21623 ; 278  |#else 
                            21624 ; 279  |// STMP3410
                            21625 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            21626 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            21627 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            21628 ; 283  |#endif
                            21629 ; 284  |
                            21630 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            21631 ; 286  |// Number of available soft timers
                            21632 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            21633 ; 288  |#if defined(SYNC_LYRICS)
                            21634 ; 289  |#define SOFT_TIMERS 10
                            21635 ; 290  |#else 
                            21636 ; 291  |#if defined(JPEG_DECODER)
                            21637 ; 292  |#define SOFT_TIMERS 10
                            21638 ; 293  |#else 
                            21639 ; 294  |#define SOFT_TIMERS 9
                            21640 ; 295  |#endif
                            21641 ; 296  |#endif
                            21642 ; 297  |
                            21643 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            21644 ; 299  |//  sizes
                            21645 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            21646 ; 301  |#if defined(MMC)
                            21647 ; 302  |#if defined(USE_PLAYLIST5)
                            21648 ; 303  |#define MENU_STACK_SIZE 1500
                            21649 ; 304  |#else 
                            21650 ; 305  |#define MENU_STACK_SIZE 1250
                            21651 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            21652 ; 307  |#else 
                            21653 ; 308  |#if defined(USE_PLAYLIST5)
                            21654 ; 309  |#define MENU_STACK_SIZE 1500
                            21655 ; 310  |#else 
                            21656 ; 311  |#define MENU_STACK_SIZE 1250
                            21657 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            21658 ; 313  |#endif //if @def('MMC')
                            21659 ; 314  |
                            21660 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21661 ; 316  |// 
                            21662 ; 317  |#define STACK_L1_SIZE 750
                            21663 ; 318  |#define STACK_L2_SIZE 100
                            21664 ; 319  |#define STACK_L3_SIZE 160
                            21665 ; 320  |
                            21666 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            21667 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            21668 ; 323  |// is ok with switching code.
                            21669 ; 324  |#if defined(MTP_BUILD)
                            21670 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            21671 ; 326  |#endif
                            21672 ; 327  |
                            21673 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            21674 ; 329  |// maximum number of nested funclets 
                            21675 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            21676 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            21677 ; 332  |
                            21678 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            21679 ; 334  |//    LCD DEFINITIONS
                            21680 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            21681 ; 336  |
                            21682 ; 337  |#define SPACE_CHAR 0x000020          
                            21683 ; 338  |#define ZERO_CHAR 0x000030
                            21684 ; 339  |#define COLON_CHAR 0x00003A
                            21685 ; 340  |#define PERIOD_CHAR 0x00002E
                            21686 ; 341  |
                            21687 ; 342  |#if (defined(S6B33B0A_LCD))
                            21688 ; 343  |#define LCD_X_SIZE 128
                            21689 ; 344  |#define LCD_Y_SIZE 159
                            21690 ; 345  |#endif
                            21691 ; 346  |
                            21692 ; 347  |#if (defined(SED15XX_LCD))
                            21693 ; 348  |#define LCD_X_SIZE 128
                            21694 ; 349  |#define LCD_Y_SIZE 64
                            21695 ; 350  |#endif
                            21696 ; 351  |
                            21697 ; 352  |
                            21698 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            21699 ; 354  |//   Details on Customizing Contrast
                            21700 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            21701 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            21702 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            21703 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            21704 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            21705 ; 360  |//   unless the ezact sequence is remembered.
                            21706 ; 361  |//   To find out what range your player supports: 
                            21707 ; 362  |//   change these equs to full range or comment out (full range is default)
                            21708 ; 363  |//;;;;;;
                            21709 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            21710 ; 365  |// recommended calibration using player -- uncomment 
                            21711 ; 366  |//;;;;;;
                            21712 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            21713 ; 368  |////////////////////////////
                            21714 ; 369  |#if (defined(DEMO_HW))
                            21715 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            21716 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            21717 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            21718 ; 373  |#else 
                            21719 ; 374  |
                            21720 ; 375  |#if (defined(S6B33B0A_LCD))
                            21721 ; 376  |#define LCD_MAX_CONTRAST 210
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21722 ; 377  |#define LCD_MIN_CONTRAST 160    
                            21723 ; 378  |#endif
                            21724 ; 379  |
                            21725 ; 380  |#if (defined(SED15XX_LCD))
                            21726 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            21727 ; 382  |// Engineering board regs support range [17-37].
                            21728 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            21729 ; 384  |//   One default contrast range [24-42] works for both.
                            21730 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            21731 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            21732 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            21733 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            21734 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            21735 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            21736 ; 391  |
                            21737 ; 392  |#if (defined(NEWSHINGYIH))
                            21738 ; 393  |#define LCD_MAX_CONTRAST 250
                            21739 ; 394  |#define LCD_MIN_CONTRAST 0
                            21740 ; 395  |#else 
                            21741 ; 396  |//-----
                            21742 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            21743 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            21744 ; 399  |#define LCD_MAX_CONTRAST 250
                            21745 ; 400  |#define LCD_MIN_CONTRAST 0
                            21746 ; 401  |
                            21747 ; 402  |//=====
                            21748 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            21749 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            21750 ; 405  |//LCD_MAX_CONTRAST equ 42
                            21751 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            21752 ; 407  |
                            21753 ; 408  |#endif
                            21754 ; 409  |#endif
                            21755 ; 410  |
                            21756 ; 411  |#endif
                            21757 ; 412  |
                            21758 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            21759 ; 414  |// The default value of the lcd contrast in % of range
                            21760 ; 415  |//   the default value is used when no settings.dat is available
                            21761 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            21762 ; 417  |
                            21763 ; 418  |#if (defined(S6B33B0A_LCD))
                            21764 ; 419  |// 60% of range is default value
                            21765 ; 420  |#define DEFAULT_CONTRAST 50 
                            21766 ; 421  |#endif
                            21767 ; 422  |
                            21768 ; 423  |#if (defined(SED15XX_LCD))
                            21769 ; 424  |// % of range is default value (was 60%)
                            21770 ; 425  |#define DEFAULT_CONTRAST 50 
                            21771 ; 426  |#endif
                            21772 ; 427  |
                            21773 ; 428  |
                            21774 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            21775 ; 430  |// make lower when doing calibration
                            21776 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            21777 ; 432  |
                            21778 ; 433  |
                            21779 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            21780 ; 435  |// For FFWD and RWND
                            21781 ; 436  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21782 ; 437  |#define SECONDS_TO_SKIP 1
                            21783 ; 438  |#define SECONDS_TO_SKIP1 3
                            21784 ; 439  |#define SECONDS_TO_SKIP2 6
                            21785 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            21786 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            21787 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21788 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            21789 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21790 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            21791 ; 446  |
                            21792 ; 447  |// For audible FFW/RWD
                            21793 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            21794 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            21795 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            21796 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            21797 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21798 ; 453  |#define LEVEL1_BOUNDARY 17 
                            21799 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21800 ; 455  |#define LEVEL2_BOUNDARY 33 
                            21801 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            21802 ; 457  |#define LEVEL3_BOUNDARY 50 
                            21803 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            21804 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            21805 ; 460  |// Short Song Time, songs too short to play.
                            21806 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            21807 ; 462  |
                            21808 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            21809 ; 464  |// MP3 Sync Values
                            21810 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            21811 ; 466  |// # bytes to look for sync before marking it bad
                            21812 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            21813 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            21814 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            21815 ; 470  |// once we have sync'd, the isr should be called this frequently
                            21816 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            21817 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            21818 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            21819 ; 474  |
                            21820 ; 475  |
                            21821 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            21822 ; 477  |//// Multi-Stage Volume Control Definitions
                            21823 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            21824 ; 479  |//// Use Multi-Stage Volume
                            21825 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            21826 ; 481  |
                            21827 ; 482  |//// Master Volume definitions
                            21828 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            21829 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            21830 ; 485  |
                            21831 ; 486  |//// DAC-Mode definitions
                            21832 ; 487  |//// Adjusts 0dB point
                            21833 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            21834 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            21835 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            21836 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            21837 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            21838 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            21839 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            21840 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21841 ; 496  |
                            21842 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            21843 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            21844 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            21845 ; 500  |
                            21846 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            21847 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            21848 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            21849 ; 504  |
                            21850 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            21851 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            21852 ; 507  |
                            21853 ; 508  |
                            21854 ; 509  |//// Line In definitions (used for Line-In 1)
                            21855 ; 510  |//// 0dB point of the Line In
                            21856 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            21857 ; 512  |//// Minimum volume of Line In
                            21858 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            21859 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            21860 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            21861 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            21862 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            21863 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            21864 ; 519  |
                            21865 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            21866 ; 521  |//// 0dB point of the Line In
                            21867 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            21868 ; 523  |//// Minimum volume of Line In
                            21869 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            21870 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            21871 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            21872 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            21873 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            21874 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            21875 ; 530  |
                            21876 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            21877 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            21878 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            21879 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            21880 ; 535  |
                            21881 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            21882 ; 537  |////
                            21883 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            21884 ; 539  |////
                            21885 ; 540  |///
                            21886 ; 541  |#include <types.h>
                            21887 ; 542  |extern volatile WORD g_wActivityState;
                            21888 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            21889 ; 544  |
                            21890 ; 545  |void _reentrant Init5VSense(void);
                            21891 ; 546  |void _reentrant ServiceDCDC(void);
                            21892 ; 547  |
                            21893 ; 548  |////////////////////////////////////////////////////////////////////////////
                            21894 ; 549  |//// JPEG Thumbnail Mode Setting
                            21895 ; 550  |//// number of column in thumbnail mode
                            21896 ; 551  |#define THUMBNAIL_X 2           
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21897 ; 552  |//// number of row in  thumbnail mode
                            21898 ; 553  |#define THUMBNAIL_Y 2           
                            21899 ; 554  |//// thumbnail boundary offset x
                            21900 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            21901 ; 556  |//// thumbnail boundary offset y
                            21902 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            21903 ; 558  |
                            21904 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            21905 ; 560  |
                            21906 
                            21908 
                            21909 ; 5    |
                            21910 ; 6    |#include "filesystem.h"
                            21911 
                            21913 
                            21914 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21915 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            21916 ; 3    |//
                            21917 ; 4    |//  File        : FileSystem.h
                            21918 ; 5    |//  Description : Header File for File System
                            21919 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21920 ; 7    |
                            21921 ; 8    |#ifndef _FILESYSTEM_H
                            21922 ; 9    |#define _FILESYSTEM_H
                            21923 ; 10   |
                            21924 ; 11   |#include "types.h"
                            21925 
                            21927 
                            21928 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21929 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21930 ; 3    |//
                            21931 ; 4    |// Filename: types.h
                            21932 ; 5    |// Description: Standard data types
                            21933 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21934 ; 7    |
                            21935 ; 8    |#ifndef _TYPES_H
                            21936 ; 9    |#define _TYPES_H
                            21937 ; 10   |
                            21938 ; 11   |// TODO:  move this outta here!
                            21939 ; 12   |#if !defined(NOERROR)
                            21940 ; 13   |#define NOERROR 0
                            21941 ; 14   |#define SUCCESS 0
                            21942 ; 15   |#endif 
                            21943 ; 16   |#if !defined(SUCCESS)
                            21944 ; 17   |#define SUCCESS  0
                            21945 ; 18   |#endif
                            21946 ; 19   |#if !defined(ERROR)
                            21947 ; 20   |#define ERROR   -1
                            21948 ; 21   |#endif
                            21949 ; 22   |#if !defined(FALSE)
                            21950 ; 23   |#define FALSE 0
                            21951 ; 24   |#endif
                            21952 ; 25   |#if !defined(TRUE)
                            21953 ; 26   |#define TRUE  1
                            21954 ; 27   |#endif
                            21955 ; 28   |
                            21956 ; 29   |#if !defined(NULL)
                            21957 ; 30   |#define NULL 0
                            21958 ; 31   |#endif
                            21959 ; 32   |
                            21960 ; 33   |#define MAX_INT     0x7FFFFF
                            21961 ; 34   |#define MAX_LONG    0x7FFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21962 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21963 ; 36   |#define MAX_ULONG   (-1) 
                            21964 ; 37   |
                            21965 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21966 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21967 ; 40   |
                            21968 ; 41   |
                            21969 ; 42   |#define BYTE    unsigned char       // btVarName
                            21970 ; 43   |#define CHAR    signed char         // cVarName
                            21971 ; 44   |#define USHORT  unsigned short      // usVarName
                            21972 ; 45   |#define SHORT   unsigned short      // sVarName
                            21973 ; 46   |#define WORD    unsigned int        // wVarName
                            21974 ; 47   |#define INT     signed int          // iVarName
                            21975 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21976 ; 49   |#define LONG    signed long         // lVarName
                            21977 ; 50   |#define BOOL    unsigned int        // bVarName
                            21978 ; 51   |#define FRACT   _fract              // frVarName
                            21979 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21980 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21981 ; 54   |#define FLOAT   float               // fVarName
                            21982 ; 55   |#define DBL     double              // dVarName
                            21983 ; 56   |#define ENUM    enum                // eVarName
                            21984 ; 57   |#define CMX     _complex            // cmxVarName
                            21985 ; 58   |typedef WORD UCS3;                   // 
                            21986 ; 59   |
                            21987 ; 60   |#define UINT16  unsigned short
                            21988 ; 61   |#define UINT8   unsigned char   
                            21989 ; 62   |#define UINT32  unsigned long
                            21990 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21991 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21992 ; 65   |#define WCHAR   UINT16
                            21993 ; 66   |
                            21994 ; 67   |//UINT128 is 16 bytes or 6 words
                            21995 ; 68   |typedef struct UINT128_3500 {   
                            21996 ; 69   |    int val[6];     
                            21997 ; 70   |} UINT128_3500;
                            21998 ; 71   |
                            21999 ; 72   |#define UINT128   UINT128_3500
                            22000 ; 73   |
                            22001 ; 74   |// Little endian word packed byte strings:   
                            22002 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22003 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22004 ; 77   |// Little endian word packed byte strings:   
                            22005 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            22006 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            22007 ; 80   |
                            22008 ; 81   |// Declare Memory Spaces To Use When Coding
                            22009 ; 82   |// A. Sector Buffers
                            22010 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            22011 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            22012 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            22013 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            22014 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            22015 ; 88   |// B. Media DDI Memory
                            22016 ; 89   |#define MEDIA_DDI_MEM _Y
                            22017 ; 90   |
                            22018 ; 91   |
                            22019 ; 92   |
                            22020 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            22021 ; 94   |// Examples of circular pointers:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22022 ; 95   |//    INT CIRC cpiVarName
                            22023 ; 96   |//    DWORD CIRC cpdwVarName
                            22024 ; 97   |
                            22025 ; 98   |#define RETCODE INT                 // rcVarName
                            22026 ; 99   |
                            22027 ; 100  |// generic bitfield structure
                            22028 ; 101  |struct Bitfield {
                            22029 ; 102  |    unsigned int B0  :1;
                            22030 ; 103  |    unsigned int B1  :1;
                            22031 ; 104  |    unsigned int B2  :1;
                            22032 ; 105  |    unsigned int B3  :1;
                            22033 ; 106  |    unsigned int B4  :1;
                            22034 ; 107  |    unsigned int B5  :1;
                            22035 ; 108  |    unsigned int B6  :1;
                            22036 ; 109  |    unsigned int B7  :1;
                            22037 ; 110  |    unsigned int B8  :1;
                            22038 ; 111  |    unsigned int B9  :1;
                            22039 ; 112  |    unsigned int B10 :1;
                            22040 ; 113  |    unsigned int B11 :1;
                            22041 ; 114  |    unsigned int B12 :1;
                            22042 ; 115  |    unsigned int B13 :1;
                            22043 ; 116  |    unsigned int B14 :1;
                            22044 ; 117  |    unsigned int B15 :1;
                            22045 ; 118  |    unsigned int B16 :1;
                            22046 ; 119  |    unsigned int B17 :1;
                            22047 ; 120  |    unsigned int B18 :1;
                            22048 ; 121  |    unsigned int B19 :1;
                            22049 ; 122  |    unsigned int B20 :1;
                            22050 ; 123  |    unsigned int B21 :1;
                            22051 ; 124  |    unsigned int B22 :1;
                            22052 ; 125  |    unsigned int B23 :1;
                            22053 ; 126  |};
                            22054 ; 127  |
                            22055 ; 128  |union BitInt {
                            22056 ; 129  |        struct Bitfield B;
                            22057 ; 130  |        int        I;
                            22058 ; 131  |};
                            22059 ; 132  |
                            22060 ; 133  |#define MAX_MSG_LENGTH 10
                            22061 ; 134  |struct CMessage
                            22062 ; 135  |{
                            22063 ; 136  |        unsigned int m_uLength;
                            22064 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            22065 ; 138  |};
                            22066 ; 139  |
                            22067 ; 140  |typedef struct {
                            22068 ; 141  |    WORD m_wLength;
                            22069 ; 142  |    WORD m_wMessage;
                            22070 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            22071 ; 144  |} Message;
                            22072 ; 145  |
                            22073 ; 146  |struct MessageQueueDescriptor
                            22074 ; 147  |{
                            22075 ; 148  |        int *m_pBase;
                            22076 ; 149  |        int m_iModulo;
                            22077 ; 150  |        int m_iSize;
                            22078 ; 151  |        int *m_pHead;
                            22079 ; 152  |        int *m_pTail;
                            22080 ; 153  |};
                            22081 ; 154  |
                            22082 ; 155  |struct ModuleEntry
                            22083 ; 156  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22084 ; 157  |    int m_iSignaledEventMask;
                            22085 ; 158  |    int m_iWaitEventMask;
                            22086 ; 159  |    int m_iResourceOfCode;
                            22087 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            22088 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            22089 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            22090 ; 163  |    int m_uTimeOutHigh;
                            22091 ; 164  |    int m_uTimeOutLow;
                            22092 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            22093 ; 166  |};
                            22094 ; 167  |
                            22095 ; 168  |union WaitMask{
                            22096 ; 169  |    struct B{
                            22097 ; 170  |        unsigned int m_bNone     :1;
                            22098 ; 171  |        unsigned int m_bMessage  :1;
                            22099 ; 172  |        unsigned int m_bTimer    :1;
                            22100 ; 173  |        unsigned int m_bButton   :1;
                            22101 ; 174  |    } B;
                            22102 ; 175  |    int I;
                            22103 ; 176  |} ;
                            22104 ; 177  |
                            22105 ; 178  |
                            22106 ; 179  |struct Button {
                            22107 ; 180  |        WORD wButtonEvent;
                            22108 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            22109 ; 182  |};
                            22110 ; 183  |
                            22111 ; 184  |struct Message {
                            22112 ; 185  |        WORD wMsgLength;
                            22113 ; 186  |        WORD wMsgCommand;
                            22114 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            22115 ; 188  |};
                            22116 ; 189  |
                            22117 ; 190  |union EventTypes {
                            22118 ; 191  |        struct CMessage msg;
                            22119 ; 192  |        struct Button Button ;
                            22120 ; 193  |        struct Message Message;
                            22121 ; 194  |};
                            22122 ; 195  |
                            22123 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            22124 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            22125 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            22126 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            22127 ; 200  |
                            22128 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            22129 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            22130 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            22131 ; 204  |
                            22132 ; 205  |#if DEBUG
                            22133 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            22134 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            22135 ; 208  |#else 
                            22136 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            22137 ; 210  |#define DebugBuildAssert(x)    
                            22138 ; 211  |#endif
                            22139 ; 212  |
                            22140 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            22141 ; 214  |//  #pragma asm
                            22142 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            22143 ; 216  |//  #pragma endasm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22144 ; 217  |
                            22145 ; 218  |
                            22146 ; 219  |#ifdef COLOR_262K
                            22147 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            22148 ; 221  |#elif defined(COLOR_65K)
                            22149 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            22150 ; 223  |#else
                            22151 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            22152 ; 225  |#endif
                            22153 ; 226  |    
                            22154 ; 227  |#endif // #ifndef _TYPES_H
                            22155 
                            22157 
                            22158 ; 12   |
                            22159 ; 13   |
                            22160 ; 14   |// File attributes
                            22161 ; 15   |#ifndef _FS_ATTRIBUTES
                            22162 ; 16   |#define _FS_ATTRIBUTES
                            22163 ; 17   |#define READ        1
                            22164 ; 18   |#define WRITE       2
                            22165 ; 19   |#define WRITE_PLUS  3
                            22166 ; 20   |#define APPEND      4
                            22167 ; 21   |#define TRUNCATE    8
                            22168 ; 22   |#define CREATE      16
                            22169 ; 23   |#endif
                            22170 ; 24   |
                            22171 ; 25   |//#ifndef FAT12
                            22172 ; 26   |//#define FAT12   1
                            22173 ; 27   |//#endif
                            22174 ; 28   |//
                            22175 ; 29   |#ifndef FAT16
                            22176 ; 30   |#define FAT16   2
                            22177 ; 31   |#endif
                            22178 ; 32   |
                            22179 ; 33   |#define MEM_SPACE_P 0x100000
                            22180 ; 34   |#define MEM_SPACE_Y 0x400000
                            22181 ; 35   |#define MEM_SPACE_X 0x800000
                            22182 ; 36   |
                            22183 ; 37   |#define FILE_SYS_MODE_READ  0
                            22184 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            22185 ; 39   | 
                            22186 ; 40   |#define ATTR_READ_ONLY      0x01
                            22187 ; 41   |#define ATTR_HIDDEN         0x02
                            22188 ; 42   |#define ATTR_SYSTEM         0x04
                            22189 ; 43   |#define ATTR_VOLUME_ID      0x08
                            22190 ; 44   |#define ATTR_DIRECTORY      0x10
                            22191 ; 45   |#define ATTR_ARCHIVE        0x20
                            22192 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            22193 ; 47   |
                            22194 ; 48   |#define SEEK_SET           -1
                            22195 ; 49   |#define SEEK_CUR            0
                            22196 ; 50   |#define SEEK_END            1
                            22197 ; 51   |
                            22198 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            22199 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            22200 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            22201 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            22202 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            22203 ; 57   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22204 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            22205 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            22206 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            22207 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            22208 ; 62   |
                            22209 ; 63   |#define READ_TYPE_NORMAL            0
                            22210 ; 64   |#define READ_TYPE_FAT               1
                            22211 ; 65   |#define READ_TYPE_RAW               2
                            22212 ; 66   |
                            22213 ; 67   |
                            22214 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            22215 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            22216 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            22217 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            22218 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            22219 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            22220 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            22221 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            22222 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            22223 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            22224 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            22225 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            22226 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            22227 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            22228 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            22229 ; 83   |    #endif
                            22230 ; 84   |#else
                            22231 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            22232 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            22233 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            22234 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            22235 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            22236 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            22237 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            22238 ; 92   |    #endif
                            22239 ; 93   |#endif
                            22240 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            22241 ; 95   |
                            22242 ; 96   |
                            22243 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            22244 ; 98   |#define MAX_FILENAME_LENGTH 256
                            22245 ; 99   |#endif
                            22246 ; 100  |
                            22247 ; 101  |typedef struct {
                            22248 ; 102  |    WORD wNumberOfZones;
                            22249 ; 103  |    WORD wSizeInMegaBytes;
                            22250 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            22251 ; 105  |
                            22252 ; 106  |typedef struct {
                            22253 ; 107  |    WORD wBootIdentification;
                            22254 ; 108  |    WORD wStartHeadNumber;
                            22255 ; 109  |    WORD wStartSectorNumber;
                            22256 ; 110  |    WORD wStartCylinderNumber;
                            22257 ; 111  |    WORD wSystemIdentification;
                            22258 ; 112  |    WORD wEndHeadNumber;
                            22259 ; 113  |    WORD wEndSectorNumber;
                            22260 ; 114  |    WORD wEndCylinderNumber;
                            22261 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            22262 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            22263 ; 117  |    WORD wPartitionSizeHigh;
                            22264 ; 118  |    WORD wPartitionSizeLow;
                            22265 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22266 ; 120  |
                            22267 ; 121  |typedef struct {
                            22268 ; 122  |    WORD wWord0;
                            22269 ; 123  |    WORD wWord1;
                            22270 ; 124  |    WORD wWord2;
                            22271 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            22272 ; 126  |
                            22273 ; 127  |typedef struct {
                            22274 ; 128  |    WORD wWord0;
                            22275 ; 129  |    WORD wWord1;
                            22276 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            22277 ; 131  |
                            22278 ; 132  |typedef struct {
                            22279 ; 133  |    WORD wWord0;
                            22280 ; 134  |    WORD wWord1;
                            22281 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            22282 ; 136  |
                            22283 ; 137  |typedef struct {
                            22284 ; 138  |    WORD wWord0;
                            22285 ; 139  |    WORD wWord1;
                            22286 ; 140  |    WORD wWord2;
                            22287 ; 141  |    WORD wWord3;
                            22288 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            22289 ; 143  |
                            22290 ; 144  |typedef struct {
                            22291 ; 145  |    WORD wWord0;
                            22292 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            22293 
                            22316 
                            22317 ; 147  |
                            22318 ; 148  |typedef struct {
                            22319 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            22320 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            22321 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            22322 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            22323 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            22324 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            22325 
                            22347 
                            22348 ; 155  |   
                            22349 ; 156  |typedef struct {
                            22350 ; 157  |    WORD wPageSizeInBytes;
                            22351 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            22352 ; 159  |    WORD wNumberOfPagesPerBlock;
                            22353 ; 160  |    WORD wNumberOfBlocksPerZone;
                            22354 ; 161  |    WORD wNumberOfZonesInMedia;
                            22355 ; 162  |    WORD wMediaSizeInMBytes;
                            22356 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            22357 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            22358 ; 165  |    WORD wMediaFlagStatus;
                            22359 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            22360 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            22361 ; 168  |    WORD wNumberOfSystemBlocks;
                            22362 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            22363 ; 170  |
                            22364 ; 171  |typedef struct {
                            22365 ; 172  |    WORD wDevice;        
                            22366 ; 173  |    WORD wDirtyBlockFlag;
                            22367 ; 174  |    WORD wCleanTailFlag; 
                            22368 ; 175  |    WORD wLogDOSPage;    
                            22369 ; 176  |    WORD wSrcLogBlock;   
                            22370 ; 177  |    WORD wSrcPhyBlock;   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22371 ; 178  |    WORD wDestPhyBlock;  
                            22372 ; 179  |    WORD wStartSrcPage;  
                            22373 ; 180  |    WORD wStartDestPage; 
                            22374 ; 181  |    WORD wPagesToCopy;   
                            22375 ; 182  |    WORD wReplaceBuff;   
                            22376 ; 183  |    WORD wReplaceRdnt;
                            22377 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            22378 ; 185  |        WORD wFirstCount;
                            22379 ; 186  |        WORD wNextCount;
                            22380 ; 187  |        WORD wLastCount;
                            22381 ; 188  |    #endif
                            22382 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            22383 ; 190  |
                            22384 ; 191  |typedef struct {
                            22385 ; 192  |    WORD wWord0;
                            22386 ; 193  |    WORD wWord1;
                            22387 ; 194  |    WORD wWord2;
                            22388 ; 195  |    WORD wWord3;
                            22389 ; 196  |} DIRECTORY_NAME;
                            22390 ; 197  |
                            22391 ; 198  |typedef struct {
                            22392 ; 199  |    WORD wWord0;
                            22393 ; 200  |    WORD wWord1;
                            22394 ; 201  |} DIRECTORY_EXTENSION;
                            22395 ; 202  |
                            22396 ; 203  |typedef struct {
                            22397 ; 204  |    WORD wWord0;
                            22398 ; 205  |    WORD wWord1;
                            22399 ; 206  |} DIRECTORY_SIZE;
                            22400 
                            22415 
                            22416 ; 207  |
                            22417 ; 208  |typedef struct {
                            22418 ; 209  |    DIRECTORY_NAME Name;
                            22419 ; 210  |    DIRECTORY_EXTENSION Extension;
                            22420 ; 211  |    WORD wAttribute;
                            22421 ; 212  |    WORD wReserved[4];
                            22422 ; 213  |    WORD wCreationTime;
                            22423 ; 214  |    WORD wCreationData;
                            22424 ; 215  |    WORD wFirstCluster;
                            22425 ; 216  |    DIRECTORY_SIZE Size;
                            22426 ; 217  |    WORD wCurrentCluster;
                            22427 ; 218  |    WORD wPointer;
                            22428 ; 219  |    WORD wRecord;
                            22429 ; 220  |    WORD wRd;
                            22430 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            22431 ; 222  |
                            22432 ; 223  |// TODO:  clean this up.  There are two versions.
                            22433 ; 224  |struct FCB
                            22434 ; 225  |{
                            22435 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            22436 ; 227  |    int     m_wReserved;                //3
                            22437 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            22438 ; 229  |    int     m_wAttributes;              //6
                            22439 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            22440 ; 231  |    int     m_wTimeofCreation;          //b
                            22441 ; 232  |    int     m_wDateofCreation;          //c
                            22442 ; 233  |    int     m_wFirstCluster;            //d
                            22443 ; 234  |    int     m_wFileSizeHigh;            //e
                            22444 ; 235  |    int     m_wFileSizeLow;             //f
                            22445 ; 236  |};
                            22446 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22462 
                            22463 ; 237  |
                            22464 ; 238  |
                            22465 ; 239  |typedef struct {
                            22466 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            22467 ; 241  |    WORD wFirstClusterParentDirectory;
                            22468 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            22469 ; 243  |    WORD wCurrentRelativeSector;
                            22470 ; 244  |    WORD wNumberOfSectors;
                            22471 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            22472 ; 246  |    WORD wBufferedRecord;
                            22473 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            22474 ; 248  |    WORD * pwPointerToBuffer;
                            22475 ; 249  |    WORD * pwPointerToPath;
                            22476 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            22477 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            22478 ; 252  |
                            22479 ; 253  |typedef struct {
                            22480 ; 254  |    WORD wWord0;
                            22481 ; 255  |    WORD wWord1;
                            22482 ; 256  |    WORD wWord2;
                            22483 ; 257  |    WORD wWord3;
                            22484 ; 258  |} FILE_NAME;
                            22485 ; 259  |
                            22486 ; 260  |typedef struct {
                            22487 ; 261  |    WORD wWord0;
                            22488 ; 262  |    WORD wWord1;
                            22489 ; 263  |} FILE_EXTENSION;
                            22490 ; 264  |
                            22491 ; 265  |typedef struct {
                            22492 ; 266  |    WORD wWord0;
                            22493 ; 267  |    WORD wWord1;
                            22494 ; 268  |} FILE_SIZE;
                            22495 ; 269  |
                            22496 ; 270  |typedef union {
                            22497 ; 271  |    struct {
                            22498 ; 272  |        int Read        :1;
                            22499 ; 273  |        int Write       :1;
                            22500 ; 274  |        int Append      :1;
                            22501 ; 275  |        int Truncate    :1;
                            22502 ; 276  |        int Create      :1;
                            22503 ; 277  |        int Rsrv        :3;
                            22504 ; 278  |        int Mode        :8;
                            22505 ; 279  |        int Device      :8;
                            22506 ; 280  |    } B;
                            22507 ; 281  |    int I;
                            22508 ; 282  |} FILE_FLAGS;
                            22509 ; 283  |
                            22510 ; 284  |typedef struct {
                            22511 ; 285  |    WORD wWord0;
                            22512 ; 286  |    WORD wWord1;
                            22513 ; 287  |} FILE_BYTE_CURRENT;
                            22514 
                            22554 
                            22555 ; 288  |
                            22556 ; 289  |typedef struct {
                            22557 ; 290  |    FILE_NAME Name;
                            22558 ; 291  |    FILE_EXTENSION Extension;
                            22559 ; 292  |    WORD wAttributes;
                            22560 ; 293  |    WORD wReserved[4];
                            22561 ; 294  |    WORD wCreationTime;
                            22562 ; 295  |    WORD wCreationData;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22563 ; 296  |    WORD wFirstCluster;
                            22564 ; 297  |    FILE_SIZE Size;
                            22565 ; 298  |    WORD wCurrentCluster;
                            22566 ; 299  |    WORD wPointer;
                            22567 ; 300  |    WORD wRecord;
                            22568 ; 301  |    WORD wRd;
                            22569 ; 302  |    FILE_FLAGS Flags;
                            22570 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            22571 ; 304  |    WORD wFcbFlagEndOfCx;
                            22572 ; 305  |} FILE_CONTROL_BLOCK;    
                            22573 ; 306  |
                            22574 ; 307  |typedef struct {
                            22575 ; 308  |    WORD wWord0;
                            22576 ; 309  |    WORD wWord1;
                            22577 ; 310  |    WORD wWord2;
                            22578 ; 311  |    WORD wWord3;
                            22579 ; 312  |} VOLUME_LABEL;
                            22580 ; 313  |
                            22581 ; 314  |typedef struct {
                            22582 ; 315  |    WORD wFATPhysicalBlock1;
                            22583 ; 316  |    WORD wFATPhysicalBlock2;
                            22584 ; 317  |    WORD wFATPhysicalBlock3;
                            22585 ; 318  |    WORD wFATPhysicalBlock4;
                            22586 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            22587 
                            22594 
                            22595 ; 320  |
                            22596 ; 321  |typedef struct {
                            22597 ; 322  |    WORD wFATSectorInCache;
                            22598 ; 323  |    WORD wLastClusterFree;
                            22599 ; 324  |    WORD wNumberOfUsedClusters;
                            22600 ; 325  |    WORD wNumberOfFreeClusters;
                            22601 ; 326  |    WORD wNumberOfBadClusters;
                            22602 ; 327  |    WORD wNumberOfReservedClusters;
                            22603 ; 328  |    WORD wControl;
                            22604 ; 329  |    WORD * pwSectorCache;
                            22605 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            22606 ; 331  |} FAT_TABLE;
                            22607 
                            22614 
                            22615 ; 332  |
                            22616 ; 333  |typedef struct {
                            22617 ; 334  |    WORD wStateMediaTable;
                            22618 ; 335  |    WORD wTypeFs;
                            22619 ; 336  |    WORD wBytesPerSector;
                            22620 ; 337  |    WORD wSectorsPerCluster;
                            22621 ; 338  |    WORD wNumberOfReservedSectors;
                            22622 ; 339  |    WORD wMaximumNumberOfFATs;
                            22623 ; 340  |    WORD wMaxRootDirectoryEntries;
                            22624 ; 341  |    WORD wTotalSectors;
                            22625 ; 342  |    WORD wNumberOfFATSectors;
                            22626 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            22627 ; 344  |    WORD wNumberOfHeads;
                            22628 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            22629 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            22630 ; 347  |    WORD wTotalSectors32MSB;
                            22631 ; 348  |    WORD wTotalSectors32LSB;
                            22632 ; 349  |    WORD wDriverNumber;
                            22633 ; 350  |    WORD wExtendedBootSignature;
                            22634 ; 351  |    WORD wVolumeIDMSB;
                            22635 ; 352  |    WORD wVolumeIDLSB;
                            22636 ; 353  |    VOLUME_LABEL VolumeLabel;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22637 ; 354  |    WORD * pwWriteBuffer;
                            22638 ; 355  |    WORD wPrimaryFATRelativeSector;
                            22639 ; 356  |    WORD wSecondaryFATRelativeSector;
                            22640 ; 357  |    WORD wRootDirectoryRelativeSector;
                            22641 ; 358  |    WORD wFirstSectorNumberDataZone;
                            22642 ; 359  |    WORD wMaxNumberOfFATEntries;
                            22643 ; 360  |    WORD wRootDirectorySizeInSectors;
                            22644 ; 361  |    WORD wDataAreaSizeInSectors;
                            22645 ; 362  |} MEDIA_TABLE;
                            22646 
                            22705 
                            22706 ; 363  |
                            22707 ; 364  |typedef struct {
                            22708 ; 365  |    MEDIA_TABLE * pMediaTable;
                            22709 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            22710 ; 367  |    FAT_TABLE * pFATTable;
                            22711 ; 368  |} DEVICE_CONTROL_TABLE;
                            22712 ; 369  |    
                            22713 ; 370  |typedef struct {
                            22714 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            22715 ; 372  |                                        //  to 2-bytes for compatibility with
                            22716 ; 373  |                                        //  older host drivers.
                            22717 ; 374  |    DWORD dwTotalNumberOfSectors;
                            22718 ; 375  |    DWORD dwTotalNumberOfBytes;
                            22719 ; 376  |    WORD wSectorSizeInBytes;
                            22720 ; 377  |} MEDIA_SIZE;
                            22721 ; 378  |
                            22722 ; 379  |typedef struct {
                            22723 ; 380  |    BOOL    bInstalled;
                            22724 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            22725 ; 382  |    DWORD   dwSize;
                            22726 ; 383  |} DATA_DRIVE_PBS_LOC;
                            22727 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            22728 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            22729 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            22730 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            22731 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            22732 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            22733 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            22734 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            22735 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            22736 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            22737 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            22738 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            22739 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            22740 ; 397  |extern  INT FSFreeClusters(INT Device);
                            22741 ; 398  |extern  INT BytesPerCluster(INT Device);
                            22742 ; 399  |
                            22743 ; 400  |
                            22744 ; 401  |
                            22745 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            22746 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            22747 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            22748 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            22749 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            22750 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            22751 ; 408  |//extern  INT FSFileClose(INT bHandle);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22752 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            22753 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            22754 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            22755 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            22756 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            22757 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            22758 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            22759 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            22760 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            22761 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            22762 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            22763 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            22764 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            22765 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            22766 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            22767 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            22768 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            22769 ; 426  |
                            22770 ; 427  |#endif
                            22771 
                            22773 
                            22774 ; 7    |#include "metadata.h"
                            22775 
                            22777 
                            22778 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            22779 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            22780 ; 3    |//
                            22781 ; 4    |// Filename: metadata.h
                            22782 ; 5    |// Description:
                            22783 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            22784 ; 7    |
                            22785 ; 8    |#ifndef _METADATA_H
                            22786 ; 9    |#define _METADATA_H
                            22787 ; 10   |
                            22788 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            22789 ; 12   |// MetaData definitions
                            22790 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            22791 ; 14   |
                            22792 ; 15   |//#define MMC_CMD59       0x40|59
                            22793 ; 16   |
                            22794 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            22795 ; 18   |// Meta Data structure definitions
                            22796 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            22797 ; 20   |
                            22798 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            22799 ; 22   |// MetaData definitions
                            22800 ; 23   |
                            22801 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            22802 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            22803 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            22804 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            22805 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            22806 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            22807 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            22808 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            22809 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            22810 ; 33   |
                            22811 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22812 ; 35   |
                            22813 ; 36   |// VBR
                            22814 ; 37   |#define VBR_NOT_DETERMINED 0
                            22815 ; 38   |#define VBR_TRUE 1
                            22816 ; 39   |
                            22817 ; 40   |#ifndef TITLE_SIZE
                            22818 ; 41   |//#define TITLE_SIZE 30
                            22819 ; 42   |#ifndef USE_PLAYLIST3
                            22820 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            22821 ; 44   |#else
                            22822 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            22823 ; 46   |#endif
                            22824 ; 47   |#endif
                            22825 ; 48   |
                            22826 ; 49   |#ifndef ARTIST_SIZE
                            22827 ; 50   |#ifndef USE_PLAYLIST3
                            22828 ; 51   |//#define ARTIST_SIZE 30
                            22829 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            22830 ; 53   |#else
                            22831 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            22832 ; 55   |#endif
                            22833 ; 56   |#endif
                            22834 ; 57   |
                            22835 ; 58   |#ifndef ALBUM_SIZE
                            22836 ; 59   |#ifndef USE_PLAYLIST3
                            22837 ; 60   |//#define ALBUM_SIZE 30
                            22838 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            22839 ; 62   |#else
                            22840 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            22841 ; 64   |#endif
                            22842 ; 65   |#endif
                            22843 ; 66   |
                            22844 ; 67   |#ifdef USE_PLAYLIST3
                            22845 ; 68   |#ifndef GENRE_SIZE
                            22846 ; 69   |#define GENRE_SIZE 20
                            22847 ; 70   |#endif
                            22848 ; 71   |
                            22849 ; 72   |#ifndef YEAR_SIZE
                            22850 ; 73   |#define YEAR_SIZE 8
                            22851 ; 74   |#endif
                            22852 ; 75   |
                            22853 ; 76   |#ifndef TRACKNUM_SIZE
                            22854 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            22855 ; 78   |#endif
                            22856 ; 79   |
                            22857 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            22858 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            22859 ; 82   |#endif
                            22860 ; 83   |
                            22861 ; 84   |#define XING_TOC_SIZE   100
                            22862 ; 85   |#if MTP_BUILD
                            22863 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            22864 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            22865 ; 88   |#define VBR_TOC_SIZE    2
                            22866 ; 89   |#else
                            22867 ; 90   |#define VBR_TOC_SIZE    200
                            22868 ; 91   |#endif
                            22869 ; 92   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22870 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            22871 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            22872 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            22873 ; 96   |#ifdef USE_PLAYLIST3
                            22874 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            22875 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            22876 ; 99   |extern WORD g_wSongTrackNum;
                            22877 ; 100  |#endif
                            22878 ; 101  |
                            22879 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            22880 ; 103  |
                            22881 ; 104  |typedef struct {
                            22882 ; 105  |    WORD        iTitleBufferLength;
                            22883 ; 106  |        UCS3       *wTitle;        // Title of Song
                            22884 ; 107  |    WORD        iArtistBufferLength;
                            22885 ; 108  |    UCS3       *wArtist;
                            22886 ; 109  |    WORD        iAlbumBufferLength;
                            22887 ; 110  |    UCS3       *wAlbum;
                            22888 ; 111  |#ifdef USE_PLAYLIST3
                            22889 ; 112  |    WORD        iGenreBufferLength;
                            22890 ; 113  |    UCS3       *wGenre;
                            22891 ; 114  |    WORD        iYearBufferLength;
                            22892 ; 115  |    UCS3       *wYear;
                            22893 ; 116  |    WORD        wTrackNum;
                            22894 ; 117  |#endif
                            22895 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            22896 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            22897 ; 120  |        WORD       wNumChannels;
                            22898 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            22899 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            22900 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            22901 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            22902 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            22903 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            22904 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            22905 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            22906 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            22907 ; 130  |} FILE_META_DATA;
                            22908 ; 131  |
                            22909 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            22910 ; 133  |#define UNKNOWN_TYPE   0
                            22911 ; 134  |#define MP3_TYPE       1
                            22912 ; 135  |#define WMA_TYPE       2
                            22913 ; 136  |#define AAC_TYPE       4
                            22914 ; 137  |#define IMA_ADPCM_TYPE 8
                            22915 ; 138  |#define MS_ADPCM_TYPE  16
                            22916 ; 139  |#define PCM_WAV_TYPE   32
                            22917 ; 140  |#define ASF_TYPE       64
                            22918 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            22919 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            22920 ; 143  |
                            22921 ; 144  |#define SMV_ADPCM_TYPE 512
                            22922 ; 145  |
                            22923 ; 146  |
                            22924 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            22925 ; 148  |// Sample rates
                            22926 ; 149  |#ifdef WOW
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22927 ; 150  |#define SR_48KHZ        48000
                            22928 ; 151  |#define SR_44KHZ        44100
                            22929 ; 152  |#define SR_32KHZ        32000
                            22930 ; 153  |#define SR_24KHZ        24000
                            22931 ; 154  |#define SR_22KHZ        22050
                            22932 ; 155  |#define SR_16KHZ        16000
                            22933 ; 156  |#define SR_12KHZ        12000
                            22934 ; 157  |#define SR_11KHZ        11025
                            22935 ; 158  |#define SR_8KHZ          8000
                            22936 ; 159  |#endif
                            22937 ; 160  |
                            22938 ; 161  |
                            22939 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            22940 ; 163  |// MetaData prototypes
                            22941 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            22942 ; 165  |
                            22943 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            22944 
                            22972 
                            22973 ; 167  |#ifdef USE_PLAYLIST3
                            22974 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            22975 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            22976 ; 170  |#endif
                            22977 ; 171  |
                            22978 ; 172  |#endif // #ifndef _METADATA_H
                            22979 
                            22981 
                            22982 ; 8    |
                            22983 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            22984 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            22985 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            22986 ; 12   |
                            22987 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecor
                                  dNum field in the following data structures.
                            22988 ; 14   |                                                                                        //
                                  An entry can have multiple records in the FAT for LFNs.
                            22989 ; 15   |                                                                                        //
                                  Records more than this number will not be included in the playlist content
                            22990 ; 16   |
                            22991 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            22992 ; 18   |
                            22993 ; 19   |#define  _MAX_DIR_DEPTH 8
                            22994 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            22995 ; 21   |
                            22996 ; 22   |struct Bookmark{
                            22997 ; 23   |        INT       m_iTracknum;
                            22998 ; 24   |        DWORD m_dwTrackPosBytes;
                            22999 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            23000 ; 26   |
                            23001 ; 27   |
                            23002 ; 28   |typedef struct{
                            23003 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            23004 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            23005 ; 31   |    unsigned int    m_iDevice:1;
                            23006 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            23007 ; 33   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            23008 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            23009 ; 35   |//////////////////////////////////////////////////////////////////////////////////////////
                                  /
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23010 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file cont
                                  ents for this directory begin.
                            23011 ; 37   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            23012 ; 38   |        unsigned int    m_iDirSector1:21;
                            23013 ; 39   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            23014 ; 40   |        unsigned int    m_iDirOffset:12;
                            23015 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (L
                                  FN use).
                            23016 ; 42   |
                            23017 ; 43   |        unsigned int    m_iDirSector2:11;
                            23018 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memor
                                  y !!!
                            23019 ; 45   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //      
                            23020 ; 46   |#ifdef DEBUG_SFN
                            23021 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            23022 ; 48   |#endif
                            23023 ; 49   |}DirEntry;
                            23024 ; 50   |
                            23025 ; 51   |typedef struct{
                            23026 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            23027 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            23028 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was playe
                                  d atleast once. Currently not used.
                            23029 ; 55   |        unsigned int    m_iDirSector1:21;
                            23030 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23031 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the curre
                                  nt playset.
                            23032 ; 58   |        unsigned int    m_iDirOffset:12;
                            23033 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23034 ; 60   |        unsigned int    m_iDevice:1;
                            23035 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN us
                                  e).
                            23036 ; 62   |        unsigned int    m_iDirSector2:11;
                            23037 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23038 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            23039 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            23040 ; 66   |#ifdef DEBUG_SFN
                            23041 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            23042 ; 68   |#endif
                            23043 ; 69   |}FileEntry;
                            23044 
                            23089 
                            23090 ; 70   |
                            23091 ; 71   |typedef struct{
                            23092 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            23093 ; 73   |        unsigned int    iReason;
                            23094 ; 74   |        unsigned int iDevice;
                            23095 ; 75   |        unsigned int iPlayset;
                            23096 ; 76   |        unsigned int iDepth;
                            23097 ; 77   |        unsigned int iTrackOrder;
                            23098 ; 78   |        unsigned int iTrackNum;
                            23099 ; 79   |        FileEntry* pFileEntry;
                            23100 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory li
                                  nks within the recursion
                            23101 ; 81   |        unsigned int    iTotalLinks;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23102 ; 82   |}TraverseTreeParams;
                            23103 ; 83   |
                            23104 ; 84   |typedef struct{
                            23105 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            23106 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            23107 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            23108 ; 88   |        unsigned int iTrackNum;
                            23109 ; 89   |        unsigned int iTrackOrder;
                            23110 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            23111 ; 91   |        unsigned int iTotalLinks;
                            23112 ; 92   |}EntryAccessInfo;
                            23113 ; 93   |
                            23114 ; 94   |typedef struct{
                            23115 ; 95   |        void* pEntry;
                            23116 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            23117 ; 97   |}SFNStorage;
                            23118 ; 98   |
                            23119 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            23120 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not cont
                                  ain files.
                            23121 ; 101  |extern FileEntry g_FileEntryPool[];
                            23122 
                            23137 
                            23138 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            23139 ; 103  |extern int g_iPlaylistRepeat;
                            23140 ; 104  |extern int g_bPlaylistShuffle;
                            23141 
                            23149 
                            23150 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            23151 ; 106  |extern int g_iTotalTracks;
                            23152 ; 107  |
                            23153 ; 108  |extern int g_iPlaySet;
                            23154 ; 109  |
                            23155 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            23156 ; 111  |extern int g_iTotalDir;
                            23157 ; 112  |extern int g_iTotalFiles;
                            23158 ; 113  |
                            23159 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            23160 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            23161 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            23162 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            23163 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FI
                                  LE_META_DATA *MetaData);
                            23164 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            23165 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            23166 ; 121  |
                            23167 ; 122  |#endif
                            23168 
                            23170 
                            23171 ; 5    |#include "musiclib_ghdr.h"
                            23172 
                            23174 
                            23175 ; 1    |#ifndef MUSICLIB_GHDR_H
                            23176 ; 2    |#define MUSICLIB_GHDR_H
                            23177 ; 3    |
                            23178 ; 4    |#ifdef __cplusplus
                            23179 ; 5    |extern "C" {
                            23180 ; 6    |#endif
                            23181 ; 7    |
                            23182 ; 8    |/*========================================================================================
                                  ==========
                            23183 ; 9    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23184 ; 10   |                                        General Description
                            23185 ; 11   |
                            23186 ; 12   |==========================================================================================
                                  ==========
                            23187 ; 13   |
                            23188 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            23189 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            23190 ; 16   |
                            23191 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            23192 ; 18   |
                            23193 ; 19   |PRODUCT NAMES: All
                            23194 ; 20   |
                            23195 ; 21   |GENERAL DESCRIPTION:
                            23196 ; 22   |
                            23197 ; 23   |    General description of this grouping of functions.
                            23198 ; 24   |
                            23199 ; 25   |Portability: All
                            23200 ; 26   |
                            23201 ; 27   |
                            23202 ; 28   |Revision History:
                            23203 ; 29   |
                            23204 ; 30   |                         Modification        Tracking
                            23205 ; 31   |Author                       Date             Number           Description of Changes
                            23206 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            23207 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            23208 ; 34   |
                            23209 ; 35   |
                            23210 ; 36   |==========================================================================================
                                  ==========
                            23211 ; 37   |                                            DESCRIPTION
                            23212 ; 38   |==========================================================================================
                                  ==========
                            23213 ; 39   |
                            23214 ; 40   |GLOBAL FUNCTIONS:
                            23215 ; 41   |    MF_global_func_name()
                            23216 ; 42   |
                            23217 ; 43   |TRACEABILITY MATRIX:
                            23218 ; 44   |    None
                            23219 ; 45   |
                            23220 ; 46   |==========================================================================================
                                  ========*/
                            23221 ; 47   |
                            23222 ; 48   |/*========================================================================================
                                  ==========
                            23223 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            23224 ; 50   |==========================================================================================
                                  ========*/
                            23225 ; 51   |#ifdef WIN32
                            23226 ; 52   |#define _PC_SIMULATION_
                            23227 ; 53   |#else
                            23228 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            23229 ; 55   |#endif  // WIN32
                            23230 ; 56   |
                            23231 ; 57   |#if 1
                            23232 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            23233 ; 59   |#endif
                            23234 ; 60   |
                            23235 ; 61   |#if 1
                            23236 ; 62   |#define _AUDIBLE_       /* install audible list */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23237 ; 63   |#endif
                            23238 ; 64   |
                            23239 ; 65   |#if 1
                            23240 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            23241 ; 67   |#endif
                            23242 ; 68   |
                            23243 ; 69   |#ifdef PL3_FB
                            23244 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            23245 ; 71   |#endif
                            23246 ; 72   |
                            23247 ; 73   |#if 1
                            23248 ; 74   |#define _SUPPORT_2000_SONGS_
                            23249 ; 75   |#endif
                            23250 ; 76   |
                            23251 ; 77   |/*========================================================================================
                                  ==========
                            23252 ; 78   |                                           INCLUDE FILES
                            23253 ; 79   |==========================================================================================
                                  ========*/
                            23254 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            23255 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            23256 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            23257 ; 83   |#define OEM_SEEK_END    SEEK_END
                            23258 ; 84   |#else
                            23259 ; 85   |#define _X
                            23260 ; 86   |#define _Y
                            23261 ; 87   |#define _packed
                            23262 ; 88   |
                            23263 ; 89   |#define _asmfunc
                            23264 ; 90   |#define _reentrant
                            23265 ; 91   |
                            23266 ; 92   |#define OEM_SEEK_CUR    1
                            23267 ; 93   |#define OEM_SEEK_SET    0
                            23268 ; 94   |#define OEM_SEEK_END    2
                            23269 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            23270 ; 96   |
                            23271 ; 97   |#include "types.h"
                            23272 ; 98   |#include "exec.h"
                            23273 ; 99   |#include "messages.h"
                            23274 ; 100  |#include "project.h"
                            23275 ; 101  |
                            23276 ; 102  |/*========================================================================================
                                  ==========
                            23277 ; 103  |                                             CONSTANTS
                            23278 ; 104  |==========================================================================================
                                  ========*/
                            23279 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            23280 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            23281 ; 107  |Artistname                              1:0
                            23282 ; 108  |Albumname                               3:2
                            23283 ; 109  |Genrename                               5:4
                            23284 ; 110  |Songname                                7:6
                            23285 ; 111  |----------------------------------------------------------
                            23286 ; 112  |    Value (2 bits)                      Meanings
                            23287 ; 113  |    0                                   RAW and All ASCII
                            23288 ; 114  |    1                                   Uni-code
                            23289 ; 115  |    2                                   Mixed, non-unicode
                            23290 ; 116  |
                            23291 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            23292 ; 118  |*/
                            23293 ; 119  |#define BITMASK_ARTIST  (0x03)
                            23294 ; 120  |#define BITMASK_ALBUM   (0x0C)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23295 ; 121  |#define BITMASK_GENRE   (0x30)
                            23296 ; 122  |#define BITMASK_SONG    (0xC0)
                            23297 ; 123  |
                            23298 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            23299 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            23300 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            23301 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            23302 ; 128  |
                            23303 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            23304 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            23305 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            23306 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            23307 ; 133  |
                            23308 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            23309 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            23310 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            23311 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            23312 ; 138  |
                            23313 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            23314 ; 140  |
                            23315 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            23316 ; 142  |
                            23317 ; 143  |#define INDEX_EOF       0xFFF
                            23318 ; 144  |#ifdef _FOLDER_BROWSE_
                            23319 ; 145  |#define INDEX_ROOT  0xffe
                            23320 ; 146  |#define UNKNOWN_RECORD  0xfff
                            23321 ; 147  |#endif  // _FOLDER_BROWSE_
                            23322 ; 148  |
                            23323 ; 149  |/* Constant for item_type */
                            23324 ; 150  |#define         ITEM_ARTIST                     0
                            23325 ; 151  |#define         ITEM_ALBUM                      1
                            23326 ; 152  |#define         ITEM_GENRE                      2
                            23327 ; 153  |#define         ITEM_TRACK                      3
                            23328 ; 154  |#define         ITEM_YEAR                       4
                            23329 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            23330 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            23331 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            23332 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            23333 ; 159  |#ifdef _NEWMUSIC_
                            23334 ; 160  |#define         ITEM_1DAY                       10
                            23335 ; 161  |#define         ITEM_1WEEK                      11
                            23336 ; 162  |#define         ITEM_1MONTH                     12
                            23337 ; 163  |#endif
                            23338 ; 164  |#ifdef _AUDIBLE_
                            23339 ; 165  |#define         ITEM_AUDIBLE            13
                            23340 ; 166  |#endif
                            23341 ; 167  |#define         ITEM_ON_THE_GO          14
                            23342 ; 168  |
                            23343 ; 169  |#define         ITEM_VOICE                      15
                            23344 ; 170  |#define         ITEM_FMREC                      16
                            23345 ; 171  |#define         ITEM_PHOTO                      17
                            23346 ; 172  |#ifdef _FOLDER_BROWSE_
                            23347 ; 173  |#define         ITEM_INTERNAL           18
                            23348 ; 174  |#define         ITEM_EXTERNAL       19
                            23349 ; 175  |#endif  // _FOLDER_BROWSE_
                            23350 ; 176  |#define     ITEM_UNKNOWN        0xff
                            23351 ; 177  |
                            23352 ; 178  |/*
                            23353 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            23354 ; 180  |option input.
                            23355 ; 181  |*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23356 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            23357 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            23358 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            23359 ; 185  |#ifdef _FOLDER_BROWSE_
                            23360 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            23361 ; 187  |#endif  // _FOLDER_BROWSE_
                            23362 ; 188  |
                            23363 ; 189  |/* Constant for key action */
                            23364 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            23365 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            23366 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            23367 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            23368 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            23369 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            23370 ; 196  |
                            23371 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            23372 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            23373 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            23374 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            23375 ; 201  |
                            23376 ; 202  |#define         NO_SD                                   0
                            23377 ; 203  |#define         HAS_SD                                  1
                            23378 ; 204  |
                            23379 ; 205  |#define         PLAY_NORMAL                             0
                            23380 ; 206  |#define         PLAY_SHUFFLE                    1
                            23381 ; 207  |
                            23382 ; 208  |#define     PLAY_REPEAT_OFF         0
                            23383 ; 209  |#define     PLAY_REPEAT_ON          1
                            23384 ; 210  |
                            23385 ; 211  |#define     PLAY_SELECT_FLASH       0
                            23386 ; 212  |#define     PLAY_SELECT_SD          1
                            23387 ; 213  |
                            23388 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            23389 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            23390 ; 216  |
                            23391 ; 217  |#define         ON_THE_GO_EXIST                 0
                            23392 ; 218  |#define         ON_THE_GO_FULL                  1
                            23393 ; 219  |#define         ON_THE_GO_FREE                  2
                            23394 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            23395 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            23396 ; 222  |
                            23397 ; 223  |#define         REC_VOICE_TYPE                  0
                            23398 ; 224  |#define         REC_FMREC_TYPE                  1
                            23399 ; 225  |#define         REC_PHOTO_TYPE                  2
                            23400 ; 226  |#define         VOICE_FILE_ADD                  0
                            23401 ; 227  |#define         VOICE_FILE_DEL                  1
                            23402 ; 228  |
                            23403 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            23404 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            23405 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            23406 ; 232  |flash or external SD card */
                            23407 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            23408 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            23409 ; 235  |#else
                            23410 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            23411 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            23412 ; 238  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23413 ; 239  |/* number of byte in one DSP word */
                            23414 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            23415 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            23416 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            23417 ; 243  |are 10 level directory structure */
                            23418 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            23419 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            23420 ; 246  |
                            23421 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            23422 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            23423 ; 249  |/* number of songs in each new music list */
                            23424 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            23425 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            23426 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            23427 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            23428 ; 254  |/* number of songs in the on-the-fly list */
                            23429 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            23430 ; 256  |/* number of files audible list */
                            23431 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            23432 ; 258  |
                            23433 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            23434 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            23435 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            23436 ; 262  |
                            23437 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            23438 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            23439 ; 265  |#ifdef _FOLDER_BROWSE_
                            23440 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            23441 ; 267  |#else
                            23442 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            23443 ; 269  |#endif  // _FOLDER_BROWSE_
                            23444 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            23445 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            23446 ; 272  |
                            23447 ; 273  |#ifndef _MAX_DIR_DEPTH
                            23448 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            23449 ; 275  |#endif  // _MAX_DIR_DEPTH
                            23450 ; 276  |
                            23451 ; 277  |/*========================================================================================
                                  ==========*/
                            23452 ; 278  |
                            23453 ; 279  |
                            23454 ; 280  |/*========================================================================================
                                  ==========
                            23455 ; 281  |                                               MACROS
                            23456 ; 282  |==========================================================================================
                                  ========*/
                            23457 ; 283  |
                            23458 ; 284  |/*========================================================================================
                                  ==========
                            23459 ; 285  |                                               ENUMS
                            23460 ; 286  |==========================================================================================
                                  ========*/
                            23461 ; 287  |#define NUM_OF_MEDIA                            (2)
                            23462 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            23463 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            23464 ; 290  |/*========================================================================================
                                  ==========
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23465 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            23466 ; 292  |==========================================================================================
                                  ========*/
                            23467 ; 293  |
                            23468 ; 294  |typedef char    int8;
                            23469 ; 295  |typedef short   int16;
                            23470 ; 296  |typedef int     int24;
                            23471 ; 297  |typedef long    int32;
                            23472 ; 298  |
                            23473 ; 299  |typedef int     intx;
                            23474 ; 300  |
                            23475 ; 301  |typedef unsigned char   uint8;
                            23476 ; 302  |typedef unsigned short  uint16;
                            23477 ; 303  |typedef unsigned int    uint24;
                            23478 ; 304  |typedef unsigned long   uint32;
                            23479 ; 305  |
                            23480 ; 306  |/*
                            23481 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            23482 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            23483 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            23484 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            23485 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            23486 ; 312  |*/
                            23487 ; 313  |/*
                            23488 ; 314  |path_name[] _must_have_data_:
                            23489 ; 315  |path_name[] = (Max. 120 Characters);
                            23490 ; 316  |year range:
                            23491 ; 317  |year = 0x000000-0xFFFFFF;
                            23492 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            23493 ; 319  |Unknown track number:
                            23494 ; 320  |track_number = 0x7FFFFF;
                            23495 ; 321  |unicode refer to above #define BITMASK_*
                            23496 ; 322  |*/
                            23497 ; 323  |/*
                            23498 ; 324  |Interface of UI and Music Library
                            23499 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            23500 ; 326  |
                            23501 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            23502 ; 328  |
                            23503 ; 329  |3) UI to Music Library variable passing length definition:
                            23504 ; 330  |        All ASCII Characters:
                            23505 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            23506 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            23507 ; 333  |        Unicode Characters:
                            23508 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            23509 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            23510 ; 336  |
                            23511 ; 337  |4) UI input data to Music Library in two formats.
                            23512 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            23513 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            23514 ; 340  |
                            23515 ; 341  |5) UI calling function:
                            23516 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            23517 ; 343  |        int16 option definition:
                            23518 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            23519 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            23520 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            23521 ; 347  |
                            23522 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            23523 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 389

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23524 ; 350  |
                            23525 ; 351  |6) Modification Date:
                            23526 ; 352  |        uint24 g_file_time:
                            23527 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            23528 ; 354  |*/
                            23529 ; 355  |
                            23530 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            23531 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            23532 ; 358  |typedef struct _ram_song_info {
                            23533 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23534 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23535 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23536 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23537 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23538 ; 364  |    uint32 g_songFastKey;
                            23539 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23540 ; 366  |        uint24 year;
                            23541 ; 367  |        uint24 track_number;
                            23542 ; 368  |        uint8 unicode;
                            23543 ; 369  |} RAM_SONG_INFO_T;
                            23544 ; 370  |
                            23545 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            23546 ; 372  |typedef struct _flash_group_name {
                            23547 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23548 ; 374  |        uint8 unicode;
                            23549 ; 375  |} FLASH_GROUP_NAME_T;
                            23550 ; 376  |
                            23551 ; 377  |// struct to store directories information passed from UI
                            23552 ; 378  |#ifdef _FOLDER_BROWSE_
                            23553 ; 379  |typedef struct _ml_DirInfo {
                            23554 ; 380  |        uint24  u8Unicode : 8;
                            23555 ; 381  |        uint24  u12DirDepth : 12;
                            23556 ; 382  |        uint24  u4Added : 4;            
                            23557 ; 383  |        INT     iDirRecord;
                            23558 ; 384  |        DWORD   dwFastKey;
                            23559 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23560 ; 386  |} ML_DIRINFO_T;
                            23561 ; 387  |#endif  // _FOLDER_BROWSE_
                            23562 ; 388  |
                            23563 ; 389  |/*========================================================================================
                                  ==========
                            23564 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            23565 ; 391  |==========================================================================================
                                  ========*/
                            23566 ; 392  |extern uint24   IsPlayOnTheGo;
                            23567 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            23568 ; 394  |extern uint24   merge_id_list_flash[];
                            23569 ; 395  |extern uint24   merge_id_list_sd[];
                            23570 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            23571 ; 397  |#ifdef _FOLDER_BROWSE_
                            23572 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            23573 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23574 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            23575 ; 401  |#endif  // _FOLDER_BROWSE_
                            23576 ; 402  |extern INT _X    *sec_temp_buf_X;
                            23577 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            23578 ; 404  |
                            23579 ; 405  |/*========================================================================================
                                  ==========
                            23580 ; 406  |                                        FUNCTION PROTOTYPES
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 390

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23581 ; 407  |==========================================================================================
                                  ========*/
                            23582 ; 408  |
                            23583 ; 409  |///////////////////////////////////////////////////////////////////////
                            23584 ; 410  |//! \brief
                            23585 ; 411  |//!
                            23586 ; 412  |//! \fntype Function
                            23587 ; 413  |//!
                            23588 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            23589 ; 415  |//! Call only once before inserting items. Call once for each media.
                            23590 ; 416  |//!
                            23591 ; 417  |//! \param[in]  none
                            23592 ; 418  |//!
                            23593 ; 419  |//! \return
                            23594 ; 420  |//!
                            23595 ; 421  |///////////////////////////////////////////////////////////////////////
                            23596 ; 422  |void ML_InitLibraryParameter(void);
                            23597 ; 423  |
                            23598 ; 424  |///////////////////////////////////////////////////////////////////////
                            23599 ; 425  |//! \brief
                            23600 ; 426  |//!
                            23601 ; 427  |//! \fntype Function
                            23602 ; 428  |//!
                            23603 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            23604 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            23605 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            23606 ; 432  |//! the song information is recorded in music library.
                            23607 ; 433  |//!
                            23608 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23609 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            23610 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            23611 ; 437  |//!
                            23612 ; 438  |//! \return
                            23613 ; 439  |//!
                            23614 ; 440  |///////////////////////////////////////////////////////////////////////
                            23615 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            23616 ; 442  |
                            23617 ; 443  |///////////////////////////////////////////////////////////////////////
                            23618 ; 444  |//! \brief
                            23619 ; 445  |//!
                            23620 ; 446  |//! \fntype Function
                            23621 ; 447  |//!
                            23622 ; 448  |//! \param[in]
                            23623 ; 449  |//!
                            23624 ; 450  |//! \return
                            23625 ; 451  |//!
                            23626 ; 452  |///////////////////////////////////////////////////////////////////////
                            23627 ; 453  |#ifdef _FOLDER_BROWSE_
                            23628 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            23629 ; 455  |#endif  // _FOLDER_BROWSE_
                            23630 ; 456  |
                            23631 ; 457  |///////////////////////////////////////////////////////////////////////
                            23632 ; 458  |//! \brief
                            23633 ; 459  |//!
                            23634 ; 460  |//! \fntype Function
                            23635 ; 461  |//!
                            23636 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 391

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23637 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            23638 ; 464  |//! music library for that particular media.
                            23639 ; 465  |//!
                            23640 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23641 ; 467  |//!
                            23642 ; 468  |//! \return
                            23643 ; 469  |//!
                            23644 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            23645 ; 471  |//!         function.
                            23646 ; 472  |///////////////////////////////////////////////////////////////////////
                            23647 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            23648 ; 474  |
                            23649 ; 475  |///////////////////////////////////////////////////////////////////////
                            23650 ; 476  |//! \brief
                            23651 ; 477  |//!
                            23652 ; 478  |//! \fntype Function
                            23653 ; 479  |//!
                            23654 ; 480  |//! \param[in]
                            23655 ; 481  |//!
                            23656 ; 482  |//! \return
                            23657 ; 483  |//!
                            23658 ; 484  |///////////////////////////////////////////////////////////////////////
                            23659 ; 485  |#ifdef _NEWMUSIC_
                            23660 ; 486  |void ML_UpdateNewMusic(void);
                            23661 ; 487  |#endif
                            23662 ; 488  |
                            23663 ; 489  |///////////////////////////////////////////////////////////////////////
                            23664 ; 490  |//! \brief
                            23665 ; 491  |//!
                            23666 ; 492  |//! \fntype Function
                            23667 ; 493  |//!
                            23668 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            23669 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            23670 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            23671 ; 497  |//!
                            23672 ; 498  |//! \param[in]  none
                            23673 ; 499  |//!
                            23674 ; 500  |//! \return
                            23675 ; 501  |//!
                            23676 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            23677 ; 503  |//!         must be called before calling any other music library functions.
                            23678 ; 504  |///////////////////////////////////////////////////////////////////////
                            23679 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            23680 ; 506  |
                            23681 ; 507  |///////////////////////////////////////////////////////////////////////
                            23682 ; 508  |//! \brief
                            23683 ; 509  |//!
                            23684 ; 510  |//! \fntype Function
                            23685 ; 511  |//!
                            23686 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            23687 ; 513  |//! library operation.
                            23688 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            23689 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            23690 ; 516  |//! music.sec file do not exist.
                            23691 ; 517  |//!
                            23692 ; 518  |//! \param[in]  none
                            23693 ; 519  |//!
                            23694 ; 520  |//! \return
                            23695 ; 521  |//!
                            23696 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 392

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23697 ; 523  |//!         must be called before calling any other music library functions.
                            23698 ; 524  |///////////////////////////////////////////////////////////////////////
                            23699 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            23700 ; 526  |
                            23701 ; 527  |///////////////////////////////////////////////////////////////////////
                            23702 ; 528  |//! \brief
                            23703 ; 529  |//!
                            23704 ; 530  |//! \fntype Function
                            23705 ; 531  |//!
                            23706 ; 532  |//! Preload the list, prepare for renew.
                            23707 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            23708 ; 534  |//! structure in RAM.
                            23709 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            23710 ; 536  |//! in RAM.
                            23711 ; 537  |//!
                            23712 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            23713 ; 539  |//!
                            23714 ; 540  |//! \return
                            23715 ; 541  |//!
                            23716 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            23717 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            23718 ; 544  |///////////////////////////////////////////////////////////////////////
                            23719 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            23720 ; 546  |
                            23721 ; 547  |///////////////////////////////////////////////////////////////////////
                            23722 ; 548  |//! \brief
                            23723 ; 549  |//!
                            23724 ; 550  |//! \fntype Function
                            23725 ; 551  |//!
                            23726 ; 552  |//! Save the list to flash memory.
                            23727 ; 553  |//!
                            23728 ; 554  |//! \param[in]
                            23729 ; 555  |//!
                            23730 ; 556  |//! \return
                            23731 ; 557  |//!
                            23732 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            23733 ; 559  |//!         changed by the user.
                            23734 ; 560  |///////////////////////////////////////////////////////////////////////
                            23735 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            23736 ; 562  |
                            23737 ; 563  |///////////////////////////////////////////////////////////////////////
                            23738 ; 564  |//! \brief
                            23739 ; 565  |//!
                            23740 ; 566  |//! \fntype Function
                            23741 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            23742 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            23743 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            23744 ; 570  |//! Otherwise the song is deleted.
                            23745 ; 571  |//!
                            23746 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23747 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            23748 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            23749 ; 575  |//!
                            23750 ; 576  |//! \return
                            23751 ; 577  |//!
                            23752 ; 578  |///////////////////////////////////////////////////////////////////////
                            23753 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            23754 ; 580  |
                            23755 ; 581  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 393

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23756 ; 582  |//! \brief
                            23757 ; 583  |//!
                            23758 ; 584  |//! \fntype Function
                            23759 ; 585  |//!
                            23760 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            23761 ; 587  |//! in the ML_UpdateOnTheGo().
                            23762 ; 588  |//!
                            23763 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23764 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            23765 ; 591  |//!
                            23766 ; 592  |//! \return
                            23767 ; 593  |//!
                            23768 ; 594  |///////////////////////////////////////////////////////////////////////
                            23769 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            23770 ; 596  |
                            23771 ; 597  |///////////////////////////////////////////////////////////////////////
                            23772 ; 598  |//! \brief
                            23773 ; 599  |//!
                            23774 ; 600  |//! \fntype Function
                            23775 ; 601  |//!
                            23776 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            23777 ; 603  |//!
                            23778 ; 604  |//! \param[in]  none
                            23779 ; 605  |//!
                            23780 ; 606  |//! \return
                            23781 ; 607  |//!
                            23782 ; 608  |///////////////////////////////////////////////////////////////////////
                            23783 ; 609  |void ML_UpdateOnTheGo(void);
                            23784 ; 610  |
                            23785 ; 611  |///////////////////////////////////////////////////////////////////////
                            23786 ; 612  |//! \brief
                            23787 ; 613  |//!
                            23788 ; 614  |//! \fntype Function
                            23789 ; 615  |//!
                            23790 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            23791 ; 617  |//! Call only once before inserting items. Call once for each media.
                            23792 ; 618  |//!
                            23793 ; 619  |//! \param[in]  none
                            23794 ; 620  |//!
                            23795 ; 621  |//! \return
                            23796 ; 622  |//!
                            23797 ; 623  |///////////////////////////////////////////////////////////////////////
                            23798 ; 624  |void ML_InitVoiceParameter(void);
                            23799 ; 625  |
                            23800 ; 626  |///////////////////////////////////////////////////////////////////////
                            23801 ; 627  |//! \brief
                            23802 ; 628  |//!
                            23803 ; 629  |//! \fntype Function
                            23804 ; 630  |//!
                            23805 ; 631  |//! \param[in]
                            23806 ; 632  |//!
                            23807 ; 633  |//! \return
                            23808 ; 634  |//!
                            23809 ; 635  |///////////////////////////////////////////////////////////////////////
                            23810 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            23811 ; 637  |
                            23812 ; 638  |///////////////////////////////////////////////////////////////////////
                            23813 ; 639  |//! \brief
                            23814 ; 640  |//!
                            23815 ; 641  |//! \fntype Function
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 394

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23816 ; 642  |//!
                            23817 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            23818 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            23819 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            23820 ; 646  |//!
                            23821 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23822 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            23823 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            23824 ; 650  |//!
                            23825 ; 651  |//! \return
                            23826 ; 652  |//!
                            23827 ; 653  |///////////////////////////////////////////////////////////////////////
                            23828 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            23829 ; 655  |
                            23830 ; 656  |///////////////////////////////////////////////////////////////////////
                            23831 ; 657  |//! \brief
                            23832 ; 658  |//!
                            23833 ; 659  |//! \fntype Function
                            23834 ; 660  |//!
                            23835 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            23836 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            23837 ; 663  |//! of music library for that particular media.
                            23838 ; 664  |//!
                            23839 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23840 ; 666  |//!
                            23841 ; 667  |//! \return
                            23842 ; 668  |//!
                            23843 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            23844 ; 670  |//!         function.
                            23845 ; 671  |///////////////////////////////////////////////////////////////////////
                            23846 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            23847 ; 673  |
                            23848 ; 674  |///////////////////////////////////////////////////////////////////////
                            23849 ; 675  |//! \brief
                            23850 ; 676  |//!
                            23851 ; 677  |//! \fntype Function
                            23852 ; 678  |//!
                            23853 ; 679  |//! Called by UI, the merge the music library tables album,
                            23854 ; 680  |//! artist, genre, song and year.
                            23855 ; 681  |//!
                            23856 ; 682  |//! \param[in]  none
                            23857 ; 683  |//!
                            23858 ; 684  |//! \return
                            23859 ; 685  |//!
                            23860 ; 686  |///////////////////////////////////////////////////////////////////////
                            23861 ; 687  |void ML_MergeLibraryTables(void);
                            23862 ; 688  |
                            23863 ; 689  |///////////////////////////////////////////////////////////////////////
                            23864 ; 690  |//! \brief
                            23865 ; 691  |//!
                            23866 ; 692  |//! \fntype Function
                            23867 ; 693  |//!
                            23868 ; 694  |//! Called by UI, the merge the music library tables album,
                            23869 ; 695  |//! artist, genre, song and year.
                            23870 ; 696  |//!
                            23871 ; 697  |//! \param[in]  none
                            23872 ; 698  |//!
                            23873 ; 699  |//! \return
                            23874 ; 700  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 395

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23875 ; 701  |///////////////////////////////////////////////////////////////////////
                            23876 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23877 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23878 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            23879 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            23880 ; 706  |
                            23881 ; 707  |///////////////////////////////////////////////////////////////////////
                            23882 ; 708  |//! \brief
                            23883 ; 709  |//!
                            23884 ; 710  |//! \fntype Function
                            23885 ; 711  |//!
                            23886 ; 712  |//! \param[in]
                            23887 ; 713  |//!
                            23888 ; 714  |//! \return
                            23889 ; 715  |//!
                            23890 ; 716  |///////////////////////////////////////////////////////////////////////
                            23891 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            23892 ; 718  |
                            23893 ; 719  |/*========================================================================================
                                  ========*/
                            23894 ; 720  |
                            23895 ; 721  |// Siukoon 2005-02-28
                            23896 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            23897 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            23898 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23899 ; 725  |#else
                            23900 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23901 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            23902 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            23903 ; 729  |#define WORD_PER_SECTOR             (171)
                            23904 ; 730  |#define BYTE_PER_SECTOR             (512)
                            23905 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            23906 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            23907 ; 733  |
                            23908 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            23909 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            23910 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            23911 ; 737  |
                            23912 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            23913 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            23914 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            23915 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            23916 ; 742  |
                            23917 ; 743  |/////////////////////
                            23918 ; 744  |
                            23919 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            23920 ; 746  |
                            23921 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            23922 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            23923 ; 749  |#else
                            23924 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            23925 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            23926 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            23927 ; 753  |
                            23928 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            23929 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            23930 ; 756  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 396

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23931 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            23932 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            23933 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            23934 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            23935 ; 761  |#else
                            23936 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            23937 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            23938 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            23939 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            23940 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            23941 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            23942 ; 768  |
                            23943 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            23944 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            23945 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            23946 ; 772  |#else
                            23947 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            23948 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            23949 ; 775  |
                            23950 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            23951 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            23952 ; 778  |
                            23953 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            23954 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            23955 ; 781  |
                            23956 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            23957 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            23958 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            23959 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            23960 ; 786  |#else
                            23961 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            23962 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            23963 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            23964 ; 790  |
                            23965 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            23966 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            23967 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            23968 ; 794  |#else
                            23969 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            23970 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            23971 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            23972 ; 798  |
                            23973 ; 799  |#ifdef __cplusplus
                            23974 ; 800  |}
                            23975 ; 801  |#endif
                            23976 ; 802  |
                            23977 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            23978 
                            23980 
                            23981 ; 6    |#include "fsapi.h"
                            23982 
                            23984 
                            23985 ; 1    |#ifndef _FSAPI_H_
                            23986 ; 2    |#define _FSAPI_H_
                            23987 ; 3    |#include "filespec.h"
                            23988 
                            23990 
                            23991 ; 1    |#ifndef _FILESPEC_H_
                            23992 ; 2    |#define _FILESPEC_H_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 397

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23993 ; 3    |#include  "fstypes.h"
                            23994 
                            23996 
                            23997 ; 1    |#ifndef _FS_TYPE_H_
                            23998 ; 2    |#define _FS_TYPE_H_
                            23999 ; 3    |
                            24000 ; 4    |#include   "types.h"
                            24001 
                            24003 
                            24004 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24005 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            24006 ; 3    |//
                            24007 ; 4    |// Filename: types.h
                            24008 ; 5    |// Description: Standard data types
                            24009 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24010 ; 7    |
                            24011 ; 8    |#ifndef _TYPES_H
                            24012 ; 9    |#define _TYPES_H
                            24013 ; 10   |
                            24014 ; 11   |// TODO:  move this outta here!
                            24015 ; 12   |#if !defined(NOERROR)
                            24016 ; 13   |#define NOERROR 0
                            24017 ; 14   |#define SUCCESS 0
                            24018 ; 15   |#endif 
                            24019 ; 16   |#if !defined(SUCCESS)
                            24020 ; 17   |#define SUCCESS  0
                            24021 ; 18   |#endif
                            24022 ; 19   |#if !defined(ERROR)
                            24023 ; 20   |#define ERROR   -1
                            24024 ; 21   |#endif
                            24025 ; 22   |#if !defined(FALSE)
                            24026 ; 23   |#define FALSE 0
                            24027 ; 24   |#endif
                            24028 ; 25   |#if !defined(TRUE)
                            24029 ; 26   |#define TRUE  1
                            24030 ; 27   |#endif
                            24031 ; 28   |
                            24032 ; 29   |#if !defined(NULL)
                            24033 ; 30   |#define NULL 0
                            24034 ; 31   |#endif
                            24035 ; 32   |
                            24036 ; 33   |#define MAX_INT     0x7FFFFF
                            24037 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24038 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24039 ; 36   |#define MAX_ULONG   (-1) 
                            24040 ; 37   |
                            24041 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24042 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24043 ; 40   |
                            24044 ; 41   |
                            24045 ; 42   |#define BYTE    unsigned char       // btVarName
                            24046 ; 43   |#define CHAR    signed char         // cVarName
                            24047 ; 44   |#define USHORT  unsigned short      // usVarName
                            24048 ; 45   |#define SHORT   unsigned short      // sVarName
                            24049 ; 46   |#define WORD    unsigned int        // wVarName
                            24050 ; 47   |#define INT     signed int          // iVarName
                            24051 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24052 ; 49   |#define LONG    signed long         // lVarName
                            24053 ; 50   |#define BOOL    unsigned int        // bVarName
                            24054 ; 51   |#define FRACT   _fract              // frVarName
                            24055 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24056 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 398

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24057 ; 54   |#define FLOAT   float               // fVarName
                            24058 ; 55   |#define DBL     double              // dVarName
                            24059 ; 56   |#define ENUM    enum                // eVarName
                            24060 ; 57   |#define CMX     _complex            // cmxVarName
                            24061 ; 58   |typedef WORD UCS3;                   // 
                            24062 ; 59   |
                            24063 ; 60   |#define UINT16  unsigned short
                            24064 ; 61   |#define UINT8   unsigned char   
                            24065 ; 62   |#define UINT32  unsigned long
                            24066 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24067 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24068 ; 65   |#define WCHAR   UINT16
                            24069 ; 66   |
                            24070 ; 67   |//UINT128 is 16 bytes or 6 words
                            24071 ; 68   |typedef struct UINT128_3500 {   
                            24072 ; 69   |    int val[6];     
                            24073 ; 70   |} UINT128_3500;
                            24074 ; 71   |
                            24075 ; 72   |#define UINT128   UINT128_3500
                            24076 ; 73   |
                            24077 ; 74   |// Little endian word packed byte strings:   
                            24078 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24079 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24080 ; 77   |// Little endian word packed byte strings:   
                            24081 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24082 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24083 ; 80   |
                            24084 ; 81   |// Declare Memory Spaces To Use When Coding
                            24085 ; 82   |// A. Sector Buffers
                            24086 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24087 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24088 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24089 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            24090 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24091 ; 88   |// B. Media DDI Memory
                            24092 ; 89   |#define MEDIA_DDI_MEM _Y
                            24093 ; 90   |
                            24094 ; 91   |
                            24095 ; 92   |
                            24096 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24097 ; 94   |// Examples of circular pointers:
                            24098 ; 95   |//    INT CIRC cpiVarName
                            24099 ; 96   |//    DWORD CIRC cpdwVarName
                            24100 ; 97   |
                            24101 ; 98   |#define RETCODE INT                 // rcVarName
                            24102 ; 99   |
                            24103 ; 100  |// generic bitfield structure
                            24104 ; 101  |struct Bitfield {
                            24105 ; 102  |    unsigned int B0  :1;
                            24106 ; 103  |    unsigned int B1  :1;
                            24107 ; 104  |    unsigned int B2  :1;
                            24108 ; 105  |    unsigned int B3  :1;
                            24109 ; 106  |    unsigned int B4  :1;
                            24110 ; 107  |    unsigned int B5  :1;
                            24111 ; 108  |    unsigned int B6  :1;
                            24112 ; 109  |    unsigned int B7  :1;
                            24113 ; 110  |    unsigned int B8  :1;
                            24114 ; 111  |    unsigned int B9  :1;
                            24115 ; 112  |    unsigned int B10 :1;
                            24116 ; 113  |    unsigned int B11 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 399

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24117 ; 114  |    unsigned int B12 :1;
                            24118 ; 115  |    unsigned int B13 :1;
                            24119 ; 116  |    unsigned int B14 :1;
                            24120 ; 117  |    unsigned int B15 :1;
                            24121 ; 118  |    unsigned int B16 :1;
                            24122 ; 119  |    unsigned int B17 :1;
                            24123 ; 120  |    unsigned int B18 :1;
                            24124 ; 121  |    unsigned int B19 :1;
                            24125 ; 122  |    unsigned int B20 :1;
                            24126 ; 123  |    unsigned int B21 :1;
                            24127 ; 124  |    unsigned int B22 :1;
                            24128 ; 125  |    unsigned int B23 :1;
                            24129 ; 126  |};
                            24130 ; 127  |
                            24131 ; 128  |union BitInt {
                            24132 ; 129  |        struct Bitfield B;
                            24133 ; 130  |        int        I;
                            24134 ; 131  |};
                            24135 ; 132  |
                            24136 ; 133  |#define MAX_MSG_LENGTH 10
                            24137 ; 134  |struct CMessage
                            24138 ; 135  |{
                            24139 ; 136  |        unsigned int m_uLength;
                            24140 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            24141 ; 138  |};
                            24142 ; 139  |
                            24143 ; 140  |typedef struct {
                            24144 ; 141  |    WORD m_wLength;
                            24145 ; 142  |    WORD m_wMessage;
                            24146 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24147 ; 144  |} Message;
                            24148 ; 145  |
                            24149 ; 146  |struct MessageQueueDescriptor
                            24150 ; 147  |{
                            24151 ; 148  |        int *m_pBase;
                            24152 ; 149  |        int m_iModulo;
                            24153 ; 150  |        int m_iSize;
                            24154 ; 151  |        int *m_pHead;
                            24155 ; 152  |        int *m_pTail;
                            24156 ; 153  |};
                            24157 ; 154  |
                            24158 ; 155  |struct ModuleEntry
                            24159 ; 156  |{
                            24160 ; 157  |    int m_iSignaledEventMask;
                            24161 ; 158  |    int m_iWaitEventMask;
                            24162 ; 159  |    int m_iResourceOfCode;
                            24163 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24164 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            24165 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24166 ; 163  |    int m_uTimeOutHigh;
                            24167 ; 164  |    int m_uTimeOutLow;
                            24168 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24169 ; 166  |};
                            24170 ; 167  |
                            24171 ; 168  |union WaitMask{
                            24172 ; 169  |    struct B{
                            24173 ; 170  |        unsigned int m_bNone     :1;
                            24174 ; 171  |        unsigned int m_bMessage  :1;
                            24175 ; 172  |        unsigned int m_bTimer    :1;
                            24176 ; 173  |        unsigned int m_bButton   :1;
                            24177 ; 174  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 400

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24178 ; 175  |    int I;
                            24179 ; 176  |} ;
                            24180 ; 177  |
                            24181 ; 178  |
                            24182 ; 179  |struct Button {
                            24183 ; 180  |        WORD wButtonEvent;
                            24184 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24185 ; 182  |};
                            24186 ; 183  |
                            24187 ; 184  |struct Message {
                            24188 ; 185  |        WORD wMsgLength;
                            24189 ; 186  |        WORD wMsgCommand;
                            24190 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24191 ; 188  |};
                            24192 ; 189  |
                            24193 ; 190  |union EventTypes {
                            24194 ; 191  |        struct CMessage msg;
                            24195 ; 192  |        struct Button Button ;
                            24196 ; 193  |        struct Message Message;
                            24197 ; 194  |};
                            24198 ; 195  |
                            24199 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24200 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24201 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            24202 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24203 ; 200  |
                            24204 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24205 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24206 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24207 ; 204  |
                            24208 ; 205  |#if DEBUG
                            24209 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24210 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24211 ; 208  |#else 
                            24212 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            24213 ; 210  |#define DebugBuildAssert(x)    
                            24214 ; 211  |#endif
                            24215 ; 212  |
                            24216 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24217 ; 214  |//  #pragma asm
                            24218 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24219 ; 216  |//  #pragma endasm
                            24220 ; 217  |
                            24221 ; 218  |
                            24222 ; 219  |#ifdef COLOR_262K
                            24223 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            24224 ; 221  |#elif defined(COLOR_65K)
                            24225 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            24226 ; 223  |#else
                            24227 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            24228 ; 225  |#endif
                            24229 ; 226  |    
                            24230 ; 227  |#endif // #ifndef _TYPES_H
                            24231 
                            24233 
                            24234 ; 5    |
                            24235 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            24236 ; 7    |typedef struct
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 401

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24237 ; 8    |{
                            24238 ; 9    |
                            24239 ; 10   |INT     _Y BytesPerSector;
                            24240 ; 11   |INT     _Y SectorsPerCluster;
                            24241 ; 12   |INT     _Y RsvdSectors;
                            24242 ; 13   |INT     _Y NoOfFATs;
                            24243 ; 14   |INT     _Y MaxRootDirEntries;
                            24244 ; 15   |LONG    _Y TotalSectors;
                            24245 ; 16   |LONG    _Y FATSize;
                            24246 ; 17   |LONG    _Y RootdirCluster;
                            24247 ; 18   |//INT   _Y FSInfoSector;
                            24248 ; 19   |//INT   _Y BkBootSector;
                            24249 ; 20   |LONG    _Y NextFreeCluster;
                            24250 ; 21   |LONG    _Y TotalFreeClusters;
                            24251 ; 22   |INT     _Y RootDirSectors;
                            24252 ; 23   |INT     _Y FIRSTDataSector;
                            24253 ; 24   |INT    _Y FATType;
                            24254 ; 25   |LONG   _Y TotalNoofclusters;
                            24255 ; 26   |INT    _Y ClusterMask;
                            24256 ; 27   |INT    _Y ClusterShift;
                            24257 ; 28   |INT    _Y SectorShift;
                            24258 ; 29   |INT    _Y SectorMask;
                            24259 ; 30   |INT    _Y DevicePresent;
                            24260 ; 31   |LONG   _Y FirRootdirsec;
                            24261 ; 32   |INT             _Y FSInfoSector;
                            24262 ; 33   |}FSMEDIA_TABLE;
                            24263 ; 34   |
                            24264 ; 35   |
                            24265 ; 36   |#define         MAXDEVICES              2
                            24266 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            24267 ; 38   |
                            24268 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            24269 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            24270 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            24271 ; 42   |#define         BOOTSECTOR              0
                            24272 ; 43   |#define     FSINFOSECTOR        1
                            24273 ; 44   |
                            24274 ; 45   |#define     READ_MODE           1
                            24275 ; 46   |#define     WRITE_MODE          2
                            24276 ; 47   |#define     APPEND_MODE         4
                            24277 ; 48   |#define     SEQ_WRITE_MODE      8
                            24278 ; 49   |#define     DIRECTORY_MODE         16
                            24279 ; 50   |#define     CREATE_MODE        32
                            24280 ; 51   |
                            24281 ; 52   |#define     RPLUS               5
                            24282 ; 53   |#define     WPLUS                   6
                            24283 ; 54   |#define     APLUS               7
                            24284 ; 55   |
                            24285 ; 56   |
                            24286 ; 57   |
                            24287 ; 58   |#define     X_MEMORY            0
                            24288 ; 59   |#define     Y_MEMORY            2
                            24289 ; 60   |#define     P_MEMORY            4
                            24290 ; 61   |
                            24291 ; 62   |#define     FAT12               0 
                            24292 ; 63   |#define     FAT16               1   
                            24293 ; 64   |#define     FAT32               2 
                            24294 ; 65   |
                            24295 ; 66   |
                            24296 ; 67   |#define FAT12EOF            0x0FFF
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 402

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24297 ; 68   |#define FAT16EOF            0xFFFF
                            24298 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            24299 ; 70   |
                            24300 ; 71   |
                            24301 ; 72   |
                            24302 ; 73   |#define FAT12FREECX         0x000
                            24303 ; 74   |#define FAT16FREECX         0x0000
                            24304 ; 75   |#define FAT32FREECX         0x00000000
                            24305 ; 76   |
                            24306 ; 77   |
                            24307 ; 78   |#define  DBCS               1
                            24308 ; 79   |#define  UNICODE            2
                            24309 ; 80   |
                            24310 ; 81   |
                            24311 ; 82   |#define     CREATION_DATE       1
                            24312 ; 83   |#define     CREATION_TIME       2
                            24313 ; 84   |#define     MODIFICATION_DATE   3
                            24314 ; 85   |#define     MODIFICATION_TIME   4
                            24315 ; 86   |
                            24316 ; 87   |
                            24317 ; 88   |#define     READ_ONLY      0X01
                            24318 ; 89   |#define     HIDDEN         0X02
                            24319 ; 90   |#define     SYSTEM         0X04
                            24320 ; 91   |#define     VOLUME_ID      0X08
                            24321 ; 92   |#define     DIRECTORY      0X10
                            24322 ; 93   |#define     ARCHIVE        0X20
                            24323 ; 94   |
                            24324 ; 95   |#define READCOUNTER         105
                            24325 ; 96   |#define WRITECOUNTER        100
                            24326 ; 97   |#define FLUSHCOUNTER        200
                            24327 ; 98   |
                            24328 ; 99   |
                            24329 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            24330 ; 101  |
                            24331 ; 102  |#define  CWD_HANDLE           0
                            24332 ; 103  |#define  DIRECTORY_HANDLE     1
                            24333 ; 104  |#define  FIRST_VALID_HANDLE   2
                            24334 ; 105  |#define  END_OF_DIR_PATH      3
                            24335 ; 106  |
                            24336 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            24337 ; 108  |#define         NORMALTYPE              0
                            24338 ; 109  |#define         FATTYPE                 1
                            24339 ; 110  |#define     RAWTYPE         2
                            24340 ; 111  |
                            24341 ; 112  |#define  SHORTNAMERES_CH      6
                            24342 ; 113  |#define  LONGNAMERES_CH       9
                            24343 ; 114  |#define  MAXFILENAME_CH       260
                            24344 ; 115  |
                            24345 ; 116  |#define VOLUME_TYPE          0
                            24346 ; 117  |#define DIR_TYPE             1
                            24347 ; 118  |#define FILE_TYPE            2
                            24348 ; 119  |                                           
                            24349 ; 120  |#define WRITE_TYPE_RANDOM               0
                            24350 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            24351 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            24352 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            24353 ; 124  |                  
                            24354 ; 125  |
                            24355 ; 126  |#define     HANDLEENTRYSIZE         19
                            24356 ; 127  |
                            24357 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 403

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24358 ; 129  |
                            24359 ; 130  |#define     CACHEDESCRSIZE          8
                            24360 ; 131  |#define     CACHEBUFSIZE            705
                            24361 ; 132  |
                            24362 ; 133  |#define     UCS2s                     0
                            24363 ; 134  |#define     UCS3s                     1
                            24364 ; 135  |
                            24365 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            24366 ; 137  |
                            24367 ; 138  |#endif // _FS_TYPE_H_
                            24368 ; 139  |
                            24369 
                            24371 
                            24372 ; 4    |#define MAX_FILESNAME   13
                            24373 ; 5    |
                            24374 ; 6    |typedef struct {
                            24375 ; 7    |    INT     gCurrentRecord;
                            24376 ; 8    |    INT     DirAttribute;
                            24377 ; 9    |    _packed char    FileName[9];
                            24378 ; 10   |    _packed char    FileExtension[4];
                            24379 ; 11   |}FILESPEC;
                            24380 ; 12   |
                            24381 ; 13   |typedef struct {
                            24382 ; 14   |    INT attrib;
                            24383 ; 15   |        LONG FileSize;
                            24384 ; 16   |    int  device;
                            24385 ; 17   |    INT startrecord;
                            24386 ; 18   |    _packed char name[MAX_FILESNAME];
                            24387 ; 19   |        LONG Key;
                            24388 ; 20   |}Finddata;
                            24389 ; 21   |#endif
                            24390 ; 22   |
                            24391 
                            24393 
                            24394 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            24395 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            24396 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            24397 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_M
                                  emory,INT MOdulo);
                            24398 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            24399 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            24400 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                                  
                            24401 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            24402 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            24403 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Sourc
                                  e_Memory,INT MOdulo);
                            24404 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            24405 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            24406 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            24407 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
                            24408 ; 18   |
                            24409 ; 19   |        //      SGTL-HK 27-05-2005
                            24410 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            24411 ; 21   |
                            24412 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            24413 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            24414 ; 24   |
                            24415 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,
                                  INT length);
                            24416 ; 26   |extern _reentrant _packed char *Getcwd(void);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 404

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24417 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *
                                  Buffer);
                            24418 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcach
                                  es);
                            24419 ; 29   |extern INT  FlushCache(void);
                            24420 ; 30   |extern _reentrant INT FsShutDown(void);
                            24421 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            24422 ; 32   |
                            24423 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            24424 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            24425 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            24426 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            24427 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLen
                                  gth);
                            24428 ; 38   |extern INT FlushCache(void);
                            24429 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            24430 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            24431 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            24432 ; 42   |extern INT FSFATType (INT DeviceNum);
                            24433 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            24434 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            24435 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            24436 ; 46   |
                            24437 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBu
                                  ffer);
                            24438 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            24439 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            24440 
                            24450 
                            24451 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            24452 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            24453 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            24454 ; 53   |
                            24455 ; 54   |
                            24456 ; 55   |
                            24457 ; 56   |
                            24458 ; 57   |typedef struct
                            24459 ; 58   |{
                            24460 ; 59   |
                            24461 ; 60   |INT             Day;
                            24462 ; 61   |INT             Month;
                            24463 ; 62   |INT             Year;
                            24464 ; 63   |}DIR_DATE;
                            24465 ; 64   |
                            24466 ; 65   |
                            24467 ; 66   |typedef struct
                            24468 ; 67   |{
                            24469 ; 68   |
                            24470 ; 69   |INT             Second;
                            24471 ; 70   |INT             Minute;
                            24472 ; 71   |INT             Hour;
                            24473 ; 72   |}DIR_TIME;
                            24474 ; 73   |
                            24475 ; 74   |
                            24476 ; 75   |typedef struct
                            24477 ; 76   |{
                            24478 ; 77   |LONG CurrentOffset;     
                            24479 ; 78   |LONG CurrentCluster;
                            24480 ; 79   |}HANDLECONTEXT;
                            24481 ; 80   |
                            24482 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 405

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24483 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DA
                                  TE *dirdate,DIR_TIME *dirtime);
                            24484 
                            24495 
                            24496 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *di
                                  rdate,DIR_TIME *dirtime);
                            24497 ; 84   |#endif
                            24498 
                            24500 
                            24501 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            24502 ; 8    |//  Equates
                            24503 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            24504 ; 10   |//Traversal return types
                            24505 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            24506 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            24507 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            24508 ; 14   |
                            24509 ; 15   |#define PLAYSET_MUSIC 0
                            24510 ; 16   |#define PLAYSET_VOICE 1
                            24511 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            24512 ; 18   |#define PLAYSET_FAVORITES 3
                            24513 ; 19   |
                            24514 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            24515 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            24516 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            24517 ; 23   |
                            24518 ; 24   |#define SELECT_TRACKS   0
                            24519 ; 25   |#define ORDER_TRACKS    1
                            24520 ; 26   |#define BUILD_FILE_LINKS        2
                            24521 ; 27   |#define RESTORE_BOOKMARK 3
                            24522 ; 28   |        //      SGTL-HK 28-10-2004
                            24523 ; 29   |#define BUILD_DIR_LINKS         4
                            24524 ; 30   |
                            24525 ; 31   |
                            24526 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            24527 ; 33   |
                            24528 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            24529 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            24530 ; 36   |
                            24531 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            24532 ; 38   |
                            24533 ; 39   |#define TYPE_DIR 0
                            24534 ; 40   |#define TYPE_FILE 1
                            24535 ; 41   |
                            24536 ; 42   |#define IS_TRASH        0
                            24537 ; 43   |#define IS_VOICE_DIR 1
                            24538 ; 44   |#define IS_VALID_AUDIO 2
                            24539 ; 45   |#define IS_VOICE_FILE  3
                            24540 ; 46   |
                            24541 ; 47   |//List containing audio file extensions
                            24542 ; 48   |#define WMA_FILE_EXT     0x414D57
                            24543 ; 49   |#define MP3_FILE_EXT     0x33504d
                            24544 ; 50   |#define WAV_FILE_EXT     0x564157
                            24545 ; 51   |#define MP4_FILE_EXT     0x34504d
                            24546 ; 52   |#define M4A_FILE_EXT     0x41344d
                            24547 ; 53   |#define ASF_FILE_EXT     0x465341
                            24548 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            24549 ; 55   |#define JPG_FILE_EXT     0x47504a
                            24550 ; 56   |#define BMP_FILE_EXT     0x504d42
                            24551 ; 57   |#define SMV_FILE_EXT     0x564d53
                            24552 ; 58   |
                            24553 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 406

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24554 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            24555 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            24556 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            24557 ; 63   |
                            24558 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            24559 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            24560 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            24561 ; 67   |
                            24562 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            24563 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            24564 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            24565 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            24566 ; 72   |
                            24567 ; 73   |#define NAME_SFN        0
                            24568 ; 74   |#define NAME_LFN        1
                            24569 ; 75   |//Error code for unsupported file Names or Extensions
                            24570 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            24571 ; 77   |
                            24572 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            24573 ; 79   |
                            24574 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            24575 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            24576 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            24577 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            24578 ; 84   |
                            24579 ; 85   |extern int g_iPlaylistRepeat;
                            24580 ; 86   |extern int g_bPlaylistShuffle;
                            24581 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            24582 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            24583 ; 89   |extern BOOL g_Rebuild;
                            24584 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            24585 ; 91   |extern INT  g_file_time;
                            24586 ; 92   |extern INT  g_unicode;
                            24587 ; 93   |extern DWORD    g_dwFastKey;
                            24588 ; 94   |extern INT  g_iRecordNum;
                            24589 ; 95   |extern DWORD    g_FileKey;
                            24590 ; 96   |extern DIR_DATE g_dirdate;
                            24591 ; 97   |extern DIR_TIME g_dirtime;
                            24592 ; 98   |extern INT  *pHighestNumber;
                            24593 ; 99   |extern INT  g_iHighestVoiceNumber;
                            24594 ; 100  |extern INT  g_iHighestFMNumber;
                            24595 ; 101  |extern INT  g_iHighestLineNumber;
                            24596 ; 102  |
                            24597 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            24598 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            24599 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            24600 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            24601 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT R
                                  ecordNumber);
                            24602 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            24603 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            24604 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            24605 ; 111  |
                            24606 ; 112  |//////////////////////////////////////////////////////////////////////////////////////////
                                  /////////////////
                            24607 ; 113  |/////playlist3 helper functions
                            24608 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////////
                            24609 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            24610 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            24611 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            24612 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 407

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24613 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            24614 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            24615 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            24616 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            24617 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr)
                                  ;
                            24618 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            24619 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            24620 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            24621 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            24622 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            24623 ; 129  |
                            24624 ; 130  |DWORD GetDclkCount(void);
                            24625 ; 131  |
                            24626 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            24627 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            24628 ; 134  |
                            24629 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            24630 ; 136  |_reentrant void BuildFMFilePath(void);
                            24631 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            24632 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            24633 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            24634 ; 140  |#endif
                            24635 
                            24637 
                            24638 ; 28   |#include "browsemenu.h"
                            24639 
                            24641 
                            24642 ; 1    |#ifndef BROWSEMENU_H
                            24643 ; 2    |#define BROWSEMENU_H
                            24644 ; 3    |
                            24645 ; 4    |#include "musiclib_ghdr.h"
                            24646 
                            24648 
                            24649 ; 1    |#ifndef MUSICLIB_GHDR_H
                            24650 ; 2    |#define MUSICLIB_GHDR_H
                            24651 ; 3    |
                            24652 ; 4    |#ifdef __cplusplus
                            24653 ; 5    |extern "C" {
                            24654 ; 6    |#endif
                            24655 ; 7    |
                            24656 ; 8    |/*========================================================================================
                                  ==========
                            24657 ; 9    |
                            24658 ; 10   |                                        General Description
                            24659 ; 11   |
                            24660 ; 12   |==========================================================================================
                                  ==========
                            24661 ; 13   |
                            24662 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            24663 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            24664 ; 16   |
                            24665 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            24666 ; 18   |
                            24667 ; 19   |PRODUCT NAMES: All
                            24668 ; 20   |
                            24669 ; 21   |GENERAL DESCRIPTION:
                            24670 ; 22   |
                            24671 ; 23   |    General description of this grouping of functions.
                            24672 ; 24   |
                            24673 ; 25   |Portability: All
                            24674 ; 26   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 408

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24675 ; 27   |
                            24676 ; 28   |Revision History:
                            24677 ; 29   |
                            24678 ; 30   |                         Modification        Tracking
                            24679 ; 31   |Author                       Date             Number           Description of Changes
                            24680 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            24681 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            24682 ; 34   |
                            24683 ; 35   |
                            24684 ; 36   |==========================================================================================
                                  ==========
                            24685 ; 37   |                                            DESCRIPTION
                            24686 ; 38   |==========================================================================================
                                  ==========
                            24687 ; 39   |
                            24688 ; 40   |GLOBAL FUNCTIONS:
                            24689 ; 41   |    MF_global_func_name()
                            24690 ; 42   |
                            24691 ; 43   |TRACEABILITY MATRIX:
                            24692 ; 44   |    None
                            24693 ; 45   |
                            24694 ; 46   |==========================================================================================
                                  ========*/
                            24695 ; 47   |
                            24696 ; 48   |/*========================================================================================
                                  ==========
                            24697 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            24698 ; 50   |==========================================================================================
                                  ========*/
                            24699 ; 51   |#ifdef WIN32
                            24700 ; 52   |#define _PC_SIMULATION_
                            24701 ; 53   |#else
                            24702 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            24703 ; 55   |#endif  // WIN32
                            24704 ; 56   |
                            24705 ; 57   |#if 1
                            24706 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            24707 ; 59   |#endif
                            24708 ; 60   |
                            24709 ; 61   |#if 1
                            24710 ; 62   |#define _AUDIBLE_       /* install audible list */
                            24711 ; 63   |#endif
                            24712 ; 64   |
                            24713 ; 65   |#if 1
                            24714 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            24715 ; 67   |#endif
                            24716 ; 68   |
                            24717 ; 69   |#ifdef PL3_FB
                            24718 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            24719 ; 71   |#endif
                            24720 ; 72   |
                            24721 ; 73   |#if 1
                            24722 ; 74   |#define _SUPPORT_2000_SONGS_
                            24723 ; 75   |#endif
                            24724 ; 76   |
                            24725 ; 77   |/*========================================================================================
                                  ==========
                            24726 ; 78   |                                           INCLUDE FILES
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 409

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24727 ; 79   |==========================================================================================
                                  ========*/
                            24728 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            24729 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            24730 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            24731 ; 83   |#define OEM_SEEK_END    SEEK_END
                            24732 ; 84   |#else
                            24733 ; 85   |#define _X
                            24734 ; 86   |#define _Y
                            24735 ; 87   |#define _packed
                            24736 ; 88   |
                            24737 ; 89   |#define _asmfunc
                            24738 ; 90   |#define _reentrant
                            24739 ; 91   |
                            24740 ; 92   |#define OEM_SEEK_CUR    1
                            24741 ; 93   |#define OEM_SEEK_SET    0
                            24742 ; 94   |#define OEM_SEEK_END    2
                            24743 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            24744 ; 96   |
                            24745 ; 97   |#include "types.h"
                            24746 ; 98   |#include "exec.h"
                            24747 ; 99   |#include "messages.h"
                            24748 ; 100  |#include "project.h"
                            24749 ; 101  |
                            24750 ; 102  |/*========================================================================================
                                  ==========
                            24751 ; 103  |                                             CONSTANTS
                            24752 ; 104  |==========================================================================================
                                  ========*/
                            24753 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            24754 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            24755 ; 107  |Artistname                              1:0
                            24756 ; 108  |Albumname                               3:2
                            24757 ; 109  |Genrename                               5:4
                            24758 ; 110  |Songname                                7:6
                            24759 ; 111  |----------------------------------------------------------
                            24760 ; 112  |    Value (2 bits)                      Meanings
                            24761 ; 113  |    0                                   RAW and All ASCII
                            24762 ; 114  |    1                                   Uni-code
                            24763 ; 115  |    2                                   Mixed, non-unicode
                            24764 ; 116  |
                            24765 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            24766 ; 118  |*/
                            24767 ; 119  |#define BITMASK_ARTIST  (0x03)
                            24768 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            24769 ; 121  |#define BITMASK_GENRE   (0x30)
                            24770 ; 122  |#define BITMASK_SONG    (0xC0)
                            24771 ; 123  |
                            24772 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            24773 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            24774 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            24775 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            24776 ; 128  |
                            24777 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            24778 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            24779 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            24780 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            24781 ; 133  |
                            24782 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            24783 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            24784 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            24785 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 410

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24786 ; 138  |
                            24787 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            24788 ; 140  |
                            24789 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            24790 ; 142  |
                            24791 ; 143  |#define INDEX_EOF       0xFFF
                            24792 ; 144  |#ifdef _FOLDER_BROWSE_
                            24793 ; 145  |#define INDEX_ROOT  0xffe
                            24794 ; 146  |#define UNKNOWN_RECORD  0xfff
                            24795 ; 147  |#endif  // _FOLDER_BROWSE_
                            24796 ; 148  |
                            24797 ; 149  |/* Constant for item_type */
                            24798 ; 150  |#define         ITEM_ARTIST                     0
                            24799 ; 151  |#define         ITEM_ALBUM                      1
                            24800 ; 152  |#define         ITEM_GENRE                      2
                            24801 ; 153  |#define         ITEM_TRACK                      3
                            24802 ; 154  |#define         ITEM_YEAR                       4
                            24803 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            24804 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            24805 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            24806 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            24807 ; 159  |#ifdef _NEWMUSIC_
                            24808 ; 160  |#define         ITEM_1DAY                       10
                            24809 ; 161  |#define         ITEM_1WEEK                      11
                            24810 ; 162  |#define         ITEM_1MONTH                     12
                            24811 ; 163  |#endif
                            24812 ; 164  |#ifdef _AUDIBLE_
                            24813 ; 165  |#define         ITEM_AUDIBLE            13
                            24814 ; 166  |#endif
                            24815 ; 167  |#define         ITEM_ON_THE_GO          14
                            24816 ; 168  |
                            24817 ; 169  |#define         ITEM_VOICE                      15
                            24818 ; 170  |#define         ITEM_FMREC                      16
                            24819 ; 171  |#define         ITEM_PHOTO                      17
                            24820 ; 172  |#ifdef _FOLDER_BROWSE_
                            24821 ; 173  |#define         ITEM_INTERNAL           18
                            24822 ; 174  |#define         ITEM_EXTERNAL       19
                            24823 ; 175  |#endif  // _FOLDER_BROWSE_
                            24824 ; 176  |#define     ITEM_UNKNOWN        0xff
                            24825 ; 177  |
                            24826 ; 178  |/*
                            24827 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            24828 ; 180  |option input.
                            24829 ; 181  |*/
                            24830 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            24831 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            24832 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            24833 ; 185  |#ifdef _FOLDER_BROWSE_
                            24834 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            24835 ; 187  |#endif  // _FOLDER_BROWSE_
                            24836 ; 188  |
                            24837 ; 189  |/* Constant for key action */
                            24838 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            24839 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            24840 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            24841 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            24842 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 411

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24843 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            24844 ; 196  |
                            24845 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            24846 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            24847 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            24848 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            24849 ; 201  |
                            24850 ; 202  |#define         NO_SD                                   0
                            24851 ; 203  |#define         HAS_SD                                  1
                            24852 ; 204  |
                            24853 ; 205  |#define         PLAY_NORMAL                             0
                            24854 ; 206  |#define         PLAY_SHUFFLE                    1
                            24855 ; 207  |
                            24856 ; 208  |#define     PLAY_REPEAT_OFF         0
                            24857 ; 209  |#define     PLAY_REPEAT_ON          1
                            24858 ; 210  |
                            24859 ; 211  |#define     PLAY_SELECT_FLASH       0
                            24860 ; 212  |#define     PLAY_SELECT_SD          1
                            24861 ; 213  |
                            24862 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            24863 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            24864 ; 216  |
                            24865 ; 217  |#define         ON_THE_GO_EXIST                 0
                            24866 ; 218  |#define         ON_THE_GO_FULL                  1
                            24867 ; 219  |#define         ON_THE_GO_FREE                  2
                            24868 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            24869 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            24870 ; 222  |
                            24871 ; 223  |#define         REC_VOICE_TYPE                  0
                            24872 ; 224  |#define         REC_FMREC_TYPE                  1
                            24873 ; 225  |#define         REC_PHOTO_TYPE                  2
                            24874 ; 226  |#define         VOICE_FILE_ADD                  0
                            24875 ; 227  |#define         VOICE_FILE_DEL                  1
                            24876 ; 228  |
                            24877 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            24878 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            24879 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            24880 ; 232  |flash or external SD card */
                            24881 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            24882 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            24883 ; 235  |#else
                            24884 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            24885 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            24886 ; 238  |
                            24887 ; 239  |/* number of byte in one DSP word */
                            24888 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            24889 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            24890 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            24891 ; 243  |are 10 level directory structure */
                            24892 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            24893 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            24894 ; 246  |
                            24895 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            24896 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            24897 ; 249  |/* number of songs in each new music list */
                            24898 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            24899 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            24900 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            24901 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            24902 ; 254  |/* number of songs in the on-the-fly list */
                            24903 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 412

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24904 ; 256  |/* number of files audible list */
                            24905 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            24906 ; 258  |
                            24907 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            24908 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            24909 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            24910 ; 262  |
                            24911 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            24912 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            24913 ; 265  |#ifdef _FOLDER_BROWSE_
                            24914 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            24915 ; 267  |#else
                            24916 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            24917 ; 269  |#endif  // _FOLDER_BROWSE_
                            24918 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            24919 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            24920 ; 272  |
                            24921 ; 273  |#ifndef _MAX_DIR_DEPTH
                            24922 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            24923 ; 275  |#endif  // _MAX_DIR_DEPTH
                            24924 ; 276  |
                            24925 ; 277  |/*========================================================================================
                                  ==========*/
                            24926 ; 278  |
                            24927 ; 279  |
                            24928 ; 280  |/*========================================================================================
                                  ==========
                            24929 ; 281  |                                               MACROS
                            24930 ; 282  |==========================================================================================
                                  ========*/
                            24931 ; 283  |
                            24932 ; 284  |/*========================================================================================
                                  ==========
                            24933 ; 285  |                                               ENUMS
                            24934 ; 286  |==========================================================================================
                                  ========*/
                            24935 ; 287  |#define NUM_OF_MEDIA                            (2)
                            24936 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            24937 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            24938 ; 290  |/*========================================================================================
                                  ==========
                            24939 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            24940 ; 292  |==========================================================================================
                                  ========*/
                            24941 ; 293  |
                            24942 ; 294  |typedef char    int8;
                            24943 ; 295  |typedef short   int16;
                            24944 ; 296  |typedef int     int24;
                            24945 ; 297  |typedef long    int32;
                            24946 ; 298  |
                            24947 ; 299  |typedef int     intx;
                            24948 ; 300  |
                            24949 ; 301  |typedef unsigned char   uint8;
                            24950 ; 302  |typedef unsigned short  uint16;
                            24951 ; 303  |typedef unsigned int    uint24;
                            24952 ; 304  |typedef unsigned long   uint32;
                            24953 ; 305  |
                            24954 ; 306  |/*
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 413

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24955 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            24956 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            24957 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            24958 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            24959 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            24960 ; 312  |*/
                            24961 ; 313  |/*
                            24962 ; 314  |path_name[] _must_have_data_:
                            24963 ; 315  |path_name[] = (Max. 120 Characters);
                            24964 ; 316  |year range:
                            24965 ; 317  |year = 0x000000-0xFFFFFF;
                            24966 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            24967 ; 319  |Unknown track number:
                            24968 ; 320  |track_number = 0x7FFFFF;
                            24969 ; 321  |unicode refer to above #define BITMASK_*
                            24970 ; 322  |*/
                            24971 ; 323  |/*
                            24972 ; 324  |Interface of UI and Music Library
                            24973 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            24974 ; 326  |
                            24975 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            24976 ; 328  |
                            24977 ; 329  |3) UI to Music Library variable passing length definition:
                            24978 ; 330  |        All ASCII Characters:
                            24979 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            24980 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            24981 ; 333  |        Unicode Characters:
                            24982 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            24983 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            24984 ; 336  |
                            24985 ; 337  |4) UI input data to Music Library in two formats.
                            24986 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            24987 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            24988 ; 340  |
                            24989 ; 341  |5) UI calling function:
                            24990 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            24991 ; 343  |        int16 option definition:
                            24992 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            24993 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            24994 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            24995 ; 347  |
                            24996 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            24997 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            24998 ; 350  |
                            24999 ; 351  |6) Modification Date:
                            25000 ; 352  |        uint24 g_file_time:
                            25001 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            25002 ; 354  |*/
                            25003 ; 355  |
                            25004 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            25005 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            25006 ; 358  |typedef struct _ram_song_info {
                            25007 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25008 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25009 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25010 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25011 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25012 ; 364  |    uint32 g_songFastKey;
                            25013 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25014 ; 366  |        uint24 year;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 414

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25015 ; 367  |        uint24 track_number;
                            25016 ; 368  |        uint8 unicode;
                            25017 ; 369  |} RAM_SONG_INFO_T;
                            25018 ; 370  |
                            25019 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            25020 ; 372  |typedef struct _flash_group_name {
                            25021 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25022 ; 374  |        uint8 unicode;
                            25023 ; 375  |} FLASH_GROUP_NAME_T;
                            25024 ; 376  |
                            25025 ; 377  |// struct to store directories information passed from UI
                            25026 ; 378  |#ifdef _FOLDER_BROWSE_
                            25027 ; 379  |typedef struct _ml_DirInfo {
                            25028 ; 380  |        uint24  u8Unicode : 8;
                            25029 ; 381  |        uint24  u12DirDepth : 12;
                            25030 ; 382  |        uint24  u4Added : 4;            
                            25031 ; 383  |        INT     iDirRecord;
                            25032 ; 384  |        DWORD   dwFastKey;
                            25033 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25034 ; 386  |} ML_DIRINFO_T;
                            25035 ; 387  |#endif  // _FOLDER_BROWSE_
                            25036 ; 388  |
                            25037 ; 389  |/*========================================================================================
                                  ==========
                            25038 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            25039 ; 391  |==========================================================================================
                                  ========*/
                            25040 ; 392  |extern uint24   IsPlayOnTheGo;
                            25041 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            25042 ; 394  |extern uint24   merge_id_list_flash[];
                            25043 ; 395  |extern uint24   merge_id_list_sd[];
                            25044 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            25045 ; 397  |#ifdef _FOLDER_BROWSE_
                            25046 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            25047 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            25048 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            25049 ; 401  |#endif  // _FOLDER_BROWSE_
                            25050 ; 402  |extern INT _X    *sec_temp_buf_X;
                            25051 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            25052 ; 404  |
                            25053 ; 405  |/*========================================================================================
                                  ==========
                            25054 ; 406  |                                        FUNCTION PROTOTYPES
                            25055 ; 407  |==========================================================================================
                                  ========*/
                            25056 ; 408  |
                            25057 ; 409  |///////////////////////////////////////////////////////////////////////
                            25058 ; 410  |//! \brief
                            25059 ; 411  |//!
                            25060 ; 412  |//! \fntype Function
                            25061 ; 413  |//!
                            25062 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            25063 ; 415  |//! Call only once before inserting items. Call once for each media.
                            25064 ; 416  |//!
                            25065 ; 417  |//! \param[in]  none
                            25066 ; 418  |//!
                            25067 ; 419  |//! \return
                            25068 ; 420  |//!
                            25069 ; 421  |///////////////////////////////////////////////////////////////////////
                            25070 ; 422  |void ML_InitLibraryParameter(void);
                            25071 ; 423  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 415

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25072 ; 424  |///////////////////////////////////////////////////////////////////////
                            25073 ; 425  |//! \brief
                            25074 ; 426  |//!
                            25075 ; 427  |//! \fntype Function
                            25076 ; 428  |//!
                            25077 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            25078 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            25079 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            25080 ; 432  |//! the song information is recorded in music library.
                            25081 ; 433  |//!
                            25082 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            25083 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            25084 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            25085 ; 437  |//!
                            25086 ; 438  |//! \return
                            25087 ; 439  |//!
                            25088 ; 440  |///////////////////////////////////////////////////////////////////////
                            25089 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            25090 ; 442  |
                            25091 ; 443  |///////////////////////////////////////////////////////////////////////
                            25092 ; 444  |//! \brief
                            25093 ; 445  |//!
                            25094 ; 446  |//! \fntype Function
                            25095 ; 447  |//!
                            25096 ; 448  |//! \param[in]
                            25097 ; 449  |//!
                            25098 ; 450  |//! \return
                            25099 ; 451  |//!
                            25100 ; 452  |///////////////////////////////////////////////////////////////////////
                            25101 ; 453  |#ifdef _FOLDER_BROWSE_
                            25102 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            25103 ; 455  |#endif  // _FOLDER_BROWSE_
                            25104 ; 456  |
                            25105 ; 457  |///////////////////////////////////////////////////////////////////////
                            25106 ; 458  |//! \brief
                            25107 ; 459  |//!
                            25108 ; 460  |//! \fntype Function
                            25109 ; 461  |//!
                            25110 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            25111 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            25112 ; 464  |//! music library for that particular media.
                            25113 ; 465  |//!
                            25114 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            25115 ; 467  |//!
                            25116 ; 468  |//! \return
                            25117 ; 469  |//!
                            25118 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            25119 ; 471  |//!         function.
                            25120 ; 472  |///////////////////////////////////////////////////////////////////////
                            25121 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            25122 ; 474  |
                            25123 ; 475  |///////////////////////////////////////////////////////////////////////
                            25124 ; 476  |//! \brief
                            25125 ; 477  |//!
                            25126 ; 478  |//! \fntype Function
                            25127 ; 479  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 416

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25128 ; 480  |//! \param[in]
                            25129 ; 481  |//!
                            25130 ; 482  |//! \return
                            25131 ; 483  |//!
                            25132 ; 484  |///////////////////////////////////////////////////////////////////////
                            25133 ; 485  |#ifdef _NEWMUSIC_
                            25134 ; 486  |void ML_UpdateNewMusic(void);
                            25135 ; 487  |#endif
                            25136 ; 488  |
                            25137 ; 489  |///////////////////////////////////////////////////////////////////////
                            25138 ; 490  |//! \brief
                            25139 ; 491  |//!
                            25140 ; 492  |//! \fntype Function
                            25141 ; 493  |//!
                            25142 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            25143 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            25144 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            25145 ; 497  |//!
                            25146 ; 498  |//! \param[in]  none
                            25147 ; 499  |//!
                            25148 ; 500  |//! \return
                            25149 ; 501  |//!
                            25150 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            25151 ; 503  |//!         must be called before calling any other music library functions.
                            25152 ; 504  |///////////////////////////////////////////////////////////////////////
                            25153 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            25154 ; 506  |
                            25155 ; 507  |///////////////////////////////////////////////////////////////////////
                            25156 ; 508  |//! \brief
                            25157 ; 509  |//!
                            25158 ; 510  |//! \fntype Function
                            25159 ; 511  |//!
                            25160 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            25161 ; 513  |//! library operation.
                            25162 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            25163 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            25164 ; 516  |//! music.sec file do not exist.
                            25165 ; 517  |//!
                            25166 ; 518  |//! \param[in]  none
                            25167 ; 519  |//!
                            25168 ; 520  |//! \return
                            25169 ; 521  |//!
                            25170 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            25171 ; 523  |//!         must be called before calling any other music library functions.
                            25172 ; 524  |///////////////////////////////////////////////////////////////////////
                            25173 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            25174 ; 526  |
                            25175 ; 527  |///////////////////////////////////////////////////////////////////////
                            25176 ; 528  |//! \brief
                            25177 ; 529  |//!
                            25178 ; 530  |//! \fntype Function
                            25179 ; 531  |//!
                            25180 ; 532  |//! Preload the list, prepare for renew.
                            25181 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            25182 ; 534  |//! structure in RAM.
                            25183 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            25184 ; 536  |//! in RAM.
                            25185 ; 537  |//!
                            25186 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            25187 ; 539  |//!
                            25188 ; 540  |//! \return
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 417

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25189 ; 541  |//!
                            25190 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            25191 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            25192 ; 544  |///////////////////////////////////////////////////////////////////////
                            25193 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            25194 ; 546  |
                            25195 ; 547  |///////////////////////////////////////////////////////////////////////
                            25196 ; 548  |//! \brief
                            25197 ; 549  |//!
                            25198 ; 550  |//! \fntype Function
                            25199 ; 551  |//!
                            25200 ; 552  |//! Save the list to flash memory.
                            25201 ; 553  |//!
                            25202 ; 554  |//! \param[in]
                            25203 ; 555  |//!
                            25204 ; 556  |//! \return
                            25205 ; 557  |//!
                            25206 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            25207 ; 559  |//!         changed by the user.
                            25208 ; 560  |///////////////////////////////////////////////////////////////////////
                            25209 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            25210 ; 562  |
                            25211 ; 563  |///////////////////////////////////////////////////////////////////////
                            25212 ; 564  |//! \brief
                            25213 ; 565  |//!
                            25214 ; 566  |//! \fntype Function
                            25215 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            25216 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            25217 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            25218 ; 570  |//! Otherwise the song is deleted.
                            25219 ; 571  |//!
                            25220 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            25221 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            25222 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            25223 ; 575  |//!
                            25224 ; 576  |//! \return
                            25225 ; 577  |//!
                            25226 ; 578  |///////////////////////////////////////////////////////////////////////
                            25227 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            25228 ; 580  |
                            25229 ; 581  |///////////////////////////////////////////////////////////////////////
                            25230 ; 582  |//! \brief
                            25231 ; 583  |//!
                            25232 ; 584  |//! \fntype Function
                            25233 ; 585  |//!
                            25234 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            25235 ; 587  |//! in the ML_UpdateOnTheGo().
                            25236 ; 588  |//!
                            25237 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            25238 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            25239 ; 591  |//!
                            25240 ; 592  |//! \return
                            25241 ; 593  |//!
                            25242 ; 594  |///////////////////////////////////////////////////////////////////////
                            25243 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            25244 ; 596  |
                            25245 ; 597  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 418

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25246 ; 598  |//! \brief
                            25247 ; 599  |//!
                            25248 ; 600  |//! \fntype Function
                            25249 ; 601  |//!
                            25250 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            25251 ; 603  |//!
                            25252 ; 604  |//! \param[in]  none
                            25253 ; 605  |//!
                            25254 ; 606  |//! \return
                            25255 ; 607  |//!
                            25256 ; 608  |///////////////////////////////////////////////////////////////////////
                            25257 ; 609  |void ML_UpdateOnTheGo(void);
                            25258 ; 610  |
                            25259 ; 611  |///////////////////////////////////////////////////////////////////////
                            25260 ; 612  |//! \brief
                            25261 ; 613  |//!
                            25262 ; 614  |//! \fntype Function
                            25263 ; 615  |//!
                            25264 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            25265 ; 617  |//! Call only once before inserting items. Call once for each media.
                            25266 ; 618  |//!
                            25267 ; 619  |//! \param[in]  none
                            25268 ; 620  |//!
                            25269 ; 621  |//! \return
                            25270 ; 622  |//!
                            25271 ; 623  |///////////////////////////////////////////////////////////////////////
                            25272 ; 624  |void ML_InitVoiceParameter(void);
                            25273 ; 625  |
                            25274 ; 626  |///////////////////////////////////////////////////////////////////////
                            25275 ; 627  |//! \brief
                            25276 ; 628  |//!
                            25277 ; 629  |//! \fntype Function
                            25278 ; 630  |//!
                            25279 ; 631  |//! \param[in]
                            25280 ; 632  |//!
                            25281 ; 633  |//! \return
                            25282 ; 634  |//!
                            25283 ; 635  |///////////////////////////////////////////////////////////////////////
                            25284 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            25285 ; 637  |
                            25286 ; 638  |///////////////////////////////////////////////////////////////////////
                            25287 ; 639  |//! \brief
                            25288 ; 640  |//!
                            25289 ; 641  |//! \fntype Function
                            25290 ; 642  |//!
                            25291 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            25292 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            25293 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            25294 ; 646  |//!
                            25295 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            25296 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            25297 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            25298 ; 650  |//!
                            25299 ; 651  |//! \return
                            25300 ; 652  |//!
                            25301 ; 653  |///////////////////////////////////////////////////////////////////////
                            25302 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            25303 ; 655  |
                            25304 ; 656  |///////////////////////////////////////////////////////////////////////
                            25305 ; 657  |//! \brief
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 419

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25306 ; 658  |//!
                            25307 ; 659  |//! \fntype Function
                            25308 ; 660  |//!
                            25309 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            25310 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            25311 ; 663  |//! of music library for that particular media.
                            25312 ; 664  |//!
                            25313 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            25314 ; 666  |//!
                            25315 ; 667  |//! \return
                            25316 ; 668  |//!
                            25317 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            25318 ; 670  |//!         function.
                            25319 ; 671  |///////////////////////////////////////////////////////////////////////
                            25320 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            25321 ; 673  |
                            25322 ; 674  |///////////////////////////////////////////////////////////////////////
                            25323 ; 675  |//! \brief
                            25324 ; 676  |//!
                            25325 ; 677  |//! \fntype Function
                            25326 ; 678  |//!
                            25327 ; 679  |//! Called by UI, the merge the music library tables album,
                            25328 ; 680  |//! artist, genre, song and year.
                            25329 ; 681  |//!
                            25330 ; 682  |//! \param[in]  none
                            25331 ; 683  |//!
                            25332 ; 684  |//! \return
                            25333 ; 685  |//!
                            25334 ; 686  |///////////////////////////////////////////////////////////////////////
                            25335 ; 687  |void ML_MergeLibraryTables(void);
                            25336 ; 688  |
                            25337 ; 689  |///////////////////////////////////////////////////////////////////////
                            25338 ; 690  |//! \brief
                            25339 ; 691  |//!
                            25340 ; 692  |//! \fntype Function
                            25341 ; 693  |//!
                            25342 ; 694  |//! Called by UI, the merge the music library tables album,
                            25343 ; 695  |//! artist, genre, song and year.
                            25344 ; 696  |//!
                            25345 ; 697  |//! \param[in]  none
                            25346 ; 698  |//!
                            25347 ; 699  |//! \return
                            25348 ; 700  |//!
                            25349 ; 701  |///////////////////////////////////////////////////////////////////////
                            25350 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            25351 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            25352 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            25353 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            25354 ; 706  |
                            25355 ; 707  |///////////////////////////////////////////////////////////////////////
                            25356 ; 708  |//! \brief
                            25357 ; 709  |//!
                            25358 ; 710  |//! \fntype Function
                            25359 ; 711  |//!
                            25360 ; 712  |//! \param[in]
                            25361 ; 713  |//!
                            25362 ; 714  |//! \return
                            25363 ; 715  |//!
                            25364 ; 716  |///////////////////////////////////////////////////////////////////////
                            25365 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            25366 ; 718  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 420

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25367 ; 719  |/*========================================================================================
                                  ========*/
                            25368 ; 720  |
                            25369 ; 721  |// Siukoon 2005-02-28
                            25370 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            25371 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            25372 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            25373 ; 725  |#else
                            25374 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            25375 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            25376 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            25377 ; 729  |#define WORD_PER_SECTOR             (171)
                            25378 ; 730  |#define BYTE_PER_SECTOR             (512)
                            25379 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            25380 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            25381 ; 733  |
                            25382 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            25383 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            25384 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            25385 ; 737  |
                            25386 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            25387 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            25388 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            25389 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            25390 ; 742  |
                            25391 ; 743  |/////////////////////
                            25392 ; 744  |
                            25393 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            25394 ; 746  |
                            25395 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            25396 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            25397 ; 749  |#else
                            25398 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            25399 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            25400 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            25401 ; 753  |
                            25402 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            25403 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            25404 ; 756  |
                            25405 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            25406 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            25407 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            25408 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            25409 ; 761  |#else
                            25410 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            25411 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            25412 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            25413 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            25414 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            25415 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            25416 ; 768  |
                            25417 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            25418 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            25419 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            25420 ; 772  |#else
                            25421 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 421

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25422 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            25423 ; 775  |
                            25424 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            25425 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            25426 ; 778  |
                            25427 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            25428 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            25429 ; 781  |
                            25430 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            25431 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            25432 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            25433 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            25434 ; 786  |#else
                            25435 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            25436 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            25437 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            25438 ; 790  |
                            25439 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            25440 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            25441 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            25442 ; 794  |#else
                            25443 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            25444 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            25445 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            25446 ; 798  |
                            25447 ; 799  |#ifdef __cplusplus
                            25448 ; 800  |}
                            25449 ; 801  |#endif
                            25450 ; 802  |
                            25451 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            25452 
                            25454 
                            25455 ; 5    |#ifdef _FOLDER_BROWSE_
                            25456 ; 6    |#define BROWSE_MAX_LEVEL    8
                            25457 ; 7    |#else
                            25458 ; 8    |#define BROWSE_MAX_LEVEL    3
                            25459 ; 9    |#endif  // _FOLDER_BROWSE_
                            25460 ; 10   |
                            25461 ; 11   |typedef struct _disp_year_list_arg
                            25462 ; 12   |{
                            25463 ; 13   |    int                 iHighLightedItem;
                            25464 ; 14   |    FLASH_GROUP_NAME_T* browse_item_name;
                            25465 ; 15   |    int                 num_of_item;
                            25466 ; 16   |    int                 window_offset;
                            25467 ; 17   |    BOOL                bHavePlayAll;
                            25468 ; 18   |} DISP_YEAR_LIST_ARG_T;
                            25469 ; 19   |
                            25470 ; 20   |typedef struct _browsemenu_init_arg
                            25471 ; 21   |{
                            25472 ; 22   |    INT     browse_type;
                            25473 ; 23   |    INT     browse_lv;
                            25474 ; 24   |    INT*    pbrowse_max_lv;
                            25475 ; 25   |    INT*    num_of_item;
                            25476 ; 26   |    BOOL*   bHaveNext;
                            25477 ; 27   |} BROWSEMENU_INIT_ARG_T;
                            25478 ; 28   |
                            25479 ; 29   |extern BOOL g_bDeleteBrowse;
                            25480 ; 30   |extern BOOL bPlayVoice;
                            25481 ; 31   |extern BOOL bFavoritesUpdate;
                            25482 ; 32   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 422

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25483 ; 33   |
                            25484 ; 34   |#endif  /* BROWSEMENU_H */
                            25485 
                            25487 
                            25488 ; 29   |#else
                            25489 ; 30   |#ifdef   USE_PLAYLIST5
                            25490 ; 31   |#include "playlist5.h"
                            25491 ; 32   |#endif
                            25492 ; 33   |#endif
                            25493 ; 34   |#endif
                            25494 ; 35   |#endif
                            25495 ; 36   |#include "stringlib.h"
                            25496 
                            25498 
                            25499 ; 1    |#ifndef STRINGLIB_H
                            25500 ; 2    |#define STRINGLIB_H
                            25501 ; 3    |_asmfunc int pack_string(UCS3 _Y * _Y pUnpacked, _packed BYTE _Y * _Y pPacked);
                            25502 ; 4    |_asmfunc int unpack_string( _packed BYTE _Y * _Y pPacked,  UCS3 _Y * _Y pUnpacked);
                            25503 ; 5    |_asmfunc int unpack_data( _packed BYTE _Y * _Y pPacked,  BYTE _Y * _Y pUnpacked, INT iCoun
                                  t);
                            25504 ; 6    |
                            25505 ; 7    |_asmfunc BYTE GetByteFromArrayInX( void _X * p,int n);
                            25506 ; 8    |_asmfunc void PutByteInArrayInX( void _X * p,int n, int newchar);
                            25507 ; 9    |_asmfunc BYTE GetByteFromArrayInY( void _Y * p,int n);
                            25508 ; 10   |_asmfunc void PutByteInArrayInY( void _Y * p,int n, int newchar);
                            25509 ; 11   |
                            25510 ; 12   |_asmfunc BYTE packed_get( _packed BYTE _Y * p,int n);
                            25511 ; 13   |_asmfunc void packed_set( _packed BYTE _Y * p,int n, int newchar);
                            25512 ; 14   |
                            25513 ; 15   |_asmfunc int packed_strlen( _packed BYTE _Y * _Y p);
                            25514 ; 16   |
                            25515 ; 17   |_asmfunc _packed BYTE _Y * packed_strncpy( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc, int iCount);
                            25516 ; 18   |_asmfunc _packed BYTE _Y * packed_strcpy ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc);
                            25517 ; 19   |
                            25518 ; 20   |
                            25519 ; 21   |_asmfunc int packed_strncmp( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight, int i
                                  Count);
                            25520 ; 22   |_asmfunc int packed_strcmp ( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight);
                            25521 ; 23   |
                            25522 ; 24   |_asmfunc int packed_strncat( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource, int 
                                  iCount);
                            25523 ; 25   |_asmfunc int packed_strcat ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource);
                            25524 ; 26   |
                            25525 ; 27   |
                            25526 ; 28   |_asmfunc int strlen(UCS3 _Y * _Y p);
                            25527 ; 29   |
                            25528 ; 30   |_asmfunc UCS3 *strchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            25529 ; 31   |_asmfunc UCS3 *strrchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            25530 ; 32   |
                            25531 ; 33   |_asmfunc void strncpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, BYTE iCount);
                            25532 ; 34   |_asmfunc void strcpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            25533 ; 35   |
                            25534 ; 36   |_asmfunc char *strncat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            25535 ; 37   |_asmfunc char *strcat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            25536 ; 38   |
                            25537 ; 39   |_asmfunc int strncmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            25538 ; 40   |_asmfunc int strcmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            25539 ; 41   |
                            25540 ; 42   |#endif
                            25541 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 423

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25543 
                            25544 ; 37   |#include "hwequ.h"
                            25545 
                            25547 
                            25548 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            25549 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                            25550 ; 3    |//  File        : hwequ.inc
                            25551 ; 4    |//  Description : STMP Hardware Constants
                            25552 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            25553 ; 6    |
                            25554 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                            25555 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                            25556 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                            25557 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                            25558 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                            25559 ; 12   |
                            25560 ; 13   |#if (!defined(HWEQU_INC))
                            25561 ; 14   |#define HWEQU_INC 1
                            25562 ; 15   |
                            25563 ; 16   |#include "types.h"
                            25564 ; 17   |#include "regsclkctrl.h"
                            25565 ; 18   |#include "regscore.h"
                            25566 ; 19   |#include "regscodec.h"
                            25567 ; 20   |#include "regsdcdc.h"
                            25568 ; 21   |#include "regsemc.h"
                            25569 ; 22   |#include "regsgpio.h"
                            25570 ; 23   |#include "regsi2c.h"
                            25571 ; 24   |#include "regsi2s.h"
                            25572 ; 25   |#include "regsicoll.h"
                            25573 ; 26   |#include "regslradc.h"
                            25574 ; 27   |#include "regspwm.h"
                            25575 ; 28   |#include "regsrevision.h"
                            25576 ; 29   |#include "regsrtc.h"
                            25577 ; 30   |#include "regsspare.h"
                            25578 ; 31   |#include "regsspi.h"
                            25579 ; 32   |#include "regsswizzle.h"
                            25580 ; 33   |#include "regssdram.h"
                            25581 ; 34   |#include "regstb.h"
                            25582 ; 35   |#include "regstimer.h"
                            25583 ; 36   |#include "regsusb20.h"
                            25584 ; 37   |#include "regsusb20phy.h"
                            25585 ; 38   |
                            25586 ; 39   |
                            25587 ; 40   |#endif // if (!@def(hwequ))
                            25588 ; 41   |
                            25589 
                            25591 
                            25592 ; 38   |#ifdef JPEG_ALBUM_ART
                            25593 ; 39   |#include "JpegDecodeDisplay.h"
                            25594 ; 40   |extern _X BOOL  g_bApicFrameFound;                                      // declared in "at
                                  tachedpictureframe.c"
                            25595 ; 41   |#ifdef USE_PLAYLIST5
                            25596 ; 42   |int g_ReturnValueForPlayerstatemachine=0;
                            25597 ; 43   |#endif
                            25598 ; 44   |#endif
                            25599 ; 45   |#ifdef SYNC_LYRICS
                            25600 ; 46   |#include "synclyrics.h"
                            25601 
                            25603 
                            25604 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25605 ; 2    |// Copyright(C) SigmaTel, Inc. 2004-2006
                            25606 ; 3    |//
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 424

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25607 ; 4    |// File        : synclyrics.h
                            25608 ; 5    |// Description : sync lyrics header file
                            25609 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25610 ; 7    |#ifndef __SYNC_LYRICS_H
                            25611 ; 8    |#define __SYNC_LYRICS_H
                            25612 ; 9    |
                            25613 ; 10   |#include "types.h"
                            25614 
                            25616 
                            25617 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            25618 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            25619 ; 3    |//
                            25620 ; 4    |// Filename: types.h
                            25621 ; 5    |// Description: Standard data types
                            25622 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            25623 ; 7    |
                            25624 ; 8    |#ifndef _TYPES_H
                            25625 ; 9    |#define _TYPES_H
                            25626 ; 10   |
                            25627 ; 11   |// TODO:  move this outta here!
                            25628 ; 12   |#if !defined(NOERROR)
                            25629 ; 13   |#define NOERROR 0
                            25630 ; 14   |#define SUCCESS 0
                            25631 ; 15   |#endif 
                            25632 ; 16   |#if !defined(SUCCESS)
                            25633 ; 17   |#define SUCCESS  0
                            25634 ; 18   |#endif
                            25635 ; 19   |#if !defined(ERROR)
                            25636 ; 20   |#define ERROR   -1
                            25637 ; 21   |#endif
                            25638 ; 22   |#if !defined(FALSE)
                            25639 ; 23   |#define FALSE 0
                            25640 ; 24   |#endif
                            25641 ; 25   |#if !defined(TRUE)
                            25642 ; 26   |#define TRUE  1
                            25643 ; 27   |#endif
                            25644 ; 28   |
                            25645 ; 29   |#if !defined(NULL)
                            25646 ; 30   |#define NULL 0
                            25647 ; 31   |#endif
                            25648 ; 32   |
                            25649 ; 33   |#define MAX_INT     0x7FFFFF
                            25650 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            25651 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            25652 ; 36   |#define MAX_ULONG   (-1) 
                            25653 ; 37   |
                            25654 ; 38   |#define WORD_SIZE   24              // word size in bits
                            25655 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            25656 ; 40   |
                            25657 ; 41   |
                            25658 ; 42   |#define BYTE    unsigned char       // btVarName
                            25659 ; 43   |#define CHAR    signed char         // cVarName
                            25660 ; 44   |#define USHORT  unsigned short      // usVarName
                            25661 ; 45   |#define SHORT   unsigned short      // sVarName
                            25662 ; 46   |#define WORD    unsigned int        // wVarName
                            25663 ; 47   |#define INT     signed int          // iVarName
                            25664 ; 48   |#define DWORD   unsigned long       // dwVarName
                            25665 ; 49   |#define LONG    signed long         // lVarName
                            25666 ; 50   |#define BOOL    unsigned int        // bVarName
                            25667 ; 51   |#define FRACT   _fract              // frVarName
                            25668 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            25669 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 425

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25670 ; 54   |#define FLOAT   float               // fVarName
                            25671 ; 55   |#define DBL     double              // dVarName
                            25672 ; 56   |#define ENUM    enum                // eVarName
                            25673 ; 57   |#define CMX     _complex            // cmxVarName
                            25674 ; 58   |typedef WORD UCS3;                   // 
                            25675 ; 59   |
                            25676 ; 60   |#define UINT16  unsigned short
                            25677 ; 61   |#define UINT8   unsigned char   
                            25678 ; 62   |#define UINT32  unsigned long
                            25679 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            25680 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            25681 ; 65   |#define WCHAR   UINT16
                            25682 ; 66   |
                            25683 ; 67   |//UINT128 is 16 bytes or 6 words
                            25684 ; 68   |typedef struct UINT128_3500 {   
                            25685 ; 69   |    int val[6];     
                            25686 ; 70   |} UINT128_3500;
                            25687 ; 71   |
                            25688 ; 72   |#define UINT128   UINT128_3500
                            25689 ; 73   |
                            25690 ; 74   |// Little endian word packed byte strings:   
                            25691 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            25692 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            25693 ; 77   |// Little endian word packed byte strings:   
                            25694 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            25695 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            25696 ; 80   |
                            25697 ; 81   |// Declare Memory Spaces To Use When Coding
                            25698 ; 82   |// A. Sector Buffers
                            25699 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            25700 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            25701 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            25702 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            25703 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            25704 ; 88   |// B. Media DDI Memory
                            25705 ; 89   |#define MEDIA_DDI_MEM _Y
                            25706 ; 90   |
                            25707 ; 91   |
                            25708 ; 92   |
                            25709 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            25710 ; 94   |// Examples of circular pointers:
                            25711 ; 95   |//    INT CIRC cpiVarName
                            25712 ; 96   |//    DWORD CIRC cpdwVarName
                            25713 ; 97   |
                            25714 ; 98   |#define RETCODE INT                 // rcVarName
                            25715 ; 99   |
                            25716 ; 100  |// generic bitfield structure
                            25717 ; 101  |struct Bitfield {
                            25718 ; 102  |    unsigned int B0  :1;
                            25719 ; 103  |    unsigned int B1  :1;
                            25720 ; 104  |    unsigned int B2  :1;
                            25721 ; 105  |    unsigned int B3  :1;
                            25722 ; 106  |    unsigned int B4  :1;
                            25723 ; 107  |    unsigned int B5  :1;
                            25724 ; 108  |    unsigned int B6  :1;
                            25725 ; 109  |    unsigned int B7  :1;
                            25726 ; 110  |    unsigned int B8  :1;
                            25727 ; 111  |    unsigned int B9  :1;
                            25728 ; 112  |    unsigned int B10 :1;
                            25729 ; 113  |    unsigned int B11 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 426

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25730 ; 114  |    unsigned int B12 :1;
                            25731 ; 115  |    unsigned int B13 :1;
                            25732 ; 116  |    unsigned int B14 :1;
                            25733 ; 117  |    unsigned int B15 :1;
                            25734 ; 118  |    unsigned int B16 :1;
                            25735 ; 119  |    unsigned int B17 :1;
                            25736 ; 120  |    unsigned int B18 :1;
                            25737 ; 121  |    unsigned int B19 :1;
                            25738 ; 122  |    unsigned int B20 :1;
                            25739 ; 123  |    unsigned int B21 :1;
                            25740 ; 124  |    unsigned int B22 :1;
                            25741 ; 125  |    unsigned int B23 :1;
                            25742 ; 126  |};
                            25743 ; 127  |
                            25744 ; 128  |union BitInt {
                            25745 ; 129  |        struct Bitfield B;
                            25746 ; 130  |        int        I;
                            25747 ; 131  |};
                            25748 ; 132  |
                            25749 ; 133  |#define MAX_MSG_LENGTH 10
                            25750 ; 134  |struct CMessage
                            25751 ; 135  |{
                            25752 ; 136  |        unsigned int m_uLength;
                            25753 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            25754 ; 138  |};
                            25755 ; 139  |
                            25756 ; 140  |typedef struct {
                            25757 ; 141  |    WORD m_wLength;
                            25758 ; 142  |    WORD m_wMessage;
                            25759 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            25760 ; 144  |} Message;
                            25761 ; 145  |
                            25762 ; 146  |struct MessageQueueDescriptor
                            25763 ; 147  |{
                            25764 ; 148  |        int *m_pBase;
                            25765 ; 149  |        int m_iModulo;
                            25766 ; 150  |        int m_iSize;
                            25767 ; 151  |        int *m_pHead;
                            25768 ; 152  |        int *m_pTail;
                            25769 ; 153  |};
                            25770 ; 154  |
                            25771 ; 155  |struct ModuleEntry
                            25772 ; 156  |{
                            25773 ; 157  |    int m_iSignaledEventMask;
                            25774 ; 158  |    int m_iWaitEventMask;
                            25775 ; 159  |    int m_iResourceOfCode;
                            25776 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            25777 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            25778 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            25779 ; 163  |    int m_uTimeOutHigh;
                            25780 ; 164  |    int m_uTimeOutLow;
                            25781 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            25782 ; 166  |};
                            25783 ; 167  |
                            25784 ; 168  |union WaitMask{
                            25785 ; 169  |    struct B{
                            25786 ; 170  |        unsigned int m_bNone     :1;
                            25787 ; 171  |        unsigned int m_bMessage  :1;
                            25788 ; 172  |        unsigned int m_bTimer    :1;
                            25789 ; 173  |        unsigned int m_bButton   :1;
                            25790 ; 174  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 427

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25791 ; 175  |    int I;
                            25792 ; 176  |} ;
                            25793 ; 177  |
                            25794 ; 178  |
                            25795 ; 179  |struct Button {
                            25796 ; 180  |        WORD wButtonEvent;
                            25797 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            25798 ; 182  |};
                            25799 ; 183  |
                            25800 ; 184  |struct Message {
                            25801 ; 185  |        WORD wMsgLength;
                            25802 ; 186  |        WORD wMsgCommand;
                            25803 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            25804 ; 188  |};
                            25805 ; 189  |
                            25806 ; 190  |union EventTypes {
                            25807 ; 191  |        struct CMessage msg;
                            25808 ; 192  |        struct Button Button ;
                            25809 ; 193  |        struct Message Message;
                            25810 ; 194  |};
                            25811 ; 195  |
                            25812 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            25813 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            25814 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            25815 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            25816 ; 200  |
                            25817 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            25818 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            25819 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            25820 ; 204  |
                            25821 ; 205  |#if DEBUG
                            25822 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            25823 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            25824 ; 208  |#else 
                            25825 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            25826 ; 210  |#define DebugBuildAssert(x)    
                            25827 ; 211  |#endif
                            25828 ; 212  |
                            25829 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            25830 ; 214  |//  #pragma asm
                            25831 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            25832 ; 216  |//  #pragma endasm
                            25833 ; 217  |
                            25834 ; 218  |
                            25835 ; 219  |#ifdef COLOR_262K
                            25836 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            25837 ; 221  |#elif defined(COLOR_65K)
                            25838 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            25839 ; 223  |#else
                            25840 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            25841 ; 225  |#endif
                            25842 ; 226  |    
                            25843 ; 227  |#endif // #ifndef _TYPES_H
                            25844 
                            25846 
                            25847 ; 11   |#include "project.h"
                            25848 
                            25850 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 428

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25851 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            25852 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            25853 ; 3    |//  Filename: project.inc
                            25854 ; 4    |//  Description: 
                            25855 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            25856 ; 6    |
                            25857 ; 7    |#if (!defined(_PROJECT_INC))
                            25858 ; 8    |#define _PROJECT_INC 1
                            25859 ; 9    |
                            25860 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            25861 ; 11   |#include "hwequ.h"
                            25862 ; 12   |#else 
                            25863 ; 13   |//include "regscodec.inc"
                            25864 ; 14   |#endif
                            25865 ; 15   |
                            25866 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            25867 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            25868 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            25869 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            25870 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            25871 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            25872 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            25873 ; 23   |
                            25874 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            25875 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            25876 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            25877 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            25878 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            25879 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            25880 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            25881 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            25882 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            25883 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            25884 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            25885 ; 35   |
                            25886 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            25887 ; 37   |// MEDIA DEFINITIONS
                            25888 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            25889 ; 39   |
                            25890 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            25891 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            25892 ; 42   |#if defined(NAND1)
                            25893 ; 43   |#define SM_INTERNAL_CHIPS 1
                            25894 ; 44   |#else 
                            25895 ; 45   |#if defined(NAND2)
                            25896 ; 46   |#define SM_INTERNAL_CHIPS 2
                            25897 ; 47   |#else 
                            25898 ; 48   |#if defined(NAND3)
                            25899 ; 49   |#define SM_INTERNAL_CHIPS 3
                            25900 ; 50   |#else 
                            25901 ; 51   |#if defined(NAND4)
                            25902 ; 52   |#define SM_INTERNAL_CHIPS 4
                            25903 ; 53   |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 429

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25904 ; 54   |#define SM_INTERNAL_CHIPS 1
                            25905 ; 55   |#endif
                            25906 ; 56   |#endif
                            25907 ; 57   |#endif
                            25908 ; 58   |#endif
                            25909 ; 59   |
                            25910 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            25911 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            25912 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            25913 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            25914 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            25915 ; 65   |//*** comment out if active high ****
                            25916 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            25917 ; 67   |
                            25918 ; 68   |#if defined(SMEDIA)
                            25919 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            25920 ; 70   |#define NUM_SM_EXTERNAL 1
                            25921 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            25922 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            25923 ; 73   |#else 
                            25924 ; 74   |#if defined(MMC)
                            25925 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            25926 ; 76   |#define NUM_SM_EXTERNAL 0
                            25927 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            25928 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            25929 ; 79   |#else 
                            25930 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            25931 ; 81   |#define NUM_SM_EXTERNAL 0
                            25932 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            25933 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            25934 ; 84   |#endif
                            25935 ; 85   |#endif
                            25936 ; 86   |
                            25937 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            25938 ; 88   |// Mass Storage Class definitions
                            25939 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            25940 ; 90   |// Set to 0 if Composite Device build is desired.    
                            25941 ; 91   |#define MULTI_LUN_BUILD 1   
                            25942 ; 92   |
                            25943 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            25944 ; 94   |//  SCSI
                            25945 ; 95   |#if (MULTI_LUN_BUILD==0)
                            25946 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            25947 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            25948 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            25949 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            25950 ; 100  |  #else
                            25951 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            25952 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            25953 ; 103  |  #endif
                            25954 ; 104  |#else
                            25955 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            25956 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            25957 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            25958 ; 108  |  #else
                            25959 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            25960 ; 110  |  #endif
                            25961 ; 111  |#endif
                            25962 ; 112  |
                            25963 ; 113  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 430

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25964 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            25965 ; 115  |
                            25966 ; 116  |
                            25967 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            25968 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            25969 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            25970 ; 120  |#ifdef MMC
                            25971 ; 121  |#ifdef MTP_BUILD
                            25972 ; 122  |// --------------------
                            25973 ; 123  |// MTP and MMC
                            25974 ; 124  |// --------------------
                            25975 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            25976 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            25977 ; 127  |#else  // ifndef MTP_BUILD
                            25978 ; 128  |#ifdef STMP_BUILD_PLAYER
                            25979 ; 129  |// --------------------
                            25980 ; 130  |// Player and MMC
                            25981 ; 131  |// --------------------
                            25982 ; 132  |#else
                            25983 ; 133  |// --------------------
                            25984 ; 134  |// USBMSC and MMC
                            25985 ; 135  |// --------------------
                            25986 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            25987 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            25988 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            25989 ; 139  |#endif // ifdef MTP_BUILD
                            25990 ; 140  |#else  // ifndef MMC
                            25991 ; 141  |#ifdef MTP_BUILD
                            25992 ; 142  |// --------------------
                            25993 ; 143  |// MTP and NAND only
                            25994 ; 144  |// --------------------
                            25995 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            25996 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            25997 ; 147  |#else  // ifndef MTP_BUILD
                            25998 ; 148  |#ifdef STMP_BUILD_PLAYER
                            25999 ; 149  |// --------------------
                            26000 ; 150  |// Player and NAND only
                            26001 ; 151  |// --------------------
                            26002 ; 152  |#else
                            26003 ; 153  |// --------------------
                            26004 ; 154  |// USBMSC and NAND only
                            26005 ; 155  |// --------------------
                            26006 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            26007 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            26008 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            26009 ; 159  |#endif // ifdef MTP_BUILD
                            26010 ; 160  |#endif // ifdef MMC 
                            26011 ; 161  |
                            26012 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            26013 ; 163  |#if (defined(MTP_BUILD))
                            26014 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            26015 ; 165  |
                            26016 ; 166  |////!
                            26017 ; 167  |////! This varible holds the watchdog count for the store flush.
                            26018 ; 168  |////!
                            26019 ; 169  |///
                            26020 ; 170  |#include <types.h>
                            26021 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            26022 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            26023 ; 173  |#endif
                            26024 ; 174  |
                            26025 ; 175  |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 431

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26026 ; 176  |// These are needed here for Mass Storage Class
                            26027 ; 177  |// Needs to be cleaned up
                            26028 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            26029 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            26030 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            26031 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            26032 ; 182  |
                            26033 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            26034 ; 184  |
                            26035 ; 185  |#endif
                            26036 ; 186  |
                            26037 ; 187  |
                            26038 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            26039 ; 189  |// SmartMedia/NAND defs
                            26040 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            26041 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            26042 ; 192  |
                            26043 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            26044 ; 194  |// Sysloadresources defs
                            26045 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            26046 ; 196  |
                            26047 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            26048 ; 198  |// MMC defs
                            26049 ; 199  |#define MMC_MAX_PARTITIONS 1
                            26050 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            26051 ; 201  |
                            26052 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            26053 ; 203  |// SPI defs
                            26054 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            26055 ; 205  |
                            26056 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            26057 ; 207  |// Global media defs
                            26058 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            26059 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            26060 ; 210  |
                            26061 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            26062 ; 212  |// DO NOT CHANGE THESE!!!
                            26063 ; 213  |#define SM_MAX_PARTITIONS 4
                            26064 ; 214  |#define MAX_HANDLES 2
                            26065 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            26066 ; 216  |
                            26067 ; 217  |
                            26068 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            26069 ; 219  |// Battery LRADC Values 
                            26070 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            26071 ; 221  |// brownout trip point in mV (moved by RS)
                            26072 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            26073 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            26074 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            26075 ; 225  |//     audio recording to media.
                            26076 ; 226  |#define BATT_SAFETY_MARGIN 10
                            26077 ; 227  |
                            26078 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            26079 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            26080 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            26081 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            26082 ; 232  |
                            26083 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            26084 ; 234  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 432

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26085 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            26086 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            26087 ; 237  |#if (!defined(CLCD))
                            26088 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            26089 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            26090 ; 240  |#else 
                            26091 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            26092 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            26093 ; 243  |#endif
                            26094 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            26095 ; 245  |
                            26096 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            26097 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            26098 ; 248  |// See mp3 encoder overlay.
                            26099 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            26100 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            26101 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            26102 ; 252  |
                            26103 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            26104 ; 254  |// Voice recording filenames
                            26105 ; 255  |// number of digits in filename Vxxx.wav
                            26106 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            26107 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            26108 ; 258  |
                            26109 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            26110 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            26111 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            26112 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            26113 ; 263  |#if defined(DEVICE_3500)
                            26114 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            26115 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            26116 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            26117 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            26118 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            26119 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            26120 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            26121 ; 271  |
                            26122 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            26123 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            26124 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            26125 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            26126 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            26127 ; 277  |
                            26128 ; 278  |#else 
                            26129 ; 279  |// STMP3410
                            26130 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            26131 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            26132 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            26133 ; 283  |#endif
                            26134 ; 284  |
                            26135 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            26136 ; 286  |// Number of available soft timers
                            26137 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            26138 ; 288  |#if defined(SYNC_LYRICS)
                            26139 ; 289  |#define SOFT_TIMERS 10
                            26140 ; 290  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 433

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26141 ; 291  |#if defined(JPEG_DECODER)
                            26142 ; 292  |#define SOFT_TIMERS 10
                            26143 ; 293  |#else 
                            26144 ; 294  |#define SOFT_TIMERS 9
                            26145 ; 295  |#endif
                            26146 ; 296  |#endif
                            26147 ; 297  |
                            26148 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            26149 ; 299  |//  sizes
                            26150 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            26151 ; 301  |#if defined(MMC)
                            26152 ; 302  |#if defined(USE_PLAYLIST5)
                            26153 ; 303  |#define MENU_STACK_SIZE 1500
                            26154 ; 304  |#else 
                            26155 ; 305  |#define MENU_STACK_SIZE 1250
                            26156 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            26157 ; 307  |#else 
                            26158 ; 308  |#if defined(USE_PLAYLIST5)
                            26159 ; 309  |#define MENU_STACK_SIZE 1500
                            26160 ; 310  |#else 
                            26161 ; 311  |#define MENU_STACK_SIZE 1250
                            26162 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            26163 ; 313  |#endif //if @def('MMC')
                            26164 ; 314  |
                            26165 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            26166 ; 316  |// 
                            26167 ; 317  |#define STACK_L1_SIZE 750
                            26168 ; 318  |#define STACK_L2_SIZE 100
                            26169 ; 319  |#define STACK_L3_SIZE 160
                            26170 ; 320  |
                            26171 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            26172 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            26173 ; 323  |// is ok with switching code.
                            26174 ; 324  |#if defined(MTP_BUILD)
                            26175 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            26176 ; 326  |#endif
                            26177 ; 327  |
                            26178 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            26179 ; 329  |// maximum number of nested funclets 
                            26180 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            26181 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            26182 ; 332  |
                            26183 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            26184 ; 334  |//    LCD DEFINITIONS
                            26185 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            26186 ; 336  |
                            26187 ; 337  |#define SPACE_CHAR 0x000020          
                            26188 ; 338  |#define ZERO_CHAR 0x000030
                            26189 ; 339  |#define COLON_CHAR 0x00003A
                            26190 ; 340  |#define PERIOD_CHAR 0x00002E
                            26191 ; 341  |
                            26192 ; 342  |#if (defined(S6B33B0A_LCD))
                            26193 ; 343  |#define LCD_X_SIZE 128
                            26194 ; 344  |#define LCD_Y_SIZE 159
                            26195 ; 345  |#endif
                            26196 ; 346  |
                            26197 ; 347  |#if (defined(SED15XX_LCD))
                            26198 ; 348  |#define LCD_X_SIZE 128
                            26199 ; 349  |#define LCD_Y_SIZE 64
                            26200 ; 350  |#endif
                            26201 ; 351  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 434

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26202 ; 352  |
                            26203 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            26204 ; 354  |//   Details on Customizing Contrast
                            26205 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            26206 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            26207 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            26208 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            26209 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            26210 ; 360  |//   unless the ezact sequence is remembered.
                            26211 ; 361  |//   To find out what range your player supports: 
                            26212 ; 362  |//   change these equs to full range or comment out (full range is default)
                            26213 ; 363  |//;;;;;;
                            26214 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            26215 ; 365  |// recommended calibration using player -- uncomment 
                            26216 ; 366  |//;;;;;;
                            26217 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            26218 ; 368  |////////////////////////////
                            26219 ; 369  |#if (defined(DEMO_HW))
                            26220 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            26221 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            26222 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            26223 ; 373  |#else 
                            26224 ; 374  |
                            26225 ; 375  |#if (defined(S6B33B0A_LCD))
                            26226 ; 376  |#define LCD_MAX_CONTRAST 210
                            26227 ; 377  |#define LCD_MIN_CONTRAST 160    
                            26228 ; 378  |#endif
                            26229 ; 379  |
                            26230 ; 380  |#if (defined(SED15XX_LCD))
                            26231 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            26232 ; 382  |// Engineering board regs support range [17-37].
                            26233 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            26234 ; 384  |//   One default contrast range [24-42] works for both.
                            26235 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            26236 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            26237 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            26238 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            26239 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            26240 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            26241 ; 391  |
                            26242 ; 392  |#if (defined(NEWSHINGYIH))
                            26243 ; 393  |#define LCD_MAX_CONTRAST 250
                            26244 ; 394  |#define LCD_MIN_CONTRAST 0
                            26245 ; 395  |#else 
                            26246 ; 396  |//-----
                            26247 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            26248 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            26249 ; 399  |#define LCD_MAX_CONTRAST 250
                            26250 ; 400  |#define LCD_MIN_CONTRAST 0
                            26251 ; 401  |
                            26252 ; 402  |//=====
                            26253 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            26254 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            26255 ; 405  |//LCD_MAX_CONTRAST equ 42
                            26256 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            26257 ; 407  |
                            26258 ; 408  |#endif
                            26259 ; 409  |#endif
                            26260 ; 410  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 435

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26261 ; 411  |#endif
                            26262 ; 412  |
                            26263 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            26264 ; 414  |// The default value of the lcd contrast in % of range
                            26265 ; 415  |//   the default value is used when no settings.dat is available
                            26266 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            26267 ; 417  |
                            26268 ; 418  |#if (defined(S6B33B0A_LCD))
                            26269 ; 419  |// 60% of range is default value
                            26270 ; 420  |#define DEFAULT_CONTRAST 50 
                            26271 ; 421  |#endif
                            26272 ; 422  |
                            26273 ; 423  |#if (defined(SED15XX_LCD))
                            26274 ; 424  |// % of range is default value (was 60%)
                            26275 ; 425  |#define DEFAULT_CONTRAST 50 
                            26276 ; 426  |#endif
                            26277 ; 427  |
                            26278 ; 428  |
                            26279 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            26280 ; 430  |// make lower when doing calibration
                            26281 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            26282 ; 432  |
                            26283 ; 433  |
                            26284 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            26285 ; 435  |// For FFWD and RWND
                            26286 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            26287 ; 437  |#define SECONDS_TO_SKIP 1
                            26288 ; 438  |#define SECONDS_TO_SKIP1 3
                            26289 ; 439  |#define SECONDS_TO_SKIP2 6
                            26290 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            26291 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            26292 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26293 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            26294 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26295 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            26296 ; 446  |
                            26297 ; 447  |// For audible FFW/RWD
                            26298 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            26299 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            26300 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            26301 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            26302 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26303 ; 453  |#define LEVEL1_BOUNDARY 17 
                            26304 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26305 ; 455  |#define LEVEL2_BOUNDARY 33 
                            26306 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            26307 ; 457  |#define LEVEL3_BOUNDARY 50 
                            26308 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            26309 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            26310 ; 460  |// Short Song Time, songs too short to play.
                            26311 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            26312 ; 462  |
                            26313 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            26314 ; 464  |// MP3 Sync Values
                            26315 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            26316 ; 466  |// # bytes to look for sync before marking it bad
                            26317 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            26318 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            26319 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            26320 ; 470  |// once we have sync'd, the isr should be called this frequently
                            26321 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            26322 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 436

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26323 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            26324 ; 474  |
                            26325 ; 475  |
                            26326 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            26327 ; 477  |//// Multi-Stage Volume Control Definitions
                            26328 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            26329 ; 479  |//// Use Multi-Stage Volume
                            26330 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            26331 ; 481  |
                            26332 ; 482  |//// Master Volume definitions
                            26333 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            26334 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            26335 ; 485  |
                            26336 ; 486  |//// DAC-Mode definitions
                            26337 ; 487  |//// Adjusts 0dB point
                            26338 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            26339 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            26340 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            26341 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            26342 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            26343 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            26344 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            26345 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            26346 ; 496  |
                            26347 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            26348 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            26349 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            26350 ; 500  |
                            26351 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            26352 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            26353 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            26354 ; 504  |
                            26355 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            26356 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            26357 ; 507  |
                            26358 ; 508  |
                            26359 ; 509  |//// Line In definitions (used for Line-In 1)
                            26360 ; 510  |//// 0dB point of the Line In
                            26361 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            26362 ; 512  |//// Minimum volume of Line In
                            26363 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            26364 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            26365 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            26366 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            26367 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            26368 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            26369 ; 519  |
                            26370 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            26371 ; 521  |//// 0dB point of the Line In
                            26372 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            26373 ; 523  |//// Minimum volume of Line In
                            26374 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            26375 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            26376 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 437

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26377 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            26378 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            26379 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            26380 ; 530  |
                            26381 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            26382 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            26383 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            26384 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            26385 ; 535  |
                            26386 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            26387 ; 537  |////
                            26388 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            26389 ; 539  |////
                            26390 ; 540  |///
                            26391 ; 541  |#include <types.h>
                            26392 ; 542  |extern volatile WORD g_wActivityState;
                            26393 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            26394 ; 544  |
                            26395 ; 545  |void _reentrant Init5VSense(void);
                            26396 ; 546  |void _reentrant ServiceDCDC(void);
                            26397 ; 547  |
                            26398 ; 548  |////////////////////////////////////////////////////////////////////////////
                            26399 ; 549  |//// JPEG Thumbnail Mode Setting
                            26400 ; 550  |//// number of column in thumbnail mode
                            26401 ; 551  |#define THUMBNAIL_X 2           
                            26402 ; 552  |//// number of row in  thumbnail mode
                            26403 ; 553  |#define THUMBNAIL_Y 2           
                            26404 ; 554  |//// thumbnail boundary offset x
                            26405 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            26406 ; 556  |//// thumbnail boundary offset y
                            26407 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            26408 ; 558  |
                            26409 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            26410 ; 560  |
                            26411 
                            26413 
                            26414 ; 12   |#include "messages.h"
                            26415 
                            26417 
                            26418 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            26419 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            26420 ; 3    |// Message defs
                            26421 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            26422 ; 5    |
                            26423 ; 6    |#if (!defined(MSGEQU_INC))
                            26424 ; 7    |#define MSGEQU_INC 1
                            26425 ; 8    |
                            26426 ; 9    |
                            26427 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            26428 ; 11   |
                            26429 ; 12   |
                            26430 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            26431 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            26432 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            26433 ; 16   |#define MSG_TYPE_LCD 0x030000
                            26434 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            26435 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            26436 ; 19   |#define MSG_TYPE_MENU 0x060000
                            26437 ; 20   |#define MSG_TYPE_LED 0x070000
                            26438 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            26439 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 438

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26440 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            26441 ; 24   |// Equalizer and other effects
                            26442 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            26443 ; 26   |#if (defined(USE_PLAYLIST3))
                            26444 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            26445 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            26446 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            26447 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            26448 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            26449 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            26450 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            26451 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            26452 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            26453 ; 36   |#if defined(USE_PLAYLIST5)
                            26454 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            26455 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            26456 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            26457 ; 40   |
                            26458 ; 41   |// Message Structure Offsets
                            26459 ; 42   |#define MSG_Length 0
                            26460 ; 43   |#define MSG_ID 1
                            26461 ; 44   |#define MSG_Argument1 2
                            26462 ; 45   |#define MSG_Argument2 3
                            26463 ; 46   |#define MSG_Argument3 4
                            26464 ; 47   |#define MSG_Argument4 5
                            26465 ; 48   |#define MSG_Argument5 6
                            26466 ; 49   |#define MSG_Argument6 7
                            26467 ; 50   |
                            26468 ; 51   |
                            26469 ; 52   |
                            26470 ; 53   |// LCD Message IDs
                            26471 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            26472 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            26473 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            26474 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            26475 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            26476 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            26477 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            26478 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            26479 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            26480 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            26481 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            26482 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            26483 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            26484 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            26485 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            26486 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            26487 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            26488 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            26489 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            26490 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            26491 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            26492 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            26493 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            26494 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            26495 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            26496 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            26497 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            26498 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            26499 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            26500 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            26501 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 439

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26502 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            26503 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            26504 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            26505 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            26506 ; 89   |//Param1 = left
                            26507 ; 90   |//Param2 = top
                            26508 ; 91   |//Param3 = right
                            26509 ; 92   |//Param4 = bottom
                            26510 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            26511 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            26512 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            26513 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            26514 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            26515 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            26516 ; 99   |
                            26517 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            26518 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            26519 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            26520 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            26521 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            26522 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            26523 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            26524 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            26525 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            26526 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            26527 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            26528 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            26529 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            26530 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            26531 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            26532 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            26533 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            26534 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            26535 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            26536 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            26537 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            26538 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            26539 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            26540 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            26541 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            26542 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            26543 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            26544 ; 127  |
                            26545 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            26546 ; 129  |
                            26547 ; 130  |#if defined(CLCD_16BIT)
                            26548 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            26549 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            26550 ; 133  |
                            26551 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            26552 ; 135  |#else 
                            26553 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            26554 ; 137  |#endif
                            26555 ; 138  |
                            26556 ; 139  |// If you change the LCD message ID's then you must
                            26557 ; 140  |// also change the jump table in lcdapi.asm
                            26558 ; 141  |
                            26559 ; 142  |// Character LCD Message IDs
                            26560 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            26561 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            26562 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            26563 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 440

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26564 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            26565 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            26566 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            26567 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            26568 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            26569 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            26570 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            26571 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            26572 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            26573 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            26574 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            26575 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            26576 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            26577 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            26578 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            26579 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            26580 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            26581 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            26582 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            26583 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            26584 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            26585 ; 168  |// also change the jump table in lcdapi.asm
                            26586 ; 169  |
                            26587 ; 170  |// Decoder Message IDs
                            26588 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            26589 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            26590 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            26591 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            26592 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            26593 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            26594 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            26595 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            26596 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            26597 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            26598 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            26599 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            26600 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            26601 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            26602 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            26603 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            26604 ; 187  |// If you change the Decoder message ID's, then you must
                            26605 ; 188  |// also change the jump table in decoder_overlay.asm
                            26606 ; 189  |// and in dec_adpcm_overlay.asm.
                            26607 ; 190  |
                            26608 ; 191  |// Encoder Message IDs
                            26609 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            26610 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            26611 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            26612 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            26613 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            26614 ; 197  |// If you change the Encoder message ID's, then you must
                            26615 ; 198  |// also change the jump table in all encoder overlay modules.
                            26616 ; 199  |
                            26617 ; 200  |// Parser Message IDs
                            26618 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            26619 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            26620 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            26621 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            26622 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            26623 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            26624 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            26625 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 441

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26626 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            26627 ; 210  |// If you change the Parser message ID's, then you must
                            26628 ; 211  |// also change the jump table in parser.asm
                            26629 ; 212  |
                            26630 ; 213  |// Button Message IDs
                            26631 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            26632 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            26633 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            26634 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            26635 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            26636 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            26637 ; 220  |
                            26638 ; 221  |// Mixer Message IDs
                            26639 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            26640 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            26641 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            26642 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            26643 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            26644 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            26645 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            26646 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            26647 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            26648 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            26649 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            26650 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            26651 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            26652 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            26653 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            26654 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            26655 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            26656 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            26657 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            26658 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            26659 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            26660 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            26661 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            26662 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            26663 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            26664 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            26665 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            26666 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            26667 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            26668 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            26669 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            26670 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            26671 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            26672 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            26673 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            26674 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            26675 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            26676 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            26677 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            26678 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            26679 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            26680 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            26681 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            26682 ; 265  |// If you change the mixer message ID's then you must
                            26683 ; 266  |// also change the jump table in mixer.asm
                            26684 ; 267  |#define MIXER_ON 0
                            26685 ; 268  |#define MIXER_OFF 1
                            26686 ; 269  |
                            26687 ; 270  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 442

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26688 ; 271  |// System Message IDs
                            26689 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            26690 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            26691 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            26692 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            26693 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            26694 ; 277  |// If you change the system message ID's then you must
                            26695 ; 278  |// also change the jump table in systemapi.asm
                            26696 ; 279  |
                            26697 ; 280  |// Menu IDs
                            26698 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            26699 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            26700 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            26701 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            26702 ; 285  |//sub parameters for this message:
                            26703 ; 286  |#define RECORDER_START 0
                            26704 ; 287  |#define RECORDER_PAUSE 0x2000
                            26705 ; 288  |#define RECORDER_RESUME 0x4000
                            26706 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            26707 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            26708 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            26709 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            26710 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            26711 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            26712 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            26713 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            26714 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            26715 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            26716 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            26717 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            26718 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            26719 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            26720 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            26721 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            26722 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            26723 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            26724 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            26725 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            26726 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            26727 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            26728 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            26729 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            26730 ; 313  |
                            26731 ; 314  |// Note that other versions of this file have different msg equates.
                            26732 ; 315  |// If you change the system message ID's then you must
                            26733 ; 316  |// also change the jump table in all menu *.asm
                            26734 ; 317  |
                            26735 ; 318  |// LED Message IDs
                            26736 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            26737 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            26738 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            26739 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            26740 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            26741 ; 324  |// If you change the LeD message ID's then you must
                            26742 ; 325  |// also change the jump table in ledapi.asm
                            26743 ; 326  |
                            26744 ; 327  |#if (!defined(REMOVE_FM))
                            26745 ; 328  |// FM Tuner Message IDs
                            26746 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            26747 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            26748 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            26749 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 443

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26750 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            26751 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            26752 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            26753 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            26754 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            26755 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            26756 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            26757 ; 340  |//one parameter--the sensitivity in uV
                            26758 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            26759 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            26760 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            26761 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            26762 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            26763 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            26764 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            26765 ; 348  |#endif
                            26766 ; 349  |
                            26767 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            26768 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            26769 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            26770 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            26771 ; 354  |
                            26772 ; 355  |
                            26773 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            26774 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            26775 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            26776 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            26777 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            26778 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            26779 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            26780 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            26781 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            26782 ; 365  |
                            26783 ; 366  |#if (defined(USE_PLAYLIST3))
                            26784 ; 367  |// Music Library
                            26785 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            26786 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            26787 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            26788 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            26789 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            26790 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            26791 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            26792 ; 375  |
                            26793 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            26794 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            26795 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            26796 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            26797 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            26798 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            26799 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            26800 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            26801 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            26802 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            26803 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            26804 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            26805 ; 388  |
                            26806 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            26807 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            26808 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            26809 ; 392  |
                            26810 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            26811 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 444

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26812 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            26813 ; 396  |
                            26814 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            26815 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            26816 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            26817 ; 400  |
                            26818 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            26819 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            26820 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            26821 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            26822 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            26823 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            26824 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            26825 ; 408  |
                            26826 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            26827 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            26828 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            26829 ; 412  |
                            26830 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            26831 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            26832 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            26833 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            26834 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            26835 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            26836 ; 419  |
                            26837 ; 420  |#if defined(USE_PLAYLIST5)
                            26838 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            26839 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            26840 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            26841 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            26842 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            26843 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            26844 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            26845 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            26846 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            26847 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            26848 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            26849 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            26850 ; 433  |
                            26851 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            26852 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            26853 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            26854 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            26855 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            26856 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            26857 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            26858 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            26859 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            26860 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            26861 ; 444  |// Events
                            26862 ; 445  |// No event
                            26863 ; 446  |#define EVENT_NONE 0x000001   
                            26864 ; 447  |// A message has been posted
                            26865 ; 448  |#define EVENT_MESSAGE 0x000002   
                            26866 ; 449  |// Run if wait time elapsed
                            26867 ; 450  |#define EVENT_TIMER 0x000004   
                            26868 ; 451  |// Run if a button event occured
                            26869 ; 452  |#define EVENT_BUTTON 0x000008   
                            26870 ; 453  |// Run if a background event occured
                            26871 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            26872 ; 455  |// The executive should immediately repeat this module
                            26873 ; 456  |#define EVENT_REPEAT 0x000020   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 445

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26874 ; 457  |// Run the module's init routine
                            26875 ; 458  |#define EVENT_INIT 0x800000   
                            26876 ; 459  |
                            26877 ; 460  |#define EVENT_NONE_BITPOS 0
                            26878 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            26879 ; 462  |#define EVENT_TIMER_BITPOS 2
                            26880 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            26881 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            26882 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            26883 ; 466  |#define EVENT_INIT_BITPOS 23
                            26884 ; 467  |
                            26885 ; 468  |// Parser Message Buffers
                            26886 ; 469  |#define ParserPlayBit 0
                            26887 ; 470  |#define ButtonPressBit 1
                            26888 ; 471  |#define ParserRwndBit 1
                            26889 ; 472  |#define ParserFfwdBit 2
                            26890 ; 473  |
                            26891 ; 474  |//NextSong Message Parameters
                            26892 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            26893 ; 476  |#define NEXT_SONG 2             
                            26894 ; 477  |// ButtonPressBit1 cleared
                            26895 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            26896 ; 479  |// ButtonPressBit1 set
                            26897 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            26898 ; 481  |// NextSong + Ffwd
                            26899 ; 482  |#define NEXT_SONG_FFWD 4          
                            26900 ; 483  |
                            26901 ; 484  |//PrevSong Message Parameters
                            26902 ; 485  |// PrevSong + Stopped
                            26903 ; 486  |#define PREV_SONG 0          
                            26904 ; 487  |// PrevSong + Play
                            26905 ; 488  |#define PREV_SONG_PLAY 1          
                            26906 ; 489  |// PrevSong + Rwnd
                            26907 ; 490  |#define PREV_SONG_RWND 2          
                            26908 ; 491  |
                            26909 ; 492  |
                            26910 ; 493  |
                            26911 ; 494  |
                            26912 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            26913 ; 496  |
                            26914 ; 497  |
                            26915 
                            26917 
                            26918 ; 13   |#include "metadata.h"
                            26919 
                            26921 
                            26922 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            26923 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            26924 ; 3    |//
                            26925 ; 4    |// Filename: metadata.h
                            26926 ; 5    |// Description:
                            26927 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            26928 ; 7    |
                            26929 ; 8    |#ifndef _METADATA_H
                            26930 ; 9    |#define _METADATA_H
                            26931 ; 10   |
                            26932 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            26933 ; 12   |// MetaData definitions
                            26934 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            26935 ; 14   |
                            26936 ; 15   |//#define MMC_CMD59       0x40|59
                            26937 ; 16   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 446

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26938 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            26939 ; 18   |// Meta Data structure definitions
                            26940 ; 19   |///////////////////////////////////////////////////////////////////////////////
                            26941 ; 20   |
                            26942 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            26943 ; 22   |// MetaData definitions
                            26944 ; 23   |
                            26945 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            26946 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            26947 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            26948 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            26949 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            26950 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            26951 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            26952 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            26953 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            26954 ; 33   |
                            26955 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            26956 ; 35   |
                            26957 ; 36   |// VBR
                            26958 ; 37   |#define VBR_NOT_DETERMINED 0
                            26959 ; 38   |#define VBR_TRUE 1
                            26960 ; 39   |
                            26961 ; 40   |#ifndef TITLE_SIZE
                            26962 ; 41   |//#define TITLE_SIZE 30
                            26963 ; 42   |#ifndef USE_PLAYLIST3
                            26964 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            26965 ; 44   |#else
                            26966 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            26967 ; 46   |#endif
                            26968 ; 47   |#endif
                            26969 ; 48   |
                            26970 ; 49   |#ifndef ARTIST_SIZE
                            26971 ; 50   |#ifndef USE_PLAYLIST3
                            26972 ; 51   |//#define ARTIST_SIZE 30
                            26973 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            26974 ; 53   |#else
                            26975 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            26976 ; 55   |#endif
                            26977 ; 56   |#endif
                            26978 ; 57   |
                            26979 ; 58   |#ifndef ALBUM_SIZE
                            26980 ; 59   |#ifndef USE_PLAYLIST3
                            26981 ; 60   |//#define ALBUM_SIZE 30
                            26982 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            26983 ; 62   |#else
                            26984 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            26985 ; 64   |#endif
                            26986 ; 65   |#endif
                            26987 ; 66   |
                            26988 ; 67   |#ifdef USE_PLAYLIST3
                            26989 ; 68   |#ifndef GENRE_SIZE
                            26990 ; 69   |#define GENRE_SIZE 20
                            26991 ; 70   |#endif
                            26992 ; 71   |
                            26993 ; 72   |#ifndef YEAR_SIZE
                            26994 ; 73   |#define YEAR_SIZE 8
                            26995 ; 74   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 447

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26996 ; 75   |
                            26997 ; 76   |#ifndef TRACKNUM_SIZE
                            26998 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
                            26999 ; 78   |#endif
                            27000 ; 79   |
                            27001 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            27002 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            27003 ; 82   |#endif
                            27004 ; 83   |
                            27005 ; 84   |#define XING_TOC_SIZE   100
                            27006 ; 85   |#if MTP_BUILD
                            27007 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            27008 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            27009 ; 88   |#define VBR_TOC_SIZE    2
                            27010 ; 89   |#else
                            27011 ; 90   |#define VBR_TOC_SIZE    200
                            27012 ; 91   |#endif
                            27013 ; 92   |
                            27014 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            27015 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            27016 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            27017 ; 96   |#ifdef USE_PLAYLIST3
                            27018 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            27019 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            27020 ; 99   |extern WORD g_wSongTrackNum;
                            27021 ; 100  |#endif
                            27022 ; 101  |
                            27023 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            27024 ; 103  |
                            27025 ; 104  |typedef struct {
                            27026 ; 105  |    WORD        iTitleBufferLength;
                            27027 ; 106  |        UCS3       *wTitle;        // Title of Song
                            27028 ; 107  |    WORD        iArtistBufferLength;
                            27029 ; 108  |    UCS3       *wArtist;
                            27030 ; 109  |    WORD        iAlbumBufferLength;
                            27031 ; 110  |    UCS3       *wAlbum;
                            27032 ; 111  |#ifdef USE_PLAYLIST3
                            27033 ; 112  |    WORD        iGenreBufferLength;
                            27034 ; 113  |    UCS3       *wGenre;
                            27035 ; 114  |    WORD        iYearBufferLength;
                            27036 ; 115  |    UCS3       *wYear;
                            27037 ; 116  |    WORD        wTrackNum;
                            27038 ; 117  |#endif
                            27039 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            27040 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            27041 ; 120  |        WORD       wNumChannels;
                            27042 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            27043 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            27044 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            27045 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            27046 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            27047 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            27048 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            27049 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            27050 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            27051 ; 130  |} FILE_META_DATA;
                            27052 ; 131  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 448

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27053 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            27054 ; 133  |#define UNKNOWN_TYPE   0
                            27055 ; 134  |#define MP3_TYPE       1
                            27056 ; 135  |#define WMA_TYPE       2
                            27057 ; 136  |#define AAC_TYPE       4
                            27058 ; 137  |#define IMA_ADPCM_TYPE 8
                            27059 ; 138  |#define MS_ADPCM_TYPE  16
                            27060 ; 139  |#define PCM_WAV_TYPE   32
                            27061 ; 140  |#define ASF_TYPE       64
                            27062 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            27063 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            27064 ; 143  |
                            27065 ; 144  |#define SMV_ADPCM_TYPE 512
                            27066 ; 145  |
                            27067 ; 146  |
                            27068 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            27069 ; 148  |// Sample rates
                            27070 ; 149  |#ifdef WOW
                            27071 ; 150  |#define SR_48KHZ        48000
                            27072 ; 151  |#define SR_44KHZ        44100
                            27073 ; 152  |#define SR_32KHZ        32000
                            27074 ; 153  |#define SR_24KHZ        24000
                            27075 ; 154  |#define SR_22KHZ        22050
                            27076 ; 155  |#define SR_16KHZ        16000
                            27077 ; 156  |#define SR_12KHZ        12000
                            27078 ; 157  |#define SR_11KHZ        11025
                            27079 ; 158  |#define SR_8KHZ          8000
                            27080 ; 159  |#endif
                            27081 ; 160  |
                            27082 ; 161  |
                            27083 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            27084 ; 163  |// MetaData prototypes
                            27085 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            27086 ; 165  |
                            27087 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            27088 ; 167  |#ifdef USE_PLAYLIST3
                            27089 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            27090 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            27091 ; 170  |#endif
                            27092 ; 171  |
                            27093 ; 172  |#endif // #ifndef _METADATA_H
                            27094 
                            27096 
                            27097 ; 14   |
                            27098 ; 15   |
                            27099 ; 16   |// Menu message, MUST check with menus.h to avoid duplicate
                            27100 ; 17   |// Change the menu message and timer value to match your project
                            27101 ; 18   |//#define MENU_MSG_LYRICS_UPDATE                MENU_LAST_MSG_ID+8              // moved i
                                  nto msgequ.inc
                            27102 ; 19   |#define TIMER_LYRICS_UPDATE                     9
                            27103 ; 20   |/////////////////////////////////////////////////////////////////
                            27104 ; 21   |
                            27105 ; 22   |#define SLT                                     ('S'|('L'<<8)|('T'<<16))        // V2.2 fr
                                  ame identifiers
                            27106 ; 23   |#define SYLT                            ('Y'|('L'<<8)|('T'<<16))        // V2.3 and V2.4 f
                                  rame identifiers
                            27107 ; 24   |#define MAX_LYRICS_STRING       100             // Max. number of characters per lyrics in
                                  cluding terminate zero
                            27108 ; 25   |#define LYRICS_ROW_BUF_SIZE     ((LCD_X_SIZE/4)+1)
                            27109 ; 26   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 449

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27110 ; 27   |// ASF Header Extension Object
                            27111 ; 28   |#define ASF_HEADER_EXTENSION_GUID_0             0xbf03b5
                            27112 ; 29   |#define ASF_HEADER_EXTENSION_GUID_1             0xa92e5f
                            27113 ; 30   |#define ASF_HEADER_EXTENSION_GUID_2             0x8e11cf
                            27114 ; 31   |#define ASF_HEADER_EXTENSION_GUID_3             0xc000e3
                            27115 ; 32   |#define ASF_HEADER_EXTENSION_GUID_4             0x53200c
                            27116 ; 33   |#define ASF_HEADER_EXTENSION_GUID_5             0x000065
                            27117 ; 34   |
                            27118 ; 35   |// ASF Reserved 1
                            27119 ; 36   |#define ASF_RESERVED_1_GUID_0                   0xd3d211
                            27120 ; 37   |#define ASF_RESERVED_1_GUID_1                   0xa9baab
                            27121 ; 38   |#define ASF_RESERVED_1_GUID_2                   0x8e11cf
                            27122 ; 39   |#define ASF_RESERVED_1_GUID_3                   0xc000e6
                            27123 ; 40   |#define ASF_RESERVED_1_GUID_4                   0x53200c
                            27124 ; 41   |#define ASF_RESERVED_1_GUID_5                   0x000065
                            27125 ; 42   |
                            27126 ; 43   |// ASF Metadata Library Object
                            27127 ; 44   |#define ASF_METADATA_LIBRARY_GUID_0             0x231c94
                            27128 ; 45   |#define ASF_METADATA_LIBRARY_GUID_1             0x949844
                            27129 ; 46   |#define ASF_METADATA_LIBRARY_GUID_2             0xa149d1
                            27130 ; 47   |#define ASF_METADATA_LIBRARY_GUID_3             0x131d41
                            27131 ; 48   |#define ASF_METADATA_LIBRARY_GUID_4             0x70454e
                            27132 ; 49   |#define ASF_METADATA_LIBRARY_GUID_5             0x000054
                            27133 ; 50   |
                            27134 ; 51   |// Data structure for lyrics library
                            27135 ; 52   |typedef struct {
                            27136 ; 53   |        WORD    iTitleBufferLength;
                            27137 ; 54   |        UCS3    *wTitle;
                            27138 ; 55   |        WORD    iArtistBufferLength;
                            27139 ; 56   |        UCS3    *wArtist;
                            27140 ; 57   |        WORD    iAlbumBufferLength;
                            27141 ; 58   |        UCS3    *wAlbum;
                            27142 ; 59   |        DWORD   dwNumBytes;
                            27143 ; 60   |} LYRICS_FILE_META_DATA;
                            27144 ; 61   |
                            27145 ; 62   |// Function Prototypes
                            27146 ; 63   |RETCODE _reentrant Id3V2LyricsReadFrame(INT iHandle, WORD uFrameSize, INT *ptr);
                            27147 ; 64   |RETCODE _reentrant Mp3MetaDataReadLyrics3(INT iHandle,INT iIgnored, INT *pMetaData);
                            27148 ; 65   |RETCODE _reentrant Mp3MetaDataReadLRC(INT iIgnored1,INT iIgnored2, INT *pMetaData);
                            27149 ; 66   |RETCODE _reentrant WMALyricsReadFrame(INT iHandle, WORD uFrameSize, INT *ptr);
                            27150 ; 67   |RETCODE _reentrant LyricsInit(INT a, INT b, INT *c);
                            27151 ; 68   |RETCODE _reentrant LyricsStart(INT a, INT b, INT *c);
                            27152 ; 69   |RETCODE _reentrant LyricsPause(INT a, INT b, INT *c);
                            27153 ; 70   |RETCODE _reentrant LyricsGetNext(INT a, INT b, INT *c);
                            27154 ; 71   |RETCODE _reentrant LyricsStop(INT a, INT b, INT *c);
                            27155 ; 72   |RETCODE _reentrant LyricsIsValid(void);
                            27156 ; 73   |RETCODE _reentrant LyricsSkipping(INT a, INT b, INT *c);
                            27157 ; 74   |RETCODE _reentrant LyricsGetNextLyricsTime(INT a, INT b, INT *pTime);
                            27158 ; 75   |DWORD _reentrant LyricsGetFirstLyricsTime(void);
                            27159 ; 76   |
                            27160 ; 77   |extern UCS3 _X * _X     g_pSongLyrics;
                            27161 ; 78   |
                            27162 ; 79   |#endif
                            27163 
                            27165 
                            27166 ; 47   |#endif
                            27167 ; 48   |
                            27168 ; 49   |typedef unsigned int   U24;
                            27169 ; 50   |
                            27170 ; 51   |#if defined CLCD && BACKLIGHT && JANUS && !(BATTERY_TYPE_LI_ION)
                            27171 ; 52   |#include "lowresolutionadc.h"
                            27172 ; 53   |#define WMA_LOW_BATTERY_THRESHOLD   1150    //1150 mV
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 450

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27173 ; 54   |BOOL bWMALowBattery = FALSE;
                            27174 ; 55   |#endif
                            27175 ; 56   |
                            27176 ; 57   |#ifdef PLAYER_STRESS
                            27177 ; 58   |#include "playmodemenu.h"
                            27178 ; 59   |//#define REBOOT_COUNTDOWN_MS (30*1000L) //30*1000 gives 30 seconds until it reboots. for 
                                  development
                            27179 ; 60   |#define REBOOT_COUNTDOWN_MS (6*60*60*1000L) //6 Hours
                            27180 ; 61   |extern INT  g_iNumberOfResourceDriveRefreshes; // defined in restoredrivefrombackup.c
                            27181 ; 62   |extern INT _Y g_iSysSaveSettingsDone;
                            27182 ; 63   |extern _asmfunc void SysSaveSettings(void);
                            27183 ; 64   |#endif
                            27184 ; 65   |
                            27185 ; 66   |#ifdef JANUS
                            27186 ; 67   |extern int CleanDataStoreFlag;
                            27187 ; 68   |#endif
                            27188 ; 69   |#ifdef USE_PLAYLIST5
                            27189 ; 70   |extern BOOL g_bLastDisplay;
                            27190 ; 71   |extern BOOL g_bLastDisplaySongCnt;
                            27191 ; 72   |
                            27192 ; 73   |
                            27193 ; 74   |extern BOOL g_bWait;
                            27194 ; 75   |#endif
                            27195 ; 76   |
                            27196 ; 77   |#ifdef USE_PLAYLIST2
                            27197 ; 78   |#ifdef AUDIBLE
                            27198 ; 79   |extern BOOL g_bStartOfList;
                            27199 ; 80   |#endif
                            27200 ; 81   |#endif
                            27201 ; 82   |
                            27202 ; 83   |/////////////////////////////////////////////////////////////////////////////////////////
                            27203 ; 84   |//
                            27204 ; 85   |//>  Name:          int _reentrant MusicMenu(int a, int b, int *pPtr)
                            27205 ; 86   |//
                            27206 ; 87   |//   Type:          Function (user menu)
                            27207 ; 88   |//
                            27208 ; 89   |//   Description:   This function is the music menu
                            27209 ; 90   |//
                            27210 ; 91   |//   Inputs:        none used.
                            27211 ; 92   |//
                            27212 ; 93   |//   Outputs:       value of which menu to return to
                            27213 ; 94   |//
                            27214 ; 95   |//   Notes:         This function handles the music menu.  It loops until a reason
                            27215 ; 96   |//                  to exit is reached (PH_STOP held long enough will return MENU_EXIT, an
                                  d
                            27216 ; 97   |//                  PR_MENU will return MENU_MAIN)
                            27217 ; 98   |//
                            27218 ; 99   |//                  The basic loop is...
                            27219 ; 100  |//
                            27220 ; 101  |//                  while (not done)
                            27221 ; 102  |//                  {
                            27222 ; 103  |//                      Update display if necessary
                            27223 ; 104  |//                      Wait for event
                            27224 ; 105  |//                      Pass event to player state handler
                            27225 ; 106  |//                      handle event locally
                            27226 ; 107  |//                  }
                            27227 ; 108  |//
                            27228 ; 109  |//                  Sometimes an event may be handled entirely in the player state handler
                                  ,
                            27229 ; 110  |//                  sometimes entirely locally, sometimes in both places.
                            27230 ; 111  |//<
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 451

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27231 ; 112  |//////////////////////////////////////////////////////////////////////////////////////////
                                  
                            27232 ; 113  |int _reentrant MusicMenu(int a, int b, int *pPtr)
                            27233 ; 114  |{
                            27234 
P:0000                      27235         org     p,".ptextmusicmenu":
                            27242 FMusicMenu:
P:0000 055F7C         2    227243         movec   ssh,y:(r7)+
P:0001 3F0500         2    427246         move    #5,n7
P:0002 000000         2    627247         nop
P:0003 204F00         2    827248         move    (r7)+n7
                            27315 
                            27316 ; 115  |#ifdef PLAYER_STRESS
                            27317 ; 116  |        int iRefreshFlag = 0;
                            27318 ; 117  |#endif
                            27319 ; 118  |        //      SGTL-HK 28-10-2004
                            27320 ; 119  |#define DEPLAY_LONG_DIRECTORY_NAME
                            27321 ; 120  |
                            27322 ; 121  |        union DisplayHints DisplayHint;
                            27323 ; 122  |
                            27324 ; 123  |        INT  iCurrentSong= -1;
                            27325 ; 124  |        INT  iEvent;
                            27326 ; 125  |        BOOL bDone = FALSE;
                            27327 
P:0004 260000         2   1027329         move    #0,y0
P:0005 270000         2   1227330         move    #0,y1
P:0006 77F400 FFFFFC  3   1527332         move    #-4,n7
P:0008 000000         2   1727333         nop
P:0009 4F6F00         4   2127334         move    y1,y:(r7+n7)
                            27341 
                            27342 ; 126  |        INT  iNewMenu = MENU_MAIN;
                            27343 ; 127  |        BOOL bSendToPlayerStateMachine = FALSE;
                            27344 ; 128  |#ifdef JPEG_ALBUM_ART
                            27345 ; 129  |        BOOL    bDecodeProgress = FALSE;
                            27346 ; 130  |#endif
                            27347 ; 131  |#ifdef USE_PLAYLIST5
                            27348 ; 132  |    BOOL bLastDisplaySongCnt = FALSE;
                            27349 ; 133  |#endif
                            27350 ; 134  |        // this is required to get the message into the playerstatemachine
                            27351 ; 135  |        // casted to avoid pointer mismatch warnings
                            27352 ; 136  |        pPtr = (int *) &gEventInfo;
                            27353 
P:000A 66F400 rrrrrr  3   2427355         move    #FgEventInfo,r6
P:000C 77F400 FFFFFD  3   2727358         move    #-3,n7
P:000E 000000         2   2927359         nop
P:000F 6E6F00         4   3327360         move    r6,y:(r7+n7)
                            27363 
                            27364 ; 137  |
                            27365 ; 138  |        a;b;//here to prevent parameter not used messages.
                            27366 ; 139  |
                            27367 ; 140  |        //set our current menu
                            27368 ; 141  |        g_iCurrentMenu = MENU_MUSIC;
                            27369 
P:0010 4E7000 rrrrrr  3   3627371         move    y0,y:Fg_iCurrentMenu
                            27372 
                            27373 ; 142  |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                            27374 ; 143  |        g_MenuFlags.MENU_FLAG_RETURN_TO_MUSIC = FALSE;
                            27375 
P:0012 0A7043 rrrrrr  6   4227377         bclr    #3,y:Fg_MenuFlags
                            27378 
                            27379 ; 144  |#endif  // #if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                            27380 ; 145  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 452

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27381 ; 146  |#ifndef USE_PLAYLIST3
                            27382 ; 147  |        if(Playlist_GetPlaySet() != PLAYSET_MUSIC)
                            27383 ; 148  |        {   //sdk2.1 (i.e. if currently not in music mode.)
                            27384 ; 149  |                //initialize the music player state machine
                            27385 ; 150  |                ChangePlaySet(PLAYSET_MUSIC);
                            27386 ; 151  |        }
                            27387 ; 152  |#endif  // #ifdef USE_PLAYLIST3
                            27388 ; 153  |
                            27389 ; 154  |        SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK, InitPlayerStateMachine,0,0,0);
                            27390 
P:0014 200059         2   4427392         tfr     y0,b
P:0015 3C0000         2   4627394         move    #0,n4
P:0016 56F400 000011  3   4927395         move    #>17,a
P:0018 239400         2   5127397         move    n4,r4
P:0019 240000         2   5327398         move    #0,x0
P:001A 60F400 rrrrrr  3   5627399         move    #FInitPlayerStateMachine,r0
P:001C 0BF080 rrrrrr  6   6227400         jsr     SysCallFunction
                            27401 
                            27402 ; 155  |#ifdef USE_PLAYLIST3
                            27403 ; 156  |        SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK, ML_browsing_app_init,0,0,0);
                            27404 
P:001E 20001B         2   6427406         clr     b   
P:001F 56F400 000011  3   6727407         move    #>17,a
P:0021 340000         2   6927408         move    #0,r4
P:0022 240000         2   7127409         move    #0,x0
P:0023 60F400 rrrrrr  3   7427410         move    #FML_browsing_app_init,r0
P:0025 0BF080 rrrrrr  6   8027411         jsr     SysCallFunction
                            27412 
                            27413 ; 157  |#endif
                            27414 ; 158  |
                            27415 ; 159  |#ifdef SYNC_LYRICS
                            27416 ; 160  |        if (g_iPlayerState == DECODER_PLAYING)
                            27417 
P:0027 57F000 rrrrrr  3   8327419         move    x:Fg_iPlayerState,b
P:0029 44F400 001000  3   8627420         move    #$1000,x0
P:002B 20004D         2   8827421         cmp     x0,b
P:002C 0AF0A2 rrrrrr  6   9427422         jne     L85
                            27423 
                            27424 ; 161  |                SysCallFunction(RSRC_LYRICS_API_CODEBANK,LyricsStart,0,0,0);
                            27425 
P:002E 20001B         2   9627427         clr     b   
P:002F 340000         2   9827428         move    #0,r4
P:0030 240000         2  10027429         move    #0,x0
P:0031 60F400 rrrrrr  3  10327430         move    #FLyricsStart,r0
P:0033 56F400 0001F1  3  10627431         move    #$1F1,a
P:0035 0BF080 rrrrrr  6  11227432         jsr     SysCallFunction
                            27433 
                            27434 ; 162  |#endif
                            27435 ; 163  |        //***** Moved from mainmenu.c
                            27436 ; 164  |        SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_ANIMATE,0,100,MENU_MSG_ANIMATE);
                            27437 
P:0037 270000         2  11427439 L85:    move    #0,y1
P:0038 46F400 060016  3  11727440         move    #393238,y0
P:003A 290600         2  11927441         move    #6,b0
P:003B 44F400 090001  3  12227442         move    #589825,x0
P:003D 200013         2  12427443         clr     a   
P:003E 2D6400         2  12627444         move    #100,b1
P:003F 4E5F00         2  12827445         move    y0,y:(r7)+
P:0040 5D5F00         2  13027447         move    b1,y:(r7)+
P:0041 5C5F00         2  13227449         move    a1,y:(r7)+
P:0042 4F5F00         2  13427451         move    y1,y:(r7)+
P:0043 4C5F00         2  13627453         move    x0,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 453

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0044 595F00         2  13827455         move    b0,y:(r7)+
P:0045 0BF080 rrrrrr  6  14427457         jsr     FSysPostMessage
P:0047 3F0600         2  14627458         move    #6,n7
P:0048 000000         2  14827459         nop
P:0049 204700         2  15027460         move    (r7)-n7
                            27462 
                            27463 ; 165  |
                            27464 ; 166  |        #ifdef PLAYER_STRESS
                            27465 ; 167  |        {
                            27466 ; 168  |           int button = PR_PLAY;
                            27467 ; 169  |           SysCallFunction(RSRC_PLAYMODE_MENU_CODE_BANK,SendPlayMode,PM_REPEATALL,0,0);
                            27468 ; 170  |           SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlayerStateMachine,EVEN
                                  T_BUTTON,0,&button);
                            27469 ; 171  |        }
                            27470 ; 172  |        #endif
                            27471 ; 173  |
                            27472 ; 174  |#ifdef USE_PLAYLIST5
                            27473 ; 175  |#ifdef SYNC_LYRICS
                            27474 ; 176  |        DisplayHint.I = MUSIC_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            27475 ; 177  |        DisplayHint.I &= ~((WORD)(1<<DISPLAY_SONGARTISTALBUM_BITPOS));
                            27476 ; 178  |        DisplayHint.I &= ~((WORD)(1<<DISPLAY_SONGTITLE_BITPOS));
                            27477 ; 179  |        SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,DisplayHint.I,1,0);
                            27478 ; 180  |        DisplayHint.I = MUSIC_MENU_DISPLAY_ALL;
                            27479 ; 181  |#else
                            27480 ; 182  |        //Lets initially display all & clear the screen
                            27481 ; 183  |        DisplayHint.I = MUSIC_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            27482 ; 184  |#endif
                            27483 ; 185  |
                            27484 ; 186  |        g_bWait = TRUE;
                            27485 ; 187  |#else
                            27486 ; 188  |        //Lets initially display all & clear the screen
                            27487 ; 189  |        DisplayHint.I = MUSIC_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            27488 
P:004A 57F400 77FF01  3  15327490         move    #7864065,b
P:004C 77F400 FFFFFB  3  15627491         move    #-5,n7
P:004E 000000         2  15827492         nop
P:004F 5D6F00         4  16227493         move    b1,y:(r7+n7)
                            27494 
                            27495 ; 190  |#endif  //#ifdef USE_PLAYLIST5  
                            27496 ; 191  |        while(!bDone)
                            27497 
P:0050 0AF080 rrrrrr  6  16827499         jmp     L124
                            27500 
                            27501 ; 192  |        {
                            27502 ; 193  |
                            27503 ; 194  |                //keep only display hints we're interested in displaying in this menu.
                            27504 ; 195  |                DisplayHint.I &= (MUSIC_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR_DISPLAY_BITPOS)
                                  );
                            27505 
P:0052 77F400 FFFFFB  3  17127507 L86:    move    #-5,n7
P:0054 000000         2  17327508         nop
P:0055 5FEF00         4  17727509         move    y:(r7+n7),b
P:0056 46F400 77FF01  3  18027510         move    #7864065,y0
P:0058 20005E         2  18227511         and     y0,b
P:0059 5D6F00         4  18627512         move    b1,y:(r7+n7)
                            27513 
                            27514 ; 196  |#ifdef JPEG_ALBUM_ART
                            27515 ; 197  |        if(g_iSeeking != SEEK_NONE)
                            27516 ; 198  |        {   DisplayHint.I &= ~(1<<DISPLAY_ALBUMART_BITPOS);
                            27517 ; 199  |        }
                            27518 ; 200  |#endif
                            27519 ; 201  |#ifdef USE_PLAYLIST5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 454

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27520 ; 202  |        if(!g_PL5_Playback.foundall)
                            27521 ; 203  |        {
                            27522 ; 204  |                DisplayHint.I |= 1<<DISPLAY_CURRENTTRACK_BITPOS;
                            27523 ; 205  |                DisplayHint.I |= 1<<DISPLAY_SONGARTISTALBUM_BITPOS;
                            27524 ; 206  |                g_bLastDisplaySongCnt = TRUE;
                            27525 ; 207  |        }
                            27526 ; 208  |        else if(g_bLastDisplaySongCnt == TRUE)
                            27527 ; 209  |        {
                            27528 ; 210  |                DisplayHint.I |= 1<<DISPLAY_CURRENTTRACK_BITPOS;
                            27529 ; 211  |                DisplayHint.I |= 1<<DISPLAY_SONGARTISTALBUM_BITPOS;
                            27530 ; 212  |                g_bLastDisplaySongCnt = FALSE;
                            27531 ; 213  |        }
                            27532 ; 214  |#endif
                            27533 ; 215  |                iEvent = SysWaitOnEvent(EVENT_MESSAGE|EVENT_BUTTON,&gEventInfo.msg, Displa
                                  yHint.I? 1 : -1);
                            27534 
P:005A 2B0000         2  18827536         move    #0,b2
P:005B 20000B         2  19027537         tst     b
P:005C 57F400 000001  3  19327538         move    #>1,b
P:005E 0AF0A2 rrrrrr  6  19927539         jne     L127
P:0060 57F400 FFFFFF  3  20227540         move    #>-1,b
P:0062 60F400 rrrrrr  3  20527541 L127:   move    #FgEventInfo,r0
P:0064 56F400 00000A  3  20827542         move    #>10,a
P:0066 0BF080 rrrrrr  6  21427543         jsr     SysWaitOnEvent
                            27545 
                            27546 ; 216  |
                            27547 ; 217  |                //Lets assume we do want to send all these to the player state machine
                            27548 ; 218  |                bSendToPlayerStateMachine = TRUE;
                            27549 
P:0068 47F400 000001  3  21727551         move    #>1,y1
                            27553 
                            27554 ; 219  |
                            27555 ; 220  |                switch(iEvent)
                            27556 
P:006A 200009         2  21927558         tfr     a,b
P:006B 77F400 FFFFFE  3  22227559         move    #-2,n7
P:006D 000000         2  22427560         nop
P:006E 5F6F00         4  22827561         move    b,y:(r7+n7)
P:006F 46F400 000002  3  23127562         move    #>2,y0
P:0071 46F45D 000008  3  23427563         cmp     y0,b    #>8,y0
P:0073 0AF0AA rrrrrr  6  24027564         jeq     L89
P:0075 46F45D 000004  3  24327565         cmp     y0,b    #>4,y0
P:0077 0AF0AA rrrrrr  6  24927566         jeq     L101
P:0079 20005D         2  25127567         cmp     y0,b
P:007A 0AF0A2 rrrrrr  6  25727568         jne     L122
                            27569 
                            27570 ; 221  |                {
                            27571 ; 222  |                case EVENT_TIMER:
                            27572 ; 223  |                        //we've gotten a timeout event, so we've processed all our other e
                                  vents and
                            27573 ; 224  |                        //should update the display
                            27574 ; 225  |                        if(DisplayHint.I)
                            27575 
P:007C 77F400 FFFFFB  3  26027577         move    #-5,n7
P:007E 000000         2  26227578         nop
P:007F 5FEF00         4  26627579         move    y:(r7+n7),b
P:0080 2B0000         2  26827580         move    #0,b2
P:0081 20000B         2  27027581         tst     b
P:0082 0AF0AA rrrrrr  6  27627582         jeq     L88
                            27583 
                            27584 ; 226  |                        {
                            27585 ; 227  |#ifdef USE_PLAYLIST2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 455

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27586 ; 228  |#ifdef AUDIBLE
                            27587 ; 229  |                                if(g_bStartOfList)
                            27588 ; 230  |                                {
                            27589 ; 231  |                                        SysWaitOnEvent(0,0,0);
                            27590 ; 232  |                                        g_bStartOfList = FALSE;
                            27591 ; 233  |                                }
                            27592 ; 234  |#endif
                            27593 ; 235  |#endif
                            27594 ; 236  |                                SysCallFunction(RSRC_DISPLAY_CODE_BANK,RefreshDisplay,Disp
                                  layHint.I,1,0);
                            27595 
P:0084 340000         2  27827597         move    #0,r4
P:0085 20E400         2  28027598         move    y1,x0
P:0086 60F400 rrrrrr  3  28327599         move    #FRefreshDisplay,r0
P:0088 56F400 000022  3  28627600         move    #>34,a
P:008A 21AF00         2  28827601         move    b1,b
P:008B 0BF080 rrrrrr  6  29427602         jsr     SysCallFunction
                            27604 
                            27605 ; 237  |                        }
                            27606 ; 238  |                        DisplayHint.I = 0;//clear out the bits
                            27607 
P:008D 20001B         2  29627609 L88:    clr     b   
P:008E 77F400 FFFFFB  3  29927610         move    #-5,n7
P:0090 000000         2  30127611         nop
P:0091 5D6F00         4  30527612         move    b1,y:(r7+n7)
                            27613 
                            27614 ; 239  |                        bSendToPlayerStateMachine = FALSE;//don't need to send this to the
                                   player state machine
                            27615 
P:0092 0AF080 rrrrrr  6  31127617         jmp     L116
                            27618 
                            27619 ; 240  |                #ifdef PLAYER_STRESS
                            27620 ; 241  |                    if(iRefreshFlag == 0) // only post this message on first timer event
                            27621 ; 242  |                    {   iRefreshFlag = 1;
                            27622 ; 243  |                        SysPostMessage(7,LCD_PRINT_NUMBER,40,16,g_iNumberOfResourceDriveRe
                                  freshes,3,ZERO_CHAR);
                            27623 ; 244  |                    }
                            27624 ; 245  |                #endif
                            27625 ; 246  |                        break;
                            27626 ; 247  |                case EVENT_MESSAGE:
                            27627 ; 248  |                        switch(gEventInfo.Message.wMsgCommand)
                            27628 
                            27630 L89:
P:0094 5EF000 rrrrrr  3  31427632         move    y:FgEventInfo+1,a
P:0096 57F400 060013  3  31727633         move    #393235,b
P:0098 2A0000         2  31927634         move    #0,a2
P:0099 57F405 060016  3  32227635         cmp     b,a     #393238,b
P:009B 0AF0AA rrrrrr  6  32827636         jeq     L91
P:009D 57F405 060012  3  33127637         cmp     b,a     #393234,b
P:009F 0AF0AA rrrrrr  6  33727638         jeq     L95
P:00A1 200005         2  33927639         cmp     b,a
P:00A2 0AF0A2 rrrrrr  6  34527640         jne     L122
                            27641 
                            27642 ; 249  |                        {
                            27643 ; 250  |#ifdef SYNC_LYRICS
                            27644 ; 251  |                case MENU_MSG_LYRICS_SYNC_AB:           // Song arrived B position and Lyr
                                  ics have to re-sync. to A
                            27645 ; 252  |                        SysWaitOnEvent(0,0,100);
                            27646 
P:00A4 300000         2  34727648         move    #0,r0
P:00A5 200013         2  34927649         clr     a   
P:00A6 57F400 000064  3  35227650         move    #>100,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 456

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00A8 0BF080 rrrrrr  6  35827651         jsr     SysWaitOnEvent
                            27653 
                            27654 ; 253  |                        SysCallFunction(RSRC_LYRICS_API_CODEBANK,LyricsStart,0,0,0);
                            27655 
P:00AA 20001B         2  36027657         clr     b   
P:00AB 340000         2  36227658         move    #0,r4
P:00AC 240000         2  36427659         move    #0,x0
P:00AD 60F400 rrrrrr  3  36727660         move    #FLyricsStart,r0
P:00AF 56F400 0001F1  3  37027661         move    #$1F1,a
P:00B1 0BF080 rrrrrr  6  37627662         jsr     SysCallFunction
                            27663 
                            27664 ; 254  |                        bSendToPlayerStateMachine = FALSE;
                            27665 
P:00B3 0AF080 rrrrrr  6  38227667         jmp     L116
                            27668 
                            27669 ; 255  |                        break;
                            27670 ; 256  |
                            27671 ; 257  |                case MENU_MSG_LYRICS_UPDATE:            // It's time to display sycn. lyri
                                  cs.
                            27672 ; 258  |                        SysPostMessage(3,SOFT_TIMER_KILL_TIMER,TIMER_ANIMATE);
                            27673 
P:00B5 20001B         2  38427675 L91:    clr     b   
P:00B6 5D5F00         2  38627676         move    b1,y:(r7)+
P:00B7 46F400 090002  3  38927678         move    #589826,y0
P:00B9 4E5F00         2  39127679         move    y0,y:(r7)+
P:00BA 290300         2  39327681         move    #3,b0
P:00BB 595F00         2  39527682         move    b0,y:(r7)+
P:00BC 0BF080 rrrrrr  6  40127684         jsr     FSysPostMessage
P:00BE 3F0300         2  40327685         move    #3,n7
P:00BF 000000         2  40527686         nop
P:00C0 204700         2  40727687         move    (r7)-n7
                            27689 
                            27690 ; 259  |                        SysWaitOnEvent(0,0,0);// Let system process SOFT_TIMER_KILL_TIMER 
                                  message
                            27691 
P:00C1 20001B         2  40927693         clr     b   
P:00C2 200013         2  41127694         clr     a   
P:00C3 21B000         2  41327695         move    b1,r0
P:00C4 0BF080 rrrrrr  6  41927696         jsr     SysWaitOnEvent
P:00C6 300000         2  42127697         move    #0,r0
P:00C7 20001B         2  42327698         clr     b   
P:00C8 56F400 000001  3  42627699         move    #>1,a
                            27700 
                            27701 ; 260  |                        if (DisplaySongLyrics(1,0,0) == TRUE)
                            27702 
P:00CA 0BF080 rrrrrr  6  43227704         jsr     FDisplaySongLyrics
P:00CC 47F400 000001  3  43527705         move    #>1,y1
P:00CE 200075         2  43727706         cmp     y1,a
P:00CF 45F400 77FF00  3  44027707         move    #$77FF00,x1
P:00D1 0AF0A2 rrrrrr  6  44627708         jne     L92
                            27709 
                            27710 ; 261  |                        {
                            27711 ; 262  |#ifdef CLCD
                            27712 ; 263  |                                DisplayHint.I &= ~((WORD)(1<<DISPLAY_SONGARTISTALBUM_BITPO
                                  S));
                            27713 ; 264  |#else
                            27714 ; 265  |                                DisplayHint.I &= ~((WORD)((1<<DISPLAY_SONGARTISTALBUM_BITP
                                  OS)|(1<<DISPLAY_SONGTITLE_BITPOS)));
                            27715 
P:00D3 77F400 FFFFFB  3  44927717         move    #-5,n7
P:00D5 000000         2  45127718         nop
P:00D6 0A6F4F         6  45727719         bclr    #15,y:(r7+n7)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 457

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00D7 0A6F50         6  46327720         bclr    #16,y:(r7+n7)
                            27721 
                            27722 ; 266  |#endif
                            27723 ; 267  |                        }
                            27724 
P:00D8 0AF080 rrrrrr  6  46927726         jmp     L94
                            27727 
                            27728 ; 268  |                        else
                            27729 ; 269  |                        {
                            27730 ; 270  |                            DisplayHint.I |= MUSIC_MENU_DISPLAY_ALL;
                            27731 
P:00DA 77F400 FFFFFB  3  47227733 L92:    move    #-5,n7
P:00DC 000000         2  47427734         nop
P:00DD 5FEF00         4  47827735         move    y:(r7+n7),b
P:00DE 20006A         2  48027736         or      x1,b
P:00DF 5D6F00         4  48427737         move    b1,y:(r7+n7)
                            27738 
                            27739 ; 271  |                            if(g_iSeeking == SEEK_NONE)
                            27740 
P:00E0 56F000 rrrrrr  3  48727742         move    x:Fg_iSeeking,a
P:00E2 200003         2  48927743         tst     a
P:00E3 0AF0A2 rrrrrr  6  49527744         jne     L94
                            27745 
                            27746 ; 272  |                            {   DisplayHint.I |= (1<<DISPLAY_CLEAR_DISPLAY_BITPOS);
                            27747 
P:00E5 0ACD60         4  49927749         bset    #0,b1
P:00E6 5D6F00         4  50327750         move    b1,y:(r7+n7)
                            27751 
                            27752 ; 273  |                            }
                            27753 ; 274  |                        }
                            27754 ; 275  |                        SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_ANIMATE,0,100,MENU_MSG
                                  _ANIMATE);
                            27755 
P:00E7 270000         2  50527757 L94:    move    #0,y1
P:00E8 55F400 060016  3  50827758         move    #393238,b1
P:00EA 290600         2  51027759         move    #6,b0
P:00EB 46F400 090001  3  51327760         move    #589825,y0
P:00ED 200013         2  51527761         clr     a   
P:00EE 44F400 000064  3  51827762         move    #>100,x0
P:00F0 5D5F00         2  52027763         move    b1,y:(r7)+
P:00F1 4C5F00         2  52227765         move    x0,y:(r7)+
P:00F2 5C5F00         2  52427767         move    a1,y:(r7)+
P:00F3 4F5F00         2  52627769         move    y1,y:(r7)+
P:00F4 4E5F00         2  52827771         move    y0,y:(r7)+
P:00F5 595F00         2  53027773         move    b0,y:(r7)+
P:00F6 0BF080 rrrrrr  6  53627775         jsr     FSysPostMessage
P:00F8 3F0600         2  53827776         move    #6,n7
P:00F9 000000         2  54027777         nop
P:00FA 204700         2  54227778         move    (r7)-n7
P:00FB 300000         2  54427780         move    #0,r0
                            27781 
                            27782 ; 276  |                        SysWaitOnEvent(0,0,0);
                            27783 
P:00FC 200013         2  54627785         clr     a   
P:00FD 20001B         2  54827786         clr     b   
P:00FE 0BF080 rrrrrr  6  55427787         jsr     SysWaitOnEvent
                            27788 
                            27789 ; 277  |                        bSendToPlayerStateMachine = FALSE;
                            27790 
P:0100 0AF080 rrrrrr  6  56027792         jmp     L116
                            27793 
                            27794 ; 278  |                        break;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 458

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27795 ; 279  |#endif
                            27796 ; 280  |                case MENU_MSG_ANIMATE:
                            27797 ; 281  |                #ifdef PLAYER_STRESS
                            27798 ; 282  |                    HW_GP0DOR.B.B9 = !HW_GP0DOR.B.B9; //toggle backlight on EVK for countd
                                  own indication.  TOVERIFY6 is this pin available always?
                            27799 ; 283  |                    if (SysGetCurrentTime() > REBOOT_COUNTDOWN_MS)  // in the eastech stre
                                  ss test they shutdown & reboot player every 6 hours. This just reboots every 6 hrs.
                            27800 ; 284  |                    {
                            27801 ; 285  |                        SysPostMessage(2,DECODER_STOP);
                            27802 ; 286  |                        SysWaitOnEvent(0,0,2);
                            27803 ; 287  |                        SysSaveSettings(); // to save g_iNumberOfResourceDriveRefreshes
                            27804 ; 288  |                        while ( g_iSysSaveSettingsDone == 0 ); // tested ok by MD. UPDATE:
                                   JUNE 26 '06:  STUCK IN THIS LOOP WE THINK DURING PLAYER_STRESS.
                            27805 ; 289  |                        SystemHalt(); // resets in RETAIL build so make sure that when pla
                                  yer.mk defines PLAYER_STRESS, that RETAIL should be forced to also be defined in player.mk
                            27806 ; 290  |                        // system will gracefully shutdown and reset now.
                            27807 ; 291  |                    }
                            27808 ; 292  |                #endif // PLAYER_STRESS
                            27809 ; 293  |#ifdef SYNC_LYRICS
                            27810 ; 294  |                        if (LyricsIsValid() == FALSE || g_iPlayerState == DECODER_STOPPED)
                                  
                            27811 
P:0102 0BF080 rrrrrr  6  56627813 L95:    jsr     FLyricsIsValid
P:0104 200009         2  56827814         tfr     a,b
P:0105 20000B         2  57027815         tst     b
P:0106 0AF0AA rrrrrr  6  57627816         jeq     L96
P:0108 56F000 rrrrrr  3  57927817         move    x:Fg_iPlayerState,a
P:010A 46F400 000040  3  58227818         move    #>$40,y0
P:010C 200055         2  58427819         cmp     y0,a
P:010D 0AF0A2 rrrrrr  6  59027820         jne     L116
                            27821 
                            27822 ; 295  |#endif
                            27823 ; 296  |                        {
                            27824 ; 297  |                                if(g_bSongStringScroll)
                            27825 
P:010F 56F000 rrrrrr  3  59327827 L96:    move    x:Fg_bSongStringScroll,a
P:0111 2A0000         2  59527828         move    #0,a2
P:0112 200003         2  59727829         tst     a
P:0113 0AF0AA rrrrrr  6  60327830         jeq     L98
                            27831 
                            27832 ; 298  |                                {
                            27833 ; 299  |                                        DisplayHint.bits.SongTitle = TRUE;
                            27834 
P:0115 77F400 FFFFFB  3  60627836         move    #-5,n7
P:0117 000000         2  60827837         nop
P:0118 0A6F70         6  61427838         bset    #16,y:(r7+n7)
                            27839 
                            27840 ; 300  |                                        g_iSongStringOffset+=1;
                            27841 
P:0119 56F000 rrrrrr  3  61727843         move    x:Fg_iSongStringOffset,a
P:011B 46F400 000001  3  62027844         move    #>1,y0
P:011D 200050         2  62227845         add     y0,a
P:011E 547000 rrrrrr  3  62527846         move    a1,x:Fg_iSongStringOffset
                            27847 
                            27848 ; 301  |                                        if(g_iSongStringOffset>g_iSongStringLength)
                            27849 
P:0120 46F000 rrrrrr  3  62827851         move    x:Fg_iSongStringLength,y0
P:0122 200055         2  63027852         cmp     y0,a
P:0123 0AF0AF rrrrrr  6  63627853         jle     L98
                            27854 
                            27855 ; 302  |                                                g_iSongStringOffset=-SONG_ARTIST_X_SIZE;
                            27856 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 459

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0125 47F400 FFFF80  3  63927858         move    #>-128,y1
P:0127 477000 rrrrrr  3  64227859         move    y1,x:Fg_iSongStringOffset
                            27860 
                            27861 ; 303  |                                }
                            27862 ; 304  |                                if(g_bArtistStringScroll)
                            27863 
P:0129 57F000 rrrrrr  3  64527865 L98:    move    x:Fg_bArtistStringScroll,b
P:012B 2B0000         2  64727866         move    #0,b2
P:012C 20000B         2  64927867         tst     b
P:012D 0AF0AA rrrrrr  6  65527868         jeq     L100
                            27869 
                            27870 ; 305  |                                {
                            27871 ; 306  |                                        DisplayHint.bits.SongArtistAlbum = TRUE;
                            27872 
P:012F 77F400 FFFFFB  3  65827874         move    #-5,n7
P:0131 000000         2  66027875         nop
P:0132 0A6F6F         6  66627876         bset    #15,y:(r7+n7)
                            27877 
                            27878 ; 307  |                                        g_iArtistStringOffset+=1;
                            27879 
P:0133 56F000 rrrrrr  3  66927881         move    x:Fg_iArtistStringOffset,a
P:0135 45F400 000001  3  67227882         move    #>1,x1
P:0137 200060         2  67427883         add     x1,a
P:0138 547000 rrrrrr  3  67727884         move    a1,x:Fg_iArtistStringOffset
                            27885 
                            27886 ; 308  |                                        if(g_iArtistStringOffset>g_iArtistStringLength)
                            27887 
P:013A 46F000 rrrrrr  3  68027889         move    x:Fg_iArtistStringLength,y0
P:013C 200055         2  68227890         cmp     y0,a
P:013D 0AF0AF rrrrrr  6  68827891         jle     L100
                            27892 
                            27893 ; 309  |                                                g_iArtistStringOffset=-SONG_ARTIST_X_SIZE;
                                  
                            27894 
P:013F 46F400 FFFF80  3  69127896         move    #>-128,y0
P:0141 467000 rrrrrr  3  69427897         move    y0,x:Fg_iArtistStringOffset
                            27898 
                            27899 ; 310  |                                }
                            27900 ; 311  |
                            27901 ; 312  |                                if(g_bAlbumStringScroll)
                            27902 
P:0143 57F000 rrrrrr  3  69727904 L100:   move    x:Fg_bAlbumStringScroll,b
P:0145 2B0000         2  69927905         move    #0,b2
P:0146 20000B         2  70127906         tst     b
P:0147 0AF0AA rrrrrr  6  70727907         jeq     L116
                            27908 
                            27909 ; 313  |                                {
                            27910 ; 314  |                                        DisplayHint.bits.SongArtistAlbum = TRUE;
                            27911 
P:0149 77F400 FFFFFB  3  71027913         move    #-5,n7
P:014B 000000         2  71227914         nop
P:014C 0A6F6F         6  71827915         bset    #15,y:(r7+n7)
                            27916 
                            27917 ; 315  |                                        g_iAlbumStringOffset+=1;
                            27918 
P:014D 56F000 rrrrrr  3  72127920         move    x:Fg_iAlbumStringOffset,a
P:014F 47F400 000001  3  72427921         move    #>1,y1
P:0151 200070         2  72627922         add     y1,a
P:0152 547000 rrrrrr  3  72927923         move    a1,x:Fg_iAlbumStringOffset
                            27924 
                            27925 ; 316  |                                        if(g_iAlbumStringOffset>g_iAlbumStringLength)
                            27926 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 460

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0154 46F000 rrrrrr  3  73227928         move    x:Fg_iAlbumStringLength,y0
P:0156 200055         2  73427929         cmp     y0,a
P:0157 0AF0AF rrrrrr  6  74027930         jle     L116
                            27931 
                            27932 ; 317  |                                                g_iAlbumStringOffset=-SONG_ALBUM_X_SIZE;
                            27933 
P:0159 54F400 FFFF80  3  74327935         move    #-128,a1
P:015B 547000 rrrrrr  3  74627936         move    a1,x:Fg_iAlbumStringOffset
                            27937 
                            27938 ; 318  |                                }
                            27939 ; 319  |                        }
                            27940 ; 320  |#ifdef SYNC_LYRICS
                            27941 ; 321  |                        else
                            27942 ; 322  |                        {
                            27943 ; 323  |#ifdef CLCD
                            27944 ; 324  |                                if (g_bSongStringScroll)
                            27945 ; 325  |                                        g_iSongStringOffset = 0;
                            27946 ; 326  |                                if (g_bArtistStringScroll)
                            27947 ; 327  |                                        g_iArtistStringOffset = 0;
                            27948 ; 328  |                                if (g_bAlbumStringScroll)
                            27949 ; 329  |                                        g_iAlbumStringOffset = 0;
                            27950 ; 330  |#endif
                            27951 ; 331  |                        }
                            27952 ; 332  |#endif
                            27953 ; 333  |                        bSendToPlayerStateMachine = FALSE;
                            27954 
P:015D 0AF080 rrrrrr  6  75227956         jmp     L116
                            27957 
                            27958 ; 334  |                        break;
                            27959 ; 335  |#ifdef JPEG_ALBUM_ART
                            27960 ; 336  |                case MENU_MSG_JPEG_CALLBACK:
                            27961 ; 337  |                        if(bDecodeProgress) {
                            27962 ; 338  |                                if(Jpeg_DecodeDisplay() != JPEG_SUCCESS ||
                            27963 ; 339  |                                        Jpeg_DecodeDisplay() != JPEG_SUCCESS ||
                            27964 ; 340  |                                        Jpeg_DecodeDisplay() != JPEG_SUCCESS) {
                            27965 ; 341  |                                                //either we reached end of file or there w
                                  as an error in decoding
                            27966 ; 342  |                                                DisplayAlbumArtClose(0,0,0);
                            27967 ; 343  |                                                bDecodeProgress = FALSE;
                            27968 ; 344  |                                }
                            27969 ; 345  |                        }
                            27970 ; 346  |                        bSendToPlayerStateMachine = FALSE;
                            27971 ; 347  |                        break;
                            27972 ; 348  |
                            27973 ; 349  |                case MENU_MSG_APIC_UPDATE:
                            27974 ; 350  |                        // Album art is found, setup JPEG decoder to display the picture
                            27975 ; 351  |                        if (g_bApicFrameFound) {
                            27976 ; 352  |                                if (DisplayHint.I) {
                            27977 ; 353  |                                        SysCallFunction(RSRC_DISPLAY_CODE_BANK, RefreshDis
                                  play, DisplayHint.I, TRUE, NULL);
                            27978 ; 354  |                                        DisplayHint.I = 0;
                            27979 ; 355  |                                }
                            27980 ; 356  |                                if (DisplayAlbumArtInit(0,0,0) == SUCCESS) {
                            27981 ; 357  |                                        bDecodeProgress = TRUE; //To keep calling Jpeg Dec
                                  ode Display.
                            27982 ; 358  |                                        bSendToPlayerStateMachine = FALSE;
                            27983 ; 359  |                                }
                            27984 ; 360  |                        }
                            27985 ; 361  |                        break;
                            27986 ; 362  |
                            27987 ; 363  |                case PARSER_DEVICE_ENUMERATE:
                            27988 ; 364  |#ifdef MMC
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 461

M:ADDR CODE           CYCLES LINE SOURCELINE
                            27989 ; 365  |                case MENU_MSG_MEDIA_OVER_CUR:
                            27990 ; 366  |#endif
                            27991 ; 367  |                        if (bDecodeProgress) {
                            27992 ; 368  |                                // JPEG decoding process stopped by event message
                            27993 ; 369  |                                DisplayAlbumArtClose(0,0,0);
                            27994 ; 370  |                                bDecodeProgress = FALSE;
                            27995 ; 371  |                        }
                            27996 ; 372  |                        break;
                            27997 ; 373  |#endif
                            27998 ; 374  |                        }
                            27999 ; 375  |                        break;
                            28000 ; 376  |                case EVENT_BUTTON:
                            28001 
                            28003 L101:
P:015F 045FA0         2  75428005         movec   m0,n7
P:0160 000000         2  75628006         nop
P:0161 4F6F00         4  76028007         move    y1,y:(r7+n7)
                            28010 
                            28011 ; 377  |                        // button pressed, so restart timer if enabled
                            28012 ; 378  |                        UpdateAutoShutdownTimer();
                            28013 
P:0162 0BF080 rrrrrr  6  76628015         jsr     FUpdateAutoShutdownTimer
P:0164 045FA0         2  76828016         movec   m0,n7
P:0165 000000         2  77028017         nop
P:0166 4FEF00         4  77428018         move    y:(r7+n7),y1
                            28021 
                            28022 ; 379  |#if defined CLCD && BACKLIGHT && JANUS && !(BATTERY_TYPE_LI_ION)
                            28023 ; 380  |            if(SysLowResolutionAdcReadBin(BATT) <= MvToLradcResult(WMA_LOW_BATTERY_THRESHO
                                  LD))
                            28024 ; 381  |            {   bWMALowBattery = TRUE;
                            28025 ; 382  |            }else
                            28026 ; 383  |            {   bWMALowBattery = FALSE;
                            28027 ; 384  |            }
                            28028 ; 385  |#endif
                            28029 ; 386  |#ifdef BACKLIGHT
                            28030 ; 387  |                        // turn on backlight when button is pressed.
                            28031 ; 388  |                        if (g_iBackLightState==BACKLIGHT_ON)
                            28032 
P:0167 5EF000 rrrrrr  3  77728034         move    y:Fg_iBackLightState,a
P:0169 46F400 000001  3  78028035         move    #>1,y0
P:016B 200055         2  78228036         cmp     y0,a
P:016C 0AF0A2 rrrrrr  6  78828037         jne     L102
                            28040 
                            28041 ; 389  |                        {
                            28042 ; 390  |                                SysPostMessage(2,LCD_BACKLIGHT_ON);
                            28043 
P:016E 47F400 030010  3  79128045         move    #196624,y1
P:0170 4F5F00         2  79328046         move    y1,y:(r7)+
P:0171 290200         2  79528048         move    #2,b0
P:0172 595F00         2  79728049         move    b0,y:(r7)+
P:0173 0BF080 rrrrrr  6  80328051         jsr     FSysPostMessage
P:0175 205700         2  80528052         move    (r7)-
P:0176 205700         2  80728054         move    (r7)-
                            28056 
                            28057 ; 391  |                                SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_BACKLIGHT,1,BA
                                  CKLIGHT_TIME,MENU_MSG_TURN_OFF_BACKLIGHT);
                            28058 
P:0177 280600         2  80928060         move    #6,a0
P:0178 45F400 090001  3  81228061         move    #589825,x1
P:017A 2C0100         2  81428062         move    #1,a1
P:017B 55F400 06001A  3  81728063         move    #393242,b1
P:017D 5D5F00         2  81928064         move    b1,y:(r7)+
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 462

M:ADDR CODE           CYCLES LINE SOURCELINE
P:017E 57F400 001388  3  82228066         move    #5000,b
P:0180 5F5F00         2  82428067         move    b,y:(r7)+
P:0181 5C5F00         2  82628069         move    a1,y:(r7)+
P:0182 290500         2  82828071         move    #5,b0
P:0183 595F00         2  83028072         move    b0,y:(r7)+
P:0184 4D5F00         2  83228074         move    x1,y:(r7)+
P:0185 585F00         2  83428076         move    a0,y:(r7)+
P:0186 0BF080 rrrrrr  6  84028078         jsr     FSysPostMessage
P:0188 3F0600         2  84228079         move    #6,n7
P:0189 000000         2  84428080         nop
P:018A 204700         2  84628081         move    (r7)-n7
                            28083 
                            28084 ; 392  |                                SysWaitOnEvent(0,0,0);
                            28085 
P:018B 300000         2  84828087         move    #0,r0
P:018C 200013         2  85028088         clr     a   
P:018D 20001B         2  85228089         clr     b   
P:018E 0BF080 rrrrrr  6  85828090         jsr     SysWaitOnEvent
P:0190 045FA0         2  86028091         movec   m0,n7
P:0191 000000         2  86228092         nop
P:0192 4FEF00         4  86628093         move    y:(r7+n7),y1
                            28096 
                            28097 ; 393  |                        }
                            28098 ; 394  |#endif
                            28099 ; 395  |#ifdef JPEG_ALBUM_ART
                            28100 ; 396  |                        if (bDecodeProgress) {
                            28101 ; 397  |                                // JPEG decoding process stopped by event button
                            28102 ; 398  |                                DisplayAlbumArtClose(0,0,0);
                            28103 ; 399  |                                bDecodeProgress = FALSE;
                            28104 ; 400  |                        }
                            28105 ; 401  |#endif
                            28106 ; 402  |
                            28107 ; 403  |                        //remember the last button event (mostly for coming out of FFWD an
                                  d RWND)
                            28108 ; 404  |                        switch(g_wLastButton = gEventInfo.Button.wButtonEvent)
                            28109 
P:0193 5EF000 rrrrrr  3  86928111 L102:   move    y:FgEventInfo,a
P:0195 5C7000 rrrrrr  3  87228112         move    a1,y:Fg_wLastButton
P:0197 57F400 00001A  3  87528113         move    #>26,b
P:0199 2A0000         2  87728114         move    #0,a2
P:019A 57F405 000004  3  88028115         cmp     b,a     #>4,b
P:019C 0AF0AA rrrrrr  6  88628116         jeq     L104
P:019E 57F405 000009  3  88928117         cmp     b,a     #>9,b
P:01A0 0AF0AA rrrrrr  6  89528118         jeq     L106
P:01A2 200005         2  89728119         cmp     b,a
P:01A3 0AF0A2 rrrrrr  6  90328120         jne     L122
                            28121 
                            28122 ; 405  |                        {
                            28123 ; 406  |                        case PH_PLAY:
                            28124 ; 407  |                        case PH_STOP:
                            28125 ; 408  |#ifdef SYNC_LYRICS
                            28126 ; 409  |                                if (g_iPlayerState == DECODER_PLAYING)
                            28127 
P:01A5 56F000 rrrrrr  3  90628129 L104:   move    x:Fg_iPlayerState,a
P:01A7 45F400 001000  3  90928130         move    #$1000,x1
P:01A9 200065         2  91128131         cmp     x1,a
P:01AA 0AF0A2 rrrrrr  6  91728132         jne     L105
                            28133 
                            28134 ; 410  |                                        SysCallFunction(RSRC_LYRICS_API_CODEBANK,LyricsPau
                                  se,0,0,0);
                            28135 
P:01AC 20001B         2  91928137         clr     b   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 463

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01AD 340000         2  92128138         move    #0,r4
P:01AE 240000         2  92328139         move    #0,x0
P:01AF 60F400 rrrrrr  3  92628140         move    #FLyricsPause,r0
P:01B1 56F400 0001F1  3  92928141         move    #$1F1,a
P:01B3 0BF080 rrrrrr  6  93528142         jsr     SysCallFunction
                            28144 
                            28145 ; 411  |#endif
                            28146 ; 412  |#ifdef JANUS
                            28147 ; 413  |                                CleanDataStoreFlag = 1;
                            28148 ; 414  |#endif
                            28149 ; 415  |                                //if the STOP button is held down, lets call the shutdown 
                                  menu
                            28150 ; 416  |                                SysCallFunction(RSRC_MAIN_MENU_CODE_BANK,ShutdownMenu,USER
                                  SHUTDOWN,0,0);
                            28151 
P:01B5 20001B         2  93728153 L105:   clr     b   
P:01B6 340000         2  93928154         move    #0,r4
P:01B7 240000         2  94128155         move    #0,x0
P:01B8 60F400 rrrrrr  3  94428156         move    #FShutdownMenu,r0
P:01BA 56F400 000078  3  94728157         move    #>$78,a
P:01BC 0BF080 rrrrrr  6  95328158         jsr     SysCallFunction
                            28159 
                            28160 ; 417  |                                // if returns update display  -- if doesn't return, powere
                                  d down
                            28161 ; 418  |                                DisplayHint.I |= (MUSIC_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR
                                  _DISPLAY_BITPOS));
                            28162 
P:01BE 77F400 FFFFFB  3  95628164         move    #-5,n7
P:01C0 000000         2  95828165         nop
P:01C1 5EEF00         4  96228166         move    y:(r7+n7),a
P:01C2 47F400 77FF01  3  96528167         move    #7864065,y1
P:01C4 200072         2  96728168         or      y1,a
P:01C5 5C6F00         4  97128169         move    a1,y:(r7+n7)
                            28170 
                            28171 ; 419  |                                bSendToPlayerStateMachine = FALSE;
                            28172 
P:01C6 270000         2  97328174         move    #0,y1
                            28176 
                            28177 ; 420  |#ifdef SYNC_LYRICS
                            28178 ; 421  |                                if (g_iPlayerState == DECODER_PLAYING)
                            28179 
P:01C7 56F000 rrrrrr  3  97628181         move    x:Fg_iPlayerState,a
P:01C9 46F400 001000  3  97928182         move    #$1000,y0
P:01CB 200055         2  98128183         cmp     y0,a
P:01CC 0AF0A2 rrrrrr  6  98728184         jne     L122
                            28185 
                            28186 ; 422  |                                        SysCallFunction(RSRC_LYRICS_API_CODEBANK,LyricsSta
                                  rt,0,0,0);
                            28187 ; 423  |#endif
                            28188 ; 424  |                                break;
                            28189 
P:01CE 0AF080 rrrrrr  6  99328191         jmp     L117
                            28192 
                            28193 ; 425  |
                            28194 ; 426  |                        case PR_MENU:
                            28195 ; 427  |                                // because SaveChanges message interrupts PH_MENU, we need
                                   to make
                            28196 ; 428  |                                // sure the next PR_MENU in musicmenu is not ignored.
                            28197 ; 429  |                                if (g_MenuFlags.MENU_FLAG_SAVE_CHANGES)
                            28198 
P:01D0 5EF000 rrrrrr  3  99628200 L106:   move    y:Fg_MenuFlags,a
P:01D2 0ACC02 rrrrrr  6 100228201         jclr    #2,a1,L107
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 464

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28202 
                            28203 ; 430  |                                {
                            28204 ; 431  |                                        bDone = TRUE;
                            28205 
P:01D4 46F400 000001  3 100528207         move    #>1,y0
P:01D6 77F400 FFFFFC  3 100828210         move    #-4,n7
P:01D8 000000         2 101028211         nop
P:01D9 4E6F00         4 101428212         move    y0,y:(r7+n7)
                            28215 
                            28216 ; 432  |                                        g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = FALSE;
                            28217 
P:01DA 0A7041 rrrrrr  6 102028219         bclr    #1,y:Fg_MenuFlags
                            28220 
                            28221 ; 433  |                                        g_MenuFlags.MENU_FLAG_SAVE_CHANGES = FALSE;
                            28222 
P:01DC 0A7042 rrrrrr  6 102628224         bclr    #2,y:Fg_MenuFlags
                            28225 
                            28226 ; 434  |                                }
                            28227 ; 435  |                                // was this the case where PH_MENU from other menus allowe
                                  d escape??
                            28228 ; 436  |                                // if so ignore
                            28229 ; 437  |                                if (g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC)
                            28230 
P:01DE 4EF000 rrrrrr  3 102928232 L107:   move    y:Fg_MenuFlags,y0
P:01E0 0AC601 rrrrrr  6 103528233         jclr    #1,y0,L108
                            28234 
                            28235 ; 438  |                                {
                            28236 ; 439  |                                        g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = FALSE;
                            28237 
P:01E2 0A7041 rrrrrr  6 104128239         bclr    #1,y:Fg_MenuFlags
                            28240 
                            28241 ; 440  |                                }
                            28242 
P:01E4 0AF080 rrrrrr  6 104728244         jmp     L116
                            28245 
                            28246 ; 441  |                                else
                            28247 ; 442  |                                {  //defaults to main menu when exiting.  No need to set a
                                   new menu.
                            28248 ; 443  |                                        bDone = TRUE;
                            28249 
P:01E6 46F400 000001  3 105028251 L108:   move    #>1,y0
P:01E8 77F400 FFFFFC  3 105328254         move    #-4,n7
P:01EA 000000         2 105528255         nop
P:01EB 4E6F00         4 105928256         move    y0,y:(r7+n7)
                            28259 
                            28260 ; 444  |                                }
                            28261 ; 445  |                                bSendToPlayerStateMachine = FALSE;
                            28262 
P:01EC 270000         2 106128264 L116:   move    #0,y1
                            28265 
                            28266 ; 446  |                                break;
                            28267 
P:01ED 0AF080 rrrrrr  6 106728269         jmp     L122
P:01EF 045FA0         2 106928271 L117:   movec   m0,n7
P:01F0 000000         2 107128272         nop
P:01F1 4F6F00         4 107528273         move    y1,y:(r7+n7)
P:01F2 20001B         2 107728276         clr     b   
P:01F3 340000         2 107928277         move    #0,r4
P:01F4 240000         2 108128278         move    #0,x0
P:01F5 56F400 0001F1  3 108428279         move    #$1F1,a
P:01F7 60F400 rrrrrr  3 108728280         move    #FLyricsStart,r0
P:01F9 0BF080 rrrrrr  6 109328281         jsr     SysCallFunction
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 465

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01FB 045FA0         2 109528282         movec   m0,n7
P:01FC 000000         2 109728283         nop
P:01FD 4FEF00         4 110128284         move    y:(r7+n7),y1
                            28287 
                            28288 ; 447  |
                            28289 ; 448  |
                            28290 ; 449  |                                /*
                            28291 ; 450  |                                case PR_ERASE: //sdk2.1 (should go in the deletemenu, and 
                                  return)
                            28292 ; 451  |                                //*****
                            28293 ; 452  |                                SysPostMessage(3,SOFT_TIMER_KILL_TIMER,TIMER_ANIMATE);
                            28294 ; 453  |                                SysWaitOnEvent(0,0,0);// Let system process SOFT_TIMER_KIL
                                  L_TIMER message
                            28295 ; 454  |
                            28296 ; 455  |
                            28297 ; 456  |                                SysCallFunction(RSRC_DELETE_MENU_CODE_BANK,DeleteMenu,1,PL
                                  AYSET_MUSIC,0);
                            28298 ; 457  |                                g_MenuFlags.MENU_FLAG_ESCAPE_TO_MUSIC = FALSE; //cause, al
                                  ready in music menu
                            28299 ; 458  |                                DisplayHint.I |= (MUSIC_MENU_DISPLAY_ALL|(1<<DISPLAY_CLEAR
                                  _DISPLAY_BITPOS));
                            28300 ; 459  |                                bSendToPlayerStateMachine = FALSE;
                            28301 ; 460  |
                            28302 ; 461  |                                //*****
                            28303 ; 462  |                                SysPostMessage(6,SOFT_TIMER_SET_TIMER,TIMER_ANIMATE,0,100,
                                  MENU_MSG_ANIMATE);
                            28304 ; 463  |                                SysWaitOnEvent(0,0,0);// Let system process SOFT_TIMER_KIL
                                  L_TIMER message
                            28305 ; 464  |                                break;
                            28306 ; 465  |                                */
                            28307 ; 466  |
                            28308 ; 467  |                                // uncomment "#define DISPLAY_LONG_DIRECTORY_NAME" below a
                                  nd in playerstatemachine.c
                            28309 ; 468  |                                // to allow PR_RECORD to display long file names
                            28310 ; 469  |//#define DISPLAY_LONG_DIRECTORY_NAME 1
                            28311 ; 470  |#ifdef DISPLAY_LONG_DIRECTORY_NAME
                            28312 ; 471  |
                            28313 ; 472  |                        case PR_RECORD:
                            28314 ; 473  |                                {
                            28315 ; 474  |                                        WORD            wDirectoryName[50];
                            28316 ; 475  |                                        DirEntry _X*    pEntry;
                            28317 ; 476  |                                        SysPostMessage(6, LCD_CLEAR_RANGE, 0, (SONG_TITLE_
                                  Y_POS - 8), SCREEN_WIDTH, 8);
                            28318 ; 477  |                                        pEntry = (DirEntry _X *)SysCallFunction(RSRC_PLAYL
                                  IST_CODEBANK, Playlist_GetDirEntry, 0, 0, (INT *)&g_CurrentTrack);
                            28319 ; 478  |                                        if (SysCallFunction(RSRC_PLAYLIST_CODEBANK, Playli
                                  st_GetLFN, TYPE_DIR, (INT)pEntry, (INT *)wDirectoryName) == PLAYLIST_SUCCESS)
                            28320 ; 479  |                                        {
                            28321 ; 480  |                                                SysPostMessage(5, LCD_PRINT_STRING_UNICODE
                                  _ADDR, 0, (SONG_TITLE_Y_POS - 8), wDirectoryName);
                            28322 ; 481  |                                                SysWaitOnEvent(0, 0, 500);
                            28323 ; 482  |                                        }
                            28324 ; 483  |                                        else
                            28325 ; 484  |                                        {
                            28326 ; 485  |                                                SysCallFunction(RSRC_PLAYLIST_CODEBANK, Pl
                                  aylist_GetSFN, TYPE_DIR, (INT)pEntry, (INT *)wDirectoryName);
                            28327 ; 486  |                                                SysPostMessage(5, LCD_PRINT_STRING_ADDR, 0
                                  , (SONG_TITLE_Y_POS - 8), wDirectoryName);
                            28328 ; 487  |                                                SysWaitOnEvent(0, 0, 500);
                            28329 ; 488  |                                        }
                            28330 ; 489  |                                }
                            28331 ; 490  |                                bSendToPlayerStateMachine = FALSE;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 466

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28332 ; 491  |                                break;
                            28333 ; 492  |
                            28334 ; 493  |#endif
                            28335 ; 494  |
                            28336 ; 495  |                        default:
                            28337 ; 496  |
                            28338 ; 497  |                                break;
                            28339 ; 498  |                        }
                            28340 ; 499  |                        break;
                            28341 ; 500  |                }
                            28342 ; 501  |                if(bSendToPlayerStateMachine)
                            28343 
P:01FE 200071         2 110328345 L122:   tfr     y1,a
P:01FF 2A0000         2 110528346         move    #0,a2
P:0200 200003         2 110728347         tst     a
P:0201 0AF0AA rrrrrr  6 111328350         jeq     L124
                            28351 
                            28352 ; 502  |                {//only send events to the player state machine if necessary (to avoid cod
                                  e bank swapping)
                            28353 ; 503  |#ifdef USE_PLAYLIST5            
                            28354 ; 504  |#ifdef JPEG_ALBUM_ART
                            28355 ; 505  |                        SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK,HandlePlayerStat
                                  eMachine,iEvent,0,pPtr);
                            28356 ; 506  |                        DisplayHint.I |= g_ReturnValueForPlayerstatemachine;
                            28357 ; 507  |#else
                            28358 ; 508  |                        DisplayHint.I |= SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK
                                  ,HandlePlayerStateMachine,iEvent,0,pPtr);
                            28359 ; 509  |#endif
                            28360 ; 510  |#else
                            28361 ; 511  |                        DisplayHint.I |= SysCallFunction(RSRC_PLAY_STATE_MACHINE_CODE_BANK
                                  ,HandlePlayerStateMachine,iEvent,0,pPtr);
                            28362 
P:0203 77F400 FFFFFD  3 111628364         move    #-3,n7
P:0205 000000         2 111828365         nop
P:0206 6CEF00         4 112228366         move    y:(r7+n7),r4
P:0207 56F400 000011  3 112528369         move    #>17,a
P:0209 240000         2 112728371         move    #0,x0
P:020A 60F400 rrrrrr  3 113028372         move    #FHandlePlayerStateMachine,r0
P:020C 77F400 FFFFFE  3 113328373         move    #-2,n7
P:020E 000000         2 113528374         nop
P:020F 5FEF00         4 113928375         move    y:(r7+n7),b
P:0210 0BF080 rrrrrr  6 114528376         jsr     SysCallFunction
P:0212 77F400 FFFFFB  3 114828382         move    #-5,n7
P:0214 000000         2 115028383         nop
P:0215 5DEF00         4 115428384         move    y:(r7+n7),b1
P:0216 21C600         2 115628385         move    a,y0
P:0217 20005A         2 115828386         or      y0,b
P:0218 5D6F00         4 116228387         move    b1,y:(r7+n7)
P:0219 77F400 FFFFFC  3 116528389 L124:   move    #-4,n7
P:021B 000000         2 116728390         nop
P:021C 5FEF00         4 117128391         move    y:(r7+n7),b
P:021D 2B0000         2 117328392         move    #0,b2
P:021E 20000B         2 117528393         tst     b
P:021F 0AF0AA rrrrrr  6 118128394         jeq     L86
                            28395 
                            28396 ; 512  |#endif  //#ifdef USE_PLAYLIST5  
                            28397 ; 513  |                        //or the display hints returned with the current collection of hin
                                  ts
                            28398 ; 514  |                }
                            28399 ; 515  |
                            28400 ; 516  |        }
                            28401 ; 517  |        //*****
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 467

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28402 ; 518  |#ifdef SYNC_LYRICS
                            28403 ; 519  |        if (g_iPlayerState == DECODER_PLAYING)
                            28404 
P:0221 56F000 rrrrrr  3 118428406         move    x:Fg_iPlayerState,a
P:0223 46F400 001000  3 118728407         move    #$1000,y0
P:0225 200055         2 118928408         cmp     y0,a
P:0226 0AF0A2 rrrrrr  6 119528409         jne     L125
                            28410 
                            28411 ; 520  |                SysCallFunction(RSRC_LYRICS_API_CODEBANK,LyricsPause,0,0,0);
                            28412 
P:0228 20001B         2 119728414         clr     b   
P:0229 240000         2 119928415         move    #0,x0
P:022A 340000         2 120128416         move    #0,r4
P:022B 56F400 0001F1  3 120428417         move    #$1F1,a
P:022D 60F400 rrrrrr  3 120728418         move    #FLyricsPause,r0
P:022F 0BF080 rrrrrr  6 121328419         jsr     SysCallFunction
                            28420 
                            28421 ; 521  |#endif
                            28422 ; 522  |        SysPostMessage(3,SOFT_TIMER_KILL_TIMER,TIMER_ANIMATE);
                            28423 
P:0231 20001B         2 121528425 L125:   clr     b   
P:0232 5D5F00         2 121728426         move    b1,y:(r7)+
P:0233 44F400 090002  3 122028428         move    #589826,x0
P:0235 4C5F00         2 122228429         move    x0,y:(r7)+
P:0236 290300         2 122428431         move    #3,b0
P:0237 595F00         2 122628432         move    b0,y:(r7)+
P:0238 0BF080 rrrrrr  6 123228434         jsr     FSysPostMessage
P:023A 3F0300         2 123428435         move    #3,n7
P:023B 000000         2 123628436         nop
P:023C 204700         2 123828437         move    (r7)-n7
                            28439 
                            28440 ; 523  |        SysWaitOnEvent(0,0,0);// Let system process SOFT_TIMER_KILL_TIMER message
                            28441 
P:023D 300000         2 124028443         move    #0,r0
P:023E 20001B         2 124228444         clr     b   
P:023F 200013         2 124428445         clr     a   
P:0240 0BF080 rrrrrr  6 125028446         jsr     SysWaitOnEvent
                            28447 
                            28448 ; 524  |
                            28449 ; 525  |        //don't exit player state machine, cause we want to keep playing when in main menu
                                  .
                            28450 ; 526  |        //sdk2.1
                            28451 ; 527  |        return iNewMenu;
                            28452 
P:0242 56F400 000064  3 125328454         move    #>100,a
                            28455 
                            28456 ; 528  |}
                            28457 
P:0244 77F400 FFFFFA  3 125628459         move    #-6,n7
P:0246 000000         2 125828460         nop
P:0247 05EF7C         4 126228461         movec   y:(r7+n7),ssh
P:0248 204F00         2 126428463         move    (r7)+n7
P:0249 00000C         4 126828465         rts
                            28469 
                            28470 ; 529  |
                            28471 ; 530  |#ifdef PLAYER_STRESS
                            28472 ; 531  |// Use SaveRange macro to save a copy of global variable addresses as well as
                            28473 ; 532  |// reserve space for their values in section "Player_settings_Y".  All of which
                            28474 ; 533  |// will be used at shutdown to save user settings in the Settings.dat file.
                            28475 ; 534  |#pragma asm
                            28476 ; 535  |    nolist
                            28477 ; 536  |        include "resource.inc"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 468

M:ADDR CODE           CYCLES LINE SOURCELINE
                            28478 ; 537  |        include "sysmacro.asm"
                            28479 ; 538  |    list
                            28480 ; 539  |    org y,"Player_settings_Y":
                            28481 ; 540  |    extern y:Fg_iNumberOfResourceDriveRefreshes
                            28482 ; 541  |
                            28483 ; 542  |    SaveRange Fg_iNumberOfResourceDriveRefreshes,1
                            28484 ; 543  |
                            28485 ; 544  |#pragma endasm
                            28486 ; 545  |#endif
                            28487 ; 546  |
                            28488 
                            28593 
                            28594         extern  SysCallFunction, SysWaitOnEvent, FDisplaySongLyrics
                            28595         extern  FHandlePlayerStateMachine, FInitPlayerStateMachine
                            28596         extern  FLyricsIsValid, FLyricsPause, FLyricsStart
                            28597         extern  FML_browsing_app_init, FRefreshDisplay, FShutdownMenu
                            28598         extern  FSysPostMessage, FUpdateAutoShutdownTimer, y:FgEventInfo
                            28599         extern  y:Fg_MenuFlags, x:Fg_bAlbumStringScroll
                            28600         extern  x:Fg_bArtistStringScroll, x:Fg_bSongStringScroll
                            28601         extern  x:Fg_iAlbumStringLength, x:Fg_iAlbumStringOffset
                            28602         extern  x:Fg_iArtistStringLength, x:Fg_iArtistStringOffset
                            28603         extern  y:Fg_iBackLightState, y:Fg_iCurrentMenu, x:Fg_iPlayerState
                            28604         extern  x:Fg_iSeeking, x:Fg_iSongStringLength
                            28605         extern  x:Fg_iSongStringOffset, y:Fg_wLastButton
                            28606 
                            28607         global  FMusicMenu
                            28608 
                            28609         local   L85, L86, L88, L89, L91, L92, L94, L95, L96, L98, L100
                            28610         local   L101, L102, L104, L105, L106, L107, L108, L116, L117, L122
                            28611         local   L124, L125, L127
                            28612 
                            28613         calls   "MusicMenu", "DisplaySongLyrics", "LyricsIsValid"
                            28614         calls   "MusicMenu", "SysCallFunction", "SysPostMessage"
                            28615         calls   "MusicMenu", "SysWaitOnEvent", "UpdateAutoShutdownTimer"
                            28616 
