module module_0 (
    output [id_1 : id_1] id_2,
    id_3,
    input [id_2  &  id_3 : id_2] id_4,
    input [id_3[id_1 : id_2] : id_4] id_5,
    output id_6,
    input logic [id_3 : id_5] id_7,
    output [id_5 : id_2] id_8,
    input id_9,
    input [id_4 : id_2] id_10,
    output logic id_11,
    input [id_4 : id_7] id_12,
    input logic id_13,
    input logic [id_4 : id_3] id_14,
    input id_15,
    input logic id_16,
    output logic id_17,
    input [id_11 : id_3] id_18,
    output [id_1 : id_10] id_19,
    output logic id_20,
    input logic [id_13 : id_11] id_21,
    input id_22,
    output id_23,
    input [1 : id_22] id_24
);
  id_25 id_26 (
      .id_20(id_13),
      .id_2 (id_8),
      .id_15(id_21),
      .id_23(id_3),
      .id_17(id_6),
      .id_8 (id_7)
  );
  logic [1 : id_19] id_27;
  assign id_17 = id_2;
endmodule
