; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_cat_12(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 8, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 254, !dbg !12
  %10 = and i32 %7, 127, !dbg !12
  %11 = or disjoint i32 %10, 128, !dbg !12
  %12 = or disjoint i32 %6, %9, !dbg !13
  %13 = or disjoint i32 %6, %10, !dbg !13
  %14 = or disjoint i32 %6, %11, !dbg !13
  %15 = icmp slt i32 %12, 256, !dbg !14
  %16 = icmp slt i32 %13, 256, !dbg !14
  %17 = icmp slt i32 %14, 256, !dbg !14
  %.frozen = freeze i32 %12, !dbg !15
  %18 = sdiv i32 %.frozen, 4, !dbg !15
  %19 = srem i32 %18, 4, !dbg !16
  %20 = mul i32 %18, 4, !dbg !17
  %.decomposed = sub i32 %.frozen, %20, !dbg !17
  %21 = icmp sgt i32 %19, -1, !dbg !18
  %22 = add nsw i32 %.decomposed, 2, !dbg !19
  %23 = icmp ult i32 %22, 4, !dbg !19
  %24 = and i1 %21, %23, !dbg !19
  %25 = add i32 %12, 2, !dbg !20
  %26 = sext i32 %25 to i64, !dbg !21
  %27 = getelementptr float, ptr addrspace(1) %0, i64 %26, !dbg !21
  %28 = and i1 %15, %24, !dbg !22
  %29 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %27, i1 %28, i32 -971227136, i1 %28, i32 -971227136, i1 %28) #2, !dbg !23
  %30 = extractvalue { i32, i32 } %29, 0, !dbg !23
  %31 = extractvalue { i32, i32 } %29, 1, !dbg !23
  %32 = icmp sgt i32 %.decomposed, 1, !dbg !24
  %33 = add nsw i32 %19, 1, !dbg !25
  %34 = icmp ult i32 %33, 4, !dbg !25
  %35 = and i1 %32, %34, !dbg !26
  %36 = and i1 %15, %35, !dbg !27
  %37 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %27, i1 %36, i32 -971227136, i1 %36, i32 -971227136, i1 %36) #2, !dbg !28
  %38 = extractvalue { i32, i32 } %37, 0, !dbg !28
  %39 = extractvalue { i32, i32 } %37, 1, !dbg !28
  %40 = mul i32 %13, 25, !dbg !29
  %41 = mul i32 %14, 25, !dbg !29
  %42 = sext i32 %40 to i64, !dbg !30
  %43 = getelementptr float, ptr addrspace(1) %1, i64 %42, !dbg !30
  %44 = sext i32 %41 to i64, !dbg !30
  %45 = getelementptr float, ptr addrspace(1) %1, i64 %44, !dbg !30
  %46 = zext nneg i32 %9 to i64, !dbg !31
  %47 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %46, !dbg !31
  tail call void asm sideeffect "@$3 st.shared.v2.b32 [ $0 + 0 ], { $1, $2 };", "r,r,r,b"(ptr addrspace(3) %47, i32 %30, i32 %31, i1 true) #2, !dbg !31
  tail call void @llvm.nvvm.barrier0(), !dbg !31
  %48 = zext nneg i32 %10 to i64, !dbg !31
  %49 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %48, !dbg !31
  %50 = load i32, ptr addrspace(3) %49, align 4, !dbg !31
  %51 = zext nneg i32 %11 to i64, !dbg !31
  %52 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %51, !dbg !31
  %53 = load i32, ptr addrspace(3) %52, align 4, !dbg !31
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %50, ptr addrspace(1) %43, i1 %16) #2, !dbg !31
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %53, ptr addrspace(1) %45, i1 %17) #2, !dbg !31
  %54 = getelementptr float, ptr addrspace(1) %2, i64 %42, !dbg !32
  %55 = getelementptr float, ptr addrspace(1) %2, i64 %44, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  tail call void asm sideeffect "@$3 st.shared.v2.b32 [ $0 + 0 ], { $1, $2 };", "r,r,r,b"(ptr addrspace(3) %47, i32 %38, i32 %39, i1 true) #2, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !33
  %56 = load i32, ptr addrspace(3) %49, align 4, !dbg !33
  %57 = load i32, ptr addrspace(3) %52, align 4, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %56, ptr addrspace(1) %54, i1 %16) #2, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %57, ptr addrspace(1) %55, i1 %17) #2, !dbg !33
  ret void, !dbg !34
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cz4segd6fobiqzsnbh2cdjiu5kzdskrvubnnrqg7sfc5324b256h.py", directory: "inductor_cache/z4")
!4 = !{ptr @triton_poi_fused_cat_12, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_12, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_12", linkageName: "triton_poi_fused_cat_12", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 26, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 29, column: 19, scope: !7)
!19 = !DILocation(line: 37, column: 19, scope: !7)
!20 = !DILocation(line: 38, column: 35, scope: !7)
!21 = !DILocation(line: 38, column: 31, scope: !7)
!22 = !DILocation(line: 38, column: 48, scope: !7)
!23 = !DILocation(line: 38, column: 40, scope: !7)
!24 = !DILocation(line: 43, column: 21, scope: !7)
!25 = !DILocation(line: 45, column: 20, scope: !7)
!26 = !DILocation(line: 46, column: 20, scope: !7)
!27 = !DILocation(line: 48, column: 48, scope: !7)
!28 = !DILocation(line: 48, column: 40, scope: !7)
!29 = !DILocation(line: 49, column: 28, scope: !7)
!30 = !DILocation(line: 49, column: 25, scope: !7)
!31 = !DILocation(line: 49, column: 40, scope: !7)
!32 = !DILocation(line: 50, column: 25, scope: !7)
!33 = !DILocation(line: 50, column: 40, scope: !7)
!34 = !DILocation(line: 50, column: 4, scope: !7)
