#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027f76e0 .scope module, "cpu" "cpu" 2 23;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
o000000000281f438 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028789e0_0 .net "clk", 0 0, o000000000281f438;  0 drivers
v0000000002878bc0_0 .net "ex_aluop_i", 7 0, v0000000002876b20_0;  1 drivers
v000000000287a240_0 .net "ex_alusel_i", 2 0, v00000000028761c0_0;  1 drivers
v000000000287a560_0 .net "ex_reg1_i", 31 0, v0000000002877a20_0;  1 drivers
v000000000287a1a0_0 .net "ex_reg2_i", 31 0, v0000000002876260_0;  1 drivers
v000000000287a2e0_0 .net "ex_wd_i", 4 0, v0000000002877660_0;  1 drivers
v0000000002879ac0_0 .net "ex_wd_o", 4 0, v00000000027f3410_0;  1 drivers
v000000000287a100_0 .net "ex_wdata_o", 31 0, v00000000027ebc30_0;  1 drivers
v000000000287a6a0_0 .net "ex_wreg_i", 0 0, v0000000002876ee0_0;  1 drivers
v0000000002879020_0 .net "ex_wreg_o", 0 0, v0000000002875e30_0;  1 drivers
v000000000287a380_0 .net "id_aluop_o", 7 0, v0000000002875570_0;  1 drivers
v0000000002878a80_0 .net "id_alusel_o", 2 0, v0000000002875610_0;  1 drivers
v00000000028793e0_0 .net "id_inst_i", 31 0, v0000000002877de0_0;  1 drivers
v0000000002879de0_0 .net "id_pc_i", 31 0, v0000000002876940_0;  1 drivers
v00000000028790c0_0 .net "id_reg1_o", 31 0, v0000000002875110_0;  1 drivers
v000000000287a600_0 .net "id_reg2_o", 31 0, v0000000002875c50_0;  1 drivers
v0000000002878b20_0 .net "id_wd_o", 4 0, v0000000002875a70_0;  1 drivers
v0000000002878c60_0 .net "id_wreg_o", 0 0, v0000000002875b10_0;  1 drivers
v0000000002878d00_0 .net "mem_wd_i", 4 0, v0000000002875f70_0;  1 drivers
v0000000002879200_0 .net "mem_wd_o", 4 0, v0000000002877480_0;  1 drivers
v0000000002879e80_0 .net "mem_wdata_i", 31 0, v0000000002875430_0;  1 drivers
v0000000002879340_0 .net "mem_wdata_o", 31 0, v0000000002876440_0;  1 drivers
v0000000002878da0_0 .net "mem_wreg_i", 0 0, v0000000002875d90_0;  1 drivers
v0000000002879700_0 .net "mem_wreg_o", 0 0, v0000000002876620_0;  1 drivers
v00000000028797a0_0 .net "pc", 31 0, v0000000002877340_0;  1 drivers
v0000000002878e40_0 .net "reg1_addr", 4 0, v0000000002875750_0;  1 drivers
v0000000002879840_0 .net "reg1_data", 31 0, v0000000002877020_0;  1 drivers
v0000000002878ee0_0 .net "reg1_read", 0 0, v00000000028751b0_0;  1 drivers
v00000000028788a0_0 .net "reg2_addr", 4 0, v0000000002875890_0;  1 drivers
v0000000002878f80_0 .net "reg2_data", 31 0, v00000000028775c0_0;  1 drivers
v000000000287a740_0 .net "reg2_read", 0 0, v0000000002875250_0;  1 drivers
o0000000002820758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002879f20_0 .net "rom_addr_o", 31 0, o0000000002820758;  0 drivers
v00000000028792a0_0 .net "rom_ce_o", 0 0, v0000000002876760_0;  1 drivers
o000000000281feb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002879160_0 .net "rom_data_i", 31 0, o000000000281feb8;  0 drivers
o000000000281f138 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002879980_0 .net "rst", 0 0, o000000000281f138;  0 drivers
v0000000002879480_0 .net "wb_wd_i", 4 0, v0000000002876f80_0;  1 drivers
v0000000002879520_0 .net "wb_wdata_i", 31 0, v0000000002876bc0_0;  1 drivers
v0000000002878940_0 .net "wb_wreg_i", 0 0, v00000000028766c0_0;  1 drivers
S_00000000027f7860 .scope module, "ex0" "ex" 2 141, 3 23 0, S_00000000027f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 3 "alusel_i"
    .port_info 2 /INPUT 8 "aluop_i"
    .port_info 3 /INPUT 32 "reg1_i"
    .port_info 4 /INPUT 32 "reg2_i"
    .port_info 5 /INPUT 5 "wd_i"
    .port_info 6 /INPUT 1 "wreg_i"
    .port_info 7 /OUTPUT 5 "wd_o"
    .port_info 8 /OUTPUT 1 "wreg_o"
    .port_info 9 /OUTPUT 32 "wdata_o"
v0000000002817820_0 .net "aluop_i", 7 0, v0000000002876b20_0;  alias, 1 drivers
v000000000281ab50_0 .net "alusel_i", 2 0, v00000000028761c0_0;  alias, 1 drivers
v00000000027f30f0_0 .var "logicres", 31 0;
v00000000027f3190_0 .net "reg1_i", 31 0, v0000000002877a20_0;  alias, 1 drivers
v00000000027f3230_0 .net "reg2_i", 31 0, v0000000002876260_0;  alias, 1 drivers
v00000000027f32d0_0 .net "rst", 0 0, o000000000281f138;  alias, 0 drivers
v00000000027f3370_0 .net "wd_i", 4 0, v0000000002877660_0;  alias, 1 drivers
v00000000027f3410_0 .var "wd_o", 4 0;
v00000000027ebc30_0 .var "wdata_o", 31 0;
v00000000027ebcd0_0 .net "wreg_i", 0 0, v0000000002876ee0_0;  alias, 1 drivers
v0000000002875e30_0 .var "wreg_o", 0 0;
E_0000000002819cf0 .event edge, v00000000027f32d0_0, v000000000281ab50_0, v00000000027f30f0_0;
E_000000000281a1b0/0 .event edge, v00000000027f32d0_0, v00000000027f3370_0, v00000000027ebcd0_0, v0000000002817820_0;
E_000000000281a1b0/1 .event edge, v00000000027f3190_0, v00000000027f3230_0;
E_000000000281a1b0 .event/or E_000000000281a1b0/0, E_000000000281a1b0/1;
S_00000000027ebd70 .scope module, "ex_mem0" "ex_mem" 2 156, 4 43 0, S_00000000027f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "ex_wd"
    .port_info 3 /INPUT 1 "ex_wreg"
    .port_info 4 /INPUT 32 "ex_wdata"
    .port_info 5 /OUTPUT 5 "mem_wd"
    .port_info 6 /OUTPUT 1 "mem_wreg"
    .port_info 7 /OUTPUT 32 "mem_wdata"
v00000000028754d0_0 .net "clk", 0 0, o000000000281f438;  alias, 0 drivers
v00000000028757f0_0 .net "ex_wd", 4 0, v00000000027f3410_0;  alias, 1 drivers
v00000000028756b0_0 .net "ex_wdata", 31 0, v00000000027ebc30_0;  alias, 1 drivers
v0000000002875ed0_0 .net "ex_wreg", 0 0, v0000000002875e30_0;  alias, 1 drivers
v0000000002875f70_0 .var "mem_wd", 4 0;
v0000000002875430_0 .var "mem_wdata", 31 0;
v0000000002875d90_0 .var "mem_wreg", 0 0;
v0000000002875cf0_0 .net "rst", 0 0, o000000000281f138;  alias, 0 drivers
E_000000000281a270 .event posedge, v00000000028754d0_0;
S_00000000027e82f0 .scope module, "id0" "id" 2 86, 5 23 0, S_00000000027f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_data_i"
    .port_info 4 /INPUT 32 "reg2_data_i"
    .port_info 5 /OUTPUT 8 "aluop_o"
    .port_info 6 /OUTPUT 3 "alusel_o"
    .port_info 7 /OUTPUT 5 "wd_o"
    .port_info 8 /OUTPUT 1 "wreg_o"
    .port_info 9 /OUTPUT 5 "reg2_addr_o"
    .port_info 10 /OUTPUT 1 "reg2_read_o"
    .port_info 11 /OUTPUT 5 "reg1_addr_o"
    .port_info 12 /OUTPUT 1 "reg1_read_o"
    .port_info 13 /OUTPUT 32 "reg1_o"
    .port_info 14 /OUTPUT 32 "reg2_o"
v0000000002875570_0 .var "aluop_o", 7 0;
v0000000002875610_0 .var "alusel_o", 2 0;
v0000000002875bb0_0 .var "immi", 31 0;
v00000000028752f0_0 .net "inst_i", 31 0, v0000000002877de0_0;  alias, 1 drivers
v0000000002875070_0 .net "pc_i", 31 0, v0000000002876940_0;  alias, 1 drivers
v0000000002875750_0 .var "reg1_addr_o", 4 0;
v00000000028759d0_0 .net "reg1_data_i", 31 0, v0000000002877020_0;  alias, 1 drivers
v0000000002875110_0 .var "reg1_o", 31 0;
v00000000028751b0_0 .var "reg1_read_o", 0 0;
v0000000002875890_0 .var "reg2_addr_o", 4 0;
v0000000002875930_0 .net "reg2_data_i", 31 0, v00000000028775c0_0;  alias, 1 drivers
v0000000002875c50_0 .var "reg2_o", 31 0;
v0000000002875250_0 .var "reg2_read_o", 0 0;
v0000000002875390_0 .net "rst", 0 0, o000000000281f138;  alias, 0 drivers
v0000000002875a70_0 .var "wd_o", 4 0;
v0000000002875b10_0 .var "wreg_o", 0 0;
E_0000000002819930/0 .event edge, v00000000027f32d0_0, v00000000028751b0_0, v00000000028759d0_0, v0000000002875bb0_0;
E_0000000002819930/1 .event edge, v0000000002875250_0, v0000000002875930_0;
E_0000000002819930 .event/or E_0000000002819930/0, E_0000000002819930/1;
E_0000000002819bb0 .event edge, v00000000027f32d0_0, v00000000028752f0_0;
S_00000000027e8470 .scope module, "id_ex0" "id_ex" 2 123, 6 23 0, S_00000000027f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 3 "id_alusel"
    .port_info 3 /INPUT 8 "id_aluop"
    .port_info 4 /INPUT 32 "id_reg1"
    .port_info 5 /INPUT 32 "id_reg2"
    .port_info 6 /INPUT 5 "id_wd"
    .port_info 7 /INPUT 1 "id_wreg"
    .port_info 8 /OUTPUT 3 "ex_alusel"
    .port_info 9 /OUTPUT 8 "ex_aluop"
    .port_info 10 /OUTPUT 32 "ex_reg1"
    .port_info 11 /OUTPUT 32 "ex_reg2"
    .port_info 12 /OUTPUT 5 "ex_wd"
    .port_info 13 /OUTPUT 1 "ex_wreg"
v0000000002876a80_0 .net "clk", 0 0, o000000000281f438;  alias, 0 drivers
v0000000002876b20_0 .var "ex_aluop", 7 0;
v00000000028761c0_0 .var "ex_alusel", 2 0;
v0000000002877a20_0 .var "ex_reg1", 31 0;
v0000000002876260_0 .var "ex_reg2", 31 0;
v0000000002877660_0 .var "ex_wd", 4 0;
v0000000002876ee0_0 .var "ex_wreg", 0 0;
v00000000028768a0_0 .net "id_aluop", 7 0, v0000000002875570_0;  alias, 1 drivers
v0000000002877ca0_0 .net "id_alusel", 2 0, v0000000002875610_0;  alias, 1 drivers
v0000000002877b60_0 .net "id_reg1", 31 0, v0000000002875110_0;  alias, 1 drivers
v0000000002876c60_0 .net "id_reg2", 31 0, v0000000002875c50_0;  alias, 1 drivers
v0000000002876d00_0 .net "id_wd", 4 0, v0000000002875a70_0;  alias, 1 drivers
v0000000002877c00_0 .net "id_wreg", 0 0, v0000000002875b10_0;  alias, 1 drivers
v0000000002877d40_0 .net "rst", 0 0, o000000000281f138;  alias, 0 drivers
S_00000000027e1150 .scope module, "if_id0" "if_id" 2 78, 7 23 0, S_00000000027f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "if_pc"
    .port_info 3 /INPUT 32 "if_inst"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_inst"
v0000000002876120_0 .net "clk", 0 0, o000000000281f438;  alias, 0 drivers
v0000000002877de0_0 .var "id_inst", 31 0;
v0000000002876940_0 .var "id_pc", 31 0;
v00000000028763a0_0 .net "if_inst", 31 0, o000000000281feb8;  alias, 0 drivers
v0000000002876300_0 .net "if_pc", 31 0, v0000000002877340_0;  alias, 1 drivers
v0000000002877700_0 .net "rst", 0 0, o000000000281f138;  alias, 0 drivers
S_00000000027e12d0 .scope module, "mem0" "mem" 2 168, 8 23 0, S_00000000027f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "wd_i"
    .port_info 2 /INPUT 1 "wreg_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /OUTPUT 5 "wd_o"
    .port_info 5 /OUTPUT 1 "wreg_o"
    .port_info 6 /OUTPUT 32 "wdata_o"
v00000000028777a0_0 .net "rst", 0 0, o000000000281f138;  alias, 0 drivers
v00000000028764e0_0 .net "wd_i", 4 0, v0000000002875f70_0;  alias, 1 drivers
v0000000002877480_0 .var "wd_o", 4 0;
v0000000002877e80_0 .net "wdata_i", 31 0, v0000000002875430_0;  alias, 1 drivers
v0000000002876440_0 .var "wdata_o", 31 0;
v0000000002876580_0 .net "wreg_i", 0 0, v0000000002875d90_0;  alias, 1 drivers
v0000000002876620_0 .var "wreg_o", 0 0;
E_000000000281a630 .event edge, v00000000027f32d0_0, v0000000002875f70_0, v0000000002875d90_0, v0000000002875430_0;
S_00000000027d6250 .scope module, "mem_wb0" "mem_wb" 2 180, 9 23 0, S_00000000027f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "mem_wd"
    .port_info 3 /INPUT 1 "mem_wreg"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /OUTPUT 5 "wb_wd"
    .port_info 6 /OUTPUT 1 "wb_wreg"
    .port_info 7 /OUTPUT 32 "wb_wdata"
v0000000002877f20_0 .net "clk", 0 0, o000000000281f438;  alias, 0 drivers
v00000000028769e0_0 .net "mem_wd", 4 0, v0000000002877480_0;  alias, 1 drivers
v0000000002877ac0_0 .net "mem_wdata", 31 0, v0000000002876440_0;  alias, 1 drivers
v0000000002877980_0 .net "mem_wreg", 0 0, v0000000002876620_0;  alias, 1 drivers
v00000000028772a0_0 .net "rst", 0 0, o000000000281f138;  alias, 0 drivers
v0000000002876f80_0 .var "wb_wd", 4 0;
v0000000002876bc0_0 .var "wb_wdata", 31 0;
v00000000028766c0_0 .var "wb_wreg", 0 0;
S_00000000027d63d0 .scope module, "pc_rom0" "pc_rom" 2 72, 10 23 0, S_00000000027f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0000000002876760_0 .var "ce", 0 0;
v0000000002876080_0 .net "clk", 0 0, o000000000281f438;  alias, 0 drivers
v0000000002877340_0 .var "pc", 31 0;
v00000000028773e0_0 .net "rst", 0 0, o000000000281f138;  alias, 0 drivers
S_00000000027d4a70 .scope module, "regfile0" "regfile" 2 107, 11 23 0, S_00000000027f76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "waddr"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 5 "raddr1"
    .port_info 6 /INPUT 1 "re1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 5 "raddr2"
    .port_info 9 /INPUT 1 "re2"
    .port_info 10 /OUTPUT 32 "rdata2"
v0000000002876da0_0 .net "clk", 0 0, o000000000281f438;  alias, 0 drivers
v0000000002876800_0 .net "raddr1", 4 0, v0000000002875750_0;  alias, 1 drivers
v0000000002876e40_0 .net "raddr2", 4 0, v0000000002875890_0;  alias, 1 drivers
v0000000002877020_0 .var "rdata1", 31 0;
v00000000028775c0_0 .var "rdata2", 31 0;
v00000000028770c0_0 .net "re1", 0 0, v00000000028751b0_0;  alias, 1 drivers
v0000000002877840_0 .net "re2", 0 0, v0000000002875250_0;  alias, 1 drivers
v0000000002877160_0 .var "register", 31 0;
v0000000002877200_0 .net "rst", 0 0, o000000000281f138;  alias, 0 drivers
v0000000002877520_0 .net "waddr", 4 0, v0000000002876f80_0;  alias, 1 drivers
v00000000028778e0_0 .net "wdata", 31 0, v0000000002876bc0_0;  alias, 1 drivers
v000000000287a4c0_0 .net "we", 0 0, v00000000028766c0_0;  alias, 1 drivers
E_000000000281a0b0/0 .event edge, v00000000028751b0_0, v0000000002876f80_0, v00000000028766c0_0, v0000000002876bc0_0;
E_000000000281a0b0/1 .event edge, v0000000002875750_0, v0000000002877160_0, v0000000002875250_0, v0000000002875890_0;
E_000000000281a0b0 .event/or E_000000000281a0b0/0, E_000000000281a0b0/1;
    .scope S_00000000027d63d0;
T_0 ;
    %wait E_000000000281a270;
    %load/vec4 v0000000002876760_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002877340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000028773e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002877340_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000002877340_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000000002877340_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027e1150;
T_1 ;
    %wait E_000000000281a270;
    %load/vec4 v0000000002877700_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002876940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002877de0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002876300_0;
    %assign/vec4 v0000000002876940_0, 0;
    %load/vec4 v00000000028763a0_0;
    %assign/vec4 v0000000002877de0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000027e82f0;
T_2 ;
    %wait E_0000000002819bb0;
    %load/vec4 v0000000002875390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002875570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002875610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002875750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002875890_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002875a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002875bb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000028752f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0000000002875570_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002875610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028751b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002875250_0, 0;
    %load/vec4 v00000000028752f0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000002875750_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002875a70_0, 0;
    %load/vec4 v00000000028752f0_0;
    %parti/s 5, 16, 6;
    %pad/u 1;
    %assign/vec4 v0000000002875b10_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000028752f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002875bb0_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000027e82f0;
T_3 ;
    %wait E_0000000002819930;
    %load/vec4 v0000000002875390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002875110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002875c50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000028751b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000000028759d0_0;
    %assign/vec4 v0000000002875110_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000002875bb0_0;
    %assign/vec4 v0000000002875110_0, 0;
T_3.3 ;
    %load/vec4 v0000000002875250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0000000002875930_0;
    %assign/vec4 v0000000002875c50_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000000002875bb0_0;
    %assign/vec4 v0000000002875c50_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027d4a70;
T_4 ;
    %wait E_000000000281a270;
    %load/vec4 v0000000002877200_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000287a4c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002877520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000000028778e0_0;
    %assign/vec4 v0000000002877160_0, 0;
T_4.2 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000027d4a70;
T_5 ;
    %wait E_000000000281a0b0;
    %load/vec4 v00000000028770c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002877020_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028770c0_0;
    %pad/u 5;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v00000000028770c0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002877020_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000028770c0_0;
    %pad/u 5;
    %load/vec4 v0000000002877520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000287a4c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000000028778e0_0;
    %assign/vec4 v0000000002877020_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000000002877160_0;
    %load/vec4 v0000000002876800_0;
    %part/u 1;
    %pad/u 32;
    %assign/vec4 v0000000002877020_0, 0;
    %load/vec4 v0000000002877840_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028775c0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000000002877840_0;
    %pad/u 5;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0000000002877840_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028775c0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000000002877840_0;
    %pad/u 5;
    %load/vec4 v0000000002877520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000287a4c0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v00000000028778e0_0;
    %assign/vec4 v00000000028775c0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0000000002877160_0;
    %load/vec4 v0000000002876e40_0;
    %part/u 1;
    %pad/u 32;
    %assign/vec4 v00000000028775c0_0, 0;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000027e8470;
T_6 ;
    %wait E_000000000281a270;
    %load/vec4 v0000000002877d40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000028761c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002876b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002877a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002876260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002877660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002876ee0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002877ca0_0;
    %assign/vec4 v00000000028761c0_0, 0;
    %load/vec4 v0000000002876b20_0;
    %assign/vec4 v0000000002876b20_0, 0;
    %load/vec4 v0000000002877b60_0;
    %assign/vec4 v0000000002877a20_0, 0;
    %load/vec4 v0000000002876c60_0;
    %assign/vec4 v0000000002876260_0, 0;
    %load/vec4 v0000000002876d00_0;
    %assign/vec4 v0000000002877660_0, 0;
    %load/vec4 v0000000002877c00_0;
    %assign/vec4 v0000000002876ee0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000027f7860;
T_7 ;
    %wait E_000000000281a1b0;
    %load/vec4 v00000000027f32d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027f3410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002875e30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000027f3370_0;
    %assign/vec4 v00000000027f3410_0, 0;
    %load/vec4 v00000000027ebcd0_0;
    %assign/vec4 v0000000002875e30_0, 0;
    %load/vec4 v0000000002817820_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000027f3190_0;
    %load/vec4 v00000000027f3230_0;
    %or;
    %assign/vec4 v00000000027f30f0_0, 0;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000027f7860;
T_8 ;
    %wait E_0000000002819cf0;
    %load/vec4 v00000000027f32d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027ebc30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000281ab50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000027f30f0_0;
    %assign/vec4 v00000000027ebc30_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000027ebd70;
T_9 ;
    %wait E_000000000281a270;
    %load/vec4 v0000000002875cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002875430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002875f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002875d90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000028756b0_0;
    %assign/vec4 v0000000002875430_0, 0;
    %load/vec4 v00000000028757f0_0;
    %assign/vec4 v0000000002875f70_0, 0;
    %load/vec4 v0000000002875ed0_0;
    %assign/vec4 v0000000002875d90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000027e12d0;
T_10 ;
    %wait E_000000000281a630;
    %load/vec4 v00000000028777a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002877480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002876620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002876440_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000028764e0_0;
    %assign/vec4 v0000000002877480_0, 0;
    %load/vec4 v0000000002876580_0;
    %assign/vec4 v0000000002876620_0, 0;
    %load/vec4 v0000000002877e80_0;
    %assign/vec4 v0000000002876440_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000027d6250;
T_11 ;
    %wait E_000000000281a270;
    %load/vec4 v00000000028772a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002876bc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002876f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028766c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000002877ac0_0;
    %assign/vec4 v0000000002876bc0_0, 0;
    %load/vec4 v00000000028769e0_0;
    %assign/vec4 v0000000002876f80_0, 0;
    %load/vec4 v0000000002877980_0;
    %assign/vec4 v00000000028766c0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu.v";
    "ex.v";
    "ex_mem.v";
    "id.v";
    "id_ex.v";
    "if_id.v";
    "mem.v";
    "mem_wb.v";
    "pc.v";
    "regfile.v";
