<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/source/ES7243E_reg_config.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/source/ES8156_reg_config.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/source/i2c_com.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/source/i2s_loop.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/source/pgr_i2s_rx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/source/pgr_i2s_tx.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>138</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 5 5600H with Radeon Graphics</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/source/ES7243E_reg_config.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/source/ES8156_reg_config.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/source/i2c_com.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/source/i2s_loop.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/source/i2s_loop.v(line number: 5)] Analyzing module i2s_loop (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/source/pgr_i2s_rx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/source/pgr_i2s_rx.v(line number: 5)] Analyzing module pgr_i2s_rx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/source/pgr_i2s_tx.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/source/pgr_i2s_tx.v(line number: 5)] Analyzing module pgr_i2s_tx (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v(line number: 7)] Analyzing module voice_loop_test (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;voice_loop_test&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v(line number: 7)] Elaborating module voice_loop_test</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v(line number: 52)] Elaborating instance u_pll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/source/prj/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v(line number: 107)] Elaborating instance ES7243E_reg_config</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/source/i2c_com.v(line number: 5)] Elaborating module i2c_com</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v(line number: 115)] Elaborating instance ES8156_reg_config</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/source/i2c_com.v(line number: 5)] Elaborating module i2c_com</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v(line number: 136)] Elaborating instance ES7243_i2s_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/source/pgr_i2s_rx.v(line number: 5)] Elaborating module pgr_i2s_rx</data>
        </row>
        <row>
            <data message="4">Module instance {voice_loop_test.ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v(line number: 157)] Elaborating instance ES8156_i2s_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/source/pgr_i2s_tx.v(line number: 5)] Elaborating module pgr_i2s_tx</data>
        </row>
        <row>
            <data message="4">Module instance {voice_loop_test.ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/source/voice_loop.v(line number: 172)] Elaborating instance i2s_loop</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/source/i2s_loop.v(line number: 5)] Elaborating module i2s_loop</data>
        </row>
        <row>
            <data message="4">Module instance {voice_loop_test.i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000</data>
        </row>
        <row>
            <data message="4">FSM config_step_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM config_step_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N231_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N20[0] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>voice_loop_test</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/86151/Desktop/auido_fft_fir/source/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>