

================================================================
== Vivado HLS Report for 'shuffle_96'
================================================================
* Date:           Tue Dec 11 23:52:42 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8065|  8065|  8065|  8065|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  8064|  8064|        42|          -|          -|   192|    no    |
        | + Loop 1.1      |    40|    40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     8|     8|         2|          -|          -|     4|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (4)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:507
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (6)  [1/1] 0.00ns
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_15, %.loopexit.loopexit ]

ST_2: tmp_96 (7)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.loopexit:1  %tmp_96 = trunc i8 %co to i1

ST_2: exitcond2 (8)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:507
.loopexit:2  %exitcond2 = icmp eq i8 %co, -64

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_2: co_15 (10)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:507
.loopexit:4  %co_15 = add i8 1, %co

ST_2: StgValue_12 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.loopexit:5  br i1 %exitcond2, label %5, label %.preheader3.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.preheader3.preheader:0  %tmp = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.preheader3.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp, i2 0)

ST_2: tmp_243_cast (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.preheader3.preheader:2  %tmp_243_cast = zext i9 %tmp_s to i10

ST_2: tmp_151 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:507
.preheader3.preheader:3  %tmp_151 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %co, i2 0)

ST_2: tmp_245_cast (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:508
.preheader3.preheader:4  %tmp_245_cast = zext i10 %tmp_151 to i11

ST_2: StgValue_18 (18)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:508
.preheader3.preheader:5  br label %.preheader3

ST_2: StgValue_19 (65)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:515
:0  ret void


 <State 3>: 2.32ns
ST_3: h (20)  [1/1] 0.00ns
.preheader3:0  %h = phi i3 [ 0, %.preheader3.preheader ], [ %h_15, %.preheader3.loopexit ]

ST_3: exitcond1 (21)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:508
.preheader3:1  %exitcond1 = icmp eq i3 %h, -4

ST_3: empty_66 (22)  [1/1] 0.00ns
.preheader3:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: h_15 (23)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:508
.preheader3:3  %h_15 = add i3 %h, 1

ST_3: StgValue_24 (24)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:508
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast2 (26)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:0  %tmp_cast2 = zext i3 %h to i11

ST_3: tmp_cast (27)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:1  %tmp_cast = zext i3 %h to i10

ST_3: tmp_152 (28)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:2  %tmp_152 = add i10 %tmp_cast, %tmp_243_cast

ST_3: tmp_248_cast (29)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:3  %tmp_248_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_152, i2 0)

ST_3: tmp_153 (30)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:510
.preheader.preheader:4  %tmp_153 = add i11 %tmp_cast2, %tmp_245_cast

ST_3: tmp_251_cast (31)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:509
.preheader.preheader:5  %tmp_251_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_153, i2 0)

ST_3: StgValue_31 (32)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:509
.preheader.preheader:6  br label %.preheader

ST_3: StgValue_32 (63)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.58ns
ST_4: w (34)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_15, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (35)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:509
.preheader:1  %exitcond = icmp eq i3 %w, -4

ST_4: empty_67 (36)  [1/1] 0.00ns
.preheader:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: w_15 (37)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:509
.preheader:3  %w_15 = add i3 %w, 1

ST_4: StgValue_37 (38)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:509
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_4: tmp_99_cast1 (40)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:0  %tmp_99_cast1 = zext i3 %w to i13

ST_4: tmp_99_cast (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:1  %tmp_99_cast = zext i3 %w to i12

ST_4: tmp_154 (42)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:510
:2  %tmp_154 = add i12 %tmp_248_cast, %tmp_99_cast

ST_4: tmp_252_cast (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:3  %tmp_252_cast = zext i12 %tmp_154 to i64

ST_4: left_addr (44)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:4  %left_addr = getelementptr [1536 x float]* %left_r, i64 0, i64 %tmp_252_cast

ST_4: tmp_155 (45)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:510
:5  %tmp_155 = add i13 %tmp_251_cast, %tmp_99_cast1

ST_4: tmp_253_cast (46)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:6  %tmp_253_cast = zext i13 %tmp_155 to i64

ST_4: output_addr (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:7  %output_addr = getelementptr [3072 x float]* %output_r, i64 0, i64 %tmp_253_cast

ST_4: buffer1_1_96_4x4_add (48)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:511
:8  %buffer1_1_96_4x4_add = getelementptr [1536 x float]* @buffer1_1_96_4x4, i64 0, i64 %tmp_252_cast

ST_4: StgValue_47 (49)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:9  br i1 %tmp_96, label %3, label %2

ST_4: left_load (51)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:510
:0  %left_load = load float* %left_addr, align 4

ST_4: buffer1_1_96_4x4_loa (54)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:511
:0  %buffer1_1_96_4x4_loa = load float* %buffer1_1_96_4x4_add, align 4

ST_4: StgValue_50 (61)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 8.10ns
ST_5: left_load (51)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:510
:0  %left_load = load float* %left_addr, align 4

ST_5: StgValue_52 (52)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:510
:1  br label %4

ST_5: buffer1_1_96_4x4_loa (54)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:511
:0  %buffer1_1_96_4x4_loa = load float* %buffer1_1_96_4x4_add, align 4

ST_5: StgValue_54 (55)  [1/1] 1.59ns
:1  br label %4

ST_5: storemerge (57)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:510
:0  %storemerge = phi float [ %left_load, %2 ], [ %buffer1_1_96_4x4_loa, %3 ]

ST_5: StgValue_56 (58)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:511
:1  store float %storemerge, float* %output_addr, align 4

ST_5: StgValue_57 (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:509
:2  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:507) [6]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:507) [6]  (0 ns)
	'icmp' operation ('exitcond2', accelerator_hls/components.cpp:507) [8]  (2.91 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_hls/components.cpp:508) [20]  (0 ns)
	'add' operation ('tmp_153', accelerator_hls/components.cpp:510) [30]  (2.32 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_hls/components.cpp:509) [34]  (0 ns)
	'add' operation ('tmp_154', accelerator_hls/components.cpp:510) [42]  (2.33 ns)
	'getelementptr' operation ('left_addr', accelerator_hls/components.cpp:510) [44]  (0 ns)
	'load' operation ('left_load', accelerator_hls/components.cpp:510) on array 'left_r' [51]  (3.25 ns)

 <State 5>: 8.1ns
The critical path consists of the following:
	'load' operation ('left_load', accelerator_hls/components.cpp:510) on array 'left_r' [51]  (3.25 ns)
	multiplexor before 'phi' operation ('storemerge', accelerator_hls/components.cpp:510) with incoming values : ('left_load', accelerator_hls/components.cpp:510) ('buffer1_1_96_4x4_loa', accelerator_hls/components.cpp:511) [57]  (1.59 ns)
	'phi' operation ('storemerge', accelerator_hls/components.cpp:510) with incoming values : ('left_load', accelerator_hls/components.cpp:510) ('buffer1_1_96_4x4_loa', accelerator_hls/components.cpp:511) [57]  (0 ns)
	'store' operation (accelerator_hls/components.cpp:511) of variable 'storemerge', accelerator_hls/components.cpp:510 on array 'output_r' [58]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
