{
 "awd_id": "9260451",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "Integrated Multi-Track GMR Read/Write Head with CMOS-SOS    Circuitry",
 "cfda_num": "47.041",
 "org_code": "07010000",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Ritchie B. Coryell",
 "awd_eff_date": "1993-05-01",
 "awd_exp_date": "1994-01-31",
 "tot_intn_awd_amt": 49677.0,
 "awd_amount": 49677.0,
 "awd_min_amd_letter_date": "1993-05-14",
 "awd_max_amd_letter_date": "1993-05-14",
 "awd_abstract_narration": "An integrated multi-rack read/write head and associated circuitry               suitable for high performance (100 MHz), ultra-high density                     (2x109 bits/in2) recording will be designed.  The                               magnetoresistive sensor wil use Giant Magnetoresistance Ratio                   (GMR) material, which provied a much higher signal (about ten                   times) compared with standard materials because of higher                       magnetoresistance and higher sheet resistivity.  The orientation                of the sensor wil be orthogonal to the orientation of the sensors               in use today for improved reliability and higher density.  The                  associate circuitry will be signed using CMOS on a substrate of                 Silicon on Sapphire (SOS) which has both favorable wear                         capability compared to silicon, and in addition has lower                       parasitic capacitances that silicon, hence improving the                        electrical performance of the on-chip circuitry.  Sensors for                   servo track will be included in the design.  In Phase I the head                will be designed, and satisfactory GMR materials will be                        demonstrated on a substrate comprised of permalloy shielding                    material on SOS.  The read portion on the head designed in Phase                                                                                                I, except for shields, will be fabricated and demonstrated in                   Phase II.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "ENG",
 "org_dir_long_name": "Directorate for Engineering",
 "div_abbr": "ECCS",
 "org_div_long_name": "Division of Electrical, Communications and Cyber Systems",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Arthur",
   "pi_last_name": "Pohm",
   "pi_mid_init": "V",
   "pi_sufx_name": "",
   "pi_full_name": "Arthur V Pohm",
   "pi_email_addr": "",
   "nsf_id": "000272140",
   "pi_start_date": "1993-05-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Nonvolatile Electronics Inc",
  "inst_street_address": "11409 Valley View Road",
  "inst_street_address_2": "",
  "inst_city_name": "Eden Prairie",
  "inst_state_code": "MN",
  "inst_state_name": "Minnesota",
  "inst_phone_num": "6129961608",
  "inst_zip_code": "553443617",
  "inst_country_name": "United States",
  "cong_dist_code": "03",
  "st_cong_dist_code": "MN03",
  "org_lgl_bus_name": null,
  "org_prnt_uei_num": null,
  "org_uei_num": null
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "917000",
   "pgm_ele_name": "Other PRA-Othr Prgrm Rltd Admn"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "9256",
   "pgm_ref_txt": "HPCC-RELATED AWARD"
  }
 ],
 "app_fund": [
  {
   "app_code": "0193",
   "app_name": "NSF RESEARCH & RELATED ACTIVIT",
   "app_symb_id": "490100",
   "fund_code": "app-0193",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1993,
   "fund_oblg_amt": 49677.0
  }
 ],
 "por": null
}