vendor_name = ModelSim
source_file = 1, C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/Aula09.vhd
source_file = 1, C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/registradorGenerico.vhd
source_file = 1, C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/muxGenerico2x1.vhd
source_file = 1, C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/somaConstante.vhd
source_file = 1, C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/memoriaROM.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/emanu/Desktop/Insper/DesignComputadores/aula9/Aula09_restored/db/Aula09.cbx.xml
design_name = Aula09
instance = comp, \dataOUT[0]~output\, dataOUT[0]~output, Aula09, 1
instance = comp, \dataOUT[1]~output\, dataOUT[1]~output, Aula09, 1
instance = comp, \dataOUT[2]~output\, dataOUT[2]~output, Aula09, 1
instance = comp, \dataOUT[3]~output\, dataOUT[3]~output, Aula09, 1
instance = comp, \dataOUT[4]~output\, dataOUT[4]~output, Aula09, 1
instance = comp, \dataOUT[5]~output\, dataOUT[5]~output, Aula09, 1
instance = comp, \dataOUT[6]~output\, dataOUT[6]~output, Aula09, 1
instance = comp, \dataOUT[7]~output\, dataOUT[7]~output, Aula09, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Aula09, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Aula09, 1
