Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 29 20:11:07 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/28_10_unop_timing.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 450 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 141 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.025        0.000                      0               372216        0.019        0.000                      0               372216        2.225        0.000                       0                298903  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.025        0.000                      0               372216        0.019        0.000                      0               372216        2.225        0.000                       0                298903  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/a_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/buff0_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.390ns (7.717%)  route 4.664ns (92.283%))
  Logic Levels:           3  (CARRY8=2 LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 8.667 - 5.000 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.132ns (routing 1.101ns, distribution 2.031ns)
  Clock Net Delay (Destination): 3.094ns (routing 0.998ns, distribution 2.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.474     0.474 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.474    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.474 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.788    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.816 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=335734, routed)      3.132     3.948    denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X78Y562        FDRE                                         r  denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/a_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y562        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.018 r  denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/a_reg0_reg[20]/Q
                         net (fo=68, routed)          4.599     8.617    denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/a_reg0__3[3]
    SLICE_X171Y612       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.114     8.731 r  denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[1].sa/mow/internal_operation/buff0[7]__0_i_5__135/O
                         net (fo=1, routed)           0.017     8.748    denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/buff0_reg[7]__0_1[3]
    SLICE_X171Y612       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.134     8.882 r  denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/buff0_reg[7]__0_i_1/CO[7]
                         net (fo=1, routed)           0.023     8.905    denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/buff0_reg[7]__0_i_1_n_0
    SLICE_X171Y613       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.072     8.977 r  denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/buff0_reg[11]__0_i_1/O[3]
                         net (fo=1, routed)           0.025     9.002    denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/buff0_reg[11]__0_i_1_n_12
    SLICE_X171Y613       FDRE                                         r  denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/buff0_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AU23                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     5.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.270    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.549    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.573 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=335734, routed)      3.094     8.667    denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X171Y613       FDRE                                         r  denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/buff0_reg[11]__0/C
                         clock pessimism              0.371     9.039    
                         clock uncertainty           -0.035     9.003    
    SLICE_X171Y613       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023     9.026    denselayer1/INPUT_SIZE_rows[13].OUTPUT_SIZE_cols[4].sa/mow/internal_operation/buff0_reg[11]__0
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  0.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 denselayer3/output_data_reg[9][25]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer4/INPUT_SIZE_rows[9].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.063ns (52.066%)  route 0.058ns (47.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      1.994ns (routing 0.665ns, distribution 1.329ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.742ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.174     0.174 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.174    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.174 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.318    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.335 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=335734, routed)      1.994     2.329    denselayer3/clk
    SLR Crossing[1->2]   
    SLICE_X127Y708       FDCE                                         r  denselayer3/output_data_reg[9][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y708       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.368 r  denselayer3/output_data_reg[9][25]/Q
                         net (fo=1, routed)           0.049     2.417    relulayer3/output_data[9][25]
    SLICE_X128Y708       LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     2.441 r  relulayer3/a_reg0[25]_i_1__5/O
                         net (fo=1, routed)           0.009     2.450    denselayer4/INPUT_SIZE_rows[9].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/dense4_input_data[22][25]
    SLICE_X128Y708       FDRE                                         r  denselayer4/INPUT_SIZE_rows[9].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.360     0.360 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.360    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.360 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.541    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.560 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=335734, routed)      2.227     2.787    denselayer4/INPUT_SIZE_rows[9].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/clk
    SLR Crossing[1->2]   
    SLICE_X128Y708       FDRE                                         r  denselayer4/INPUT_SIZE_rows[9].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[25]/C
                         clock pessimism             -0.402     2.385    
    SLICE_X128Y708       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.432    denselayer4/INPUT_SIZE_rows[9].OUTPUT_SIZE_cols[0].sa/mow/internal_operation/a_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y98    clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X119Y644  denselayer1/INPUT_SIZE_rows[9].OUTPUT_SIZE_cols[52].sa/mow/internal_operation/buff0_reg[8]__1/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X113Y644  denselayer1/INPUT_SIZE_rows[9].OUTPUT_SIZE_cols[52].sa/mow/internal_operation/buff0_reg[8]/C



