// Seed: 1597279206
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_4 = 0;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd26
) (
    output tri0 id_0,
    input  wor  id_1,
    output wand id_2,
    input  tri0 id_3,
    input  wire id_4,
    inout  wor  _id_5,
    input  tri0 id_6
);
  wire [-1 : id_5  ==  -1] id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  wire id_11;
endmodule
module module_2 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    output wand id_6,
    output tri id_7,
    output uwire id_8
);
  localparam id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  logic id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
