<stg><name>predictor3</name>


<trans_list>

<trans id="2254" from="1" to="2">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="2" to="3">
<condition id="500">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="2" to="153">
<condition id="727">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="3" to="11">
<condition id="775">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="3" to="4">
<condition id="783">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="4" to="5">
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="5" to="6">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="6" to="7">
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="7" to="8">
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="8" to="9">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="9" to="10">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="10" to="3">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="11" to="12">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="12" to="13">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="13" to="21">
<condition id="784">
<or_exp><and_exp><literal name="exitcond3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="13" to="14">
<condition id="792">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="14" to="15">
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="15" to="16">
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="16" to="17">
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="17" to="18">
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="18" to="19">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="19" to="20">
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="20" to="13">
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="21" to="22">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="22" to="23">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="23" to="31">
<condition id="793">
<or_exp><and_exp><literal name="exitcond3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2503" from="23" to="24">
<condition id="801">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="24" to="25">
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="25" to="26">
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="26" to="27">
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="27" to="28">
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="28" to="29">
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="29" to="30">
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="30" to="23">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="31" to="32">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="32" to="33">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="33" to="41">
<condition id="802">
<or_exp><and_exp><literal name="exitcond3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="33" to="34">
<condition id="810">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2505" from="34" to="35">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="35" to="36">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="36" to="37">
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="37" to="38">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="38" to="39">
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="39" to="40">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="40" to="33">
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="41" to="42">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="42" to="43">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="43" to="51">
<condition id="811">
<or_exp><and_exp><literal name="exitcond3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="43" to="44">
<condition id="819">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="44" to="45">
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="45" to="46">
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="46" to="47">
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="47" to="48">
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="48" to="49">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="49" to="50">
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="50" to="43">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="51" to="52">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="52" to="53">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="53" to="61">
<condition id="820">
<or_exp><and_exp><literal name="exitcond3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="53" to="54">
<condition id="828">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="54" to="55">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="55" to="56">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="56" to="57">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="57" to="58">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="58" to="59">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="59" to="60">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="60" to="53">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="61" to="62">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="62" to="63">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="63" to="71">
<condition id="829">
<or_exp><and_exp><literal name="exitcond3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="63" to="64">
<condition id="837">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="64" to="65">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="65" to="66">
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="66" to="67">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="67" to="68">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="68" to="69">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="69" to="70">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="70" to="63">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="71" to="72">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="72" to="73">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="73" to="81">
<condition id="838">
<or_exp><and_exp><literal name="exitcond3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="73" to="74">
<condition id="846">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="74" to="75">
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="75" to="76">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="76" to="77">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="77" to="78">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="78" to="79">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="79" to="80">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="80" to="73">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="81" to="82">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="82" to="83">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="83" to="91">
<condition id="847">
<or_exp><and_exp><literal name="exitcond3_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="83" to="84">
<condition id="855">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="84" to="85">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="85" to="86">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="86" to="87">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="87" to="88">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="88" to="89">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="89" to="90">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="90" to="83">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2362" from="91" to="92">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2363" from="92" to="93">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="93" to="101">
<condition id="856">
<or_exp><and_exp><literal name="exitcond3_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="93" to="94">
<condition id="864">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="94" to="95">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="95" to="96">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="96" to="97">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="97" to="98">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="98" to="99">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2570" from="99" to="100">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="100" to="93">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="101" to="102">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="102" to="103">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="103" to="111">
<condition id="865">
<or_exp><and_exp><literal name="exitcond3_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="103" to="104">
<condition id="873">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="104" to="105">
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="105" to="106">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="106" to="107">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="107" to="108">
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="108" to="109">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="109" to="110">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="110" to="103">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="111" to="112">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="112" to="113">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="113" to="121">
<condition id="874">
<or_exp><and_exp><literal name="exitcond3_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="113" to="114">
<condition id="882">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="114" to="115">
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="115" to="116">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="116" to="117">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="117" to="118">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="118" to="119">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="119" to="120">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="120" to="113">
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="121" to="122">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="122" to="123">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="123" to="131">
<condition id="883">
<or_exp><and_exp><literal name="exitcond3_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="123" to="124">
<condition id="891">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="124" to="125">
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="125" to="126">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="126" to="127">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="127" to="128">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="128" to="129">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="129" to="130">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="130" to="123">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="131" to="132">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="132" to="133">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="133" to="141">
<condition id="892">
<or_exp><and_exp><literal name="exitcond3_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="133" to="134">
<condition id="900">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="134" to="135">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="135" to="136">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="136" to="137">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="137" to="138">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="138" to="139">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="139" to="140">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="140" to="133">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="141" to="142">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="142" to="143">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="143" to="151">
<condition id="901">
<or_exp><and_exp><literal name="exitcond3_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="143" to="144">
<condition id="909">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="144" to="145">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="145" to="146">
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="146" to="147">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="147" to="148">
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="148" to="149">
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="149" to="150">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="150" to="143">
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="151" to="152">
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="152" to="2">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="153" to="154">
<condition id="729">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="154" to="162">
<condition id="910">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="154" to="155">
<condition id="918">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="155" to="156">
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="156" to="157">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="157" to="158">
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="158" to="159">
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="159" to="160">
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="160" to="161">
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="161" to="154">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2448" from="162" to="163">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2449" from="163" to="164">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="164" to="172">
<condition id="919">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="164" to="165">
<condition id="927">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="165" to="166">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="166" to="167">
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="167" to="168">
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="168" to="169">
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="169" to="170">
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="170" to="171">
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="171" to="164">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2460" from="172" to="173">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2461" from="173" to="174">
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="174" to="182">
<condition id="928">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="174" to="175">
<condition id="936">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="175" to="176">
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="176" to="177">
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="177" to="178">
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="178" to="179">
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="179" to="180">
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="180" to="181">
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="181" to="174">
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="182" to="183">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="183" to="153">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %bram1) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %bram2) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %bram3) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %bram4) nounwind, !map !21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %weight) nounwind, !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @predictor3_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %bram1, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %bram1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2048, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %bram2, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %bram2, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2048, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %bram3, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %bram3, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2048, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %bram4, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %bram4, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2048, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %weight, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %weight, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2048, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_2, %.preheader7.15_ifconv ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond5 = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %i_2 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %.preheader6.preheader, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="4">
<![CDATA[
.preheader7.preheader:1  %tmp_1 = trunc i4 %i to i3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader7.preheader:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k = phi i5 [ 0, %.preheader7.preheader ], [ %k_2, %3 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1 = phi i28 [ 0, %.preheader7.preheader ], [ %sum1_2, %3 ]

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2 = phi i28 [ 0, %.preheader7.preheader ], [ %sum2_2, %3 ]

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3 = phi i28 [ 0, %.preheader7.preheader ], [ %sum3_2, %3 ]

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4 = phi i28 [ 0, %.preheader7.preheader ], [ %sum4_2, %3 ]

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3 = icmp eq i5 %k, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2 = add i5 %k, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3, label %.preheader7.1, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="5">
<![CDATA[
:0  %k_cast1 = zext i5 %k to i7

]]></Node>
<StgValue><ssdm name="k_cast1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sum = add i7 %tmp, %k_cast1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
:5  %sum_cast = zext i7 %sum to i32

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_1 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load = load i32* %bram1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram1_load"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -16, i5 %k)

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum5_cast = zext i10 %sum6 to i32

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weight_addr = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum5_cast

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load = load i32* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %bram2_addr_1 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load = load i32* %bram2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram2_load"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %bram3_addr_1 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load = load i32* %bram3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram3_load"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %bram4_addr_1 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load = load i32* %bram4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram4_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="235" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load = load i32* %bram1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram1_load"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load = load i32* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load = load i32* %bram2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram2_load"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load = load i32* %bram3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram3_load"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load = load i32* %bram4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram4_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="240" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_21 = mul nsw i32 %bram1_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10 = mul nsw i32 %weight_load, %bram2_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12 = mul nsw i32 %weight_load, %bram3_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_22 = mul nsw i32 %weight_load, %bram4_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="244" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_21 = mul nsw i32 %bram1_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10 = mul nsw i32 %weight_load, %bram2_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12 = mul nsw i32 %weight_load, %bram3_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_22 = mul nsw i32 %weight_load, %bram4_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="248" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_21 = mul nsw i32 %bram1_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10 = mul nsw i32 %weight_load, %bram2_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12 = mul nsw i32 %weight_load, %bram3_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_22 = mul nsw i32 %weight_load, %bram4_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="252" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_21 = mul nsw i32 %bram1_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10 = mul nsw i32 %weight_load, %bram2_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12 = mul nsw i32 %weight_load, %bram3_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_22 = mul nsw i32 %weight_load, %bram4_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="256" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_21 = mul nsw i32 %bram1_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10 = mul nsw i32 %weight_load, %bram2_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12 = mul nsw i32 %weight_load, %bram3_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_22 = mul nsw i32 %weight_load, %bram4_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_21 = mul nsw i32 %bram1_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_8 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_21, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_31_cast = sext i24 %tmp_8 to i28

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum1_2 = add i28 %tmp_31_cast, %sum1

]]></Node>
<StgValue><ssdm name="sum1_2"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10 = mul nsw i32 %weight_load, %bram2_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_11 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="24">
<![CDATA[
:20  %tmp_51_cast = sext i24 %tmp_11 to i28

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:21  %sum2_2 = add i28 %tmp_51_cast, %sum2

]]></Node>
<StgValue><ssdm name="sum2_2"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12 = mul nsw i32 %weight_load, %bram3_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_14 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="24">
<![CDATA[
:26  %tmp_92_cast = sext i24 %tmp_14 to i28

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %sum3_2 = add i28 %tmp_92_cast, %sum3

]]></Node>
<StgValue><ssdm name="sum3_2"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_22 = mul nsw i32 %weight_load, %bram4_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_16 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_22, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="24">
<![CDATA[
:32  %tmp_131_cast = sext i24 %tmp_16 to i28

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:33  %sum4_2 = add i28 %tmp_131_cast, %sum4

]]></Node>
<StgValue><ssdm name="sum4_2"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.1:0  %tmp_9 = trunc i28 %sum1 to i15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.1:1  %tmp_147 = trunc i28 %sum2 to i15

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.1:2  %tmp_148 = trunc i28 %sum3 to i15

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.1:3  %tmp_149 = trunc i28 %sum4 to i15

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.1:4  %tmp_13 = add i15 4096, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.1:5  %tmp_17_cast = zext i15 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:6  %sigmoid_lut_addr = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:7  %sigmoid_lut_load = load i8* %sigmoid_lut_addr, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.1:13  %tmp_15 = add i15 4096, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.1:14  %tmp_20_cast = zext i15 %tmp_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:15  %sigmoid_lut_addr_1 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:16  %sigmoid_lut_load_1 = load i8* %sigmoid_lut_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_1"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.1:20  %tmp_17 = add i15 4096, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.1:21  %tmp_21_cast = zext i15 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:22  %sigmoid_lut_addr_2 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:23  %sigmoid_lut_load_2 = load i8* %sigmoid_lut_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_2"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.1:27  %tmp_20 = add i15 4096, %tmp_149

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.1:28  %tmp_22_cast = zext i15 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:29  %sigmoid_lut_addr_3 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_3"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:30  %sigmoid_lut_load_3 = load i8* %sigmoid_lut_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_3"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.1:35  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="302" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:7  %sigmoid_lut_load = load i8* %sigmoid_lut_addr, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.1:8  %sigmoid_lut_load_cas = zext i8 %sigmoid_lut_load to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_cas"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="3" op_3_bw="4">
<![CDATA[
.preheader7.1:9  %sum5 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i3.i4(i4 -8, i3 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.1:10  %sum7_cast = zext i11 %sum5 to i32

]]></Node>
<StgValue><ssdm name="sum7_cast"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:11  %bram1_addr = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_cast

]]></Node>
<StgValue><ssdm name="bram1_addr"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.1:12  store i32 %sigmoid_lut_load_cas, i32* %bram1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:16  %sigmoid_lut_load_1 = load i8* %sigmoid_lut_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_1"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.1:17  %sigmoid_lut_load_1_c = zext i8 %sigmoid_lut_load_1 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_1_c"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:18  %bram2_addr = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_cast

]]></Node>
<StgValue><ssdm name="bram2_addr"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.1:19  store i32 %sigmoid_lut_load_1_c, i32* %bram2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:23  %sigmoid_lut_load_2 = load i8* %sigmoid_lut_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_2"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.1:24  %sigmoid_lut_load_2_c = zext i8 %sigmoid_lut_load_2 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_2_c"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:25  %bram3_addr = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_cast

]]></Node>
<StgValue><ssdm name="bram3_addr"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.1:26  store i32 %sigmoid_lut_load_2_c, i32* %bram3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:30  %sigmoid_lut_load_3 = load i8* %sigmoid_lut_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_3"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.1:31  %sigmoid_lut_load_3_c = zext i8 %sigmoid_lut_load_3 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_3_c"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:32  %bram4_addr = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_cast

]]></Node>
<StgValue><ssdm name="bram4_addr"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.1:33  store i32 %sigmoid_lut_load_3_c, i32* %bram4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.1:34  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.1:36  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_s = phi i5 [ 0, %.preheader7.1 ], [ %k_2_1, %5 ]

]]></Node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_s = phi i28 [ 0, %.preheader7.1 ], [ %sum1_2_1, %5 ]

]]></Node>
<StgValue><ssdm name="sum1_s"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_s = phi i28 [ 0, %.preheader7.1 ], [ %sum2_2_1, %5 ]

]]></Node>
<StgValue><ssdm name="sum2_s"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_s = phi i28 [ 0, %.preheader7.1 ], [ %sum3_2_1, %5 ]

]]></Node>
<StgValue><ssdm name="sum3_s"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_s = phi i28 [ 0, %.preheader7.1 ], [ %sum4_2_1, %5 ]

]]></Node>
<StgValue><ssdm name="sum4_s"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_1 = icmp eq i5 %k_s, -16

]]></Node>
<StgValue><ssdm name="exitcond3_1"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_1 = add i5 %k_s, 1

]]></Node>
<StgValue><ssdm name="k_2_1"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_1, label %.preheader7.2, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_cast = zext i5 %k_s to i10

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="5">
<![CDATA[
:1  %k_cast1_7 = zext i5 %k_s to i7

]]></Node>
<StgValue><ssdm name="k_cast1_7"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sum_1 = add i7 %tmp, %k_cast1_7

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="7">
<![CDATA[
:6  %sum_1_cast = zext i7 %sum_1 to i32

]]></Node>
<StgValue><ssdm name="sum_1_cast"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram1_addr_5 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_1_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_5"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_15 = load i32* %bram1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_15"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum55_1 = add i10 %k_cast, -496

]]></Node>
<StgValue><ssdm name="sum55_1"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum55_1_cast = zext i10 %sum55_1 to i32

]]></Node>
<StgValue><ssdm name="sum55_1_cast"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_addr_2 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_1_cast

]]></Node>
<StgValue><ssdm name="weight_addr_2"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_15 = load i32* %weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_load_15"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %bram2_addr_5 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_1_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_5"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_15 = load i32* %bram2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_15"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %bram3_addr_5 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_1_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_5"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_15 = load i32* %bram3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_15"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %bram4_addr_5 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_1_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_5"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_15 = load i32* %bram4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="346" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_15 = load i32* %bram1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_15"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_15 = load i32* %weight_addr_2, align 4

]]></Node>
<StgValue><ssdm name="weight_load_15"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_15 = load i32* %bram2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_15"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_15 = load i32* %bram3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_15"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_15 = load i32* %bram4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="351" st_id="15" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram1_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_1 = mul nsw i32 %weight_load_15, %bram2_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_1 = mul nsw i32 %weight_load_15, %bram3_load_15

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_1 = mul nsw i32 %weight_load_15, %bram4_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="355" st_id="16" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram1_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_1 = mul nsw i32 %weight_load_15, %bram2_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_1 = mul nsw i32 %weight_load_15, %bram3_load_15

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_1 = mul nsw i32 %weight_load_15, %bram4_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="359" st_id="17" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram1_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_1 = mul nsw i32 %weight_load_15, %bram2_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_1 = mul nsw i32 %weight_load_15, %bram3_load_15

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_1 = mul nsw i32 %weight_load_15, %bram4_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="363" st_id="18" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram1_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_1 = mul nsw i32 %weight_load_15, %bram2_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_1 = mul nsw i32 %weight_load_15, %bram3_load_15

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_1 = mul nsw i32 %weight_load_15, %bram4_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="367" st_id="19" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram1_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_1 = mul nsw i32 %weight_load_15, %bram2_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_1 = mul nsw i32 %weight_load_15, %bram3_load_15

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_1 = mul nsw i32 %weight_load_15, %bram4_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram1_load_15, %weight_load_15

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_38 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_1_cast = sext i24 %tmp_38 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_1_cast"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum1_2_1 = add i28 %tmp_5_1_cast, %sum1_s

]]></Node>
<StgValue><ssdm name="sum1_2_1"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_1 = mul nsw i32 %weight_load_15, %bram2_load_15

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_39 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="24">
<![CDATA[
:21  %tmp_11_1_cast = sext i24 %tmp_39 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_1_cast"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %sum2_2_1 = add i28 %tmp_11_1_cast, %sum2_s

]]></Node>
<StgValue><ssdm name="sum2_2_1"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_1 = mul nsw i32 %weight_load_15, %bram3_load_15

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_40 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="24">
<![CDATA[
:27  %tmp_13_1_cast = sext i24 %tmp_40 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_1_cast"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %sum3_2_1 = add i28 %tmp_13_1_cast, %sum3_s

]]></Node>
<StgValue><ssdm name="sum3_2_1"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_1 = mul nsw i32 %weight_load_15, %bram4_load_15

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_41 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="24">
<![CDATA[
:33  %tmp_15_1_cast = sext i24 %tmp_41 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_1_cast"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:34  %sum4_2_1 = add i28 %tmp_15_1_cast, %sum4_s

]]></Node>
<StgValue><ssdm name="sum4_2_1"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.2:0  %tmp_154 = trunc i28 %sum1_s to i15

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.2:1  %tmp_155 = trunc i28 %sum2_s to i15

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.2:2  %tmp_156 = trunc i28 %sum3_s to i15

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.2:3  %tmp_157 = trunc i28 %sum4_s to i15

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.2:4  %tmp_17_1 = add i15 4096, %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.2:5  %tmp_17_1_cast = zext i15 %tmp_17_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_1_cast"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:6  %sigmoid_lut_addr_15 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_15"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:7  %sigmoid_lut_load_15 = load i8* %sigmoid_lut_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_15"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.2:14  %tmp_20_1 = add i15 4096, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.2:15  %tmp_20_1_cast = zext i15 %tmp_20_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_1_cast"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:16  %sigmoid_lut_addr_16 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_16"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:17  %sigmoid_lut_load_16 = load i8* %sigmoid_lut_addr_16, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_16"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.2:21  %tmp_21_1 = add i15 4096, %tmp_156

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.2:22  %tmp_21_1_cast = zext i15 %tmp_21_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_1_cast"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:23  %sigmoid_lut_addr_17 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_17"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:24  %sigmoid_lut_load_17 = load i8* %sigmoid_lut_addr_17, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_17"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.2:28  %tmp_22_1 = add i15 4096, %tmp_157

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.2:29  %tmp_22_1_cast = zext i15 %tmp_22_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_1_cast"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:30  %sigmoid_lut_addr_18 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_18"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:31  %sigmoid_lut_load_18 = load i8* %sigmoid_lut_addr_18, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_18"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.2:36  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="413" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:7  %sigmoid_lut_load_15 = load i8* %sigmoid_lut_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_15"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.2:8  %sigmoid_lut_load_15_s = zext i8 %sigmoid_lut_load_15 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_15_s"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.2:9  %tmp_35 = or i7 %tmp, 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.2:10  %sum7_s = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_35)

]]></Node>
<StgValue><ssdm name="sum7_s"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.2:11  %sum7_1_cast = zext i11 %sum7_s to i32

]]></Node>
<StgValue><ssdm name="sum7_1_cast"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:12  %bram1_addr_4 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_1_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_4"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.2:13  store i32 %sigmoid_lut_load_15_s, i32* %bram1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:17  %sigmoid_lut_load_16 = load i8* %sigmoid_lut_addr_16, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_16"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.2:18  %sigmoid_lut_load_16_s = zext i8 %sigmoid_lut_load_16 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_16_s"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:19  %bram2_addr_4 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_1_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_4"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.2:20  store i32 %sigmoid_lut_load_16_s, i32* %bram2_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:24  %sigmoid_lut_load_17 = load i8* %sigmoid_lut_addr_17, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_17"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.2:25  %sigmoid_lut_load_17_s = zext i8 %sigmoid_lut_load_17 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_17_s"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:26  %bram3_addr_4 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_1_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_4"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.2:27  store i32 %sigmoid_lut_load_17_s, i32* %bram3_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:31  %sigmoid_lut_load_18 = load i8* %sigmoid_lut_addr_18, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_18"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.2:32  %sigmoid_lut_load_18_s = zext i8 %sigmoid_lut_load_18 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_18_s"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:33  %bram4_addr_4 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_1_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_4"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.2:34  store i32 %sigmoid_lut_load_18_s, i32* %bram4_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.2:35  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.2:37  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_15 = phi i5 [ 0, %.preheader7.2 ], [ %k_2_2, %7 ]

]]></Node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_15 = phi i28 [ 0, %.preheader7.2 ], [ %sum1_2_2, %7 ]

]]></Node>
<StgValue><ssdm name="sum1_15"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_15 = phi i28 [ 0, %.preheader7.2 ], [ %sum2_2_2, %7 ]

]]></Node>
<StgValue><ssdm name="sum2_15"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_15 = phi i28 [ 0, %.preheader7.2 ], [ %sum3_2_2, %7 ]

]]></Node>
<StgValue><ssdm name="sum3_15"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_15 = phi i28 [ 0, %.preheader7.2 ], [ %sum4_2_2, %7 ]

]]></Node>
<StgValue><ssdm name="sum4_15"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_2 = icmp eq i5 %k_15, -16

]]></Node>
<StgValue><ssdm name="exitcond3_2"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_2 = add i5 %k_15, 1

]]></Node>
<StgValue><ssdm name="k_2_2"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_2, label %.preheader7.3, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="5">
<![CDATA[
:0  %k_15_cast1 = zext i5 %k_15 to i7

]]></Node>
<StgValue><ssdm name="k_15_cast1"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sum_2 = add i7 %tmp, %k_15_cast1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="7">
<![CDATA[
:5  %sum_2_cast = zext i7 %sum_2 to i32

]]></Node>
<StgValue><ssdm name="sum_2_cast"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_9 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_2_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_9"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_2 = load i32* %bram1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_2"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum55_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -15, i5 %k_15)

]]></Node>
<StgValue><ssdm name="sum55_s"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum55_2_cast = zext i10 %sum55_s to i32

]]></Node>
<StgValue><ssdm name="sum55_2_cast"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weight_addr_4 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_2_cast

]]></Node>
<StgValue><ssdm name="weight_addr_4"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_2 = load i32* %weight_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %bram2_addr_9 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_2_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_9"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_2 = load i32* %bram2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_2"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %bram3_addr_9 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_2_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_9"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_2 = load i32* %bram3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_2"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %bram4_addr_9 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_2_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_9"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_2 = load i32* %bram4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="457" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_2 = load i32* %bram1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_2"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_2 = load i32* %weight_addr_4, align 4

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_2 = load i32* %bram2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_2"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_2 = load i32* %bram3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_2"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_2 = load i32* %bram4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="462" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram1_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_2 = mul nsw i32 %weight_load_2, %bram2_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_2 = mul nsw i32 %weight_load_2, %bram3_load_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_2 = mul nsw i32 %weight_load_2, %bram4_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="466" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram1_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="467" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_2 = mul nsw i32 %weight_load_2, %bram2_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_2 = mul nsw i32 %weight_load_2, %bram3_load_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="469" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_2 = mul nsw i32 %weight_load_2, %bram4_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="470" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram1_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_2 = mul nsw i32 %weight_load_2, %bram2_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="472" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_2 = mul nsw i32 %weight_load_2, %bram3_load_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_2 = mul nsw i32 %weight_load_2, %bram4_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="474" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram1_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="475" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_2 = mul nsw i32 %weight_load_2, %bram2_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_2 = mul nsw i32 %weight_load_2, %bram3_load_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_2 = mul nsw i32 %weight_load_2, %bram4_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="478" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram1_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="479" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_2 = mul nsw i32 %weight_load_2, %bram2_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="480" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_2 = mul nsw i32 %weight_load_2, %bram3_load_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="481" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_2 = mul nsw i32 %weight_load_2, %bram4_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="482" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram1_load_2, %weight_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_52 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_2_cast = sext i24 %tmp_52 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_2_cast"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum1_2_2 = add i28 %tmp_5_2_cast, %sum1_15

]]></Node>
<StgValue><ssdm name="sum1_2_2"/></StgValue>
</operation>

<operation id="489" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_2 = mul nsw i32 %weight_load_2, %bram2_load_2

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="490" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_53 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="491" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="28" op_0_bw="24">
<![CDATA[
:20  %tmp_11_2_cast = sext i24 %tmp_53 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_2_cast"/></StgValue>
</operation>

<operation id="492" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:21  %sum2_2_2 = add i28 %tmp_11_2_cast, %sum2_15

]]></Node>
<StgValue><ssdm name="sum2_2_2"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_2 = mul nsw i32 %weight_load_2, %bram3_load_2

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_54 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="24">
<![CDATA[
:26  %tmp_13_2_cast = sext i24 %tmp_54 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_2_cast"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %sum3_2_2 = add i28 %tmp_13_2_cast, %sum3_15

]]></Node>
<StgValue><ssdm name="sum3_2_2"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_2 = mul nsw i32 %weight_load_2, %bram4_load_2

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_55 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="24">
<![CDATA[
:32  %tmp_15_2_cast = sext i24 %tmp_55 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_2_cast"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:33  %sum4_2_2 = add i28 %tmp_15_2_cast, %sum4_15

]]></Node>
<StgValue><ssdm name="sum4_2_2"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_51) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="503" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.3:0  %tmp_162 = trunc i28 %sum1_15 to i15

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.3:1  %tmp_163 = trunc i28 %sum2_15 to i15

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.3:2  %tmp_164 = trunc i28 %sum3_15 to i15

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.3:3  %tmp_165 = trunc i28 %sum4_15 to i15

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.3:4  %tmp_17_2 = add i15 4096, %tmp_162

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.3:5  %tmp_17_2_cast = zext i15 %tmp_17_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_2_cast"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:6  %sigmoid_lut_addr_23 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_23"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:7  %sigmoid_lut_load_23 = load i8* %sigmoid_lut_addr_23, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_23"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.3:14  %tmp_20_2 = add i15 4096, %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.3:15  %tmp_20_2_cast = zext i15 %tmp_20_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_2_cast"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:16  %sigmoid_lut_addr_24 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_24"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:17  %sigmoid_lut_load_24 = load i8* %sigmoid_lut_addr_24, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_24"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.3:21  %tmp_21_2 = add i15 4096, %tmp_164

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.3:22  %tmp_21_2_cast = zext i15 %tmp_21_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_2_cast"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:23  %sigmoid_lut_addr_25 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_25"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:24  %sigmoid_lut_load_25 = load i8* %sigmoid_lut_addr_25, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_25"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.3:28  %tmp_22_2 = add i15 4096, %tmp_165

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="520" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.3:29  %tmp_22_2_cast = zext i15 %tmp_22_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_2_cast"/></StgValue>
</operation>

<operation id="521" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:30  %sigmoid_lut_addr_26 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_26"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:31  %sigmoid_lut_load_26 = load i8* %sigmoid_lut_addr_26, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_26"/></StgValue>
</operation>

<operation id="523" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.3:36  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="524" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:7  %sigmoid_lut_load_23 = load i8* %sigmoid_lut_addr_23, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_23"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.3:8  %sigmoid_lut_load_23_s = zext i8 %sigmoid_lut_load_23 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_23_s"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.3:9  %tmp_49 = or i7 %tmp, 2

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.3:10  %sum7_1 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_49)

]]></Node>
<StgValue><ssdm name="sum7_1"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.3:11  %sum7_2_cast = zext i11 %sum7_1 to i32

]]></Node>
<StgValue><ssdm name="sum7_2_cast"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:12  %bram1_addr_8 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_2_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_8"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.3:13  store i32 %sigmoid_lut_load_23_s, i32* %bram1_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:17  %sigmoid_lut_load_24 = load i8* %sigmoid_lut_addr_24, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_24"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.3:18  %sigmoid_lut_load_24_s = zext i8 %sigmoid_lut_load_24 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_24_s"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:19  %bram2_addr_8 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_2_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_8"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.3:20  store i32 %sigmoid_lut_load_24_s, i32* %bram2_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:24  %sigmoid_lut_load_25 = load i8* %sigmoid_lut_addr_25, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_25"/></StgValue>
</operation>

<operation id="536" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.3:25  %sigmoid_lut_load_25_s = zext i8 %sigmoid_lut_load_25 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_25_s"/></StgValue>
</operation>

<operation id="537" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:26  %bram3_addr_8 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_2_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_8"/></StgValue>
</operation>

<operation id="538" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.3:27  store i32 %sigmoid_lut_load_25_s, i32* %bram3_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:31  %sigmoid_lut_load_26 = load i8* %sigmoid_lut_addr_26, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_26"/></StgValue>
</operation>

<operation id="540" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.3:32  %sigmoid_lut_load_26_s = zext i8 %sigmoid_lut_load_26 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_26_s"/></StgValue>
</operation>

<operation id="541" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:33  %bram4_addr_8 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_2_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_8"/></StgValue>
</operation>

<operation id="542" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.3:34  store i32 %sigmoid_lut_load_26_s, i32* %bram4_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.3:35  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="544" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.3:37  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="545" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_16 = phi i5 [ 0, %.preheader7.3 ], [ %k_2_3, %9 ]

]]></Node>
<StgValue><ssdm name="k_16"/></StgValue>
</operation>

<operation id="546" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_16 = phi i28 [ 0, %.preheader7.3 ], [ %sum1_2_3, %9 ]

]]></Node>
<StgValue><ssdm name="sum1_16"/></StgValue>
</operation>

<operation id="547" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_16 = phi i28 [ 0, %.preheader7.3 ], [ %sum2_2_3, %9 ]

]]></Node>
<StgValue><ssdm name="sum2_16"/></StgValue>
</operation>

<operation id="548" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_16 = phi i28 [ 0, %.preheader7.3 ], [ %sum3_2_3, %9 ]

]]></Node>
<StgValue><ssdm name="sum3_16"/></StgValue>
</operation>

<operation id="549" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_16 = phi i28 [ 0, %.preheader7.3 ], [ %sum4_2_3, %9 ]

]]></Node>
<StgValue><ssdm name="sum4_16"/></StgValue>
</operation>

<operation id="550" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_3 = icmp eq i5 %k_16, -16

]]></Node>
<StgValue><ssdm name="exitcond3_3"/></StgValue>
</operation>

<operation id="551" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_3 = add i5 %k_16, 1

]]></Node>
<StgValue><ssdm name="k_2_3"/></StgValue>
</operation>

<operation id="552" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_3, label %.preheader7.4, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_16_cast = zext i5 %k_16 to i10

]]></Node>
<StgValue><ssdm name="k_16_cast"/></StgValue>
</operation>

<operation id="554" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="5">
<![CDATA[
:1  %k_16_cast1 = zext i5 %k_16 to i7

]]></Node>
<StgValue><ssdm name="k_16_cast1"/></StgValue>
</operation>

<operation id="555" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sum_3 = add i7 %tmp, %k_16_cast1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="556" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="7">
<![CDATA[
:6  %sum_3_cast = zext i7 %sum_3 to i32

]]></Node>
<StgValue><ssdm name="sum_3_cast"/></StgValue>
</operation>

<operation id="557" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram1_addr_13 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_3_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_13"/></StgValue>
</operation>

<operation id="558" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_3 = load i32* %bram1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_3"/></StgValue>
</operation>

<operation id="559" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum55_3 = add i10 %k_16_cast, -464

]]></Node>
<StgValue><ssdm name="sum55_3"/></StgValue>
</operation>

<operation id="560" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum55_3_cast = zext i10 %sum55_3 to i32

]]></Node>
<StgValue><ssdm name="sum55_3_cast"/></StgValue>
</operation>

<operation id="561" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_addr_6 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_3_cast

]]></Node>
<StgValue><ssdm name="weight_addr_6"/></StgValue>
</operation>

<operation id="562" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_3 = load i32* %weight_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="563" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %bram2_addr_13 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_3_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_13"/></StgValue>
</operation>

<operation id="564" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_3 = load i32* %bram2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_3"/></StgValue>
</operation>

<operation id="565" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %bram3_addr_13 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_3_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_13"/></StgValue>
</operation>

<operation id="566" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_3 = load i32* %bram3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_3"/></StgValue>
</operation>

<operation id="567" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %bram4_addr_13 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_3_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_13"/></StgValue>
</operation>

<operation id="568" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_3 = load i32* %bram4_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="569" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_3 = load i32* %bram1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_3"/></StgValue>
</operation>

<operation id="570" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_3 = load i32* %weight_addr_6, align 4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="571" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_3 = load i32* %bram2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_3"/></StgValue>
</operation>

<operation id="572" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_3 = load i32* %bram3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_3"/></StgValue>
</operation>

<operation id="573" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_3 = load i32* %bram4_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="574" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram1_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="575" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_3 = mul nsw i32 %weight_load_3, %bram2_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="576" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_3 = mul nsw i32 %weight_load_3, %bram3_load_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="577" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_3 = mul nsw i32 %weight_load_3, %bram4_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="578" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram1_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="579" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_3 = mul nsw i32 %weight_load_3, %bram2_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="580" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_3 = mul nsw i32 %weight_load_3, %bram3_load_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="581" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_3 = mul nsw i32 %weight_load_3, %bram4_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="582" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram1_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="583" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_3 = mul nsw i32 %weight_load_3, %bram2_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="584" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_3 = mul nsw i32 %weight_load_3, %bram3_load_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="585" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_3 = mul nsw i32 %weight_load_3, %bram4_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="586" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram1_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="587" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_3 = mul nsw i32 %weight_load_3, %bram2_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="588" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_3 = mul nsw i32 %weight_load_3, %bram3_load_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_3 = mul nsw i32 %weight_load_3, %bram4_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="590" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram1_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="591" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_3 = mul nsw i32 %weight_load_3, %bram2_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="592" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_3 = mul nsw i32 %weight_load_3, %bram3_load_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="593" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_3 = mul nsw i32 %weight_load_3, %bram4_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="594" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="595" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="596" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram1_load_3, %weight_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="598" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_66 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="599" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_3_cast = sext i24 %tmp_66 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_3_cast"/></StgValue>
</operation>

<operation id="600" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum1_2_3 = add i28 %tmp_5_3_cast, %sum1_16

]]></Node>
<StgValue><ssdm name="sum1_2_3"/></StgValue>
</operation>

<operation id="601" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_3 = mul nsw i32 %weight_load_3, %bram2_load_3

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="602" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_67 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="603" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="24">
<![CDATA[
:21  %tmp_11_3_cast = sext i24 %tmp_67 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_3_cast"/></StgValue>
</operation>

<operation id="604" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %sum2_2_3 = add i28 %tmp_11_3_cast, %sum2_16

]]></Node>
<StgValue><ssdm name="sum2_2_3"/></StgValue>
</operation>

<operation id="605" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_3 = mul nsw i32 %weight_load_3, %bram3_load_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="606" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_68 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="607" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="24">
<![CDATA[
:27  %tmp_13_3_cast = sext i24 %tmp_68 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_3_cast"/></StgValue>
</operation>

<operation id="608" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %sum3_2_3 = add i28 %tmp_13_3_cast, %sum3_16

]]></Node>
<StgValue><ssdm name="sum3_2_3"/></StgValue>
</operation>

<operation id="609" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_3 = mul nsw i32 %weight_load_3, %bram4_load_3

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="610" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_69 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="611" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="24">
<![CDATA[
:33  %tmp_15_3_cast = sext i24 %tmp_69 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_3_cast"/></StgValue>
</operation>

<operation id="612" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:34  %sum4_2_3 = add i28 %tmp_15_3_cast, %sum4_16

]]></Node>
<StgValue><ssdm name="sum4_2_3"/></StgValue>
</operation>

<operation id="613" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_65) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="614" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="615" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.4:0  %tmp_170 = trunc i28 %sum1_16 to i15

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.4:1  %tmp_171 = trunc i28 %sum2_16 to i15

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="617" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.4:2  %tmp_172 = trunc i28 %sum3_16 to i15

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.4:3  %tmp_173 = trunc i28 %sum4_16 to i15

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.4:4  %tmp_17_3 = add i15 4096, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="620" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.4:5  %tmp_17_3_cast = zext i15 %tmp_17_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_3_cast"/></StgValue>
</operation>

<operation id="621" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:6  %sigmoid_lut_addr_31 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_3_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_31"/></StgValue>
</operation>

<operation id="622" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:7  %sigmoid_lut_load_31 = load i8* %sigmoid_lut_addr_31, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_31"/></StgValue>
</operation>

<operation id="623" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.4:14  %tmp_20_3 = add i15 4096, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="624" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.4:15  %tmp_20_3_cast = zext i15 %tmp_20_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_3_cast"/></StgValue>
</operation>

<operation id="625" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:16  %sigmoid_lut_addr_32 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_3_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_32"/></StgValue>
</operation>

<operation id="626" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:17  %sigmoid_lut_load_32 = load i8* %sigmoid_lut_addr_32, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_32"/></StgValue>
</operation>

<operation id="627" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.4:21  %tmp_21_3 = add i15 4096, %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="628" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.4:22  %tmp_21_3_cast = zext i15 %tmp_21_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_3_cast"/></StgValue>
</operation>

<operation id="629" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:23  %sigmoid_lut_addr_33 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_3_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_33"/></StgValue>
</operation>

<operation id="630" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:24  %sigmoid_lut_load_33 = load i8* %sigmoid_lut_addr_33, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_33"/></StgValue>
</operation>

<operation id="631" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.4:28  %tmp_22_3 = add i15 4096, %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="632" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.4:29  %tmp_22_3_cast = zext i15 %tmp_22_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_3_cast"/></StgValue>
</operation>

<operation id="633" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:30  %sigmoid_lut_addr_34 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_3_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_34"/></StgValue>
</operation>

<operation id="634" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:31  %sigmoid_lut_load_34 = load i8* %sigmoid_lut_addr_34, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_34"/></StgValue>
</operation>

<operation id="635" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.4:36  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="636" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:7  %sigmoid_lut_load_31 = load i8* %sigmoid_lut_addr_31, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_31"/></StgValue>
</operation>

<operation id="637" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.4:8  %sigmoid_lut_load_31_s = zext i8 %sigmoid_lut_load_31 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_31_s"/></StgValue>
</operation>

<operation id="638" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.4:9  %tmp_63 = or i7 %tmp, 3

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="639" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.4:10  %sum7_2 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_63)

]]></Node>
<StgValue><ssdm name="sum7_2"/></StgValue>
</operation>

<operation id="640" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.4:11  %sum7_3_cast = zext i11 %sum7_2 to i32

]]></Node>
<StgValue><ssdm name="sum7_3_cast"/></StgValue>
</operation>

<operation id="641" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:12  %bram1_addr_12 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_3_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_12"/></StgValue>
</operation>

<operation id="642" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.4:13  store i32 %sigmoid_lut_load_31_s, i32* %bram1_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:17  %sigmoid_lut_load_32 = load i8* %sigmoid_lut_addr_32, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_32"/></StgValue>
</operation>

<operation id="644" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.4:18  %sigmoid_lut_load_32_s = zext i8 %sigmoid_lut_load_32 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_32_s"/></StgValue>
</operation>

<operation id="645" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:19  %bram2_addr_12 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_3_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_12"/></StgValue>
</operation>

<operation id="646" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.4:20  store i32 %sigmoid_lut_load_32_s, i32* %bram2_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:24  %sigmoid_lut_load_33 = load i8* %sigmoid_lut_addr_33, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_33"/></StgValue>
</operation>

<operation id="648" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.4:25  %sigmoid_lut_load_33_s = zext i8 %sigmoid_lut_load_33 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_33_s"/></StgValue>
</operation>

<operation id="649" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:26  %bram3_addr_12 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_3_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_12"/></StgValue>
</operation>

<operation id="650" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.4:27  store i32 %sigmoid_lut_load_33_s, i32* %bram3_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:31  %sigmoid_lut_load_34 = load i8* %sigmoid_lut_addr_34, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_34"/></StgValue>
</operation>

<operation id="652" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.4:32  %sigmoid_lut_load_34_s = zext i8 %sigmoid_lut_load_34 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_34_s"/></StgValue>
</operation>

<operation id="653" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:33  %bram4_addr_12 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_3_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_12"/></StgValue>
</operation>

<operation id="654" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.4:34  store i32 %sigmoid_lut_load_34_s, i32* %bram4_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.4:35  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_50) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="656" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.4:37  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="657" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_4 = phi i5 [ 0, %.preheader7.4 ], [ %k_2_4, %11 ]

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="658" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_4 = phi i28 [ 0, %.preheader7.4 ], [ %sum1_2_4, %11 ]

]]></Node>
<StgValue><ssdm name="sum1_4"/></StgValue>
</operation>

<operation id="659" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_4 = phi i28 [ 0, %.preheader7.4 ], [ %sum2_2_4, %11 ]

]]></Node>
<StgValue><ssdm name="sum2_4"/></StgValue>
</operation>

<operation id="660" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_4 = phi i28 [ 0, %.preheader7.4 ], [ %sum3_2_4, %11 ]

]]></Node>
<StgValue><ssdm name="sum3_4"/></StgValue>
</operation>

<operation id="661" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_4 = phi i28 [ 0, %.preheader7.4 ], [ %sum4_2_4, %11 ]

]]></Node>
<StgValue><ssdm name="sum4_4"/></StgValue>
</operation>

<operation id="662" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_4 = icmp eq i5 %k_4, -16

]]></Node>
<StgValue><ssdm name="exitcond3_4"/></StgValue>
</operation>

<operation id="663" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_4 = add i5 %k_4, 1

]]></Node>
<StgValue><ssdm name="k_2_4"/></StgValue>
</operation>

<operation id="664" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_4, label %.preheader7.5, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="5">
<![CDATA[
:0  %k_4_cast1 = zext i5 %k_4 to i7

]]></Node>
<StgValue><ssdm name="k_4_cast1"/></StgValue>
</operation>

<operation id="666" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sum_4 = add i7 %tmp, %k_4_cast1

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="667" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="7">
<![CDATA[
:5  %sum_4_cast = zext i7 %sum_4 to i32

]]></Node>
<StgValue><ssdm name="sum_4_cast"/></StgValue>
</operation>

<operation id="668" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_16 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_4_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_16"/></StgValue>
</operation>

<operation id="669" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_4 = load i32* %bram1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_4"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum55_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -14, i5 %k_4)

]]></Node>
<StgValue><ssdm name="sum55_2"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum55_4_cast = zext i10 %sum55_2 to i32

]]></Node>
<StgValue><ssdm name="sum55_4_cast"/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weight_addr_7 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_4_cast

]]></Node>
<StgValue><ssdm name="weight_addr_7"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_4 = load i32* %weight_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %bram2_addr_16 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_4_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_16"/></StgValue>
</operation>

<operation id="675" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_4 = load i32* %bram2_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_4"/></StgValue>
</operation>

<operation id="676" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %bram3_addr_16 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_4_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_16"/></StgValue>
</operation>

<operation id="677" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_4 = load i32* %bram3_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_4"/></StgValue>
</operation>

<operation id="678" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %bram4_addr_16 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_4_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_16"/></StgValue>
</operation>

<operation id="679" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_4 = load i32* %bram4_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="680" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_4 = load i32* %bram1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_4"/></StgValue>
</operation>

<operation id="681" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_4 = load i32* %weight_addr_7, align 4

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="682" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_4 = load i32* %bram2_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_4"/></StgValue>
</operation>

<operation id="683" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_4 = load i32* %bram3_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_4"/></StgValue>
</operation>

<operation id="684" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_4 = load i32* %bram4_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="685" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram1_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="686" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_4 = mul nsw i32 %weight_load_4, %bram2_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="687" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_4 = mul nsw i32 %weight_load_4, %bram3_load_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="688" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_4 = mul nsw i32 %weight_load_4, %bram4_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="689" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram1_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="690" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_4 = mul nsw i32 %weight_load_4, %bram2_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="691" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_4 = mul nsw i32 %weight_load_4, %bram3_load_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="692" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_4 = mul nsw i32 %weight_load_4, %bram4_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="693" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram1_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="694" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_4 = mul nsw i32 %weight_load_4, %bram2_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="695" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_4 = mul nsw i32 %weight_load_4, %bram3_load_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="696" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_4 = mul nsw i32 %weight_load_4, %bram4_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="697" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram1_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="698" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_4 = mul nsw i32 %weight_load_4, %bram2_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="699" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_4 = mul nsw i32 %weight_load_4, %bram3_load_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="700" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_4 = mul nsw i32 %weight_load_4, %bram4_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="701" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram1_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="702" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_4 = mul nsw i32 %weight_load_4, %bram2_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="703" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_4 = mul nsw i32 %weight_load_4, %bram3_load_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="704" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_4 = mul nsw i32 %weight_load_4, %bram4_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="705" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="706" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="707" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram1_load_4, %weight_load_4

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="709" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_73 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_4, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="710" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_4_cast = sext i24 %tmp_73 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_4_cast"/></StgValue>
</operation>

<operation id="711" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum1_2_4 = add i28 %tmp_5_4_cast, %sum1_4

]]></Node>
<StgValue><ssdm name="sum1_2_4"/></StgValue>
</operation>

<operation id="712" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_4 = mul nsw i32 %weight_load_4, %bram2_load_4

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="713" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_74 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_4, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="714" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="28" op_0_bw="24">
<![CDATA[
:20  %tmp_11_4_cast = sext i24 %tmp_74 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_4_cast"/></StgValue>
</operation>

<operation id="715" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:21  %sum2_2_4 = add i28 %tmp_11_4_cast, %sum2_4

]]></Node>
<StgValue><ssdm name="sum2_2_4"/></StgValue>
</operation>

<operation id="716" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_4 = mul nsw i32 %weight_load_4, %bram3_load_4

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="717" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_75 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_4, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="718" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="28" op_0_bw="24">
<![CDATA[
:26  %tmp_13_4_cast = sext i24 %tmp_75 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_4_cast"/></StgValue>
</operation>

<operation id="719" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %sum3_2_4 = add i28 %tmp_13_4_cast, %sum3_4

]]></Node>
<StgValue><ssdm name="sum3_2_4"/></StgValue>
</operation>

<operation id="720" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_4 = mul nsw i32 %weight_load_4, %bram4_load_4

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="721" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_76 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_4, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="722" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="28" op_0_bw="24">
<![CDATA[
:32  %tmp_15_4_cast = sext i24 %tmp_76 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_4_cast"/></StgValue>
</operation>

<operation id="723" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:33  %sum4_2_4 = add i28 %tmp_15_4_cast, %sum4_4

]]></Node>
<StgValue><ssdm name="sum4_2_4"/></StgValue>
</operation>

<operation id="724" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_72) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="725" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="726" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.5:0  %tmp_174 = trunc i28 %sum1_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="727" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.5:1  %tmp_175 = trunc i28 %sum2_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="728" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.5:2  %tmp_176 = trunc i28 %sum3_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="729" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.5:3  %tmp_177 = trunc i28 %sum4_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="730" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.5:4  %tmp_17_4 = add i15 4096, %tmp_174

]]></Node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="731" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.5:5  %tmp_17_4_cast = zext i15 %tmp_17_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_4_cast"/></StgValue>
</operation>

<operation id="732" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:6  %sigmoid_lut_addr_35 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_4_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_35"/></StgValue>
</operation>

<operation id="733" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:7  %sigmoid_lut_load_35 = load i8* %sigmoid_lut_addr_35, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_35"/></StgValue>
</operation>

<operation id="734" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.5:14  %tmp_20_4 = add i15 4096, %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="735" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.5:15  %tmp_20_4_cast = zext i15 %tmp_20_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_4_cast"/></StgValue>
</operation>

<operation id="736" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:16  %sigmoid_lut_addr_36 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_4_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_36"/></StgValue>
</operation>

<operation id="737" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:17  %sigmoid_lut_load_36 = load i8* %sigmoid_lut_addr_36, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_36"/></StgValue>
</operation>

<operation id="738" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.5:21  %tmp_21_4 = add i15 4096, %tmp_176

]]></Node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>

<operation id="739" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.5:22  %tmp_21_4_cast = zext i15 %tmp_21_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_4_cast"/></StgValue>
</operation>

<operation id="740" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:23  %sigmoid_lut_addr_37 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_4_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_37"/></StgValue>
</operation>

<operation id="741" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:24  %sigmoid_lut_load_37 = load i8* %sigmoid_lut_addr_37, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_37"/></StgValue>
</operation>

<operation id="742" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.5:28  %tmp_22_4 = add i15 4096, %tmp_177

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="743" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.5:29  %tmp_22_4_cast = zext i15 %tmp_22_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_4_cast"/></StgValue>
</operation>

<operation id="744" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:30  %sigmoid_lut_addr_38 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_4_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_38"/></StgValue>
</operation>

<operation id="745" st_id="51" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:31  %sigmoid_lut_load_38 = load i8* %sigmoid_lut_addr_38, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_38"/></StgValue>
</operation>

<operation id="746" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.5:36  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="747" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:7  %sigmoid_lut_load_35 = load i8* %sigmoid_lut_addr_35, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_35"/></StgValue>
</operation>

<operation id="748" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.5:8  %sigmoid_lut_load_35_s = zext i8 %sigmoid_lut_load_35 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_35_s"/></StgValue>
</operation>

<operation id="749" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.5:9  %tmp_70 = or i7 %tmp, 4

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="750" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.5:10  %sum7_3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_70)

]]></Node>
<StgValue><ssdm name="sum7_3"/></StgValue>
</operation>

<operation id="751" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.5:11  %sum7_4_cast = zext i11 %sum7_3 to i32

]]></Node>
<StgValue><ssdm name="sum7_4_cast"/></StgValue>
</operation>

<operation id="752" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:12  %bram1_addr_15 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_4_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_15"/></StgValue>
</operation>

<operation id="753" st_id="52" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.5:13  store i32 %sigmoid_lut_load_35_s, i32* %bram1_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:17  %sigmoid_lut_load_36 = load i8* %sigmoid_lut_addr_36, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_36"/></StgValue>
</operation>

<operation id="755" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.5:18  %sigmoid_lut_load_36_s = zext i8 %sigmoid_lut_load_36 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_36_s"/></StgValue>
</operation>

<operation id="756" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:19  %bram2_addr_15 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_4_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_15"/></StgValue>
</operation>

<operation id="757" st_id="52" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.5:20  store i32 %sigmoid_lut_load_36_s, i32* %bram2_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:24  %sigmoid_lut_load_37 = load i8* %sigmoid_lut_addr_37, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_37"/></StgValue>
</operation>

<operation id="759" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.5:25  %sigmoid_lut_load_37_s = zext i8 %sigmoid_lut_load_37 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_37_s"/></StgValue>
</operation>

<operation id="760" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:26  %bram3_addr_15 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_4_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_15"/></StgValue>
</operation>

<operation id="761" st_id="52" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.5:27  store i32 %sigmoid_lut_load_37_s, i32* %bram3_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="52" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:31  %sigmoid_lut_load_38 = load i8* %sigmoid_lut_addr_38, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_38"/></StgValue>
</operation>

<operation id="763" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.5:32  %sigmoid_lut_load_38_s = zext i8 %sigmoid_lut_load_38 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_38_s"/></StgValue>
</operation>

<operation id="764" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:33  %bram4_addr_15 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_4_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_15"/></StgValue>
</operation>

<operation id="765" st_id="52" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.5:34  store i32 %sigmoid_lut_load_38_s, i32* %bram4_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.5:35  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_64) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="767" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.5:37  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="768" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_5 = phi i5 [ 0, %.preheader7.5 ], [ %k_2_5, %13 ]

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="769" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_5 = phi i28 [ 0, %.preheader7.5 ], [ %sum1_2_5, %13 ]

]]></Node>
<StgValue><ssdm name="sum1_5"/></StgValue>
</operation>

<operation id="770" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_5 = phi i28 [ 0, %.preheader7.5 ], [ %sum2_2_5, %13 ]

]]></Node>
<StgValue><ssdm name="sum2_5"/></StgValue>
</operation>

<operation id="771" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_5 = phi i28 [ 0, %.preheader7.5 ], [ %sum3_2_5, %13 ]

]]></Node>
<StgValue><ssdm name="sum3_5"/></StgValue>
</operation>

<operation id="772" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_5 = phi i28 [ 0, %.preheader7.5 ], [ %sum4_2_5, %13 ]

]]></Node>
<StgValue><ssdm name="sum4_5"/></StgValue>
</operation>

<operation id="773" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_5 = icmp eq i5 %k_5, -16

]]></Node>
<StgValue><ssdm name="exitcond3_5"/></StgValue>
</operation>

<operation id="774" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_5 = add i5 %k_5, 1

]]></Node>
<StgValue><ssdm name="k_2_5"/></StgValue>
</operation>

<operation id="775" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_5, label %.preheader7.6, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_5_cast = zext i5 %k_5 to i10

]]></Node>
<StgValue><ssdm name="k_5_cast"/></StgValue>
</operation>

<operation id="777" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="5">
<![CDATA[
:1  %k_5_cast1 = zext i5 %k_5 to i7

]]></Node>
<StgValue><ssdm name="k_5_cast1"/></StgValue>
</operation>

<operation id="778" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sum_5 = add i7 %tmp, %k_5_cast1

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="779" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="7">
<![CDATA[
:6  %sum_5_cast = zext i7 %sum_5 to i32

]]></Node>
<StgValue><ssdm name="sum_5_cast"/></StgValue>
</operation>

<operation id="780" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram1_addr_18 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_5_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_18"/></StgValue>
</operation>

<operation id="781" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_5 = load i32* %bram1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_5"/></StgValue>
</operation>

<operation id="782" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum55_5 = add i10 %k_5_cast, -432

]]></Node>
<StgValue><ssdm name="sum55_5"/></StgValue>
</operation>

<operation id="783" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum55_5_cast = zext i10 %sum55_5 to i32

]]></Node>
<StgValue><ssdm name="sum55_5_cast"/></StgValue>
</operation>

<operation id="784" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_addr_8 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_5_cast

]]></Node>
<StgValue><ssdm name="weight_addr_8"/></StgValue>
</operation>

<operation id="785" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_5 = load i32* %weight_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="786" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %bram2_addr_18 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_5_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_18"/></StgValue>
</operation>

<operation id="787" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_5 = load i32* %bram2_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_5"/></StgValue>
</operation>

<operation id="788" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %bram3_addr_18 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_5_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_18"/></StgValue>
</operation>

<operation id="789" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_5 = load i32* %bram3_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_5"/></StgValue>
</operation>

<operation id="790" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %bram4_addr_18 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_5_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_18"/></StgValue>
</operation>

<operation id="791" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_5 = load i32* %bram4_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="792" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_5 = load i32* %bram1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_5"/></StgValue>
</operation>

<operation id="793" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_5 = load i32* %weight_addr_8, align 4

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="794" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_5 = load i32* %bram2_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_5"/></StgValue>
</operation>

<operation id="795" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_5 = load i32* %bram3_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_5"/></StgValue>
</operation>

<operation id="796" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_5 = load i32* %bram4_addr_18, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="797" st_id="55" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram1_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="798" st_id="55" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_5 = mul nsw i32 %weight_load_5, %bram2_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="799" st_id="55" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_5 = mul nsw i32 %weight_load_5, %bram3_load_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="800" st_id="55" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_5 = mul nsw i32 %weight_load_5, %bram4_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="801" st_id="56" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram1_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="802" st_id="56" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_5 = mul nsw i32 %weight_load_5, %bram2_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="803" st_id="56" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_5 = mul nsw i32 %weight_load_5, %bram3_load_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="804" st_id="56" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_5 = mul nsw i32 %weight_load_5, %bram4_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="805" st_id="57" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram1_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="806" st_id="57" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_5 = mul nsw i32 %weight_load_5, %bram2_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="807" st_id="57" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_5 = mul nsw i32 %weight_load_5, %bram3_load_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="808" st_id="57" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_5 = mul nsw i32 %weight_load_5, %bram4_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="809" st_id="58" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram1_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="810" st_id="58" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_5 = mul nsw i32 %weight_load_5, %bram2_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="811" st_id="58" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_5 = mul nsw i32 %weight_load_5, %bram3_load_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="812" st_id="58" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_5 = mul nsw i32 %weight_load_5, %bram4_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="813" st_id="59" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram1_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="814" st_id="59" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_5 = mul nsw i32 %weight_load_5, %bram2_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="815" st_id="59" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_5 = mul nsw i32 %weight_load_5, %bram3_load_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="816" st_id="59" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_5 = mul nsw i32 %weight_load_5, %bram4_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="817" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="818" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="819" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="60" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram1_load_5, %weight_load_5

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="821" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_80 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="822" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_5_cast = sext i24 %tmp_80 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_5_cast"/></StgValue>
</operation>

<operation id="823" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum1_2_5 = add i28 %tmp_5_5_cast, %sum1_5

]]></Node>
<StgValue><ssdm name="sum1_2_5"/></StgValue>
</operation>

<operation id="824" st_id="60" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_5 = mul nsw i32 %weight_load_5, %bram2_load_5

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="825" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_81 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="826" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="28" op_0_bw="24">
<![CDATA[
:21  %tmp_11_5_cast = sext i24 %tmp_81 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_5_cast"/></StgValue>
</operation>

<operation id="827" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %sum2_2_5 = add i28 %tmp_11_5_cast, %sum2_5

]]></Node>
<StgValue><ssdm name="sum2_2_5"/></StgValue>
</operation>

<operation id="828" st_id="60" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_5 = mul nsw i32 %weight_load_5, %bram3_load_5

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="829" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_82 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="830" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="28" op_0_bw="24">
<![CDATA[
:27  %tmp_13_5_cast = sext i24 %tmp_82 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_5_cast"/></StgValue>
</operation>

<operation id="831" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %sum3_2_5 = add i28 %tmp_13_5_cast, %sum3_5

]]></Node>
<StgValue><ssdm name="sum3_2_5"/></StgValue>
</operation>

<operation id="832" st_id="60" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_5 = mul nsw i32 %weight_load_5, %bram4_load_5

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="833" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_83 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="834" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="28" op_0_bw="24">
<![CDATA[
:33  %tmp_15_5_cast = sext i24 %tmp_83 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_5_cast"/></StgValue>
</operation>

<operation id="835" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:34  %sum4_2_5 = add i28 %tmp_15_5_cast, %sum4_5

]]></Node>
<StgValue><ssdm name="sum4_2_5"/></StgValue>
</operation>

<operation id="836" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_79) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="837" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="838" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.6:0  %tmp_178 = trunc i28 %sum1_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="839" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.6:1  %tmp_179 = trunc i28 %sum2_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="840" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.6:2  %tmp_180 = trunc i28 %sum3_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="841" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.6:3  %tmp_181 = trunc i28 %sum4_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="842" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.6:4  %tmp_17_5 = add i15 4096, %tmp_178

]]></Node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="843" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.6:5  %tmp_17_5_cast = zext i15 %tmp_17_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_5_cast"/></StgValue>
</operation>

<operation id="844" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:6  %sigmoid_lut_addr_39 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_5_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_39"/></StgValue>
</operation>

<operation id="845" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:7  %sigmoid_lut_load_39 = load i8* %sigmoid_lut_addr_39, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_39"/></StgValue>
</operation>

<operation id="846" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.6:14  %tmp_20_5 = add i15 4096, %tmp_179

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="847" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.6:15  %tmp_20_5_cast = zext i15 %tmp_20_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_5_cast"/></StgValue>
</operation>

<operation id="848" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:16  %sigmoid_lut_addr_40 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_5_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_40"/></StgValue>
</operation>

<operation id="849" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:17  %sigmoid_lut_load_40 = load i8* %sigmoid_lut_addr_40, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_40"/></StgValue>
</operation>

<operation id="850" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.6:21  %tmp_21_5 = add i15 4096, %tmp_180

]]></Node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>

<operation id="851" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.6:22  %tmp_21_5_cast = zext i15 %tmp_21_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_5_cast"/></StgValue>
</operation>

<operation id="852" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:23  %sigmoid_lut_addr_41 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_5_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_41"/></StgValue>
</operation>

<operation id="853" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:24  %sigmoid_lut_load_41 = load i8* %sigmoid_lut_addr_41, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_41"/></StgValue>
</operation>

<operation id="854" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.6:28  %tmp_22_5 = add i15 4096, %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="855" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.6:29  %tmp_22_5_cast = zext i15 %tmp_22_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_5_cast"/></StgValue>
</operation>

<operation id="856" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:30  %sigmoid_lut_addr_42 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_5_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_42"/></StgValue>
</operation>

<operation id="857" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:31  %sigmoid_lut_load_42 = load i8* %sigmoid_lut_addr_42, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_42"/></StgValue>
</operation>

<operation id="858" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.6:36  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="859" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:7  %sigmoid_lut_load_39 = load i8* %sigmoid_lut_addr_39, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_39"/></StgValue>
</operation>

<operation id="860" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.6:8  %sigmoid_lut_load_39_s = zext i8 %sigmoid_lut_load_39 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_39_s"/></StgValue>
</operation>

<operation id="861" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.6:9  %tmp_77 = or i7 %tmp, 5

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="862" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.6:10  %sum7_4 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_77)

]]></Node>
<StgValue><ssdm name="sum7_4"/></StgValue>
</operation>

<operation id="863" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.6:11  %sum7_5_cast = zext i11 %sum7_4 to i32

]]></Node>
<StgValue><ssdm name="sum7_5_cast"/></StgValue>
</operation>

<operation id="864" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:12  %bram1_addr_17 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_5_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_17"/></StgValue>
</operation>

<operation id="865" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.6:13  store i32 %sigmoid_lut_load_39_s, i32* %bram1_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:17  %sigmoid_lut_load_40 = load i8* %sigmoid_lut_addr_40, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_40"/></StgValue>
</operation>

<operation id="867" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.6:18  %sigmoid_lut_load_40_s = zext i8 %sigmoid_lut_load_40 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_40_s"/></StgValue>
</operation>

<operation id="868" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:19  %bram2_addr_17 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_5_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_17"/></StgValue>
</operation>

<operation id="869" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.6:20  store i32 %sigmoid_lut_load_40_s, i32* %bram2_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:24  %sigmoid_lut_load_41 = load i8* %sigmoid_lut_addr_41, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_41"/></StgValue>
</operation>

<operation id="871" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.6:25  %sigmoid_lut_load_41_s = zext i8 %sigmoid_lut_load_41 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_41_s"/></StgValue>
</operation>

<operation id="872" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:26  %bram3_addr_17 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_5_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_17"/></StgValue>
</operation>

<operation id="873" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.6:27  store i32 %sigmoid_lut_load_41_s, i32* %bram3_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:31  %sigmoid_lut_load_42 = load i8* %sigmoid_lut_addr_42, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_42"/></StgValue>
</operation>

<operation id="875" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.6:32  %sigmoid_lut_load_42_s = zext i8 %sigmoid_lut_load_42 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_42_s"/></StgValue>
</operation>

<operation id="876" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:33  %bram4_addr_17 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_5_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_17"/></StgValue>
</operation>

<operation id="877" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.6:34  store i32 %sigmoid_lut_load_42_s, i32* %bram4_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.6:35  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_71) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="879" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.6:37  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="880" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_6 = phi i5 [ 0, %.preheader7.6 ], [ %k_2_6, %15 ]

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="881" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_6 = phi i28 [ 0, %.preheader7.6 ], [ %sum1_2_6, %15 ]

]]></Node>
<StgValue><ssdm name="sum1_6"/></StgValue>
</operation>

<operation id="882" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_6 = phi i28 [ 0, %.preheader7.6 ], [ %sum2_2_6, %15 ]

]]></Node>
<StgValue><ssdm name="sum2_6"/></StgValue>
</operation>

<operation id="883" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_6 = phi i28 [ 0, %.preheader7.6 ], [ %sum3_2_6, %15 ]

]]></Node>
<StgValue><ssdm name="sum3_6"/></StgValue>
</operation>

<operation id="884" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_6 = phi i28 [ 0, %.preheader7.6 ], [ %sum4_2_6, %15 ]

]]></Node>
<StgValue><ssdm name="sum4_6"/></StgValue>
</operation>

<operation id="885" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_6 = icmp eq i5 %k_6, -16

]]></Node>
<StgValue><ssdm name="exitcond3_6"/></StgValue>
</operation>

<operation id="886" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_6 = add i5 %k_6, 1

]]></Node>
<StgValue><ssdm name="k_2_6"/></StgValue>
</operation>

<operation id="887" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_6, label %.preheader7.7, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="5">
<![CDATA[
:0  %k_6_cast1 = zext i5 %k_6 to i7

]]></Node>
<StgValue><ssdm name="k_6_cast1"/></StgValue>
</operation>

<operation id="889" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sum_6 = add i7 %tmp, %k_6_cast1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="890" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="7">
<![CDATA[
:5  %sum_6_cast = zext i7 %sum_6 to i32

]]></Node>
<StgValue><ssdm name="sum_6_cast"/></StgValue>
</operation>

<operation id="891" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_20 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_6_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_20"/></StgValue>
</operation>

<operation id="892" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_6 = load i32* %bram1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_6"/></StgValue>
</operation>

<operation id="893" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum55_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -13, i5 %k_6)

]]></Node>
<StgValue><ssdm name="sum55_4"/></StgValue>
</operation>

<operation id="894" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum55_6_cast = zext i10 %sum55_4 to i32

]]></Node>
<StgValue><ssdm name="sum55_6_cast"/></StgValue>
</operation>

<operation id="895" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weight_addr_9 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_6_cast

]]></Node>
<StgValue><ssdm name="weight_addr_9"/></StgValue>
</operation>

<operation id="896" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_6 = load i32* %weight_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="897" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %bram2_addr_20 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_6_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_20"/></StgValue>
</operation>

<operation id="898" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_6 = load i32* %bram2_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_6"/></StgValue>
</operation>

<operation id="899" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %bram3_addr_20 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_6_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_20"/></StgValue>
</operation>

<operation id="900" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_6 = load i32* %bram3_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_6"/></StgValue>
</operation>

<operation id="901" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %bram4_addr_20 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_6_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_20"/></StgValue>
</operation>

<operation id="902" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_6 = load i32* %bram4_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="903" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_6 = load i32* %bram1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_6"/></StgValue>
</operation>

<operation id="904" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_6 = load i32* %weight_addr_9, align 4

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="905" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_6 = load i32* %bram2_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_6"/></StgValue>
</operation>

<operation id="906" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_6 = load i32* %bram3_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_6"/></StgValue>
</operation>

<operation id="907" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_6 = load i32* %bram4_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="908" st_id="65" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram1_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="909" st_id="65" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_6 = mul nsw i32 %weight_load_6, %bram2_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="910" st_id="65" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_6 = mul nsw i32 %weight_load_6, %bram3_load_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="911" st_id="65" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_6 = mul nsw i32 %weight_load_6, %bram4_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="912" st_id="66" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram1_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="913" st_id="66" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_6 = mul nsw i32 %weight_load_6, %bram2_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="914" st_id="66" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_6 = mul nsw i32 %weight_load_6, %bram3_load_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="915" st_id="66" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_6 = mul nsw i32 %weight_load_6, %bram4_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="916" st_id="67" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram1_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="917" st_id="67" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_6 = mul nsw i32 %weight_load_6, %bram2_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="918" st_id="67" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_6 = mul nsw i32 %weight_load_6, %bram3_load_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="919" st_id="67" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_6 = mul nsw i32 %weight_load_6, %bram4_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="920" st_id="68" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram1_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="921" st_id="68" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_6 = mul nsw i32 %weight_load_6, %bram2_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="922" st_id="68" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_6 = mul nsw i32 %weight_load_6, %bram3_load_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="923" st_id="68" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_6 = mul nsw i32 %weight_load_6, %bram4_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="924" st_id="69" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram1_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="925" st_id="69" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_6 = mul nsw i32 %weight_load_6, %bram2_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="926" st_id="69" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_6 = mul nsw i32 %weight_load_6, %bram3_load_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="927" st_id="69" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_6 = mul nsw i32 %weight_load_6, %bram4_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="928" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="929" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="930" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="70" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram1_load_6, %weight_load_6

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="932" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_87 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_6, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="933" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_6_cast = sext i24 %tmp_87 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_6_cast"/></StgValue>
</operation>

<operation id="934" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum1_2_6 = add i28 %tmp_5_6_cast, %sum1_6

]]></Node>
<StgValue><ssdm name="sum1_2_6"/></StgValue>
</operation>

<operation id="935" st_id="70" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_6 = mul nsw i32 %weight_load_6, %bram2_load_6

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="936" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_88 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_6, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="937" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="28" op_0_bw="24">
<![CDATA[
:20  %tmp_11_6_cast = sext i24 %tmp_88 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_6_cast"/></StgValue>
</operation>

<operation id="938" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:21  %sum2_2_6 = add i28 %tmp_11_6_cast, %sum2_6

]]></Node>
<StgValue><ssdm name="sum2_2_6"/></StgValue>
</operation>

<operation id="939" st_id="70" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_6 = mul nsw i32 %weight_load_6, %bram3_load_6

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="940" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_89 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_6, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="941" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="28" op_0_bw="24">
<![CDATA[
:26  %tmp_13_6_cast = sext i24 %tmp_89 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_6_cast"/></StgValue>
</operation>

<operation id="942" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %sum3_2_6 = add i28 %tmp_13_6_cast, %sum3_6

]]></Node>
<StgValue><ssdm name="sum3_2_6"/></StgValue>
</operation>

<operation id="943" st_id="70" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_6 = mul nsw i32 %weight_load_6, %bram4_load_6

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="944" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_90 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_6, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="945" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="28" op_0_bw="24">
<![CDATA[
:32  %tmp_15_6_cast = sext i24 %tmp_90 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_6_cast"/></StgValue>
</operation>

<operation id="946" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:33  %sum4_2_6 = add i28 %tmp_15_6_cast, %sum4_6

]]></Node>
<StgValue><ssdm name="sum4_2_6"/></StgValue>
</operation>

<operation id="947" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_86) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="948" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="949" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.7:0  %tmp_182 = trunc i28 %sum1_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="950" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.7:1  %tmp_183 = trunc i28 %sum2_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="951" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.7:2  %tmp_184 = trunc i28 %sum3_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="952" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.7:3  %tmp_185 = trunc i28 %sum4_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="953" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.7:4  %tmp_17_6 = add i15 4096, %tmp_182

]]></Node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="954" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.7:5  %tmp_17_6_cast = zext i15 %tmp_17_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_6_cast"/></StgValue>
</operation>

<operation id="955" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:6  %sigmoid_lut_addr_43 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_6_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_43"/></StgValue>
</operation>

<operation id="956" st_id="71" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:7  %sigmoid_lut_load_43 = load i8* %sigmoid_lut_addr_43, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_43"/></StgValue>
</operation>

<operation id="957" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.7:14  %tmp_20_6 = add i15 4096, %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="958" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.7:15  %tmp_20_6_cast = zext i15 %tmp_20_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_6_cast"/></StgValue>
</operation>

<operation id="959" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:16  %sigmoid_lut_addr_44 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_6_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_44"/></StgValue>
</operation>

<operation id="960" st_id="71" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:17  %sigmoid_lut_load_44 = load i8* %sigmoid_lut_addr_44, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_44"/></StgValue>
</operation>

<operation id="961" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.7:21  %tmp_21_6 = add i15 4096, %tmp_184

]]></Node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>

<operation id="962" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.7:22  %tmp_21_6_cast = zext i15 %tmp_21_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_6_cast"/></StgValue>
</operation>

<operation id="963" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:23  %sigmoid_lut_addr_45 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_6_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_45"/></StgValue>
</operation>

<operation id="964" st_id="71" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:24  %sigmoid_lut_load_45 = load i8* %sigmoid_lut_addr_45, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_45"/></StgValue>
</operation>

<operation id="965" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.7:28  %tmp_22_6 = add i15 4096, %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="966" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.7:29  %tmp_22_6_cast = zext i15 %tmp_22_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_6_cast"/></StgValue>
</operation>

<operation id="967" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:30  %sigmoid_lut_addr_46 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_6_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_46"/></StgValue>
</operation>

<operation id="968" st_id="71" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:31  %sigmoid_lut_load_46 = load i8* %sigmoid_lut_addr_46, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_46"/></StgValue>
</operation>

<operation id="969" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.7:36  %tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="970" st_id="72" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:7  %sigmoid_lut_load_43 = load i8* %sigmoid_lut_addr_43, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_43"/></StgValue>
</operation>

<operation id="971" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.7:8  %sigmoid_lut_load_43_s = zext i8 %sigmoid_lut_load_43 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_43_s"/></StgValue>
</operation>

<operation id="972" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.7:9  %tmp_84 = or i7 %tmp, 6

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="973" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.7:10  %sum7_5 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_84)

]]></Node>
<StgValue><ssdm name="sum7_5"/></StgValue>
</operation>

<operation id="974" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.7:11  %sum7_6_cast = zext i11 %sum7_5 to i32

]]></Node>
<StgValue><ssdm name="sum7_6_cast"/></StgValue>
</operation>

<operation id="975" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:12  %bram1_addr_19 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_6_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_19"/></StgValue>
</operation>

<operation id="976" st_id="72" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.7:13  store i32 %sigmoid_lut_load_43_s, i32* %bram1_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="72" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:17  %sigmoid_lut_load_44 = load i8* %sigmoid_lut_addr_44, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_44"/></StgValue>
</operation>

<operation id="978" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.7:18  %sigmoid_lut_load_44_s = zext i8 %sigmoid_lut_load_44 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_44_s"/></StgValue>
</operation>

<operation id="979" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:19  %bram2_addr_19 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_6_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_19"/></StgValue>
</operation>

<operation id="980" st_id="72" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.7:20  store i32 %sigmoid_lut_load_44_s, i32* %bram2_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="72" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:24  %sigmoid_lut_load_45 = load i8* %sigmoid_lut_addr_45, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_45"/></StgValue>
</operation>

<operation id="982" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.7:25  %sigmoid_lut_load_45_s = zext i8 %sigmoid_lut_load_45 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_45_s"/></StgValue>
</operation>

<operation id="983" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:26  %bram3_addr_19 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_6_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_19"/></StgValue>
</operation>

<operation id="984" st_id="72" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.7:27  store i32 %sigmoid_lut_load_45_s, i32* %bram3_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="72" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:31  %sigmoid_lut_load_46 = load i8* %sigmoid_lut_addr_46, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_46"/></StgValue>
</operation>

<operation id="986" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.7:32  %sigmoid_lut_load_46_s = zext i8 %sigmoid_lut_load_46 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_46_s"/></StgValue>
</operation>

<operation id="987" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:33  %bram4_addr_19 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_6_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_19"/></StgValue>
</operation>

<operation id="988" st_id="72" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.7:34  store i32 %sigmoid_lut_load_46_s, i32* %bram4_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.7:35  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_78) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="990" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.7:37  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="991" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_7 = phi i5 [ 0, %.preheader7.7 ], [ %k_2_7, %17 ]

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="992" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_7 = phi i28 [ 0, %.preheader7.7 ], [ %sum1_2_7, %17 ]

]]></Node>
<StgValue><ssdm name="sum1_7"/></StgValue>
</operation>

<operation id="993" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_7 = phi i28 [ 0, %.preheader7.7 ], [ %sum2_2_7, %17 ]

]]></Node>
<StgValue><ssdm name="sum2_7"/></StgValue>
</operation>

<operation id="994" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_7 = phi i28 [ 0, %.preheader7.7 ], [ %sum3_2_7, %17 ]

]]></Node>
<StgValue><ssdm name="sum3_7"/></StgValue>
</operation>

<operation id="995" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_7 = phi i28 [ 0, %.preheader7.7 ], [ %sum4_2_7, %17 ]

]]></Node>
<StgValue><ssdm name="sum4_7"/></StgValue>
</operation>

<operation id="996" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_7 = icmp eq i5 %k_7, -16

]]></Node>
<StgValue><ssdm name="exitcond3_7"/></StgValue>
</operation>

<operation id="997" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_7 = add i5 %k_7, 1

]]></Node>
<StgValue><ssdm name="k_2_7"/></StgValue>
</operation>

<operation id="998" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_7, label %.preheader7.8, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_7_cast = zext i5 %k_7 to i10

]]></Node>
<StgValue><ssdm name="k_7_cast"/></StgValue>
</operation>

<operation id="1000" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="7" op_0_bw="5">
<![CDATA[
:1  %k_7_cast1 = zext i5 %k_7 to i7

]]></Node>
<StgValue><ssdm name="k_7_cast1"/></StgValue>
</operation>

<operation id="1001" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sum_7 = add i7 %tmp, %k_7_cast1

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="1002" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="7">
<![CDATA[
:6  %sum_7_cast = zext i7 %sum_7 to i32

]]></Node>
<StgValue><ssdm name="sum_7_cast"/></StgValue>
</operation>

<operation id="1003" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram1_addr_22 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_7_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_22"/></StgValue>
</operation>

<operation id="1004" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_7 = load i32* %bram1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_7"/></StgValue>
</operation>

<operation id="1005" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum55_7 = add i10 %k_7_cast, -400

]]></Node>
<StgValue><ssdm name="sum55_7"/></StgValue>
</operation>

<operation id="1006" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum55_7_cast = zext i10 %sum55_7 to i32

]]></Node>
<StgValue><ssdm name="sum55_7_cast"/></StgValue>
</operation>

<operation id="1007" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_addr_10 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_7_cast

]]></Node>
<StgValue><ssdm name="weight_addr_10"/></StgValue>
</operation>

<operation id="1008" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_7 = load i32* %weight_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="1009" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %bram2_addr_22 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_7_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_22"/></StgValue>
</operation>

<operation id="1010" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_7 = load i32* %bram2_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_7"/></StgValue>
</operation>

<operation id="1011" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %bram3_addr_22 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_7_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_22"/></StgValue>
</operation>

<operation id="1012" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_7 = load i32* %bram3_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_7"/></StgValue>
</operation>

<operation id="1013" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %bram4_addr_22 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_7_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_22"/></StgValue>
</operation>

<operation id="1014" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_7 = load i32* %bram4_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_7"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1015" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_7 = load i32* %bram1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_7"/></StgValue>
</operation>

<operation id="1016" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_7 = load i32* %weight_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="1017" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_7 = load i32* %bram2_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_7"/></StgValue>
</operation>

<operation id="1018" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_7 = load i32* %bram3_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_7"/></StgValue>
</operation>

<operation id="1019" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_7 = load i32* %bram4_addr_22, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_7"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1020" st_id="75" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram1_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="1021" st_id="75" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_7 = mul nsw i32 %weight_load_7, %bram2_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="1022" st_id="75" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_7 = mul nsw i32 %weight_load_7, %bram3_load_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1023" st_id="75" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_7 = mul nsw i32 %weight_load_7, %bram4_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1024" st_id="76" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram1_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="1025" st_id="76" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_7 = mul nsw i32 %weight_load_7, %bram2_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="1026" st_id="76" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_7 = mul nsw i32 %weight_load_7, %bram3_load_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1027" st_id="76" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_7 = mul nsw i32 %weight_load_7, %bram4_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1028" st_id="77" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram1_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="1029" st_id="77" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_7 = mul nsw i32 %weight_load_7, %bram2_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="1030" st_id="77" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_7 = mul nsw i32 %weight_load_7, %bram3_load_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1031" st_id="77" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_7 = mul nsw i32 %weight_load_7, %bram4_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1032" st_id="78" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram1_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="1033" st_id="78" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_7 = mul nsw i32 %weight_load_7, %bram2_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="1034" st_id="78" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_7 = mul nsw i32 %weight_load_7, %bram3_load_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1035" st_id="78" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_7 = mul nsw i32 %weight_load_7, %bram4_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1036" st_id="79" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram1_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="1037" st_id="79" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_7 = mul nsw i32 %weight_load_7, %bram2_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="1038" st_id="79" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_7 = mul nsw i32 %weight_load_7, %bram3_load_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1039" st_id="79" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_7 = mul nsw i32 %weight_load_7, %bram4_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1040" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1041" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1042" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="80" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram1_load_7, %weight_load_7

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="1044" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_94 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_7, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1045" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_7_cast = sext i24 %tmp_94 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_7_cast"/></StgValue>
</operation>

<operation id="1046" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum1_2_7 = add i28 %tmp_5_7_cast, %sum1_7

]]></Node>
<StgValue><ssdm name="sum1_2_7"/></StgValue>
</operation>

<operation id="1047" st_id="80" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_7 = mul nsw i32 %weight_load_7, %bram2_load_7

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="1048" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_95 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_7, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1049" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="28" op_0_bw="24">
<![CDATA[
:21  %tmp_11_7_cast = sext i24 %tmp_95 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_7_cast"/></StgValue>
</operation>

<operation id="1050" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %sum2_2_7 = add i28 %tmp_11_7_cast, %sum2_7

]]></Node>
<StgValue><ssdm name="sum2_2_7"/></StgValue>
</operation>

<operation id="1051" st_id="80" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_7 = mul nsw i32 %weight_load_7, %bram3_load_7

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1052" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_96 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_7, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1053" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="28" op_0_bw="24">
<![CDATA[
:27  %tmp_13_7_cast = sext i24 %tmp_96 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_7_cast"/></StgValue>
</operation>

<operation id="1054" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %sum3_2_7 = add i28 %tmp_13_7_cast, %sum3_7

]]></Node>
<StgValue><ssdm name="sum3_2_7"/></StgValue>
</operation>

<operation id="1055" st_id="80" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_7 = mul nsw i32 %weight_load_7, %bram4_load_7

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="1056" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_97 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_7, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1057" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="28" op_0_bw="24">
<![CDATA[
:33  %tmp_15_7_cast = sext i24 %tmp_97 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_7_cast"/></StgValue>
</operation>

<operation id="1058" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:34  %sum4_2_7 = add i28 %tmp_15_7_cast, %sum4_7

]]></Node>
<StgValue><ssdm name="sum4_2_7"/></StgValue>
</operation>

<operation id="1059" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_93) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1060" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1061" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.8:0  %tmp_186 = trunc i28 %sum1_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1062" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.8:1  %tmp_187 = trunc i28 %sum2_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1063" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.8:2  %tmp_188 = trunc i28 %sum3_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1064" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.8:3  %tmp_189 = trunc i28 %sum4_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1065" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.8:4  %tmp_17_7 = add i15 4096, %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="1066" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.8:5  %tmp_17_7_cast = zext i15 %tmp_17_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_7_cast"/></StgValue>
</operation>

<operation id="1067" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:6  %sigmoid_lut_addr_47 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_7_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_47"/></StgValue>
</operation>

<operation id="1068" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:7  %sigmoid_lut_load_47 = load i8* %sigmoid_lut_addr_47, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_47"/></StgValue>
</operation>

<operation id="1069" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.8:14  %tmp_20_7 = add i15 4096, %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="1070" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.8:15  %tmp_20_7_cast = zext i15 %tmp_20_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_7_cast"/></StgValue>
</operation>

<operation id="1071" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:16  %sigmoid_lut_addr_48 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_7_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_48"/></StgValue>
</operation>

<operation id="1072" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:17  %sigmoid_lut_load_48 = load i8* %sigmoid_lut_addr_48, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_48"/></StgValue>
</operation>

<operation id="1073" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.8:21  %tmp_21_7 = add i15 4096, %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>

<operation id="1074" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.8:22  %tmp_21_7_cast = zext i15 %tmp_21_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_7_cast"/></StgValue>
</operation>

<operation id="1075" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:23  %sigmoid_lut_addr_49 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_7_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_49"/></StgValue>
</operation>

<operation id="1076" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:24  %sigmoid_lut_load_49 = load i8* %sigmoid_lut_addr_49, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_49"/></StgValue>
</operation>

<operation id="1077" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.8:28  %tmp_22_7 = add i15 4096, %tmp_189

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="1078" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.8:29  %tmp_22_7_cast = zext i15 %tmp_22_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_7_cast"/></StgValue>
</operation>

<operation id="1079" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:30  %sigmoid_lut_addr_50 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_7_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_50"/></StgValue>
</operation>

<operation id="1080" st_id="81" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:31  %sigmoid_lut_load_50 = load i8* %sigmoid_lut_addr_50, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_50"/></StgValue>
</operation>

<operation id="1081" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.8:36  %tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1082" st_id="82" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:7  %sigmoid_lut_load_47 = load i8* %sigmoid_lut_addr_47, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_47"/></StgValue>
</operation>

<operation id="1083" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.8:8  %sigmoid_lut_load_47_s = zext i8 %sigmoid_lut_load_47 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_47_s"/></StgValue>
</operation>

<operation id="1084" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.8:9  %tmp_91 = or i7 %tmp, 7

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1085" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.8:10  %sum7_6 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_91)

]]></Node>
<StgValue><ssdm name="sum7_6"/></StgValue>
</operation>

<operation id="1086" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.8:11  %sum7_7_cast = zext i11 %sum7_6 to i32

]]></Node>
<StgValue><ssdm name="sum7_7_cast"/></StgValue>
</operation>

<operation id="1087" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:12  %bram1_addr_21 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_7_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_21"/></StgValue>
</operation>

<operation id="1088" st_id="82" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.8:13  store i32 %sigmoid_lut_load_47_s, i32* %bram1_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="82" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:17  %sigmoid_lut_load_48 = load i8* %sigmoid_lut_addr_48, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_48"/></StgValue>
</operation>

<operation id="1090" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.8:18  %sigmoid_lut_load_48_s = zext i8 %sigmoid_lut_load_48 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_48_s"/></StgValue>
</operation>

<operation id="1091" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:19  %bram2_addr_21 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_7_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_21"/></StgValue>
</operation>

<operation id="1092" st_id="82" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.8:20  store i32 %sigmoid_lut_load_48_s, i32* %bram2_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="82" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:24  %sigmoid_lut_load_49 = load i8* %sigmoid_lut_addr_49, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_49"/></StgValue>
</operation>

<operation id="1094" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.8:25  %sigmoid_lut_load_49_s = zext i8 %sigmoid_lut_load_49 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_49_s"/></StgValue>
</operation>

<operation id="1095" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:26  %bram3_addr_21 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_7_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_21"/></StgValue>
</operation>

<operation id="1096" st_id="82" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.8:27  store i32 %sigmoid_lut_load_49_s, i32* %bram3_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="82" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:31  %sigmoid_lut_load_50 = load i8* %sigmoid_lut_addr_50, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_50"/></StgValue>
</operation>

<operation id="1098" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.8:32  %sigmoid_lut_load_50_s = zext i8 %sigmoid_lut_load_50 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_50_s"/></StgValue>
</operation>

<operation id="1099" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:33  %bram4_addr_21 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_7_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_21"/></StgValue>
</operation>

<operation id="1100" st_id="82" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.8:34  store i32 %sigmoid_lut_load_50_s, i32* %bram4_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.8:35  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_85) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1102" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.8:37  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1103" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_8 = phi i5 [ 0, %.preheader7.8 ], [ %k_2_8, %19 ]

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="1104" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_8 = phi i28 [ 0, %.preheader7.8 ], [ %sum1_2_8, %19 ]

]]></Node>
<StgValue><ssdm name="sum1_8"/></StgValue>
</operation>

<operation id="1105" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_8 = phi i28 [ 0, %.preheader7.8 ], [ %sum2_2_8, %19 ]

]]></Node>
<StgValue><ssdm name="sum2_8"/></StgValue>
</operation>

<operation id="1106" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_8 = phi i28 [ 0, %.preheader7.8 ], [ %sum3_2_8, %19 ]

]]></Node>
<StgValue><ssdm name="sum3_8"/></StgValue>
</operation>

<operation id="1107" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_8 = phi i28 [ 0, %.preheader7.8 ], [ %sum4_2_8, %19 ]

]]></Node>
<StgValue><ssdm name="sum4_8"/></StgValue>
</operation>

<operation id="1108" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_8 = icmp eq i5 %k_8, -16

]]></Node>
<StgValue><ssdm name="exitcond3_8"/></StgValue>
</operation>

<operation id="1109" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_8 = add i5 %k_8, 1

]]></Node>
<StgValue><ssdm name="k_2_8"/></StgValue>
</operation>

<operation id="1110" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_8, label %.preheader7.9, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="7" op_0_bw="5">
<![CDATA[
:0  %k_8_cast1 = zext i5 %k_8 to i7

]]></Node>
<StgValue><ssdm name="k_8_cast1"/></StgValue>
</operation>

<operation id="1112" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sum_8 = add i7 %tmp, %k_8_cast1

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="1113" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="7">
<![CDATA[
:5  %sum_8_cast = zext i7 %sum_8 to i32

]]></Node>
<StgValue><ssdm name="sum_8_cast"/></StgValue>
</operation>

<operation id="1114" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_24 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_8_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_24"/></StgValue>
</operation>

<operation id="1115" st_id="83" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_8 = load i32* %bram1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_8"/></StgValue>
</operation>

<operation id="1116" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum55_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -12, i5 %k_8)

]]></Node>
<StgValue><ssdm name="sum55_6"/></StgValue>
</operation>

<operation id="1117" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum55_8_cast = zext i10 %sum55_6 to i32

]]></Node>
<StgValue><ssdm name="sum55_8_cast"/></StgValue>
</operation>

<operation id="1118" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weight_addr_11 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_8_cast

]]></Node>
<StgValue><ssdm name="weight_addr_11"/></StgValue>
</operation>

<operation id="1119" st_id="83" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_8 = load i32* %weight_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="1120" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %bram2_addr_24 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_8_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_24"/></StgValue>
</operation>

<operation id="1121" st_id="83" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_8 = load i32* %bram2_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_8"/></StgValue>
</operation>

<operation id="1122" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %bram3_addr_24 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_8_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_24"/></StgValue>
</operation>

<operation id="1123" st_id="83" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_8 = load i32* %bram3_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_8"/></StgValue>
</operation>

<operation id="1124" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %bram4_addr_24 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_8_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_24"/></StgValue>
</operation>

<operation id="1125" st_id="83" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_8 = load i32* %bram4_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_8"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1126" st_id="84" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_8 = load i32* %bram1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_8"/></StgValue>
</operation>

<operation id="1127" st_id="84" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_8 = load i32* %weight_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="1128" st_id="84" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_8 = load i32* %bram2_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_8"/></StgValue>
</operation>

<operation id="1129" st_id="84" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_8 = load i32* %bram3_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_8"/></StgValue>
</operation>

<operation id="1130" st_id="84" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_8 = load i32* %bram4_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_8"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1131" st_id="85" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram1_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="1132" st_id="85" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_8 = mul nsw i32 %weight_load_8, %bram2_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="1133" st_id="85" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_8 = mul nsw i32 %weight_load_8, %bram3_load_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1134" st_id="85" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_8 = mul nsw i32 %weight_load_8, %bram4_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1135" st_id="86" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram1_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="1136" st_id="86" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_8 = mul nsw i32 %weight_load_8, %bram2_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="1137" st_id="86" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_8 = mul nsw i32 %weight_load_8, %bram3_load_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1138" st_id="86" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_8 = mul nsw i32 %weight_load_8, %bram4_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1139" st_id="87" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram1_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="1140" st_id="87" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_8 = mul nsw i32 %weight_load_8, %bram2_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="1141" st_id="87" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_8 = mul nsw i32 %weight_load_8, %bram3_load_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1142" st_id="87" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_8 = mul nsw i32 %weight_load_8, %bram4_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1143" st_id="88" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram1_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="1144" st_id="88" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_8 = mul nsw i32 %weight_load_8, %bram2_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="1145" st_id="88" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_8 = mul nsw i32 %weight_load_8, %bram3_load_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1146" st_id="88" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_8 = mul nsw i32 %weight_load_8, %bram4_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1147" st_id="89" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram1_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="1148" st_id="89" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_8 = mul nsw i32 %weight_load_8, %bram2_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="1149" st_id="89" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_8 = mul nsw i32 %weight_load_8, %bram3_load_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1150" st_id="89" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_8 = mul nsw i32 %weight_load_8, %bram4_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1151" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1152" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1153" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1154" st_id="90" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram1_load_8, %weight_load_8

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="1155" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_101 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_8, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1156" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_8_cast = sext i24 %tmp_101 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_8_cast"/></StgValue>
</operation>

<operation id="1157" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum1_2_8 = add i28 %tmp_5_8_cast, %sum1_8

]]></Node>
<StgValue><ssdm name="sum1_2_8"/></StgValue>
</operation>

<operation id="1158" st_id="90" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_8 = mul nsw i32 %weight_load_8, %bram2_load_8

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="1159" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_102 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_8, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1160" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="28" op_0_bw="24">
<![CDATA[
:20  %tmp_11_8_cast = sext i24 %tmp_102 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_8_cast"/></StgValue>
</operation>

<operation id="1161" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:21  %sum2_2_8 = add i28 %tmp_11_8_cast, %sum2_8

]]></Node>
<StgValue><ssdm name="sum2_2_8"/></StgValue>
</operation>

<operation id="1162" st_id="90" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_8 = mul nsw i32 %weight_load_8, %bram3_load_8

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1163" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_103 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_8, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1164" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="28" op_0_bw="24">
<![CDATA[
:26  %tmp_13_8_cast = sext i24 %tmp_103 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_8_cast"/></StgValue>
</operation>

<operation id="1165" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %sum3_2_8 = add i28 %tmp_13_8_cast, %sum3_8

]]></Node>
<StgValue><ssdm name="sum3_2_8"/></StgValue>
</operation>

<operation id="1166" st_id="90" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_8 = mul nsw i32 %weight_load_8, %bram4_load_8

]]></Node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>

<operation id="1167" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_104 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_8, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1168" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="28" op_0_bw="24">
<![CDATA[
:32  %tmp_15_8_cast = sext i24 %tmp_104 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_8_cast"/></StgValue>
</operation>

<operation id="1169" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:33  %sum4_2_8 = add i28 %tmp_15_8_cast, %sum4_8

]]></Node>
<StgValue><ssdm name="sum4_2_8"/></StgValue>
</operation>

<operation id="1170" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_100) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1171" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1172" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.9:0  %tmp_190 = trunc i28 %sum1_8 to i15

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1173" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.9:1  %tmp_191 = trunc i28 %sum2_8 to i15

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1174" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.9:2  %tmp_192 = trunc i28 %sum3_8 to i15

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1175" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.9:3  %tmp_193 = trunc i28 %sum4_8 to i15

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1176" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.9:4  %tmp_17_8 = add i15 4096, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="1177" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.9:5  %tmp_17_8_cast = zext i15 %tmp_17_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_8_cast"/></StgValue>
</operation>

<operation id="1178" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:6  %sigmoid_lut_addr_8 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_8_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_8"/></StgValue>
</operation>

<operation id="1179" st_id="91" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:7  %sigmoid_lut_load_8 = load i8* %sigmoid_lut_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_8"/></StgValue>
</operation>

<operation id="1180" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.9:14  %tmp_20_8 = add i15 4096, %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="1181" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.9:15  %tmp_20_8_cast = zext i15 %tmp_20_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_8_cast"/></StgValue>
</operation>

<operation id="1182" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:16  %sigmoid_lut_addr_51 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_8_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_51"/></StgValue>
</operation>

<operation id="1183" st_id="91" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:17  %sigmoid_lut_load_51 = load i8* %sigmoid_lut_addr_51, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_51"/></StgValue>
</operation>

<operation id="1184" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.9:21  %tmp_21_8 = add i15 4096, %tmp_192

]]></Node>
<StgValue><ssdm name="tmp_21_8"/></StgValue>
</operation>

<operation id="1185" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.9:22  %tmp_21_8_cast = zext i15 %tmp_21_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_8_cast"/></StgValue>
</operation>

<operation id="1186" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:23  %sigmoid_lut_addr_52 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_8_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_52"/></StgValue>
</operation>

<operation id="1187" st_id="91" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:24  %sigmoid_lut_load_52 = load i8* %sigmoid_lut_addr_52, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_52"/></StgValue>
</operation>

<operation id="1188" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.9:28  %tmp_22_8 = add i15 4096, %tmp_193

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="1189" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.9:29  %tmp_22_8_cast = zext i15 %tmp_22_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_8_cast"/></StgValue>
</operation>

<operation id="1190" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:30  %sigmoid_lut_addr_53 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_8_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_53"/></StgValue>
</operation>

<operation id="1191" st_id="91" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:31  %sigmoid_lut_load_53 = load i8* %sigmoid_lut_addr_53, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_53"/></StgValue>
</operation>

<operation id="1192" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.9:36  %tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1193" st_id="92" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:7  %sigmoid_lut_load_8 = load i8* %sigmoid_lut_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_8"/></StgValue>
</operation>

<operation id="1194" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.9:8  %sigmoid_lut_load_8_c = zext i8 %sigmoid_lut_load_8 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_8_c"/></StgValue>
</operation>

<operation id="1195" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.9:9  %tmp_98 = or i7 %tmp, 8

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1196" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.9:10  %sum7_7 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_98)

]]></Node>
<StgValue><ssdm name="sum7_7"/></StgValue>
</operation>

<operation id="1197" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.9:11  %sum7_8_cast = zext i11 %sum7_7 to i32

]]></Node>
<StgValue><ssdm name="sum7_8_cast"/></StgValue>
</operation>

<operation id="1198" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:12  %bram1_addr_23 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_8_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_23"/></StgValue>
</operation>

<operation id="1199" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.9:13  store i32 %sigmoid_lut_load_8_c, i32* %bram1_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="92" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:17  %sigmoid_lut_load_51 = load i8* %sigmoid_lut_addr_51, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_51"/></StgValue>
</operation>

<operation id="1201" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.9:18  %sigmoid_lut_load_51_s = zext i8 %sigmoid_lut_load_51 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_51_s"/></StgValue>
</operation>

<operation id="1202" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:19  %bram2_addr_23 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_8_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_23"/></StgValue>
</operation>

<operation id="1203" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.9:20  store i32 %sigmoid_lut_load_51_s, i32* %bram2_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="92" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:24  %sigmoid_lut_load_52 = load i8* %sigmoid_lut_addr_52, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_52"/></StgValue>
</operation>

<operation id="1205" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.9:25  %sigmoid_lut_load_52_s = zext i8 %sigmoid_lut_load_52 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_52_s"/></StgValue>
</operation>

<operation id="1206" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:26  %bram3_addr_23 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_8_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_23"/></StgValue>
</operation>

<operation id="1207" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.9:27  store i32 %sigmoid_lut_load_52_s, i32* %bram3_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="92" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:31  %sigmoid_lut_load_53 = load i8* %sigmoid_lut_addr_53, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_53"/></StgValue>
</operation>

<operation id="1209" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.9:32  %sigmoid_lut_load_53_s = zext i8 %sigmoid_lut_load_53 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_53_s"/></StgValue>
</operation>

<operation id="1210" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:33  %bram4_addr_23 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_8_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_23"/></StgValue>
</operation>

<operation id="1211" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.9:34  store i32 %sigmoid_lut_load_53_s, i32* %bram4_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.9:35  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_92) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1213" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.9:37  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1214" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_9 = phi i5 [ 0, %.preheader7.9 ], [ %k_2_9, %21 ]

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="1215" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_9 = phi i28 [ 0, %.preheader7.9 ], [ %sum1_2_9, %21 ]

]]></Node>
<StgValue><ssdm name="sum1_9"/></StgValue>
</operation>

<operation id="1216" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_9 = phi i28 [ 0, %.preheader7.9 ], [ %sum2_2_9, %21 ]

]]></Node>
<StgValue><ssdm name="sum2_9"/></StgValue>
</operation>

<operation id="1217" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_9 = phi i28 [ 0, %.preheader7.9 ], [ %sum3_2_9, %21 ]

]]></Node>
<StgValue><ssdm name="sum3_9"/></StgValue>
</operation>

<operation id="1218" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_9 = phi i28 [ 0, %.preheader7.9 ], [ %sum4_2_9, %21 ]

]]></Node>
<StgValue><ssdm name="sum4_9"/></StgValue>
</operation>

<operation id="1219" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_9 = icmp eq i5 %k_9, -16

]]></Node>
<StgValue><ssdm name="exitcond3_9"/></StgValue>
</operation>

<operation id="1220" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_9 = add i5 %k_9, 1

]]></Node>
<StgValue><ssdm name="k_2_9"/></StgValue>
</operation>

<operation id="1221" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_9, label %.preheader7.10, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_9_cast = zext i5 %k_9 to i10

]]></Node>
<StgValue><ssdm name="k_9_cast"/></StgValue>
</operation>

<operation id="1223" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="7" op_0_bw="5">
<![CDATA[
:1  %k_9_cast1 = zext i5 %k_9 to i7

]]></Node>
<StgValue><ssdm name="k_9_cast1"/></StgValue>
</operation>

<operation id="1224" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sum_9 = add i7 %tmp, %k_9_cast1

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="1225" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="7">
<![CDATA[
:6  %sum_9_cast = zext i7 %sum_9 to i32

]]></Node>
<StgValue><ssdm name="sum_9_cast"/></StgValue>
</operation>

<operation id="1226" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram1_addr_26 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_9_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_26"/></StgValue>
</operation>

<operation id="1227" st_id="93" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_9 = load i32* %bram1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_9"/></StgValue>
</operation>

<operation id="1228" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum55_9 = add i10 %k_9_cast, -368

]]></Node>
<StgValue><ssdm name="sum55_9"/></StgValue>
</operation>

<operation id="1229" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum55_9_cast = zext i10 %sum55_9 to i32

]]></Node>
<StgValue><ssdm name="sum55_9_cast"/></StgValue>
</operation>

<operation id="1230" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_addr_12 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_9_cast

]]></Node>
<StgValue><ssdm name="weight_addr_12"/></StgValue>
</operation>

<operation id="1231" st_id="93" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_9 = load i32* %weight_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="1232" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %bram2_addr_26 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_9_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_26"/></StgValue>
</operation>

<operation id="1233" st_id="93" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_9 = load i32* %bram2_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_9"/></StgValue>
</operation>

<operation id="1234" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %bram3_addr_26 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_9_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_26"/></StgValue>
</operation>

<operation id="1235" st_id="93" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_9 = load i32* %bram3_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_9"/></StgValue>
</operation>

<operation id="1236" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %bram4_addr_26 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_9_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_26"/></StgValue>
</operation>

<operation id="1237" st_id="93" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_9 = load i32* %bram4_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_9"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1238" st_id="94" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_9 = load i32* %bram1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_9"/></StgValue>
</operation>

<operation id="1239" st_id="94" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_9 = load i32* %weight_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="1240" st_id="94" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_9 = load i32* %bram2_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_9"/></StgValue>
</operation>

<operation id="1241" st_id="94" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_9 = load i32* %bram3_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_9"/></StgValue>
</operation>

<operation id="1242" st_id="94" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_9 = load i32* %bram4_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_9"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1243" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram1_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="1244" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_9 = mul nsw i32 %weight_load_9, %bram2_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="1245" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_9 = mul nsw i32 %weight_load_9, %bram3_load_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1246" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_9 = mul nsw i32 %weight_load_9, %bram4_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1247" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram1_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="1248" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_9 = mul nsw i32 %weight_load_9, %bram2_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="1249" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_9 = mul nsw i32 %weight_load_9, %bram3_load_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1250" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_9 = mul nsw i32 %weight_load_9, %bram4_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1251" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram1_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="1252" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_9 = mul nsw i32 %weight_load_9, %bram2_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="1253" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_9 = mul nsw i32 %weight_load_9, %bram3_load_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1254" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_9 = mul nsw i32 %weight_load_9, %bram4_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1255" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram1_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="1256" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_9 = mul nsw i32 %weight_load_9, %bram2_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="1257" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_9 = mul nsw i32 %weight_load_9, %bram3_load_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1258" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_9 = mul nsw i32 %weight_load_9, %bram4_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1259" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram1_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="1260" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_9 = mul nsw i32 %weight_load_9, %bram2_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="1261" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_9 = mul nsw i32 %weight_load_9, %bram3_load_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1262" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_9 = mul nsw i32 %weight_load_9, %bram4_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1263" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1264" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1265" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1266" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram1_load_9, %weight_load_9

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="1267" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_108 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_9, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1268" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_9_cast = sext i24 %tmp_108 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_9_cast"/></StgValue>
</operation>

<operation id="1269" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum1_2_9 = add i28 %tmp_5_9_cast, %sum1_9

]]></Node>
<StgValue><ssdm name="sum1_2_9"/></StgValue>
</operation>

<operation id="1270" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_9 = mul nsw i32 %weight_load_9, %bram2_load_9

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="1271" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_109 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_9, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1272" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="28" op_0_bw="24">
<![CDATA[
:21  %tmp_11_9_cast = sext i24 %tmp_109 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_9_cast"/></StgValue>
</operation>

<operation id="1273" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %sum2_2_9 = add i28 %tmp_11_9_cast, %sum2_9

]]></Node>
<StgValue><ssdm name="sum2_2_9"/></StgValue>
</operation>

<operation id="1274" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_9 = mul nsw i32 %weight_load_9, %bram3_load_9

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1275" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_110 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_9, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1276" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="28" op_0_bw="24">
<![CDATA[
:27  %tmp_13_9_cast = sext i24 %tmp_110 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_9_cast"/></StgValue>
</operation>

<operation id="1277" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %sum3_2_9 = add i28 %tmp_13_9_cast, %sum3_9

]]></Node>
<StgValue><ssdm name="sum3_2_9"/></StgValue>
</operation>

<operation id="1278" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_9 = mul nsw i32 %weight_load_9, %bram4_load_9

]]></Node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>

<operation id="1279" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_111 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_9, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1280" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="28" op_0_bw="24">
<![CDATA[
:33  %tmp_15_9_cast = sext i24 %tmp_111 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_9_cast"/></StgValue>
</operation>

<operation id="1281" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:34  %sum4_2_9 = add i28 %tmp_15_9_cast, %sum4_9

]]></Node>
<StgValue><ssdm name="sum4_2_9"/></StgValue>
</operation>

<operation id="1282" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_107) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1283" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1284" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.10:0  %tmp_194 = trunc i28 %sum1_9 to i15

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1285" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.10:1  %tmp_195 = trunc i28 %sum2_9 to i15

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1286" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.10:2  %tmp_196 = trunc i28 %sum3_9 to i15

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1287" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.10:3  %tmp_197 = trunc i28 %sum4_9 to i15

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1288" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.10:4  %tmp_17_9 = add i15 4096, %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="1289" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.10:5  %tmp_17_9_cast = zext i15 %tmp_17_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_9_cast"/></StgValue>
</operation>

<operation id="1290" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:6  %sigmoid_lut_addr_9 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_9_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_9"/></StgValue>
</operation>

<operation id="1291" st_id="101" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:7  %sigmoid_lut_load_9 = load i8* %sigmoid_lut_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_9"/></StgValue>
</operation>

<operation id="1292" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.10:14  %tmp_20_9 = add i15 4096, %tmp_195

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="1293" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.10:15  %tmp_20_9_cast = zext i15 %tmp_20_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_9_cast"/></StgValue>
</operation>

<operation id="1294" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:16  %sigmoid_lut_addr_54 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_9_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_54"/></StgValue>
</operation>

<operation id="1295" st_id="101" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:17  %sigmoid_lut_load_54 = load i8* %sigmoid_lut_addr_54, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_54"/></StgValue>
</operation>

<operation id="1296" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.10:21  %tmp_21_9 = add i15 4096, %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_21_9"/></StgValue>
</operation>

<operation id="1297" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.10:22  %tmp_21_9_cast = zext i15 %tmp_21_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_9_cast"/></StgValue>
</operation>

<operation id="1298" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:23  %sigmoid_lut_addr_55 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_9_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_55"/></StgValue>
</operation>

<operation id="1299" st_id="101" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:24  %sigmoid_lut_load_55 = load i8* %sigmoid_lut_addr_55, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_55"/></StgValue>
</operation>

<operation id="1300" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.10:28  %tmp_22_9 = add i15 4096, %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="1301" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.10:29  %tmp_22_9_cast = zext i15 %tmp_22_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_9_cast"/></StgValue>
</operation>

<operation id="1302" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:30  %sigmoid_lut_addr_56 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_9_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_56"/></StgValue>
</operation>

<operation id="1303" st_id="101" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:31  %sigmoid_lut_load_56 = load i8* %sigmoid_lut_addr_56, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_56"/></StgValue>
</operation>

<operation id="1304" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.10:36  %tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1305" st_id="102" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:7  %sigmoid_lut_load_9 = load i8* %sigmoid_lut_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_9"/></StgValue>
</operation>

<operation id="1306" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.10:8  %sigmoid_lut_load_9_c = zext i8 %sigmoid_lut_load_9 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_9_c"/></StgValue>
</operation>

<operation id="1307" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.10:9  %tmp_105 = or i7 %tmp, 9

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1308" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.10:10  %sum7_8 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_105)

]]></Node>
<StgValue><ssdm name="sum7_8"/></StgValue>
</operation>

<operation id="1309" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.10:11  %sum7_9_cast = zext i11 %sum7_8 to i32

]]></Node>
<StgValue><ssdm name="sum7_9_cast"/></StgValue>
</operation>

<operation id="1310" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:12  %bram1_addr_25 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_9_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_25"/></StgValue>
</operation>

<operation id="1311" st_id="102" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.10:13  store i32 %sigmoid_lut_load_9_c, i32* %bram1_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="102" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:17  %sigmoid_lut_load_54 = load i8* %sigmoid_lut_addr_54, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_54"/></StgValue>
</operation>

<operation id="1313" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.10:18  %sigmoid_lut_load_54_s = zext i8 %sigmoid_lut_load_54 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_54_s"/></StgValue>
</operation>

<operation id="1314" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:19  %bram2_addr_25 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_9_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_25"/></StgValue>
</operation>

<operation id="1315" st_id="102" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.10:20  store i32 %sigmoid_lut_load_54_s, i32* %bram2_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1316" st_id="102" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:24  %sigmoid_lut_load_55 = load i8* %sigmoid_lut_addr_55, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_55"/></StgValue>
</operation>

<operation id="1317" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.10:25  %sigmoid_lut_load_55_s = zext i8 %sigmoid_lut_load_55 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_55_s"/></StgValue>
</operation>

<operation id="1318" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:26  %bram3_addr_25 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_9_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_25"/></StgValue>
</operation>

<operation id="1319" st_id="102" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.10:27  store i32 %sigmoid_lut_load_55_s, i32* %bram3_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1320" st_id="102" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:31  %sigmoid_lut_load_56 = load i8* %sigmoid_lut_addr_56, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_56"/></StgValue>
</operation>

<operation id="1321" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.10:32  %sigmoid_lut_load_56_s = zext i8 %sigmoid_lut_load_56 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_56_s"/></StgValue>
</operation>

<operation id="1322" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:33  %bram4_addr_25 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_9_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_25"/></StgValue>
</operation>

<operation id="1323" st_id="102" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.10:34  store i32 %sigmoid_lut_load_56_s, i32* %bram4_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1324" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.10:35  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_99) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1325" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.10:37  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1326" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_10 = phi i5 [ 0, %.preheader7.10 ], [ %k_2_s, %23 ]

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="1327" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_10 = phi i28 [ 0, %.preheader7.10 ], [ %sum1_2_s, %23 ]

]]></Node>
<StgValue><ssdm name="sum1_10"/></StgValue>
</operation>

<operation id="1328" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_10 = phi i28 [ 0, %.preheader7.10 ], [ %sum2_2_s, %23 ]

]]></Node>
<StgValue><ssdm name="sum2_10"/></StgValue>
</operation>

<operation id="1329" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_10 = phi i28 [ 0, %.preheader7.10 ], [ %sum3_2_s, %23 ]

]]></Node>
<StgValue><ssdm name="sum3_10"/></StgValue>
</operation>

<operation id="1330" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_10 = phi i28 [ 0, %.preheader7.10 ], [ %sum4_2_s, %23 ]

]]></Node>
<StgValue><ssdm name="sum4_10"/></StgValue>
</operation>

<operation id="1331" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_s = icmp eq i5 %k_10, -16

]]></Node>
<StgValue><ssdm name="exitcond3_s"/></StgValue>
</operation>

<operation id="1332" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_s = add i5 %k_10, 1

]]></Node>
<StgValue><ssdm name="k_2_s"/></StgValue>
</operation>

<operation id="1333" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_s, label %.preheader7.11, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1334" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="7" op_0_bw="5">
<![CDATA[
:0  %k_10_cast1 = zext i5 %k_10 to i7

]]></Node>
<StgValue><ssdm name="k_10_cast1"/></StgValue>
</operation>

<operation id="1335" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sum_s = add i7 %tmp, %k_10_cast1

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="1336" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="7">
<![CDATA[
:5  %sum_cast_36 = zext i7 %sum_s to i32

]]></Node>
<StgValue><ssdm name="sum_cast_36"/></StgValue>
</operation>

<operation id="1337" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_28 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_cast_36

]]></Node>
<StgValue><ssdm name="bram1_addr_28"/></StgValue>
</operation>

<operation id="1338" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_10 = load i32* %bram1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_10"/></StgValue>
</operation>

<operation id="1339" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum55_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -11, i5 %k_10)

]]></Node>
<StgValue><ssdm name="sum55_8"/></StgValue>
</operation>

<operation id="1340" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum55_cast = zext i10 %sum55_8 to i32

]]></Node>
<StgValue><ssdm name="sum55_cast"/></StgValue>
</operation>

<operation id="1341" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weight_addr_13 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_cast

]]></Node>
<StgValue><ssdm name="weight_addr_13"/></StgValue>
</operation>

<operation id="1342" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_10 = load i32* %weight_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="1343" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %bram2_addr_28 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_cast_36

]]></Node>
<StgValue><ssdm name="bram2_addr_28"/></StgValue>
</operation>

<operation id="1344" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_10 = load i32* %bram2_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_10"/></StgValue>
</operation>

<operation id="1345" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %bram3_addr_28 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_cast_36

]]></Node>
<StgValue><ssdm name="bram3_addr_28"/></StgValue>
</operation>

<operation id="1346" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_10 = load i32* %bram3_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_10"/></StgValue>
</operation>

<operation id="1347" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %bram4_addr_28 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_cast_36

]]></Node>
<StgValue><ssdm name="bram4_addr_28"/></StgValue>
</operation>

<operation id="1348" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_10 = load i32* %bram4_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_10"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1349" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_10 = load i32* %bram1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_10"/></StgValue>
</operation>

<operation id="1350" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_10 = load i32* %weight_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="1351" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_10 = load i32* %bram2_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_10"/></StgValue>
</operation>

<operation id="1352" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_10 = load i32* %bram3_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_10"/></StgValue>
</operation>

<operation id="1353" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_10 = load i32* %bram4_addr_28, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_10"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1354" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram1_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="1355" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_s = mul nsw i32 %weight_load_10, %bram2_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="1356" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_s = mul nsw i32 %weight_load_10, %bram3_load_10

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1357" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_s = mul nsw i32 %weight_load_10, %bram4_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1358" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram1_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="1359" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_s = mul nsw i32 %weight_load_10, %bram2_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="1360" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_s = mul nsw i32 %weight_load_10, %bram3_load_10

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1361" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_s = mul nsw i32 %weight_load_10, %bram4_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1362" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram1_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="1363" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_s = mul nsw i32 %weight_load_10, %bram2_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="1364" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_s = mul nsw i32 %weight_load_10, %bram3_load_10

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1365" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_s = mul nsw i32 %weight_load_10, %bram4_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1366" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram1_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="1367" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_s = mul nsw i32 %weight_load_10, %bram2_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="1368" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_s = mul nsw i32 %weight_load_10, %bram3_load_10

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1369" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_s = mul nsw i32 %weight_load_10, %bram4_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1370" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram1_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="1371" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_s = mul nsw i32 %weight_load_10, %bram2_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="1372" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_s = mul nsw i32 %weight_load_10, %bram3_load_10

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1373" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_s = mul nsw i32 %weight_load_10, %bram4_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1374" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1375" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1376" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram1_load_10, %weight_load_10

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="1378" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_115 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_s, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1379" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_cast = sext i24 %tmp_115 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="1380" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum1_2_s = add i28 %tmp_5_cast, %sum1_10

]]></Node>
<StgValue><ssdm name="sum1_2_s"/></StgValue>
</operation>

<operation id="1381" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_s = mul nsw i32 %weight_load_10, %bram2_load_10

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="1382" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_116 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_s, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1383" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="28" op_0_bw="24">
<![CDATA[
:20  %tmp_11_cast = sext i24 %tmp_116 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="1384" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:21  %sum2_2_s = add i28 %tmp_11_cast, %sum2_10

]]></Node>
<StgValue><ssdm name="sum2_2_s"/></StgValue>
</operation>

<operation id="1385" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_s = mul nsw i32 %weight_load_10, %bram3_load_10

]]></Node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1386" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_117 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_s, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1387" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="28" op_0_bw="24">
<![CDATA[
:26  %tmp_13_cast = sext i24 %tmp_117 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="1388" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %sum3_2_s = add i28 %tmp_13_cast, %sum3_10

]]></Node>
<StgValue><ssdm name="sum3_2_s"/></StgValue>
</operation>

<operation id="1389" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_s = mul nsw i32 %weight_load_10, %bram4_load_10

]]></Node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>

<operation id="1390" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_118 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_s, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1391" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="28" op_0_bw="24">
<![CDATA[
:32  %tmp_15_cast = sext i24 %tmp_118 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="1392" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:33  %sum4_2_s = add i28 %tmp_15_cast, %sum4_10

]]></Node>
<StgValue><ssdm name="sum4_2_s"/></StgValue>
</operation>

<operation id="1393" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_114) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1394" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1395" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.11:0  %tmp_198 = trunc i28 %sum1_10 to i15

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1396" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.11:1  %tmp_199 = trunc i28 %sum2_10 to i15

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1397" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.11:2  %tmp_200 = trunc i28 %sum3_10 to i15

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1398" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.11:3  %tmp_201 = trunc i28 %sum4_10 to i15

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1399" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.11:4  %tmp_17_s = add i15 4096, %tmp_198

]]></Node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="1400" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.11:5  %tmp_17_cast_38 = zext i15 %tmp_17_s to i32

]]></Node>
<StgValue><ssdm name="tmp_17_cast_38"/></StgValue>
</operation>

<operation id="1401" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:6  %sigmoid_lut_addr_10 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_cast_38

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_10"/></StgValue>
</operation>

<operation id="1402" st_id="111" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:7  %sigmoid_lut_load_10 = load i8* %sigmoid_lut_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_10"/></StgValue>
</operation>

<operation id="1403" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.11:14  %tmp_20_s = add i15 4096, %tmp_199

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="1404" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.11:15  %tmp_20_cast_40 = zext i15 %tmp_20_s to i32

]]></Node>
<StgValue><ssdm name="tmp_20_cast_40"/></StgValue>
</operation>

<operation id="1405" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:16  %sigmoid_lut_addr_57 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_cast_40

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_57"/></StgValue>
</operation>

<operation id="1406" st_id="111" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:17  %sigmoid_lut_load_57 = load i8* %sigmoid_lut_addr_57, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_57"/></StgValue>
</operation>

<operation id="1407" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.11:21  %tmp_21_s = add i15 4096, %tmp_200

]]></Node>
<StgValue><ssdm name="tmp_21_s"/></StgValue>
</operation>

<operation id="1408" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.11:22  %tmp_21_cast_41 = zext i15 %tmp_21_s to i32

]]></Node>
<StgValue><ssdm name="tmp_21_cast_41"/></StgValue>
</operation>

<operation id="1409" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:23  %sigmoid_lut_addr_58 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_cast_41

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_58"/></StgValue>
</operation>

<operation id="1410" st_id="111" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:24  %sigmoid_lut_load_58 = load i8* %sigmoid_lut_addr_58, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_58"/></StgValue>
</operation>

<operation id="1411" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.11:28  %tmp_22_s = add i15 4096, %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="1412" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.11:29  %tmp_22_cast_42 = zext i15 %tmp_22_s to i32

]]></Node>
<StgValue><ssdm name="tmp_22_cast_42"/></StgValue>
</operation>

<operation id="1413" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:30  %sigmoid_lut_addr_59 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_cast_42

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_59"/></StgValue>
</operation>

<operation id="1414" st_id="111" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:31  %sigmoid_lut_load_59 = load i8* %sigmoid_lut_addr_59, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_59"/></StgValue>
</operation>

<operation id="1415" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.11:36  %tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1416" st_id="112" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:7  %sigmoid_lut_load_10 = load i8* %sigmoid_lut_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_10"/></StgValue>
</operation>

<operation id="1417" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.11:8  %sigmoid_lut_load_10_s = zext i8 %sigmoid_lut_load_10 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_10_s"/></StgValue>
</operation>

<operation id="1418" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.11:9  %tmp_112 = or i7 %tmp, 10

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1419" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.11:10  %sum7_9 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_112)

]]></Node>
<StgValue><ssdm name="sum7_9"/></StgValue>
</operation>

<operation id="1420" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.11:11  %sum7_cast_39 = zext i11 %sum7_9 to i32

]]></Node>
<StgValue><ssdm name="sum7_cast_39"/></StgValue>
</operation>

<operation id="1421" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:12  %bram1_addr_27 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_cast_39

]]></Node>
<StgValue><ssdm name="bram1_addr_27"/></StgValue>
</operation>

<operation id="1422" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.11:13  store i32 %sigmoid_lut_load_10_s, i32* %bram1_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1423" st_id="112" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:17  %sigmoid_lut_load_57 = load i8* %sigmoid_lut_addr_57, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_57"/></StgValue>
</operation>

<operation id="1424" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.11:18  %sigmoid_lut_load_57_s = zext i8 %sigmoid_lut_load_57 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_57_s"/></StgValue>
</operation>

<operation id="1425" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:19  %bram2_addr_27 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_cast_39

]]></Node>
<StgValue><ssdm name="bram2_addr_27"/></StgValue>
</operation>

<operation id="1426" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.11:20  store i32 %sigmoid_lut_load_57_s, i32* %bram2_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="112" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:24  %sigmoid_lut_load_58 = load i8* %sigmoid_lut_addr_58, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_58"/></StgValue>
</operation>

<operation id="1428" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.11:25  %sigmoid_lut_load_58_s = zext i8 %sigmoid_lut_load_58 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_58_s"/></StgValue>
</operation>

<operation id="1429" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:26  %bram3_addr_27 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_cast_39

]]></Node>
<StgValue><ssdm name="bram3_addr_27"/></StgValue>
</operation>

<operation id="1430" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.11:27  store i32 %sigmoid_lut_load_58_s, i32* %bram3_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1431" st_id="112" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:31  %sigmoid_lut_load_59 = load i8* %sigmoid_lut_addr_59, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_59"/></StgValue>
</operation>

<operation id="1432" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.11:32  %sigmoid_lut_load_59_s = zext i8 %sigmoid_lut_load_59 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_59_s"/></StgValue>
</operation>

<operation id="1433" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:33  %bram4_addr_27 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_cast_39

]]></Node>
<StgValue><ssdm name="bram4_addr_27"/></StgValue>
</operation>

<operation id="1434" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.11:34  store i32 %sigmoid_lut_load_59_s, i32* %bram4_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.11:35  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_106) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1436" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.11:37  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1437" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_11 = phi i5 [ 0, %.preheader7.11 ], [ %k_2_10, %25 ]

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="1438" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_11 = phi i28 [ 0, %.preheader7.11 ], [ %sum1_2_10, %25 ]

]]></Node>
<StgValue><ssdm name="sum1_11"/></StgValue>
</operation>

<operation id="1439" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_11 = phi i28 [ 0, %.preheader7.11 ], [ %sum2_2_10, %25 ]

]]></Node>
<StgValue><ssdm name="sum2_11"/></StgValue>
</operation>

<operation id="1440" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_11 = phi i28 [ 0, %.preheader7.11 ], [ %sum3_2_10, %25 ]

]]></Node>
<StgValue><ssdm name="sum3_11"/></StgValue>
</operation>

<operation id="1441" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_11 = phi i28 [ 0, %.preheader7.11 ], [ %sum4_2_10, %25 ]

]]></Node>
<StgValue><ssdm name="sum4_11"/></StgValue>
</operation>

<operation id="1442" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_10 = icmp eq i5 %k_11, -16

]]></Node>
<StgValue><ssdm name="exitcond3_10"/></StgValue>
</operation>

<operation id="1443" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_10 = add i5 %k_11, 1

]]></Node>
<StgValue><ssdm name="k_2_10"/></StgValue>
</operation>

<operation id="1444" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_10, label %.preheader7.12, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_11_cast = zext i5 %k_11 to i10

]]></Node>
<StgValue><ssdm name="k_11_cast"/></StgValue>
</operation>

<operation id="1446" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="7" op_0_bw="5">
<![CDATA[
:1  %k_11_cast1 = zext i5 %k_11 to i7

]]></Node>
<StgValue><ssdm name="k_11_cast1"/></StgValue>
</operation>

<operation id="1447" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sum_10 = add i7 %tmp, %k_11_cast1

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="1448" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="7">
<![CDATA[
:6  %sum_10_cast = zext i7 %sum_10 to i32

]]></Node>
<StgValue><ssdm name="sum_10_cast"/></StgValue>
</operation>

<operation id="1449" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram1_addr_30 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_10_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_30"/></StgValue>
</operation>

<operation id="1450" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_11 = load i32* %bram1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_11"/></StgValue>
</operation>

<operation id="1451" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum55_10 = add i10 %k_11_cast, -336

]]></Node>
<StgValue><ssdm name="sum55_10"/></StgValue>
</operation>

<operation id="1452" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum55_10_cast = zext i10 %sum55_10 to i32

]]></Node>
<StgValue><ssdm name="sum55_10_cast"/></StgValue>
</operation>

<operation id="1453" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_addr_14 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_10_cast

]]></Node>
<StgValue><ssdm name="weight_addr_14"/></StgValue>
</operation>

<operation id="1454" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_11 = load i32* %weight_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>

<operation id="1455" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %bram2_addr_30 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_10_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_30"/></StgValue>
</operation>

<operation id="1456" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_11 = load i32* %bram2_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_11"/></StgValue>
</operation>

<operation id="1457" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %bram3_addr_30 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_10_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_30"/></StgValue>
</operation>

<operation id="1458" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_11 = load i32* %bram3_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_11"/></StgValue>
</operation>

<operation id="1459" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %bram4_addr_30 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_10_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_30"/></StgValue>
</operation>

<operation id="1460" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_11 = load i32* %bram4_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_11"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1461" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_11 = load i32* %bram1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_11"/></StgValue>
</operation>

<operation id="1462" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_11 = load i32* %weight_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>

<operation id="1463" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_11 = load i32* %bram2_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_11"/></StgValue>
</operation>

<operation id="1464" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_11 = load i32* %bram3_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_11"/></StgValue>
</operation>

<operation id="1465" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_11 = load i32* %bram4_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_11"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1466" st_id="115" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram1_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="1467" st_id="115" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_10 = mul nsw i32 %weight_load_11, %bram2_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="1468" st_id="115" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_10 = mul nsw i32 %weight_load_11, %bram3_load_11

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1469" st_id="115" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_10 = mul nsw i32 %weight_load_11, %bram4_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1470" st_id="116" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram1_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="1471" st_id="116" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_10 = mul nsw i32 %weight_load_11, %bram2_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="1472" st_id="116" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_10 = mul nsw i32 %weight_load_11, %bram3_load_11

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1473" st_id="116" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_10 = mul nsw i32 %weight_load_11, %bram4_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1474" st_id="117" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram1_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="1475" st_id="117" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_10 = mul nsw i32 %weight_load_11, %bram2_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="1476" st_id="117" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_10 = mul nsw i32 %weight_load_11, %bram3_load_11

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1477" st_id="117" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_10 = mul nsw i32 %weight_load_11, %bram4_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1478" st_id="118" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram1_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="1479" st_id="118" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_10 = mul nsw i32 %weight_load_11, %bram2_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="1480" st_id="118" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_10 = mul nsw i32 %weight_load_11, %bram3_load_11

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1481" st_id="118" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_10 = mul nsw i32 %weight_load_11, %bram4_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1482" st_id="119" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram1_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="1483" st_id="119" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_10 = mul nsw i32 %weight_load_11, %bram2_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="1484" st_id="119" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_10 = mul nsw i32 %weight_load_11, %bram3_load_11

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1485" st_id="119" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_10 = mul nsw i32 %weight_load_11, %bram4_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1486" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1487" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1488" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="120" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram1_load_11, %weight_load_11

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="1490" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_122 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_10, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1491" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_10_cast = sext i24 %tmp_122 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_10_cast"/></StgValue>
</operation>

<operation id="1492" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum1_2_10 = add i28 %tmp_5_10_cast, %sum1_11

]]></Node>
<StgValue><ssdm name="sum1_2_10"/></StgValue>
</operation>

<operation id="1493" st_id="120" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_10 = mul nsw i32 %weight_load_11, %bram2_load_11

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="1494" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_123 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_10, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1495" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="28" op_0_bw="24">
<![CDATA[
:21  %tmp_11_10_cast = sext i24 %tmp_123 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_10_cast"/></StgValue>
</operation>

<operation id="1496" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %sum2_2_10 = add i28 %tmp_11_10_cast, %sum2_11

]]></Node>
<StgValue><ssdm name="sum2_2_10"/></StgValue>
</operation>

<operation id="1497" st_id="120" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_10 = mul nsw i32 %weight_load_11, %bram3_load_11

]]></Node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1498" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_124 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_10, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1499" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="28" op_0_bw="24">
<![CDATA[
:27  %tmp_13_10_cast = sext i24 %tmp_124 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_10_cast"/></StgValue>
</operation>

<operation id="1500" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %sum3_2_10 = add i28 %tmp_13_10_cast, %sum3_11

]]></Node>
<StgValue><ssdm name="sum3_2_10"/></StgValue>
</operation>

<operation id="1501" st_id="120" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_10 = mul nsw i32 %weight_load_11, %bram4_load_11

]]></Node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>

<operation id="1502" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_125 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_10, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1503" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="28" op_0_bw="24">
<![CDATA[
:33  %tmp_15_10_cast = sext i24 %tmp_125 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_10_cast"/></StgValue>
</operation>

<operation id="1504" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:34  %sum4_2_10 = add i28 %tmp_15_10_cast, %sum4_11

]]></Node>
<StgValue><ssdm name="sum4_2_10"/></StgValue>
</operation>

<operation id="1505" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_121) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1506" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1507" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.12:0  %tmp_202 = trunc i28 %sum1_11 to i15

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1508" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.12:1  %tmp_203 = trunc i28 %sum2_11 to i15

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1509" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.12:2  %tmp_204 = trunc i28 %sum3_11 to i15

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1510" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.12:3  %tmp_205 = trunc i28 %sum4_11 to i15

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1511" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.12:4  %tmp_17_10 = add i15 4096, %tmp_202

]]></Node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="1512" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.12:5  %tmp_17_10_cast = zext i15 %tmp_17_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_10_cast"/></StgValue>
</operation>

<operation id="1513" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:6  %sigmoid_lut_addr_11 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_10_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_11"/></StgValue>
</operation>

<operation id="1514" st_id="121" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:7  %sigmoid_lut_load_11 = load i8* %sigmoid_lut_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_11"/></StgValue>
</operation>

<operation id="1515" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.12:14  %tmp_20_10 = add i15 4096, %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="1516" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.12:15  %tmp_20_10_cast = zext i15 %tmp_20_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_10_cast"/></StgValue>
</operation>

<operation id="1517" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:16  %sigmoid_lut_addr_60 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_10_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_60"/></StgValue>
</operation>

<operation id="1518" st_id="121" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:17  %sigmoid_lut_load_60 = load i8* %sigmoid_lut_addr_60, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_60"/></StgValue>
</operation>

<operation id="1519" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.12:21  %tmp_21_10 = add i15 4096, %tmp_204

]]></Node>
<StgValue><ssdm name="tmp_21_10"/></StgValue>
</operation>

<operation id="1520" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.12:22  %tmp_21_10_cast = zext i15 %tmp_21_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_10_cast"/></StgValue>
</operation>

<operation id="1521" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:23  %sigmoid_lut_addr_61 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_10_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_61"/></StgValue>
</operation>

<operation id="1522" st_id="121" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:24  %sigmoid_lut_load_61 = load i8* %sigmoid_lut_addr_61, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_61"/></StgValue>
</operation>

<operation id="1523" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.12:28  %tmp_22_10 = add i15 4096, %tmp_205

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="1524" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.12:29  %tmp_22_10_cast = zext i15 %tmp_22_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_10_cast"/></StgValue>
</operation>

<operation id="1525" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:30  %sigmoid_lut_addr_62 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_10_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_62"/></StgValue>
</operation>

<operation id="1526" st_id="121" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:31  %sigmoid_lut_load_62 = load i8* %sigmoid_lut_addr_62, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_62"/></StgValue>
</operation>

<operation id="1527" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.12:36  %tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1528" st_id="122" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:7  %sigmoid_lut_load_11 = load i8* %sigmoid_lut_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_11"/></StgValue>
</operation>

<operation id="1529" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.12:8  %sigmoid_lut_load_11_s = zext i8 %sigmoid_lut_load_11 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_11_s"/></StgValue>
</operation>

<operation id="1530" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.12:9  %tmp_119 = or i7 %tmp, 11

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1531" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.12:10  %sum7_10 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_119)

]]></Node>
<StgValue><ssdm name="sum7_10"/></StgValue>
</operation>

<operation id="1532" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.12:11  %sum7_10_cast = zext i11 %sum7_10 to i32

]]></Node>
<StgValue><ssdm name="sum7_10_cast"/></StgValue>
</operation>

<operation id="1533" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:12  %bram1_addr_29 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_10_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_29"/></StgValue>
</operation>

<operation id="1534" st_id="122" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.12:13  store i32 %sigmoid_lut_load_11_s, i32* %bram1_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1535" st_id="122" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:17  %sigmoid_lut_load_60 = load i8* %sigmoid_lut_addr_60, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_60"/></StgValue>
</operation>

<operation id="1536" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.12:18  %sigmoid_lut_load_60_s = zext i8 %sigmoid_lut_load_60 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_60_s"/></StgValue>
</operation>

<operation id="1537" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:19  %bram2_addr_29 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_10_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_29"/></StgValue>
</operation>

<operation id="1538" st_id="122" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.12:20  store i32 %sigmoid_lut_load_60_s, i32* %bram2_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1539" st_id="122" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:24  %sigmoid_lut_load_61 = load i8* %sigmoid_lut_addr_61, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_61"/></StgValue>
</operation>

<operation id="1540" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.12:25  %sigmoid_lut_load_61_s = zext i8 %sigmoid_lut_load_61 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_61_s"/></StgValue>
</operation>

<operation id="1541" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:26  %bram3_addr_29 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_10_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_29"/></StgValue>
</operation>

<operation id="1542" st_id="122" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.12:27  store i32 %sigmoid_lut_load_61_s, i32* %bram3_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1543" st_id="122" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:31  %sigmoid_lut_load_62 = load i8* %sigmoid_lut_addr_62, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_62"/></StgValue>
</operation>

<operation id="1544" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.12:32  %sigmoid_lut_load_62_s = zext i8 %sigmoid_lut_load_62 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_62_s"/></StgValue>
</operation>

<operation id="1545" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:33  %bram4_addr_29 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_10_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_29"/></StgValue>
</operation>

<operation id="1546" st_id="122" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.12:34  store i32 %sigmoid_lut_load_62_s, i32* %bram4_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.12:35  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_113) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1548" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.12:37  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1549" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_12 = phi i5 [ 0, %.preheader7.12 ], [ %k_2_11, %27 ]

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="1550" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_12 = phi i28 [ 0, %.preheader7.12 ], [ %sum1_2_11, %27 ]

]]></Node>
<StgValue><ssdm name="sum1_12"/></StgValue>
</operation>

<operation id="1551" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_12 = phi i28 [ 0, %.preheader7.12 ], [ %sum2_2_11, %27 ]

]]></Node>
<StgValue><ssdm name="sum2_12"/></StgValue>
</operation>

<operation id="1552" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_12 = phi i28 [ 0, %.preheader7.12 ], [ %sum3_2_11, %27 ]

]]></Node>
<StgValue><ssdm name="sum3_12"/></StgValue>
</operation>

<operation id="1553" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_12 = phi i28 [ 0, %.preheader7.12 ], [ %sum4_2_11, %27 ]

]]></Node>
<StgValue><ssdm name="sum4_12"/></StgValue>
</operation>

<operation id="1554" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_11 = icmp eq i5 %k_12, -16

]]></Node>
<StgValue><ssdm name="exitcond3_11"/></StgValue>
</operation>

<operation id="1555" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_11 = add i5 %k_12, 1

]]></Node>
<StgValue><ssdm name="k_2_11"/></StgValue>
</operation>

<operation id="1556" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_11, label %.preheader7.13, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="7" op_0_bw="5">
<![CDATA[
:0  %k_12_cast1 = zext i5 %k_12 to i7

]]></Node>
<StgValue><ssdm name="k_12_cast1"/></StgValue>
</operation>

<operation id="1558" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sum_11 = add i7 %tmp, %k_12_cast1

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="1559" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="7">
<![CDATA[
:5  %sum_11_cast = zext i7 %sum_11 to i32

]]></Node>
<StgValue><ssdm name="sum_11_cast"/></StgValue>
</operation>

<operation id="1560" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_32 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_11_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_32"/></StgValue>
</operation>

<operation id="1561" st_id="123" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_12 = load i32* %bram1_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_12"/></StgValue>
</operation>

<operation id="1562" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum55_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -10, i5 %k_12)

]]></Node>
<StgValue><ssdm name="sum55_11"/></StgValue>
</operation>

<operation id="1563" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum55_11_cast = zext i10 %sum55_11 to i32

]]></Node>
<StgValue><ssdm name="sum55_11_cast"/></StgValue>
</operation>

<operation id="1564" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weight_addr_15 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_11_cast

]]></Node>
<StgValue><ssdm name="weight_addr_15"/></StgValue>
</operation>

<operation id="1565" st_id="123" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_12 = load i32* %weight_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>

<operation id="1566" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %bram2_addr_32 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_11_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_32"/></StgValue>
</operation>

<operation id="1567" st_id="123" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_12 = load i32* %bram2_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_12"/></StgValue>
</operation>

<operation id="1568" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %bram3_addr_32 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_11_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_32"/></StgValue>
</operation>

<operation id="1569" st_id="123" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_12 = load i32* %bram3_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_12"/></StgValue>
</operation>

<operation id="1570" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %bram4_addr_32 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_11_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_32"/></StgValue>
</operation>

<operation id="1571" st_id="123" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_12 = load i32* %bram4_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_12"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1572" st_id="124" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_12 = load i32* %bram1_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_12"/></StgValue>
</operation>

<operation id="1573" st_id="124" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_12 = load i32* %weight_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>

<operation id="1574" st_id="124" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_12 = load i32* %bram2_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_12"/></StgValue>
</operation>

<operation id="1575" st_id="124" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_12 = load i32* %bram3_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_12"/></StgValue>
</operation>

<operation id="1576" st_id="124" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_12 = load i32* %bram4_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_12"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1577" st_id="125" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram1_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="1578" st_id="125" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_11 = mul nsw i32 %weight_load_12, %bram2_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="1579" st_id="125" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_11 = mul nsw i32 %weight_load_12, %bram3_load_12

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1580" st_id="125" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_11 = mul nsw i32 %weight_load_12, %bram4_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1581" st_id="126" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram1_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="1582" st_id="126" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_11 = mul nsw i32 %weight_load_12, %bram2_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="1583" st_id="126" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_11 = mul nsw i32 %weight_load_12, %bram3_load_12

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1584" st_id="126" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_11 = mul nsw i32 %weight_load_12, %bram4_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1585" st_id="127" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram1_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="1586" st_id="127" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_11 = mul nsw i32 %weight_load_12, %bram2_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="1587" st_id="127" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_11 = mul nsw i32 %weight_load_12, %bram3_load_12

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1588" st_id="127" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_11 = mul nsw i32 %weight_load_12, %bram4_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1589" st_id="128" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram1_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="1590" st_id="128" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_11 = mul nsw i32 %weight_load_12, %bram2_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="1591" st_id="128" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_11 = mul nsw i32 %weight_load_12, %bram3_load_12

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1592" st_id="128" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_11 = mul nsw i32 %weight_load_12, %bram4_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1593" st_id="129" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram1_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="1594" st_id="129" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_11 = mul nsw i32 %weight_load_12, %bram2_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="1595" st_id="129" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_11 = mul nsw i32 %weight_load_12, %bram3_load_12

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1596" st_id="129" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_11 = mul nsw i32 %weight_load_12, %bram4_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1597" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1598" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1599" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="130" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram1_load_12, %weight_load_12

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="1601" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_129 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_11, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1602" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_11_cast = sext i24 %tmp_129 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_11_cast"/></StgValue>
</operation>

<operation id="1603" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum1_2_11 = add i28 %tmp_5_11_cast, %sum1_12

]]></Node>
<StgValue><ssdm name="sum1_2_11"/></StgValue>
</operation>

<operation id="1604" st_id="130" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_11 = mul nsw i32 %weight_load_12, %bram2_load_12

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="1605" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_130 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_11, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1606" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="28" op_0_bw="24">
<![CDATA[
:20  %tmp_11_11_cast = sext i24 %tmp_130 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_11_cast"/></StgValue>
</operation>

<operation id="1607" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:21  %sum2_2_11 = add i28 %tmp_11_11_cast, %sum2_12

]]></Node>
<StgValue><ssdm name="sum2_2_11"/></StgValue>
</operation>

<operation id="1608" st_id="130" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_11 = mul nsw i32 %weight_load_12, %bram3_load_12

]]></Node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1609" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_131 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_11, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1610" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="28" op_0_bw="24">
<![CDATA[
:26  %tmp_13_11_cast = sext i24 %tmp_131 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_11_cast"/></StgValue>
</operation>

<operation id="1611" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %sum3_2_11 = add i28 %tmp_13_11_cast, %sum3_12

]]></Node>
<StgValue><ssdm name="sum3_2_11"/></StgValue>
</operation>

<operation id="1612" st_id="130" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_11 = mul nsw i32 %weight_load_12, %bram4_load_12

]]></Node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>

<operation id="1613" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_132 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_11, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1614" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="28" op_0_bw="24">
<![CDATA[
:32  %tmp_15_11_cast = sext i24 %tmp_132 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_11_cast"/></StgValue>
</operation>

<operation id="1615" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:33  %sum4_2_11 = add i28 %tmp_15_11_cast, %sum4_12

]]></Node>
<StgValue><ssdm name="sum4_2_11"/></StgValue>
</operation>

<operation id="1616" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_128) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1617" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1618" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.13:0  %tmp_206 = trunc i28 %sum1_12 to i15

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1619" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.13:1  %tmp_207 = trunc i28 %sum2_12 to i15

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1620" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.13:2  %tmp_208 = trunc i28 %sum3_12 to i15

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1621" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.13:3  %tmp_209 = trunc i28 %sum4_12 to i15

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1622" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.13:4  %tmp_17_11 = add i15 4096, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="1623" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.13:5  %tmp_17_11_cast = zext i15 %tmp_17_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_11_cast"/></StgValue>
</operation>

<operation id="1624" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:6  %sigmoid_lut_addr_12 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_11_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_12"/></StgValue>
</operation>

<operation id="1625" st_id="131" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:7  %sigmoid_lut_load_12 = load i8* %sigmoid_lut_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_12"/></StgValue>
</operation>

<operation id="1626" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.13:14  %tmp_20_11 = add i15 4096, %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="1627" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.13:15  %tmp_20_11_cast = zext i15 %tmp_20_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_11_cast"/></StgValue>
</operation>

<operation id="1628" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:16  %sigmoid_lut_addr_63 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_11_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_63"/></StgValue>
</operation>

<operation id="1629" st_id="131" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:17  %sigmoid_lut_load_63 = load i8* %sigmoid_lut_addr_63, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_63"/></StgValue>
</operation>

<operation id="1630" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.13:21  %tmp_21_11 = add i15 4096, %tmp_208

]]></Node>
<StgValue><ssdm name="tmp_21_11"/></StgValue>
</operation>

<operation id="1631" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.13:22  %tmp_21_11_cast = zext i15 %tmp_21_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_11_cast"/></StgValue>
</operation>

<operation id="1632" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:23  %sigmoid_lut_addr_64 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_11_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_64"/></StgValue>
</operation>

<operation id="1633" st_id="131" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:24  %sigmoid_lut_load_64 = load i8* %sigmoid_lut_addr_64, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_64"/></StgValue>
</operation>

<operation id="1634" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.13:28  %tmp_22_11 = add i15 4096, %tmp_209

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="1635" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.13:29  %tmp_22_11_cast = zext i15 %tmp_22_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_11_cast"/></StgValue>
</operation>

<operation id="1636" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:30  %sigmoid_lut_addr_65 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_11_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_65"/></StgValue>
</operation>

<operation id="1637" st_id="131" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:31  %sigmoid_lut_load_65 = load i8* %sigmoid_lut_addr_65, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_65"/></StgValue>
</operation>

<operation id="1638" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.13:36  %tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1639" st_id="132" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:7  %sigmoid_lut_load_12 = load i8* %sigmoid_lut_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_12"/></StgValue>
</operation>

<operation id="1640" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.13:8  %sigmoid_lut_load_12_s = zext i8 %sigmoid_lut_load_12 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_12_s"/></StgValue>
</operation>

<operation id="1641" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.13:9  %tmp_126 = or i7 %tmp, 12

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1642" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.13:10  %sum7_11 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_126)

]]></Node>
<StgValue><ssdm name="sum7_11"/></StgValue>
</operation>

<operation id="1643" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.13:11  %sum7_11_cast = zext i11 %sum7_11 to i32

]]></Node>
<StgValue><ssdm name="sum7_11_cast"/></StgValue>
</operation>

<operation id="1644" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:12  %bram1_addr_31 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_11_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_31"/></StgValue>
</operation>

<operation id="1645" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.13:13  store i32 %sigmoid_lut_load_12_s, i32* %bram1_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1646" st_id="132" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:17  %sigmoid_lut_load_63 = load i8* %sigmoid_lut_addr_63, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_63"/></StgValue>
</operation>

<operation id="1647" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.13:18  %sigmoid_lut_load_63_s = zext i8 %sigmoid_lut_load_63 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_63_s"/></StgValue>
</operation>

<operation id="1648" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:19  %bram2_addr_31 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_11_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_31"/></StgValue>
</operation>

<operation id="1649" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.13:20  store i32 %sigmoid_lut_load_63_s, i32* %bram2_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1650" st_id="132" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:24  %sigmoid_lut_load_64 = load i8* %sigmoid_lut_addr_64, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_64"/></StgValue>
</operation>

<operation id="1651" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.13:25  %sigmoid_lut_load_64_s = zext i8 %sigmoid_lut_load_64 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_64_s"/></StgValue>
</operation>

<operation id="1652" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:26  %bram3_addr_31 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_11_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_31"/></StgValue>
</operation>

<operation id="1653" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.13:27  store i32 %sigmoid_lut_load_64_s, i32* %bram3_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1654" st_id="132" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:31  %sigmoid_lut_load_65 = load i8* %sigmoid_lut_addr_65, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_65"/></StgValue>
</operation>

<operation id="1655" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.13:32  %sigmoid_lut_load_65_s = zext i8 %sigmoid_lut_load_65 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_65_s"/></StgValue>
</operation>

<operation id="1656" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:33  %bram4_addr_31 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_11_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_31"/></StgValue>
</operation>

<operation id="1657" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.13:34  store i32 %sigmoid_lut_load_65_s, i32* %bram4_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1658" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.13:35  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_120) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1659" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.13:37  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1660" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_13 = phi i5 [ 0, %.preheader7.13 ], [ %k_2_12, %29 ]

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="1661" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_13 = phi i28 [ 0, %.preheader7.13 ], [ %sum1_2_12, %29 ]

]]></Node>
<StgValue><ssdm name="sum1_13"/></StgValue>
</operation>

<operation id="1662" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_13 = phi i28 [ 0, %.preheader7.13 ], [ %sum2_2_12, %29 ]

]]></Node>
<StgValue><ssdm name="sum2_13"/></StgValue>
</operation>

<operation id="1663" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_13 = phi i28 [ 0, %.preheader7.13 ], [ %sum3_2_12, %29 ]

]]></Node>
<StgValue><ssdm name="sum3_13"/></StgValue>
</operation>

<operation id="1664" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_13 = phi i28 [ 0, %.preheader7.13 ], [ %sum4_2_12, %29 ]

]]></Node>
<StgValue><ssdm name="sum4_13"/></StgValue>
</operation>

<operation id="1665" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_12 = icmp eq i5 %k_13, -16

]]></Node>
<StgValue><ssdm name="exitcond3_12"/></StgValue>
</operation>

<operation id="1666" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_12 = add i5 %k_13, 1

]]></Node>
<StgValue><ssdm name="k_2_12"/></StgValue>
</operation>

<operation id="1667" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_12, label %.preheader7.14, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_13_cast = zext i5 %k_13 to i10

]]></Node>
<StgValue><ssdm name="k_13_cast"/></StgValue>
</operation>

<operation id="1669" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="7" op_0_bw="5">
<![CDATA[
:1  %k_13_cast1 = zext i5 %k_13 to i7

]]></Node>
<StgValue><ssdm name="k_13_cast1"/></StgValue>
</operation>

<operation id="1670" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sum_12 = add i7 %tmp, %k_13_cast1

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="1671" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="7">
<![CDATA[
:6  %sum_12_cast = zext i7 %sum_12 to i32

]]></Node>
<StgValue><ssdm name="sum_12_cast"/></StgValue>
</operation>

<operation id="1672" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram1_addr_34 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_12_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_34"/></StgValue>
</operation>

<operation id="1673" st_id="133" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_13 = load i32* %bram1_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_13"/></StgValue>
</operation>

<operation id="1674" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum55_12 = add i10 %k_13_cast, -304

]]></Node>
<StgValue><ssdm name="sum55_12"/></StgValue>
</operation>

<operation id="1675" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum55_12_cast = zext i10 %sum55_12 to i32

]]></Node>
<StgValue><ssdm name="sum55_12_cast"/></StgValue>
</operation>

<operation id="1676" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_addr_16 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_12_cast

]]></Node>
<StgValue><ssdm name="weight_addr_16"/></StgValue>
</operation>

<operation id="1677" st_id="133" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_13 = load i32* %weight_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="1678" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %bram2_addr_34 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_12_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_34"/></StgValue>
</operation>

<operation id="1679" st_id="133" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_13 = load i32* %bram2_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_13"/></StgValue>
</operation>

<operation id="1680" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %bram3_addr_34 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_12_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_34"/></StgValue>
</operation>

<operation id="1681" st_id="133" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_13 = load i32* %bram3_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_13"/></StgValue>
</operation>

<operation id="1682" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %bram4_addr_34 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_12_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_34"/></StgValue>
</operation>

<operation id="1683" st_id="133" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_13 = load i32* %bram4_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_13"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1684" st_id="134" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_13 = load i32* %bram1_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_13"/></StgValue>
</operation>

<operation id="1685" st_id="134" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_13 = load i32* %weight_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="1686" st_id="134" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_13 = load i32* %bram2_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_13"/></StgValue>
</operation>

<operation id="1687" st_id="134" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_13 = load i32* %bram3_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_13"/></StgValue>
</operation>

<operation id="1688" st_id="134" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_13 = load i32* %bram4_addr_34, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_13"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1689" st_id="135" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram1_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="1690" st_id="135" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_12 = mul nsw i32 %weight_load_13, %bram2_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="1691" st_id="135" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_12 = mul nsw i32 %weight_load_13, %bram3_load_13

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1692" st_id="135" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_12 = mul nsw i32 %weight_load_13, %bram4_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1693" st_id="136" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram1_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="1694" st_id="136" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_12 = mul nsw i32 %weight_load_13, %bram2_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="1695" st_id="136" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_12 = mul nsw i32 %weight_load_13, %bram3_load_13

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1696" st_id="136" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_12 = mul nsw i32 %weight_load_13, %bram4_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1697" st_id="137" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram1_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="1698" st_id="137" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_12 = mul nsw i32 %weight_load_13, %bram2_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="1699" st_id="137" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_12 = mul nsw i32 %weight_load_13, %bram3_load_13

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1700" st_id="137" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_12 = mul nsw i32 %weight_load_13, %bram4_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1701" st_id="138" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram1_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="1702" st_id="138" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_12 = mul nsw i32 %weight_load_13, %bram2_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="1703" st_id="138" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_12 = mul nsw i32 %weight_load_13, %bram3_load_13

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1704" st_id="138" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_12 = mul nsw i32 %weight_load_13, %bram4_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1705" st_id="139" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram1_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="1706" st_id="139" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_12 = mul nsw i32 %weight_load_13, %bram2_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="1707" st_id="139" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_12 = mul nsw i32 %weight_load_13, %bram3_load_13

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1708" st_id="139" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_12 = mul nsw i32 %weight_load_13, %bram4_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1709" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1710" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_135 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1711" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="140" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram1_load_13, %weight_load_13

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="1713" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_136 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_12, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1714" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_12_cast = sext i24 %tmp_136 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_12_cast"/></StgValue>
</operation>

<operation id="1715" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum1_2_12 = add i28 %tmp_5_12_cast, %sum1_13

]]></Node>
<StgValue><ssdm name="sum1_2_12"/></StgValue>
</operation>

<operation id="1716" st_id="140" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_10_12 = mul nsw i32 %weight_load_13, %bram2_load_13

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="1717" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_137 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_12, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1718" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="28" op_0_bw="24">
<![CDATA[
:21  %tmp_11_12_cast = sext i24 %tmp_137 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_12_cast"/></StgValue>
</operation>

<operation id="1719" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %sum2_2_12 = add i28 %tmp_11_12_cast, %sum2_13

]]></Node>
<StgValue><ssdm name="sum2_2_12"/></StgValue>
</operation>

<operation id="1720" st_id="140" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_12_12 = mul nsw i32 %weight_load_13, %bram3_load_13

]]></Node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1721" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_138 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_12, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1722" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="28" op_0_bw="24">
<![CDATA[
:27  %tmp_13_12_cast = sext i24 %tmp_138 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_12_cast"/></StgValue>
</operation>

<operation id="1723" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %sum3_2_12 = add i28 %tmp_13_12_cast, %sum3_13

]]></Node>
<StgValue><ssdm name="sum3_2_12"/></StgValue>
</operation>

<operation id="1724" st_id="140" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14_12 = mul nsw i32 %weight_load_13, %bram4_load_13

]]></Node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>

<operation id="1725" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_139 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_12, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1726" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="28" op_0_bw="24">
<![CDATA[
:33  %tmp_15_12_cast = sext i24 %tmp_139 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_12_cast"/></StgValue>
</operation>

<operation id="1727" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:34  %sum4_2_12 = add i28 %tmp_15_12_cast, %sum4_13

]]></Node>
<StgValue><ssdm name="sum4_2_12"/></StgValue>
</operation>

<operation id="1728" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_135) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1729" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1730" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.14:0  %tmp_210 = trunc i28 %sum1_13 to i15

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1731" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.14:1  %tmp_211 = trunc i28 %sum2_13 to i15

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1732" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.14:2  %tmp_212 = trunc i28 %sum3_13 to i15

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1733" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.14:3  %tmp_213 = trunc i28 %sum4_13 to i15

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1734" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.14:4  %tmp_17_12 = add i15 4096, %tmp_210

]]></Node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="1735" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.14:5  %tmp_17_12_cast = zext i15 %tmp_17_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_12_cast"/></StgValue>
</operation>

<operation id="1736" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:6  %sigmoid_lut_addr_13 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_12_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_13"/></StgValue>
</operation>

<operation id="1737" st_id="141" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:7  %sigmoid_lut_load_13 = load i8* %sigmoid_lut_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_13"/></StgValue>
</operation>

<operation id="1738" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.14:14  %tmp_20_12 = add i15 4096, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="1739" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.14:15  %tmp_20_12_cast = zext i15 %tmp_20_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_12_cast"/></StgValue>
</operation>

<operation id="1740" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:16  %sigmoid_lut_addr_66 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_12_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_66"/></StgValue>
</operation>

<operation id="1741" st_id="141" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:17  %sigmoid_lut_load_66 = load i8* %sigmoid_lut_addr_66, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_66"/></StgValue>
</operation>

<operation id="1742" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.14:21  %tmp_21_12 = add i15 4096, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_21_12"/></StgValue>
</operation>

<operation id="1743" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.14:22  %tmp_21_12_cast = zext i15 %tmp_21_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_12_cast"/></StgValue>
</operation>

<operation id="1744" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:23  %sigmoid_lut_addr_67 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_12_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_67"/></StgValue>
</operation>

<operation id="1745" st_id="141" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:24  %sigmoid_lut_load_67 = load i8* %sigmoid_lut_addr_67, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_67"/></StgValue>
</operation>

<operation id="1746" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.14:28  %tmp_22_12 = add i15 4096, %tmp_213

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="1747" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.14:29  %tmp_22_12_cast = zext i15 %tmp_22_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_12_cast"/></StgValue>
</operation>

<operation id="1748" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:30  %sigmoid_lut_addr_68 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_12_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_68"/></StgValue>
</operation>

<operation id="1749" st_id="141" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:31  %sigmoid_lut_load_68 = load i8* %sigmoid_lut_addr_68, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_68"/></StgValue>
</operation>

<operation id="1750" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.14:36  %tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1751" st_id="142" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:7  %sigmoid_lut_load_13 = load i8* %sigmoid_lut_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_13"/></StgValue>
</operation>

<operation id="1752" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.14:8  %sigmoid_lut_load_13_s = zext i8 %sigmoid_lut_load_13 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_13_s"/></StgValue>
</operation>

<operation id="1753" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.14:9  %tmp_133 = or i7 %tmp, 13

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1754" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.14:10  %sum7_12 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_133)

]]></Node>
<StgValue><ssdm name="sum7_12"/></StgValue>
</operation>

<operation id="1755" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.14:11  %sum7_12_cast = zext i11 %sum7_12 to i32

]]></Node>
<StgValue><ssdm name="sum7_12_cast"/></StgValue>
</operation>

<operation id="1756" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:12  %bram1_addr_33 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_12_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_33"/></StgValue>
</operation>

<operation id="1757" st_id="142" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.14:13  store i32 %sigmoid_lut_load_13_s, i32* %bram1_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1758" st_id="142" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:17  %sigmoid_lut_load_66 = load i8* %sigmoid_lut_addr_66, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_66"/></StgValue>
</operation>

<operation id="1759" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.14:18  %sigmoid_lut_load_66_s = zext i8 %sigmoid_lut_load_66 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_66_s"/></StgValue>
</operation>

<operation id="1760" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:19  %bram2_addr_33 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_12_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_33"/></StgValue>
</operation>

<operation id="1761" st_id="142" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.14:20  store i32 %sigmoid_lut_load_66_s, i32* %bram2_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1762" st_id="142" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:24  %sigmoid_lut_load_67 = load i8* %sigmoid_lut_addr_67, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_67"/></StgValue>
</operation>

<operation id="1763" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.14:25  %sigmoid_lut_load_67_s = zext i8 %sigmoid_lut_load_67 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_67_s"/></StgValue>
</operation>

<operation id="1764" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:26  %bram3_addr_33 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_12_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_33"/></StgValue>
</operation>

<operation id="1765" st_id="142" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.14:27  store i32 %sigmoid_lut_load_67_s, i32* %bram3_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1766" st_id="142" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:31  %sigmoid_lut_load_68 = load i8* %sigmoid_lut_addr_68, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_68"/></StgValue>
</operation>

<operation id="1767" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.14:32  %sigmoid_lut_load_68_s = zext i8 %sigmoid_lut_load_68 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_68_s"/></StgValue>
</operation>

<operation id="1768" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:33  %bram4_addr_33 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_12_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_33"/></StgValue>
</operation>

<operation id="1769" st_id="142" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.14:34  store i32 %sigmoid_lut_load_68_s, i32* %bram4_addr_33, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1770" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.14:35  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_127) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1771" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.14:37  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1772" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_14 = phi i5 [ 0, %.preheader7.14 ], [ %k_2_13, %31 ]

]]></Node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="1773" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_14 = phi i28 [ 0, %.preheader7.14 ], [ %sum1_2_13, %31 ]

]]></Node>
<StgValue><ssdm name="sum1_14"/></StgValue>
</operation>

<operation id="1774" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_14 = phi i28 [ 0, %.preheader7.14 ], [ %sum2_2_13, %31 ]

]]></Node>
<StgValue><ssdm name="sum2_14"/></StgValue>
</operation>

<operation id="1775" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_14 = phi i28 [ 0, %.preheader7.14 ], [ %sum3_2_13, %31 ]

]]></Node>
<StgValue><ssdm name="sum3_14"/></StgValue>
</operation>

<operation id="1776" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_14 = phi i28 [ 0, %.preheader7.14 ], [ %sum4_2_13, %31 ]

]]></Node>
<StgValue><ssdm name="sum4_14"/></StgValue>
</operation>

<operation id="1777" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond3_13 = icmp eq i5 %k_14, -16

]]></Node>
<StgValue><ssdm name="exitcond3_13"/></StgValue>
</operation>

<operation id="1778" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_2_13 = add i5 %k_14, 1

]]></Node>
<StgValue><ssdm name="k_2_13"/></StgValue>
</operation>

<operation id="1779" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond3_13, label %.preheader7.15_ifconv, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1780" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="7" op_0_bw="5">
<![CDATA[
:0  %k_14_cast8 = zext i5 %k_14 to i7

]]></Node>
<StgValue><ssdm name="k_14_cast8"/></StgValue>
</operation>

<operation id="1781" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sum_13 = add i7 %tmp, %k_14_cast8

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="1782" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="7">
<![CDATA[
:5  %sum_13_cast = zext i7 %sum_13 to i32

]]></Node>
<StgValue><ssdm name="sum_13_cast"/></StgValue>
</operation>

<operation id="1783" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_36 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum_13_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_36"/></StgValue>
</operation>

<operation id="1784" st_id="143" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_14 = load i32* %bram1_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_14"/></StgValue>
</operation>

<operation id="1785" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum55_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -9, i5 %k_14)

]]></Node>
<StgValue><ssdm name="sum55_13"/></StgValue>
</operation>

<operation id="1786" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum55_13_cast = zext i10 %sum55_13 to i32

]]></Node>
<StgValue><ssdm name="sum55_13_cast"/></StgValue>
</operation>

<operation id="1787" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %weight_addr_17 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum55_13_cast

]]></Node>
<StgValue><ssdm name="weight_addr_17"/></StgValue>
</operation>

<operation id="1788" st_id="143" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_14 = load i32* %weight_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weight_load_14"/></StgValue>
</operation>

<operation id="1789" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %bram2_addr_36 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum_13_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_36"/></StgValue>
</operation>

<operation id="1790" st_id="143" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_14 = load i32* %bram2_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_14"/></StgValue>
</operation>

<operation id="1791" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %bram3_addr_36 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum_13_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_36"/></StgValue>
</operation>

<operation id="1792" st_id="143" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_14 = load i32* %bram3_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_14"/></StgValue>
</operation>

<operation id="1793" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %bram4_addr_36 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum_13_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_36"/></StgValue>
</operation>

<operation id="1794" st_id="143" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_14 = load i32* %bram4_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_14"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1795" st_id="144" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_14 = load i32* %bram1_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_14"/></StgValue>
</operation>

<operation id="1796" st_id="144" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="11">
<![CDATA[
:11  %weight_load_14 = load i32* %weight_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weight_load_14"/></StgValue>
</operation>

<operation id="1797" st_id="144" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="11">
<![CDATA[
:17  %bram2_load_14 = load i32* %bram2_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_14"/></StgValue>
</operation>

<operation id="1798" st_id="144" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="11">
<![CDATA[
:23  %bram3_load_14 = load i32* %bram3_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_14"/></StgValue>
</operation>

<operation id="1799" st_id="144" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="11">
<![CDATA[
:29  %bram4_load_14 = load i32* %bram4_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_14"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1800" st_id="145" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram1_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="1801" st_id="145" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_13 = mul nsw i32 %weight_load_14, %bram2_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1802" st_id="145" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_13 = mul nsw i32 %weight_load_14, %bram3_load_14

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1803" st_id="145" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_13 = mul nsw i32 %weight_load_14, %bram4_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1804" st_id="146" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram1_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="1805" st_id="146" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_13 = mul nsw i32 %weight_load_14, %bram2_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1806" st_id="146" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_13 = mul nsw i32 %weight_load_14, %bram3_load_14

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1807" st_id="146" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_13 = mul nsw i32 %weight_load_14, %bram4_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1808" st_id="147" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram1_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="1809" st_id="147" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_13 = mul nsw i32 %weight_load_14, %bram2_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1810" st_id="147" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_13 = mul nsw i32 %weight_load_14, %bram3_load_14

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1811" st_id="147" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_13 = mul nsw i32 %weight_load_14, %bram4_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1812" st_id="148" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram1_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="1813" st_id="148" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_13 = mul nsw i32 %weight_load_14, %bram2_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1814" st_id="148" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_13 = mul nsw i32 %weight_load_14, %bram3_load_14

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1815" st_id="148" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_13 = mul nsw i32 %weight_load_14, %bram4_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1816" st_id="149" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram1_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="1817" st_id="149" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_13 = mul nsw i32 %weight_load_14, %bram2_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1818" st_id="149" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_13 = mul nsw i32 %weight_load_14, %bram3_load_14

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1819" st_id="149" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_13 = mul nsw i32 %weight_load_14, %bram4_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1820" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1821" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_142 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1822" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1823" st_id="150" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram1_load_14, %weight_load_14

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="1824" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_143 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_13, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1825" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_13_cast = sext i24 %tmp_143 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_13_cast"/></StgValue>
</operation>

<operation id="1826" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum1_2_13 = add i28 %tmp_5_13_cast, %sum1_14

]]></Node>
<StgValue><ssdm name="sum1_2_13"/></StgValue>
</operation>

<operation id="1827" st_id="150" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_10_13 = mul nsw i32 %weight_load_14, %bram2_load_14

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="1828" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_144 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_10_13, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1829" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="28" op_0_bw="24">
<![CDATA[
:20  %tmp_11_13_cast = sext i24 %tmp_144 to i28

]]></Node>
<StgValue><ssdm name="tmp_11_13_cast"/></StgValue>
</operation>

<operation id="1830" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:21  %sum2_2_13 = add i28 %tmp_11_13_cast, %sum2_14

]]></Node>
<StgValue><ssdm name="sum2_2_13"/></StgValue>
</operation>

<operation id="1831" st_id="150" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_12_13 = mul nsw i32 %weight_load_14, %bram3_load_14

]]></Node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1832" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_145 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_12_13, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1833" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="28" op_0_bw="24">
<![CDATA[
:26  %tmp_13_13_cast = sext i24 %tmp_145 to i28

]]></Node>
<StgValue><ssdm name="tmp_13_13_cast"/></StgValue>
</operation>

<operation id="1834" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:27  %sum3_2_13 = add i28 %tmp_13_13_cast, %sum3_14

]]></Node>
<StgValue><ssdm name="sum3_2_13"/></StgValue>
</operation>

<operation id="1835" st_id="150" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_14_13 = mul nsw i32 %weight_load_14, %bram4_load_14

]]></Node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>

<operation id="1836" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_146 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_14_13, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1837" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="28" op_0_bw="24">
<![CDATA[
:32  %tmp_15_13_cast = sext i24 %tmp_146 to i28

]]></Node>
<StgValue><ssdm name="tmp_15_13_cast"/></StgValue>
</operation>

<operation id="1838" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:33  %sum4_2_13 = add i28 %tmp_15_13_cast, %sum4_14

]]></Node>
<StgValue><ssdm name="sum4_2_13"/></StgValue>
</operation>

<operation id="1839" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_142) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1840" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1841" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.15_ifconv:0  %tmp_214 = trunc i28 %sum1_14 to i15

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1842" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.15_ifconv:1  %tmp_215 = trunc i28 %sum2_14 to i15

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1843" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.15_ifconv:2  %tmp_216 = trunc i28 %sum3_14 to i15

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1844" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.15_ifconv:3  %tmp_217 = trunc i28 %sum4_14 to i15

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1845" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.15_ifconv:4  %tmp_17_13 = add i15 4096, %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="1846" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.15_ifconv:5  %tmp_17_13_cast = zext i15 %tmp_17_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_17_13_cast"/></StgValue>
</operation>

<operation id="1847" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:6  %sigmoid_lut_addr_14 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_17_13_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_14"/></StgValue>
</operation>

<operation id="1848" st_id="151" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:7  %sigmoid_lut_load_14 = load i8* %sigmoid_lut_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_14"/></StgValue>
</operation>

<operation id="1849" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.15_ifconv:14  %tmp_20_13 = add i15 4096, %tmp_215

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="1850" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.15_ifconv:15  %tmp_20_13_cast = zext i15 %tmp_20_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_13_cast"/></StgValue>
</operation>

<operation id="1851" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:16  %sigmoid_lut_addr_69 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_20_13_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_69"/></StgValue>
</operation>

<operation id="1852" st_id="151" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:17  %sigmoid_lut_load_69 = load i8* %sigmoid_lut_addr_69, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_69"/></StgValue>
</operation>

<operation id="1853" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.15_ifconv:21  %tmp_21_13 = add i15 4096, %tmp_216

]]></Node>
<StgValue><ssdm name="tmp_21_13"/></StgValue>
</operation>

<operation id="1854" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.15_ifconv:22  %tmp_21_13_cast = zext i15 %tmp_21_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_13_cast"/></StgValue>
</operation>

<operation id="1855" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:23  %sigmoid_lut_addr_70 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_21_13_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_70"/></StgValue>
</operation>

<operation id="1856" st_id="151" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:24  %sigmoid_lut_load_70 = load i8* %sigmoid_lut_addr_70, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_70"/></StgValue>
</operation>

<operation id="1857" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.15_ifconv:28  %tmp_22_13 = add i15 4096, %tmp_217

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="1858" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.15_ifconv:29  %tmp_22_13_cast = zext i15 %tmp_22_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_13_cast"/></StgValue>
</operation>

<operation id="1859" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:30  %sigmoid_lut_addr_71 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_13_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_71"/></StgValue>
</operation>

<operation id="1860" st_id="151" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:31  %sigmoid_lut_load_71 = load i8* %sigmoid_lut_addr_71, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_71"/></StgValue>
</operation>

<operation id="1861" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.15_ifconv:36  %tmp_141 = or i7 %tmp, 15

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1862" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.15_ifconv:37  %sum5_s = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_141)

]]></Node>
<StgValue><ssdm name="sum5_s"/></StgValue>
</operation>

<operation id="1863" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.15_ifconv:38  %sum5_cast_56 = zext i11 %sum5_s to i32

]]></Node>
<StgValue><ssdm name="sum5_cast_56"/></StgValue>
</operation>

<operation id="1864" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:39  %bram1_addr_37 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum5_cast_56

]]></Node>
<StgValue><ssdm name="bram1_addr_37"/></StgValue>
</operation>

<operation id="1865" st_id="151" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:40  store i32 256, i32* %bram1_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1866" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:41  %bram2_addr_37 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum5_cast_56

]]></Node>
<StgValue><ssdm name="bram2_addr_37"/></StgValue>
</operation>

<operation id="1867" st_id="151" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:42  store i32 256, i32* %bram2_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1868" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:43  %bram3_addr_37 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum5_cast_56

]]></Node>
<StgValue><ssdm name="bram3_addr_37"/></StgValue>
</operation>

<operation id="1869" st_id="151" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:44  store i32 256, i32* %bram3_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1870" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:45  %bram4_addr_37 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum5_cast_56

]]></Node>
<StgValue><ssdm name="bram4_addr_37"/></StgValue>
</operation>

<operation id="1871" st_id="151" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:46  store i32 256, i32* %bram4_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1872" st_id="152" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:7  %sigmoid_lut_load_14 = load i8* %sigmoid_lut_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_14"/></StgValue>
</operation>

<operation id="1873" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.15_ifconv:8  %sigmoid_lut_load_14_s = zext i8 %sigmoid_lut_load_14 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_14_s"/></StgValue>
</operation>

<operation id="1874" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7.15_ifconv:9  %tmp_140 = or i7 %tmp, 14

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1875" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader7.15_ifconv:10  %sum7_13 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 -8, i7 %tmp_140)

]]></Node>
<StgValue><ssdm name="sum7_13"/></StgValue>
</operation>

<operation id="1876" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.15_ifconv:11  %sum7_13_cast = zext i11 %sum7_13 to i32

]]></Node>
<StgValue><ssdm name="sum7_13_cast"/></StgValue>
</operation>

<operation id="1877" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:12  %bram1_addr_35 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum7_13_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_35"/></StgValue>
</operation>

<operation id="1878" st_id="152" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:13  store i32 %sigmoid_lut_load_14_s, i32* %bram1_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1879" st_id="152" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:17  %sigmoid_lut_load_69 = load i8* %sigmoid_lut_addr_69, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_69"/></StgValue>
</operation>

<operation id="1880" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.15_ifconv:18  %sigmoid_lut_load_69_s = zext i8 %sigmoid_lut_load_69 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_69_s"/></StgValue>
</operation>

<operation id="1881" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:19  %bram2_addr_35 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum7_13_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_35"/></StgValue>
</operation>

<operation id="1882" st_id="152" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:20  store i32 %sigmoid_lut_load_69_s, i32* %bram2_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1883" st_id="152" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:24  %sigmoid_lut_load_70 = load i8* %sigmoid_lut_addr_70, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_70"/></StgValue>
</operation>

<operation id="1884" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.15_ifconv:25  %sigmoid_lut_load_70_s = zext i8 %sigmoid_lut_load_70 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_70_s"/></StgValue>
</operation>

<operation id="1885" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:26  %bram3_addr_35 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum7_13_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_35"/></StgValue>
</operation>

<operation id="1886" st_id="152" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:27  store i32 %sigmoid_lut_load_70_s, i32* %bram3_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1887" st_id="152" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:31  %sigmoid_lut_load_71 = load i8* %sigmoid_lut_addr_71, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_71"/></StgValue>
</operation>

<operation id="1888" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.15_ifconv:32  %sigmoid_lut_load_71_s = zext i8 %sigmoid_lut_load_71 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_71_s"/></StgValue>
</operation>

<operation id="1889" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:33  %bram4_addr_35 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum7_13_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_35"/></StgValue>
</operation>

<operation id="1890" st_id="152" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:34  store i32 %sigmoid_lut_load_71_s, i32* %bram4_addr_35, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1891" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:35  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_134) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1892" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.15_ifconv:47  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1893" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader6:0  %i_1 = phi i4 [ %i_3, %.preheader.3_ifconv ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1894" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:1  %exitcond2 = icmp eq i4 %i_1, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="1895" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:2  %i_3 = add i4 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1896" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:3  br i1 %exitcond2, label %38, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1897" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1898" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="3" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %tmp_7 = trunc i4 %i_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1899" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_7, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1900" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:3  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1901" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="3" op_3_bw="4">
<![CDATA[
.preheader.preheader:4  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i4.i3.i4(i4 -8, i3 %tmp_7, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1902" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1903" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1904" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_1 = phi i5 [ 0, %.preheader.preheader ], [ %k_3, %33 ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="1905" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_1 = phi i28 [ 0, %.preheader.preheader ], [ %sum1_3, %33 ]

]]></Node>
<StgValue><ssdm name="sum1_1"/></StgValue>
</operation>

<operation id="1906" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_1 = phi i28 [ 0, %.preheader.preheader ], [ %sum2_3, %33 ]

]]></Node>
<StgValue><ssdm name="sum2_1"/></StgValue>
</operation>

<operation id="1907" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_1 = phi i28 [ 0, %.preheader.preheader ], [ %sum3_3, %33 ]

]]></Node>
<StgValue><ssdm name="sum3_1"/></StgValue>
</operation>

<operation id="1908" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_1 = phi i28 [ 0, %.preheader.preheader ], [ %sum4_3, %33 ]

]]></Node>
<StgValue><ssdm name="sum4_1"/></StgValue>
</operation>

<operation id="1909" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond = icmp eq i5 %k_1, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1910" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_3 = add i5 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="1911" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %.preheader.1, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1912" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="11" op_0_bw="5">
<![CDATA[
:0  %k_1_cast5 = zext i5 %k_1 to i11

]]></Node>
<StgValue><ssdm name="k_1_cast5"/></StgValue>
</operation>

<operation id="1913" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %sum9 = add i11 %k_1_cast5, %tmp_s

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="1914" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="11">
<![CDATA[
:5  %sum9_cast = zext i11 %sum9 to i32

]]></Node>
<StgValue><ssdm name="sum9_cast"/></StgValue>
</operation>

<operation id="1915" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_3 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum9_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_3"/></StgValue>
</operation>

<operation id="1916" st_id="154" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_1 = load i32* %bram1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_1"/></StgValue>
</operation>

<operation id="1917" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:8  %sum8 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 -8, i5 %k_1)

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="1918" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="10" op_0_bw="9">
<![CDATA[
:9  %sum8_cast1 = sext i9 %sum8 to i10

]]></Node>
<StgValue><ssdm name="sum8_cast1"/></StgValue>
</operation>

<operation id="1919" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum8_cast = zext i10 %sum8_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="1920" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_addr_1 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum8_cast

]]></Node>
<StgValue><ssdm name="weight_addr_1"/></StgValue>
</operation>

<operation id="1921" st_id="154" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_1 = load i32* %weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="1922" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %bram2_addr_3 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum9_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_3"/></StgValue>
</operation>

<operation id="1923" st_id="154" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_1 = load i32* %bram2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_1"/></StgValue>
</operation>

<operation id="1924" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %bram3_addr_3 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum9_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_3"/></StgValue>
</operation>

<operation id="1925" st_id="154" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_1 = load i32* %bram3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_1"/></StgValue>
</operation>

<operation id="1926" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %bram4_addr_3 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum9_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_3"/></StgValue>
</operation>

<operation id="1927" st_id="154" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_1 = load i32* %bram4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1928" st_id="155" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_1 = load i32* %bram1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_1"/></StgValue>
</operation>

<operation id="1929" st_id="155" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_1 = load i32* %weight_addr_1, align 4

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="1930" st_id="155" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_1 = load i32* %bram2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_1"/></StgValue>
</operation>

<operation id="1931" st_id="155" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_1 = load i32* %bram3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_1"/></StgValue>
</operation>

<operation id="1932" st_id="155" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_1 = load i32* %bram4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1933" st_id="156" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28 = mul nsw i32 %bram1_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1934" st_id="156" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = mul nsw i32 %weight_load_1, %bram2_load_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1935" st_id="156" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_31 = mul nsw i32 %weight_load_1, %bram3_load_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1936" st_id="156" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_33 = mul nsw i32 %weight_load_1, %bram4_load_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1937" st_id="157" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28 = mul nsw i32 %bram1_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1938" st_id="157" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = mul nsw i32 %weight_load_1, %bram2_load_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1939" st_id="157" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_31 = mul nsw i32 %weight_load_1, %bram3_load_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1940" st_id="157" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_33 = mul nsw i32 %weight_load_1, %bram4_load_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1941" st_id="158" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28 = mul nsw i32 %bram1_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1942" st_id="158" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = mul nsw i32 %weight_load_1, %bram2_load_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1943" st_id="158" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_31 = mul nsw i32 %weight_load_1, %bram3_load_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1944" st_id="158" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_33 = mul nsw i32 %weight_load_1, %bram4_load_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1945" st_id="159" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28 = mul nsw i32 %bram1_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1946" st_id="159" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = mul nsw i32 %weight_load_1, %bram2_load_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1947" st_id="159" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_31 = mul nsw i32 %weight_load_1, %bram3_load_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1948" st_id="159" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_33 = mul nsw i32 %weight_load_1, %bram4_load_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1949" st_id="160" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28 = mul nsw i32 %bram1_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1950" st_id="160" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = mul nsw i32 %weight_load_1, %bram2_load_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1951" st_id="160" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_31 = mul nsw i32 %weight_load_1, %bram3_load_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1952" st_id="160" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_33 = mul nsw i32 %weight_load_1, %bram4_load_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1953" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1954" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1955" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1956" st_id="161" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28 = mul nsw i32 %bram1_load_1, %weight_load_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1957" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_25 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_28, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1958" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_29_cast = sext i24 %tmp_25 to i28

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="1959" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum1_3 = add i28 %tmp_29_cast, %sum1_1

]]></Node>
<StgValue><ssdm name="sum1_3"/></StgValue>
</operation>

<operation id="1960" st_id="161" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30 = mul nsw i32 %weight_load_1, %bram2_load_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1961" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_27 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_30, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1962" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="28" op_0_bw="24">
<![CDATA[
:21  %tmp_141_cast = sext i24 %tmp_27 to i28

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="1963" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %sum2_3 = add i28 %tmp_141_cast, %sum2_1

]]></Node>
<StgValue><ssdm name="sum2_3"/></StgValue>
</operation>

<operation id="1964" st_id="161" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_31 = mul nsw i32 %weight_load_1, %bram3_load_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1965" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_32 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_31, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1966" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="28" op_0_bw="24">
<![CDATA[
:27  %tmp_151_cast = sext i24 %tmp_32 to i28

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="1967" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %sum3_3 = add i28 %tmp_151_cast, %sum3_1

]]></Node>
<StgValue><ssdm name="sum3_3"/></StgValue>
</operation>

<operation id="1968" st_id="161" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_33 = mul nsw i32 %weight_load_1, %bram4_load_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1969" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_34 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_33, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1970" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="28" op_0_bw="24">
<![CDATA[
:33  %tmp_208_cast = sext i24 %tmp_34 to i28

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="1971" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:34  %sum4_3 = add i28 %tmp_208_cast, %sum4_1

]]></Node>
<StgValue><ssdm name="sum4_3"/></StgValue>
</operation>

<operation id="1972" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1973" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1974" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="15" op_0_bw="28">
<![CDATA[
.preheader.1:0  %tmp_150 = trunc i28 %sum1_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1975" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="15" op_0_bw="28">
<![CDATA[
.preheader.1:1  %tmp_151 = trunc i28 %sum2_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1976" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="15" op_0_bw="28">
<![CDATA[
.preheader.1:2  %tmp_152 = trunc i28 %sum3_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1977" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="15" op_0_bw="28">
<![CDATA[
.preheader.1:3  %tmp_153 = trunc i28 %sum4_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1978" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.1:4  %tmp_23 = add i15 4096, %tmp_150

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1979" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="15">
<![CDATA[
.preheader.1:5  %tmp_37_cast = zext i15 %tmp_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="1980" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:6  %sigmoid_lut_addr_4 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_4"/></StgValue>
</operation>

<operation id="1981" st_id="162" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:7  %sigmoid_lut_load_4 = load i8* %sigmoid_lut_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_4"/></StgValue>
</operation>

<operation id="1982" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.1:14  %tmp_24 = add i15 4096, %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1983" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="15">
<![CDATA[
.preheader.1:15  %tmp_40_cast = zext i15 %tmp_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="1984" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:16  %sigmoid_lut_addr_5 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_5"/></StgValue>
</operation>

<operation id="1985" st_id="162" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:17  %sigmoid_lut_load_5 = load i8* %sigmoid_lut_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_5"/></StgValue>
</operation>

<operation id="1986" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.1:21  %tmp_26 = add i15 4096, %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1987" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="15">
<![CDATA[
.preheader.1:22  %tmp_41_cast = zext i15 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="1988" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:23  %sigmoid_lut_addr_6 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_6"/></StgValue>
</operation>

<operation id="1989" st_id="162" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:24  %sigmoid_lut_load_6 = load i8* %sigmoid_lut_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_6"/></StgValue>
</operation>

<operation id="1990" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.1:28  %tmp_29 = add i15 4096, %tmp_153

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1991" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="15">
<![CDATA[
.preheader.1:29  %tmp_42_cast = zext i15 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="1992" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:30  %sigmoid_lut_addr_7 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_7"/></StgValue>
</operation>

<operation id="1993" st_id="162" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:31  %sigmoid_lut_load_7 = load i8* %sigmoid_lut_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_7"/></StgValue>
</operation>

<operation id="1994" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.1:36  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1995" st_id="163" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:7  %sigmoid_lut_load_4 = load i8* %sigmoid_lut_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_4"/></StgValue>
</operation>

<operation id="1996" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:8  %sigmoid_lut_load_4_c = zext i8 %sigmoid_lut_load_4 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_4_c"/></StgValue>
</operation>

<operation id="1997" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="3" op_3_bw="2">
<![CDATA[
.preheader.1:9  %sum7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i3.i2(i5 -16, i3 %tmp_7, i2 0)

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="1998" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="11" op_0_bw="10">
<![CDATA[
.preheader.1:10  %sum6_cast1 = sext i10 %sum7 to i11

]]></Node>
<StgValue><ssdm name="sum6_cast1"/></StgValue>
</operation>

<operation id="1999" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:11  %sum6_cast = zext i11 %sum6_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="2000" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:12  %bram1_addr_2 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum6_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_2"/></StgValue>
</operation>

<operation id="2001" st_id="163" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.1:13  store i32 %sigmoid_lut_load_4_c, i32* %bram1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2002" st_id="163" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:17  %sigmoid_lut_load_5 = load i8* %sigmoid_lut_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_5"/></StgValue>
</operation>

<operation id="2003" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:18  %sigmoid_lut_load_5_c = zext i8 %sigmoid_lut_load_5 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_5_c"/></StgValue>
</operation>

<operation id="2004" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:19  %bram2_addr_2 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum6_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_2"/></StgValue>
</operation>

<operation id="2005" st_id="163" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.1:20  store i32 %sigmoid_lut_load_5_c, i32* %bram2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2006" st_id="163" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:24  %sigmoid_lut_load_6 = load i8* %sigmoid_lut_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_6"/></StgValue>
</operation>

<operation id="2007" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:25  %sigmoid_lut_load_6_c = zext i8 %sigmoid_lut_load_6 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_6_c"/></StgValue>
</operation>

<operation id="2008" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:26  %bram3_addr_2 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum6_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_2"/></StgValue>
</operation>

<operation id="2009" st_id="163" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.1:27  store i32 %sigmoid_lut_load_6_c, i32* %bram3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2010" st_id="163" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:31  %sigmoid_lut_load_7 = load i8* %sigmoid_lut_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_7"/></StgValue>
</operation>

<operation id="2011" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:32  %sigmoid_lut_load_7_c = zext i8 %sigmoid_lut_load_7 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_7_c"/></StgValue>
</operation>

<operation id="2012" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:33  %bram4_addr_2 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum6_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_2"/></StgValue>
</operation>

<operation id="2013" st_id="163" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.1:34  store i32 %sigmoid_lut_load_7_c, i32* %bram4_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.1:35  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="2015" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1:37  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2016" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_1_1 = phi i5 [ 0, %.preheader.1 ], [ %k_3_1, %35 ]

]]></Node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>

<operation id="2017" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_1_1 = phi i28 [ 0, %.preheader.1 ], [ %sum1_3_1, %35 ]

]]></Node>
<StgValue><ssdm name="sum1_1_1"/></StgValue>
</operation>

<operation id="2018" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_1_1 = phi i28 [ 0, %.preheader.1 ], [ %sum2_3_1, %35 ]

]]></Node>
<StgValue><ssdm name="sum2_1_1"/></StgValue>
</operation>

<operation id="2019" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_1_1 = phi i28 [ 0, %.preheader.1 ], [ %sum3_3_1, %35 ]

]]></Node>
<StgValue><ssdm name="sum3_1_1"/></StgValue>
</operation>

<operation id="2020" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_1_1 = phi i28 [ 0, %.preheader.1 ], [ %sum4_3_1, %35 ]

]]></Node>
<StgValue><ssdm name="sum4_1_1"/></StgValue>
</operation>

<operation id="2021" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond_1 = icmp eq i5 %k_1_1, -16

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="2022" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_3_1 = add i5 %k_1_1, 1

]]></Node>
<StgValue><ssdm name="k_3_1"/></StgValue>
</operation>

<operation id="2023" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_1, label %.preheader.2, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2024" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_1_cast4_cast = zext i5 %k_1_1 to i9

]]></Node>
<StgValue><ssdm name="k_1_1_cast4_cast"/></StgValue>
</operation>

<operation id="2025" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="11" op_0_bw="5">
<![CDATA[
:1  %k_1_1_cast3 = zext i5 %k_1_1 to i11

]]></Node>
<StgValue><ssdm name="k_1_1_cast3"/></StgValue>
</operation>

<operation id="2026" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %sum9_1 = add i11 %k_1_1_cast3, %tmp_s

]]></Node>
<StgValue><ssdm name="sum9_1"/></StgValue>
</operation>

<operation id="2027" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="11">
<![CDATA[
:6  %sum9_1_cast = zext i11 %sum9_1 to i32

]]></Node>
<StgValue><ssdm name="sum9_1_cast"/></StgValue>
</operation>

<operation id="2028" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram1_addr_7 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum9_1_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_7"/></StgValue>
</operation>

<operation id="2029" st_id="164" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_16 = load i32* %bram1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_16"/></StgValue>
</operation>

<operation id="2030" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %sum57_1 = add i9 %k_1_1_cast4_cast, -240

]]></Node>
<StgValue><ssdm name="sum57_1"/></StgValue>
</operation>

<operation id="2031" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="10" op_0_bw="9">
<![CDATA[
:10  %sum57_1_cast1 = sext i9 %sum57_1 to i10

]]></Node>
<StgValue><ssdm name="sum57_1_cast1"/></StgValue>
</operation>

<operation id="2032" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="10">
<![CDATA[
:11  %sum57_1_cast = zext i10 %sum57_1_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum57_1_cast"/></StgValue>
</operation>

<operation id="2033" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %weight_addr_3 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum57_1_cast

]]></Node>
<StgValue><ssdm name="weight_addr_3"/></StgValue>
</operation>

<operation id="2034" st_id="164" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="11">
<![CDATA[
:13  %weight_load_16 = load i32* %weight_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weight_load_16"/></StgValue>
</operation>

<operation id="2035" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %bram2_addr_7 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum9_1_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_7"/></StgValue>
</operation>

<operation id="2036" st_id="164" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="11">
<![CDATA[
:19  %bram2_load_16 = load i32* %bram2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_16"/></StgValue>
</operation>

<operation id="2037" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %bram3_addr_7 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum9_1_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_7"/></StgValue>
</operation>

<operation id="2038" st_id="164" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="11">
<![CDATA[
:25  %bram3_load_16 = load i32* %bram3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_16"/></StgValue>
</operation>

<operation id="2039" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %bram4_addr_7 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum9_1_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_7"/></StgValue>
</operation>

<operation id="2040" st_id="164" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="11">
<![CDATA[
:31  %bram4_load_16 = load i32* %bram4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_16"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2041" st_id="165" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram1_load_16 = load i32* %bram1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_16"/></StgValue>
</operation>

<operation id="2042" st_id="165" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="11">
<![CDATA[
:13  %weight_load_16 = load i32* %weight_addr_3, align 4

]]></Node>
<StgValue><ssdm name="weight_load_16"/></StgValue>
</operation>

<operation id="2043" st_id="165" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="11">
<![CDATA[
:19  %bram2_load_16 = load i32* %bram2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_16"/></StgValue>
</operation>

<operation id="2044" st_id="165" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="11">
<![CDATA[
:25  %bram3_load_16 = load i32* %bram3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_16"/></StgValue>
</operation>

<operation id="2045" st_id="165" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="11">
<![CDATA[
:31  %bram4_load_16 = load i32* %bram4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_16"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2046" st_id="166" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_1 = mul nsw i32 %bram1_load_16, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="2047" st_id="166" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_30_1 = mul nsw i32 %weight_load_16, %bram2_load_16

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="2048" st_id="166" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_32_1 = mul nsw i32 %weight_load_16, %bram3_load_16

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="2049" st_id="166" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_34_1 = mul nsw i32 %weight_load_16, %bram4_load_16

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2050" st_id="167" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_1 = mul nsw i32 %bram1_load_16, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="2051" st_id="167" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_30_1 = mul nsw i32 %weight_load_16, %bram2_load_16

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="2052" st_id="167" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_32_1 = mul nsw i32 %weight_load_16, %bram3_load_16

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="2053" st_id="167" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_34_1 = mul nsw i32 %weight_load_16, %bram4_load_16

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2054" st_id="168" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_1 = mul nsw i32 %bram1_load_16, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="2055" st_id="168" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_30_1 = mul nsw i32 %weight_load_16, %bram2_load_16

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="2056" st_id="168" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_32_1 = mul nsw i32 %weight_load_16, %bram3_load_16

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="2057" st_id="168" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_34_1 = mul nsw i32 %weight_load_16, %bram4_load_16

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2058" st_id="169" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_1 = mul nsw i32 %bram1_load_16, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="2059" st_id="169" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_30_1 = mul nsw i32 %weight_load_16, %bram2_load_16

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="2060" st_id="169" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_32_1 = mul nsw i32 %weight_load_16, %bram3_load_16

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="2061" st_id="169" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_34_1 = mul nsw i32 %weight_load_16, %bram4_load_16

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2062" st_id="170" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_1 = mul nsw i32 %bram1_load_16, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="2063" st_id="170" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_30_1 = mul nsw i32 %weight_load_16, %bram2_load_16

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="2064" st_id="170" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_32_1 = mul nsw i32 %weight_load_16, %bram3_load_16

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="2065" st_id="170" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_34_1 = mul nsw i32 %weight_load_16, %bram4_load_16

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2066" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="2067" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2068" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2069" st_id="171" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_28_1 = mul nsw i32 %bram1_load_16, %weight_load_16

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="2070" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_45 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_28_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2071" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="28" op_0_bw="24">
<![CDATA[
:16  %tmp_29_1_cast = sext i24 %tmp_45 to i28

]]></Node>
<StgValue><ssdm name="tmp_29_1_cast"/></StgValue>
</operation>

<operation id="2072" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:17  %sum1_3_1 = add i28 %tmp_29_1_cast, %sum1_1_1

]]></Node>
<StgValue><ssdm name="sum1_3_1"/></StgValue>
</operation>

<operation id="2073" st_id="171" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_30_1 = mul nsw i32 %weight_load_16, %bram2_load_16

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="2074" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_46 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_30_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2075" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="28" op_0_bw="24">
<![CDATA[
:22  %tmp_31_1_cast = sext i24 %tmp_46 to i28

]]></Node>
<StgValue><ssdm name="tmp_31_1_cast"/></StgValue>
</operation>

<operation id="2076" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:23  %sum2_3_1 = add i28 %tmp_31_1_cast, %sum2_1_1

]]></Node>
<StgValue><ssdm name="sum2_3_1"/></StgValue>
</operation>

<operation id="2077" st_id="171" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_32_1 = mul nsw i32 %weight_load_16, %bram3_load_16

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="2078" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_47 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_32_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2079" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="28" op_0_bw="24">
<![CDATA[
:28  %tmp_33_1_cast = sext i24 %tmp_47 to i28

]]></Node>
<StgValue><ssdm name="tmp_33_1_cast"/></StgValue>
</operation>

<operation id="2080" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:29  %sum3_3_1 = add i28 %tmp_33_1_cast, %sum3_1_1

]]></Node>
<StgValue><ssdm name="sum3_3_1"/></StgValue>
</operation>

<operation id="2081" st_id="171" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_34_1 = mul nsw i32 %weight_load_16, %bram4_load_16

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="2082" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_48 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_34_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2083" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="28" op_0_bw="24">
<![CDATA[
:34  %tmp_35_1_cast = sext i24 %tmp_48 to i28

]]></Node>
<StgValue><ssdm name="tmp_35_1_cast"/></StgValue>
</operation>

<operation id="2084" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:35  %sum4_3_1 = add i28 %tmp_35_1_cast, %sum4_1_1

]]></Node>
<StgValue><ssdm name="sum4_3_1"/></StgValue>
</operation>

<operation id="2085" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:36  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_44) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="2086" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2087" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="15" op_0_bw="28">
<![CDATA[
.preheader.2:0  %tmp_158 = trunc i28 %sum1_1_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2088" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="15" op_0_bw="28">
<![CDATA[
.preheader.2:1  %tmp_159 = trunc i28 %sum2_1_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2089" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="15" op_0_bw="28">
<![CDATA[
.preheader.2:2  %tmp_160 = trunc i28 %sum3_1_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2090" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="15" op_0_bw="28">
<![CDATA[
.preheader.2:3  %tmp_161 = trunc i28 %sum4_1_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2091" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.2:4  %tmp_37_1 = add i15 4096, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="2092" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="15">
<![CDATA[
.preheader.2:5  %tmp_37_1_cast = zext i15 %tmp_37_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_1_cast"/></StgValue>
</operation>

<operation id="2093" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:6  %sigmoid_lut_addr_19 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_37_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_19"/></StgValue>
</operation>

<operation id="2094" st_id="172" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:7  %sigmoid_lut_load_19 = load i8* %sigmoid_lut_addr_19, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_19"/></StgValue>
</operation>

<operation id="2095" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.2:15  %tmp_40_1 = add i15 4096, %tmp_159

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="2096" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="15">
<![CDATA[
.preheader.2:16  %tmp_40_1_cast = zext i15 %tmp_40_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_40_1_cast"/></StgValue>
</operation>

<operation id="2097" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:17  %sigmoid_lut_addr_20 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_40_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_20"/></StgValue>
</operation>

<operation id="2098" st_id="172" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:18  %sigmoid_lut_load_20 = load i8* %sigmoid_lut_addr_20, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_20"/></StgValue>
</operation>

<operation id="2099" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.2:22  %tmp_41_1 = add i15 4096, %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="2100" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="15">
<![CDATA[
.preheader.2:23  %tmp_41_1_cast = zext i15 %tmp_41_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_41_1_cast"/></StgValue>
</operation>

<operation id="2101" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:24  %sigmoid_lut_addr_21 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_41_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_21"/></StgValue>
</operation>

<operation id="2102" st_id="172" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:25  %sigmoid_lut_load_21 = load i8* %sigmoid_lut_addr_21, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_21"/></StgValue>
</operation>

<operation id="2103" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.2:29  %tmp_42_1 = add i15 4096, %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="2104" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="15">
<![CDATA[
.preheader.2:30  %tmp_42_1_cast = zext i15 %tmp_42_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_42_1_cast"/></StgValue>
</operation>

<operation id="2105" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:31  %sigmoid_lut_addr_22 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_42_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_22"/></StgValue>
</operation>

<operation id="2106" st_id="172" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:32  %sigmoid_lut_load_22 = load i8* %sigmoid_lut_addr_22, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_22"/></StgValue>
</operation>

<operation id="2107" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.2:37  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2108" st_id="173" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:7  %sigmoid_lut_load_19 = load i8* %sigmoid_lut_addr_19, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_19"/></StgValue>
</operation>

<operation id="2109" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="8">
<![CDATA[
.preheader.2:8  %sigmoid_lut_load_19_s = zext i8 %sigmoid_lut_load_19 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_19_s"/></StgValue>
</operation>

<operation id="2110" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.2:9  %tmp_42 = or i5 %tmp_2, 1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2111" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.2:10  %sum13_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -16, i5 %tmp_42)

]]></Node>
<StgValue><ssdm name="sum13_s"/></StgValue>
</operation>

<operation id="2112" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="11" op_0_bw="10">
<![CDATA[
.preheader.2:11  %sum13_1_cast1 = sext i10 %sum13_s to i11

]]></Node>
<StgValue><ssdm name="sum13_1_cast1"/></StgValue>
</operation>

<operation id="2113" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="11">
<![CDATA[
.preheader.2:12  %sum13_1_cast = zext i11 %sum13_1_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum13_1_cast"/></StgValue>
</operation>

<operation id="2114" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:13  %bram1_addr_6 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum13_1_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_6"/></StgValue>
</operation>

<operation id="2115" st_id="173" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.2:14  store i32 %sigmoid_lut_load_19_s, i32* %bram1_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="173" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:18  %sigmoid_lut_load_20 = load i8* %sigmoid_lut_addr_20, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_20"/></StgValue>
</operation>

<operation id="2117" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="8">
<![CDATA[
.preheader.2:19  %sigmoid_lut_load_20_s = zext i8 %sigmoid_lut_load_20 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_20_s"/></StgValue>
</operation>

<operation id="2118" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:20  %bram2_addr_6 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum13_1_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_6"/></StgValue>
</operation>

<operation id="2119" st_id="173" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.2:21  store i32 %sigmoid_lut_load_20_s, i32* %bram2_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="173" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:25  %sigmoid_lut_load_21 = load i8* %sigmoid_lut_addr_21, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_21"/></StgValue>
</operation>

<operation id="2121" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="8">
<![CDATA[
.preheader.2:26  %sigmoid_lut_load_21_s = zext i8 %sigmoid_lut_load_21 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_21_s"/></StgValue>
</operation>

<operation id="2122" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:27  %bram3_addr_6 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum13_1_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_6"/></StgValue>
</operation>

<operation id="2123" st_id="173" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.2:28  store i32 %sigmoid_lut_load_21_s, i32* %bram3_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2124" st_id="173" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:32  %sigmoid_lut_load_22 = load i8* %sigmoid_lut_addr_22, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_22"/></StgValue>
</operation>

<operation id="2125" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="8">
<![CDATA[
.preheader.2:33  %sigmoid_lut_load_22_s = zext i8 %sigmoid_lut_load_22 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_22_s"/></StgValue>
</operation>

<operation id="2126" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:34  %bram4_addr_6 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum13_1_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_6"/></StgValue>
</operation>

<operation id="2127" st_id="173" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.2:35  store i32 %sigmoid_lut_load_22_s, i32* %bram4_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.2:36  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="2129" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0">
<![CDATA[
.preheader.2:38  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2130" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_1_2 = phi i5 [ 0, %.preheader.2 ], [ %k_3_2, %37 ]

]]></Node>
<StgValue><ssdm name="k_1_2"/></StgValue>
</operation>

<operation id="2131" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum1_1_2 = phi i28 [ 0, %.preheader.2 ], [ %sum1_3_2, %37 ]

]]></Node>
<StgValue><ssdm name="sum1_1_2"/></StgValue>
</operation>

<operation id="2132" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:2  %sum2_1_2 = phi i28 [ 0, %.preheader.2 ], [ %sum2_3_2, %37 ]

]]></Node>
<StgValue><ssdm name="sum2_1_2"/></StgValue>
</operation>

<operation id="2133" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:3  %sum3_1_2 = phi i28 [ 0, %.preheader.2 ], [ %sum3_3_2, %37 ]

]]></Node>
<StgValue><ssdm name="sum3_1_2"/></StgValue>
</operation>

<operation id="2134" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:4  %sum4_1_2 = phi i28 [ 0, %.preheader.2 ], [ %sum4_3_2, %37 ]

]]></Node>
<StgValue><ssdm name="sum4_1_2"/></StgValue>
</operation>

<operation id="2135" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %exitcond_2 = icmp eq i5 %k_1_2, -16

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="2136" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %k_3_2 = add i5 %k_1_2, 1

]]></Node>
<StgValue><ssdm name="k_3_2"/></StgValue>
</operation>

<operation id="2137" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_2, label %.preheader.3_ifconv, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2138" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="11" op_0_bw="5">
<![CDATA[
:0  %k_1_2_cast1 = zext i5 %k_1_2 to i11

]]></Node>
<StgValue><ssdm name="k_1_2_cast1"/></StgValue>
</operation>

<operation id="2139" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %sum9_2 = add i11 %k_1_2_cast1, %tmp_s

]]></Node>
<StgValue><ssdm name="sum9_2"/></StgValue>
</operation>

<operation id="2140" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="11">
<![CDATA[
:5  %sum9_2_cast = zext i11 %sum9_2 to i32

]]></Node>
<StgValue><ssdm name="sum9_2_cast"/></StgValue>
</operation>

<operation id="2141" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram1_addr_11 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum9_2_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_11"/></StgValue>
</operation>

<operation id="2142" st_id="174" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_17 = load i32* %bram1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_17"/></StgValue>
</operation>

<operation id="2143" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:8  %sum57_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 -7, i5 %k_1_2)

]]></Node>
<StgValue><ssdm name="sum57_s"/></StgValue>
</operation>

<operation id="2144" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="10" op_0_bw="9">
<![CDATA[
:9  %sum57_2_cast1 = sext i9 %sum57_s to i10

]]></Node>
<StgValue><ssdm name="sum57_2_cast1"/></StgValue>
</operation>

<operation id="2145" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum57_2_cast = zext i10 %sum57_2_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum57_2_cast"/></StgValue>
</operation>

<operation id="2146" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %weight_addr_5 = getelementptr [2048 x i32]* %weight, i32 0, i32 %sum57_2_cast

]]></Node>
<StgValue><ssdm name="weight_addr_5"/></StgValue>
</operation>

<operation id="2147" st_id="174" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_17 = load i32* %weight_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weight_load_17"/></StgValue>
</operation>

<operation id="2148" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %bram2_addr_11 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum9_2_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_11"/></StgValue>
</operation>

<operation id="2149" st_id="174" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_17 = load i32* %bram2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_17"/></StgValue>
</operation>

<operation id="2150" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %bram3_addr_11 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum9_2_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_11"/></StgValue>
</operation>

<operation id="2151" st_id="174" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_17 = load i32* %bram3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_17"/></StgValue>
</operation>

<operation id="2152" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %bram4_addr_11 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum9_2_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_11"/></StgValue>
</operation>

<operation id="2153" st_id="174" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_17 = load i32* %bram4_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_17"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2154" st_id="175" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram1_load_17 = load i32* %bram1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram1_load_17"/></StgValue>
</operation>

<operation id="2155" st_id="175" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="11">
<![CDATA[
:12  %weight_load_17 = load i32* %weight_addr_5, align 4

]]></Node>
<StgValue><ssdm name="weight_load_17"/></StgValue>
</operation>

<operation id="2156" st_id="175" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="11">
<![CDATA[
:18  %bram2_load_17 = load i32* %bram2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram2_load_17"/></StgValue>
</operation>

<operation id="2157" st_id="175" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="11">
<![CDATA[
:24  %bram3_load_17 = load i32* %bram3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram3_load_17"/></StgValue>
</operation>

<operation id="2158" st_id="175" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="11">
<![CDATA[
:30  %bram4_load_17 = load i32* %bram4_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram4_load_17"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2159" st_id="176" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28_2 = mul nsw i32 %bram1_load_17, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="2160" st_id="176" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30_2 = mul nsw i32 %weight_load_17, %bram2_load_17

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="2161" st_id="176" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_32_2 = mul nsw i32 %weight_load_17, %bram3_load_17

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="2162" st_id="176" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_34_2 = mul nsw i32 %weight_load_17, %bram4_load_17

]]></Node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2163" st_id="177" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28_2 = mul nsw i32 %bram1_load_17, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="2164" st_id="177" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30_2 = mul nsw i32 %weight_load_17, %bram2_load_17

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="2165" st_id="177" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_32_2 = mul nsw i32 %weight_load_17, %bram3_load_17

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="2166" st_id="177" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_34_2 = mul nsw i32 %weight_load_17, %bram4_load_17

]]></Node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2167" st_id="178" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28_2 = mul nsw i32 %bram1_load_17, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="2168" st_id="178" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30_2 = mul nsw i32 %weight_load_17, %bram2_load_17

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="2169" st_id="178" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_32_2 = mul nsw i32 %weight_load_17, %bram3_load_17

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="2170" st_id="178" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_34_2 = mul nsw i32 %weight_load_17, %bram4_load_17

]]></Node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2171" st_id="179" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28_2 = mul nsw i32 %bram1_load_17, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="2172" st_id="179" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30_2 = mul nsw i32 %weight_load_17, %bram2_load_17

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="2173" st_id="179" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_32_2 = mul nsw i32 %weight_load_17, %bram3_load_17

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="2174" st_id="179" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_34_2 = mul nsw i32 %weight_load_17, %bram4_load_17

]]></Node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2175" st_id="180" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28_2 = mul nsw i32 %bram1_load_17, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="2176" st_id="180" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30_2 = mul nsw i32 %weight_load_17, %bram2_load_17

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="2177" st_id="180" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_32_2 = mul nsw i32 %weight_load_17, %bram3_load_17

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="2178" st_id="180" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_34_2 = mul nsw i32 %weight_load_17, %bram4_load_17

]]></Node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2179" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="2180" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2181" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2182" st_id="181" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28_2 = mul nsw i32 %bram1_load_17, %weight_load_17

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="2183" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_59 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_28_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2184" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_29_2_cast = sext i24 %tmp_59 to i28

]]></Node>
<StgValue><ssdm name="tmp_29_2_cast"/></StgValue>
</operation>

<operation id="2185" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum1_3_2 = add i28 %tmp_29_2_cast, %sum1_1_2

]]></Node>
<StgValue><ssdm name="sum1_3_2"/></StgValue>
</operation>

<operation id="2186" st_id="181" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_30_2 = mul nsw i32 %weight_load_17, %bram2_load_17

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="2187" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_60 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_30_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2188" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="28" op_0_bw="24">
<![CDATA[
:21  %tmp_31_2_cast = sext i24 %tmp_60 to i28

]]></Node>
<StgValue><ssdm name="tmp_31_2_cast"/></StgValue>
</operation>

<operation id="2189" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:22  %sum2_3_2 = add i28 %tmp_31_2_cast, %sum2_1_2

]]></Node>
<StgValue><ssdm name="sum2_3_2"/></StgValue>
</operation>

<operation id="2190" st_id="181" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_32_2 = mul nsw i32 %weight_load_17, %bram3_load_17

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="2191" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_61 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_32_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2192" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="28" op_0_bw="24">
<![CDATA[
:27  %tmp_33_2_cast = sext i24 %tmp_61 to i28

]]></Node>
<StgValue><ssdm name="tmp_33_2_cast"/></StgValue>
</operation>

<operation id="2193" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:28  %sum3_3_2 = add i28 %tmp_33_2_cast, %sum3_1_2

]]></Node>
<StgValue><ssdm name="sum3_3_2"/></StgValue>
</operation>

<operation id="2194" st_id="181" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_34_2 = mul nsw i32 %weight_load_17, %bram4_load_17

]]></Node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="2195" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_62 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_34_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2196" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="28" op_0_bw="24">
<![CDATA[
:33  %tmp_35_2_cast = sext i24 %tmp_62 to i28

]]></Node>
<StgValue><ssdm name="tmp_35_2_cast"/></StgValue>
</operation>

<operation id="2197" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:34  %sum4_3_2 = add i28 %tmp_35_2_cast, %sum4_1_2

]]></Node>
<StgValue><ssdm name="sum4_3_2"/></StgValue>
</operation>

<operation id="2198" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:35  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_58) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="2199" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="0">
<![CDATA[
:36  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2200" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="15" op_0_bw="28">
<![CDATA[
.preheader.3_ifconv:0  %tmp_166 = trunc i28 %sum1_1_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2201" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="15" op_0_bw="28">
<![CDATA[
.preheader.3_ifconv:1  %tmp_167 = trunc i28 %sum2_1_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2202" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="15" op_0_bw="28">
<![CDATA[
.preheader.3_ifconv:2  %tmp_168 = trunc i28 %sum3_1_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2203" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="15" op_0_bw="28">
<![CDATA[
.preheader.3_ifconv:3  %tmp_169 = trunc i28 %sum4_1_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2204" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.3_ifconv:4  %tmp_37_2 = add i15 4096, %tmp_166

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="2205" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="15">
<![CDATA[
.preheader.3_ifconv:5  %tmp_37_2_cast = zext i15 %tmp_37_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_2_cast"/></StgValue>
</operation>

<operation id="2206" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:6  %sigmoid_lut_addr_27 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_37_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_27"/></StgValue>
</operation>

<operation id="2207" st_id="182" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:7  %sigmoid_lut_load_27 = load i8* %sigmoid_lut_addr_27, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_27"/></StgValue>
</operation>

<operation id="2208" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.3_ifconv:15  %tmp_40_2 = add i15 4096, %tmp_167

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="2209" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="15">
<![CDATA[
.preheader.3_ifconv:16  %tmp_40_2_cast = zext i15 %tmp_40_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_40_2_cast"/></StgValue>
</operation>

<operation id="2210" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:17  %sigmoid_lut_addr_28 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_40_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_28"/></StgValue>
</operation>

<operation id="2211" st_id="182" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:18  %sigmoid_lut_load_28 = load i8* %sigmoid_lut_addr_28, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_28"/></StgValue>
</operation>

<operation id="2212" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.3_ifconv:22  %tmp_41_2 = add i15 4096, %tmp_168

]]></Node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="2213" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="15">
<![CDATA[
.preheader.3_ifconv:23  %tmp_41_2_cast = zext i15 %tmp_41_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_41_2_cast"/></StgValue>
</operation>

<operation id="2214" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:24  %sigmoid_lut_addr_29 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_41_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_29"/></StgValue>
</operation>

<operation id="2215" st_id="182" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:25  %sigmoid_lut_load_29 = load i8* %sigmoid_lut_addr_29, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_29"/></StgValue>
</operation>

<operation id="2216" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.3_ifconv:29  %tmp_42_2 = add i15 4096, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="2217" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="15">
<![CDATA[
.preheader.3_ifconv:30  %tmp_42_2_cast = zext i15 %tmp_42_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_42_2_cast"/></StgValue>
</operation>

<operation id="2218" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:31  %sigmoid_lut_addr_30 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_42_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_30"/></StgValue>
</operation>

<operation id="2219" st_id="182" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:32  %sigmoid_lut_load_30 = load i8* %sigmoid_lut_addr_30, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_30"/></StgValue>
</operation>

<operation id="2220" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.3_ifconv:37  %tmp_57 = or i5 %tmp_2, 3

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2221" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.3_ifconv:38  %sum11_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -16, i5 %tmp_57)

]]></Node>
<StgValue><ssdm name="sum11_s"/></StgValue>
</operation>

<operation id="2222" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="11" op_0_bw="10">
<![CDATA[
.preheader.3_ifconv:39  %sum11_3_cast1 = sext i10 %sum11_s to i11

]]></Node>
<StgValue><ssdm name="sum11_3_cast1"/></StgValue>
</operation>

<operation id="2223" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="11">
<![CDATA[
.preheader.3_ifconv:40  %sum11_3_cast = zext i11 %sum11_3_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum11_3_cast"/></StgValue>
</operation>

<operation id="2224" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:41  %bram1_addr_14 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum11_3_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_14"/></StgValue>
</operation>

<operation id="2225" st_id="182" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:42  store i32 0, i32* %bram1_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2226" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:43  %bram2_addr_14 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum11_3_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_14"/></StgValue>
</operation>

<operation id="2227" st_id="182" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:44  store i32 0, i32* %bram2_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2228" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:45  %bram3_addr_14 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum11_3_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_14"/></StgValue>
</operation>

<operation id="2229" st_id="182" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:46  store i32 0, i32* %bram3_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2230" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:47  %bram4_addr_14 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum11_3_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_14"/></StgValue>
</operation>

<operation id="2231" st_id="182" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:48  store i32 0, i32* %bram4_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2232" st_id="183" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:7  %sigmoid_lut_load_27 = load i8* %sigmoid_lut_addr_27, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_27"/></StgValue>
</operation>

<operation id="2233" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="8">
<![CDATA[
.preheader.3_ifconv:8  %sigmoid_lut_load_27_s = zext i8 %sigmoid_lut_load_27 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_27_s"/></StgValue>
</operation>

<operation id="2234" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.3_ifconv:9  %tmp_56 = or i5 %tmp_2, 2

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2235" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.3_ifconv:10  %sum13_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -16, i5 %tmp_56)

]]></Node>
<StgValue><ssdm name="sum13_1"/></StgValue>
</operation>

<operation id="2236" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="11" op_0_bw="10">
<![CDATA[
.preheader.3_ifconv:11  %sum13_2_cast1 = sext i10 %sum13_1 to i11

]]></Node>
<StgValue><ssdm name="sum13_2_cast1"/></StgValue>
</operation>

<operation id="2237" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="11">
<![CDATA[
.preheader.3_ifconv:12  %sum13_2_cast = zext i11 %sum13_2_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum13_2_cast"/></StgValue>
</operation>

<operation id="2238" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:13  %bram1_addr_10 = getelementptr [2048 x i32]* %bram1, i32 0, i32 %sum13_2_cast

]]></Node>
<StgValue><ssdm name="bram1_addr_10"/></StgValue>
</operation>

<operation id="2239" st_id="183" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:14  store i32 %sigmoid_lut_load_27_s, i32* %bram1_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2240" st_id="183" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:18  %sigmoid_lut_load_28 = load i8* %sigmoid_lut_addr_28, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_28"/></StgValue>
</operation>

<operation id="2241" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="8">
<![CDATA[
.preheader.3_ifconv:19  %sigmoid_lut_load_28_s = zext i8 %sigmoid_lut_load_28 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_28_s"/></StgValue>
</operation>

<operation id="2242" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:20  %bram2_addr_10 = getelementptr [2048 x i32]* %bram2, i32 0, i32 %sum13_2_cast

]]></Node>
<StgValue><ssdm name="bram2_addr_10"/></StgValue>
</operation>

<operation id="2243" st_id="183" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:21  store i32 %sigmoid_lut_load_28_s, i32* %bram2_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2244" st_id="183" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:25  %sigmoid_lut_load_29 = load i8* %sigmoid_lut_addr_29, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_29"/></StgValue>
</operation>

<operation id="2245" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="8">
<![CDATA[
.preheader.3_ifconv:26  %sigmoid_lut_load_29_s = zext i8 %sigmoid_lut_load_29 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_29_s"/></StgValue>
</operation>

<operation id="2246" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:27  %bram3_addr_10 = getelementptr [2048 x i32]* %bram3, i32 0, i32 %sum13_2_cast

]]></Node>
<StgValue><ssdm name="bram3_addr_10"/></StgValue>
</operation>

<operation id="2247" st_id="183" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:28  store i32 %sigmoid_lut_load_29_s, i32* %bram3_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="183" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:32  %sigmoid_lut_load_30 = load i8* %sigmoid_lut_addr_30, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_30"/></StgValue>
</operation>

<operation id="2249" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="8">
<![CDATA[
.preheader.3_ifconv:33  %sigmoid_lut_load_30_s = zext i8 %sigmoid_lut_load_30 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_30_s"/></StgValue>
</operation>

<operation id="2250" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:34  %bram4_addr_10 = getelementptr [2048 x i32]* %bram4, i32 0, i32 %sum13_2_cast

]]></Node>
<StgValue><ssdm name="bram4_addr_10"/></StgValue>
</operation>

<operation id="2251" st_id="183" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:35  store i32 %sigmoid_lut_load_30_s, i32* %bram4_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:36  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_43) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="2253" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="0">
<![CDATA[
.preheader.3_ifconv:49  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
