// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    //
    // @param a is the first input
    // @param b is the second input
    // @param out is the output
    //
    //

endmodule
