static inline T_1 F_1 ( T_1 V_1 , int V_2 )\r\n{\r\nT_1 V_3 ;\r\nV_3 = V_1 > 0 ? V_4 : V_1 +\r\nV_4 ;\r\nif ( V_3 > 0 )\r\nF_2 ( V_2 , - V_3 ) ;\r\nV_1 = - V_1 > V_4 ? V_4 :\r\n- V_1 ;\r\nreturn V_1 ;\r\n}\r\nstatic void F_3 ( void )\r\n{\r\nunion V_5 V_6 ;\r\nV_6 . V_7 = 0 ;\r\nV_6 . V_8 . V_9 = 1 ;\r\nV_6 . V_8 . V_10 = V_11 ;\r\nF_4 ( F_5 ( 1 ) , V_6 . V_7 ) ;\r\n}\r\nstatic void F_6 ( struct V_12 * V_13 )\r\n{\r\nT_1 V_1 ;\r\nint V_14 , V_15 ;\r\nint V_16 = 0 ;\r\nint V_17 = 0 ;\r\nunsigned long V_18 ;\r\nstruct V_19 * V_20 = F_7 ( V_13 ) ;\r\nV_15 = F_8 ( V_20 -> V_21 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_15 ; V_14 ++ ) {\r\nif ( F_9 ( & V_20 -> V_22 [ V_14 ] ) == 0 )\r\ncontinue;\r\nV_1 = F_10 ( V_20 -> V_2 + V_14 * 4 ,\r\nV_4 ) ;\r\nV_1 = F_1 ( V_1 ,\r\nV_20 -> V_2 + V_14 * 4 ) ;\r\nV_16 += V_1 ;\r\nif ( V_1 > 0 ) {\r\nstruct V_23 * V_24 = NULL ;\r\nF_11 ( & V_20 -> V_22 [ V_14 ] . V_25 , V_18 ) ;\r\nwhile ( V_1 > 0 ) {\r\nstruct V_23 * V_26 ;\r\nV_26 = F_12 ( & V_20 -> V_22 [ V_14 ] ) ;\r\nV_26 -> V_27 = V_24 ;\r\nV_24 = V_26 ;\r\nV_1 -- ;\r\n}\r\nF_13 ( & V_20 -> V_22 [ V_14 ] . V_25 ,\r\nV_18 ) ;\r\nwhile ( V_24 ) {\r\nstruct V_23 * V_26 = V_24 ;\r\nV_24 = V_24 -> V_27 ;\r\nF_14 ( V_26 ) ;\r\n}\r\n}\r\nV_17 += F_9 ( & V_20 -> V_22 [ V_14 ] ) ;\r\n}\r\nif ( V_16 >= 0 && F_15 ( V_13 ) )\r\nF_16 ( V_13 ) ;\r\nif ( V_17 )\r\nF_3 () ;\r\n}\r\nint F_17 ( struct V_23 * V_28 , struct V_12 * V_13 )\r\n{\r\nT_2 V_29 ;\r\nunion V_30 V_31 ;\r\nV_7 V_32 ;\r\nV_7 V_33 ;\r\nint V_14 ;\r\nint V_34 ;\r\nenum { V_35 , V_36 , V_37 } V_38 ;\r\nstruct V_19 * V_20 = F_7 ( V_13 ) ;\r\nstruct V_23 * V_24 ;\r\nT_1 V_1 ;\r\nT_1 V_39 ;\r\nT_3 V_40 ;\r\nunsigned long V_18 ;\r\n#if V_41\r\nunsigned char * V_42 ;\r\n#endif\r\nF_18 ( V_20 ) ;\r\nif ( ( V_43 > 1 ) ||\r\n( V_44 > 1 ) ) {\r\nV_14 = F_19 ( V_28 ) ;\r\nif ( V_14 <= 0 )\r\nV_14 = 0 ;\r\nelse if ( V_14 >= F_8 ( V_20 -> V_21 ) )\r\nV_14 = 0 ;\r\n} else\r\nV_14 = 0 ;\r\nif ( V_45 ) {\r\nV_46 ;\r\nV_32 = F_20 ( V_47 ) ;\r\nV_33 = F_20 ( V_47 + 8 ) ;\r\nF_21 ( V_47 + 8 ,\r\nV_48 ,\r\n0 ) ;\r\nF_21 ( V_47 ,\r\nV_20 -> V_2 + V_14 * 4 ,\r\nV_4 ) ;\r\n}\r\nif ( F_22 ( F_23 ( V_28 ) -> V_49 > 5 ) ) {\r\nif ( F_22 ( F_24 ( V_28 ) ) ) {\r\nV_38 = V_37 ;\r\nif ( V_45 ) {\r\nV_46 ;\r\nV_1 =\r\nF_20 ( V_47 ) ;\r\n} else {\r\nV_1 = F_10 (\r\nV_20 -> V_2 + V_14 * 4 , V_4 ) ;\r\n}\r\nV_1 = F_1 ( V_1 ,\r\nV_20 -> V_2 + V_14 * 4 ) ;\r\nF_11 ( & V_20 -> V_22 [ V_14 ] . V_25 , V_18 ) ;\r\ngoto V_50;\r\n}\r\n}\r\nif ( ( V_28 -> V_10 < 64 ) && F_25 ( V_51 ) ) {\r\nunion V_52 V_53 ;\r\nint V_54 = F_26 ( V_20 -> V_21 ) ;\r\nint V_55 = F_27 ( V_20 -> V_21 ) ;\r\nif ( V_54 < 2 ) {\r\nV_53 . V_7 =\r\nF_28 ( F_29 ( V_55 , V_54 ) ) ;\r\nif ( V_53 . V_8 . V_56 == 0 ) {\r\nint V_57 = 64 - V_28 -> V_10 ;\r\nif ( ( F_30 ( V_28 ) + V_57 ) <=\r\nF_31 ( V_28 ) )\r\nmemset ( F_32 ( V_28 , V_57 ) , 0 ,\r\nV_57 ) ;\r\n}\r\n}\r\n}\r\nV_29 . V_7 = 0 ;\r\n#ifdef F_33\r\nV_29 . V_8 . V_58 = 1 ;\r\n#endif\r\nV_29 . V_8 . V_59 = 1 ;\r\nV_29 . V_8 . V_60 = 1 ;\r\nV_29 . V_8 . V_61 = V_28 -> V_10 ;\r\nV_29 . V_8 . V_62 = V_63 ;\r\nV_29 . V_8 . V_64 = 1 ;\r\nV_29 . V_8 . V_65 = 1 ;\r\nV_31 . V_7 = 0 ;\r\nif ( F_23 ( V_28 ) -> V_49 == 0 ) {\r\nV_31 . V_8 . V_66 = F_34 ( ( V_7 ) V_28 -> V_67 ) ;\r\nV_31 . V_8 . V_68 = 0 ;\r\nV_31 . V_8 . V_69 = V_28 -> V_10 ;\r\n} else {\r\nV_31 . V_8 . V_66 = F_34 ( ( V_7 ) V_28 -> V_67 ) ;\r\nV_31 . V_8 . V_68 = 0 ;\r\nV_31 . V_8 . V_69 = F_35 ( V_28 ) ;\r\nF_36 ( V_28 ) [ 0 ] = V_31 . V_7 ;\r\nfor ( V_34 = 0 ; V_34 < F_23 ( V_28 ) -> V_49 ; V_34 ++ ) {\r\nstruct V_70 * V_71 = F_23 ( V_28 ) -> V_72 + V_34 ;\r\nV_31 . V_8 . V_66 = F_34 (\r\n( V_7 ) ( F_37 ( V_71 -> V_73 . V_74 ) +\r\nV_71 -> V_75 ) ) ;\r\nV_31 . V_8 . V_69 = V_71 -> V_69 ;\r\nF_36 ( V_28 ) [ V_34 + 1 ] = V_31 . V_7 ;\r\n}\r\nV_31 . V_8 . V_66 = F_34 ( ( V_7 ) F_36 ( V_28 ) ) ;\r\nV_31 . V_8 . V_69 = F_23 ( V_28 ) -> V_49 + 1 ;\r\nV_29 . V_8 . V_60 = F_23 ( V_28 ) -> V_49 + 1 ;\r\nV_29 . V_8 . V_76 = 1 ;\r\ngoto V_77;\r\n}\r\n#if V_41\r\nV_42 = V_28 -> V_78 + 256 - ( ( unsigned long ) V_28 -> V_78 & 0x7f ) ;\r\nif ( F_22 ( V_28 -> V_67 < V_42 ) ) {\r\ngoto V_77;\r\n}\r\nif ( F_22\r\n( ( F_31 ( V_28 ) - V_42 ) < V_79 ) ) {\r\ngoto V_77;\r\n}\r\nif ( F_22 ( F_38 ( V_28 ) ) ) {\r\ngoto V_77;\r\n}\r\nif ( F_22 ( F_39 ( V_28 ) ) ) {\r\ngoto V_77;\r\n}\r\nif ( F_22 ( F_40 ( V_28 ) ) ) {\r\ngoto V_77;\r\n}\r\nif ( F_22 ( V_28 -> V_80 ) ) {\r\ngoto V_77;\r\n}\r\nif ( F_22 ( F_23 ( V_28 ) -> V_49 ) ) {\r\ngoto V_77;\r\n}\r\nif ( F_22\r\n( V_28 -> V_81 !=\r\nsizeof( * V_28 ) + F_41 ( V_28 ) ) ) {\r\ngoto V_77;\r\n}\r\nV_29 . V_8 . V_65 = 0 ;\r\nV_31 . V_8 . V_82 = ( ( unsigned long ) V_28 -> V_67 >> 7 ) -\r\n( ( unsigned long ) V_42 >> 7 ) ;\r\n* (struct V_23 * * ) ( V_42 - sizeof( void * ) ) = V_28 ;\r\nF_42 ( F_43 ( V_28 ) ) ;\r\nF_44 ( V_28 , NULL ) ;\r\n#ifdef F_45\r\nF_46 ( V_28 -> V_83 ) ;\r\nV_28 -> V_83 = NULL ;\r\n#endif\r\nF_47 ( V_28 ) ;\r\n#ifdef F_48\r\nV_28 -> V_84 = 0 ;\r\n#ifdef F_49\r\nV_28 -> V_85 = 0 ;\r\n#endif\r\n#endif\r\n#endif\r\nV_77:\r\nif ( ( V_28 -> V_86 == F_50 ( V_87 ) ) &&\r\n( F_51 ( V_28 ) -> V_88 == 4 ) &&\r\n( F_51 ( V_28 ) -> V_89 == 5 ) &&\r\n( ( F_51 ( V_28 ) -> V_90 == 0 ) ||\r\n( F_51 ( V_28 ) -> V_90 == F_50 ( 1 << 14 ) ) ) &&\r\n( ( F_51 ( V_28 ) -> V_86 == V_91 ) ||\r\n( F_51 ( V_28 ) -> V_86 == V_92 ) ) ) {\r\nV_29 . V_8 . V_93 = sizeof( struct V_94 ) + 1 ;\r\n}\r\nif ( V_45 ) {\r\nV_46 ;\r\nV_1 = F_20 ( V_47 ) ;\r\nV_39 = F_20 ( V_47 + 8 ) ;\r\n} else {\r\nV_1 = F_10 ( V_20 -> V_2 + V_14 * 4 ,\r\nV_4 ) ;\r\nV_39 =\r\nF_10 ( V_48 , 0 ) ;\r\n}\r\nV_1 = F_1 ( V_1 , V_20 -> V_2 + V_14 * 4 ) ;\r\nif ( ( V_39 < - 100 ) && ! V_29 . V_8 . V_65 )\r\nV_29 . V_8 . V_65 = 1 ;\r\nif ( V_29 . V_8 . V_65 ) {\r\nV_38 = V_35 ;\r\nV_29 . V_8 . V_95 = V_20 -> V_2 + V_14 * 4 ;\r\n} else {\r\nV_38 = V_36 ;\r\n}\r\nif ( V_45 )\r\nF_21 (\r\nV_47 , V_96 , 1 ) ;\r\nF_11 ( & V_20 -> V_22 [ V_14 ] . V_25 , V_18 ) ;\r\nif ( F_22 ( F_9 ( & V_20 -> V_22 [ V_14 ] ) >=\r\nV_97 ) ) {\r\nif ( V_13 -> V_98 != 0 ) {\r\nF_13 ( & V_20 -> V_22 [ V_14 ] . V_25 ,\r\nV_18 ) ;\r\nF_52 ( V_13 ) ;\r\nF_11 ( & V_20 -> V_22 [ V_14 ] . V_25 ,\r\nV_18 ) ;\r\n} else {\r\nV_38 = V_37 ;\r\ngoto V_50;\r\n}\r\n}\r\nF_53 ( V_20 -> V_21 , V_20 -> V_99 + V_14 ,\r\nV_100 ) ;\r\nif ( F_22 ( F_54 ( V_20 -> V_21 ,\r\nV_20 -> V_99 + V_14 ,\r\nV_29 , V_31 ,\r\nV_100 ) ) ) {\r\nF_55 ( L_1 ,\r\nV_13 -> V_101 ) ;\r\nV_38 = V_37 ;\r\n}\r\nV_50:\r\nV_24 = NULL ;\r\nswitch ( V_38 ) {\r\ncase V_37 :\r\nV_28 -> V_27 = V_24 ;\r\nV_24 = V_28 ;\r\nV_20 -> V_102 . V_103 ++ ;\r\nbreak;\r\ncase V_36 :\r\nF_2 ( V_48 , - 1 ) ;\r\nbreak;\r\ncase V_35 :\r\nF_56 ( & V_20 -> V_22 [ V_14 ] , V_28 ) ;\r\nbreak;\r\ndefault:\r\nF_57 () ;\r\n}\r\nwhile ( V_1 > 0 ) {\r\nstruct V_23 * V_26 = F_12 ( & V_20 -> V_22 [ V_14 ] ) ;\r\nV_26 -> V_27 = V_24 ;\r\nV_24 = V_26 ;\r\nV_1 -- ;\r\n}\r\nF_13 ( & V_20 -> V_22 [ V_14 ] . V_25 , V_18 ) ;\r\nwhile ( V_24 ) {\r\nstruct V_23 * V_26 = V_24 ;\r\nV_24 = V_24 -> V_27 ;\r\nF_14 ( V_26 ) ;\r\n}\r\nif ( V_45 ) {\r\nV_46 ;\r\nV_40 = F_20 ( V_47 ) ;\r\nF_58 ( V_47 , V_32 ) ;\r\nF_58 ( V_47 + 8 , V_33 ) ;\r\n} else {\r\nV_40 = F_10 (\r\nV_96 , 1 ) ;\r\n}\r\nif ( V_40 & 0x3ff ) {\r\nF_59 ( & V_104 ) ;\r\n}\r\nF_3 () ;\r\nreturn V_105 ;\r\n}\r\nint F_60 ( struct V_23 * V_28 , struct V_12 * V_13 )\r\n{\r\nstruct V_19 * V_20 = F_7 ( V_13 ) ;\r\nvoid * V_106 ;\r\nvoid * V_107 ;\r\nT_4 * V_108 = F_61 ( V_109 ) ;\r\nif ( F_22 ( ! V_108 ) ) {\r\nF_55 ( L_2 ,\r\nV_13 -> V_101 ) ;\r\nV_20 -> V_102 . V_103 ++ ;\r\nF_14 ( V_28 ) ;\r\nreturn 0 ;\r\n}\r\nV_106 = F_61 ( V_110 ) ;\r\nif ( F_22 ( V_106 == NULL ) ) {\r\nF_55 ( L_3 ,\r\nV_13 -> V_101 ) ;\r\nF_62 ( V_108 , V_109 , 1 ) ;\r\nV_20 -> V_102 . V_103 ++ ;\r\nF_14 ( V_28 ) ;\r\nreturn 0 ;\r\n}\r\nV_107 = V_106 + sizeof( V_7 ) ;\r\nV_107 += ( ( V_111 + 7 ) & 0xfff8 ) + 6 ;\r\nmemcpy ( V_107 , V_28 -> V_67 , V_28 -> V_10 ) ;\r\nif ( ! F_25 ( V_112 ) )\r\nV_108 -> V_113 . V_114 . V_115 . V_116 = V_28 -> V_117 ;\r\nV_108 -> V_118 . V_10 = V_28 -> V_10 ;\r\nF_63 ( V_108 , V_20 -> V_21 ) ;\r\nF_64 ( V_108 , V_20 -> V_21 & 0x7 ) ;\r\nF_65 ( V_108 , V_119 ) ;\r\nV_108 -> V_118 . V_120 = V_121 ;\r\nV_108 -> V_118 . V_122 = V_119 ;\r\nV_108 -> V_123 . V_7 = 0 ;\r\nV_108 -> V_123 . V_8 . V_124 = 1 ;\r\nV_108 -> V_125 . V_7 = 0 ;\r\nV_108 -> V_125 . V_8 . V_66 = F_66 ( V_107 ) ;\r\nV_108 -> V_125 . V_8 . V_68 = V_110 ;\r\nV_108 -> V_125 . V_8 . V_69 = V_79 ;\r\nV_108 -> V_125 . V_8 . V_82 = ( V_107 - V_106 ) >> 7 ;\r\nif ( V_28 -> V_86 == F_50 ( V_87 ) ) {\r\nV_108 -> V_123 . V_8 . V_126 = 14 ;\r\n#if 0\r\nwork->word2.s.vlan_valid = 0;\r\nwork->word2.s.vlan_cfi = 0;\r\nwork->word2.s.vlan_id = 0;\r\nwork->word2.s.dec_ipcomp = 0;\r\n#endif\r\nV_108 -> V_123 . V_8 . V_127 =\r\n( F_51 ( V_28 ) -> V_86 == V_91 )\r\n|| ( F_51 ( V_28 ) -> V_86 == V_92 ) ;\r\n#if 0\r\nwork->word2.s.dec_ipsec = 0;\r\nwork->word2.s.is_v6 = 0;\r\nwork->word2.s.software = 0;\r\nwork->word2.s.L4_error = 0;\r\n#endif\r\nV_108 -> V_123 . V_8 . V_128 = ! ( ( F_51 ( V_28 ) -> V_90 == 0 )\r\n|| ( F_51 ( V_28 ) -> V_90 ==\r\n1 << 14 ) ) ;\r\n#if 0\r\nwork->word2.s.IP_exc = 0;\r\n#endif\r\nV_108 -> V_123 . V_8 . V_129 = ( V_28 -> V_130 == V_131 ) ;\r\nV_108 -> V_123 . V_8 . V_132 = ( V_28 -> V_130 == V_133 ) ;\r\n#if 0\r\nwork->word2.s.not_IP = 0;\r\nwork->word2.s.rcv_error = 0;\r\nwork->word2.s.err_code = 0;\r\n#endif\r\nmemcpy ( V_108 -> V_134 , V_28 -> V_67 + 10 ,\r\nsizeof( V_108 -> V_134 ) ) ;\r\n} else {\r\n#if 0\r\nwork->word2.snoip.vlan_valid = 0;\r\nwork->word2.snoip.vlan_cfi = 0;\r\nwork->word2.snoip.vlan_id = 0;\r\nwork->word2.snoip.software = 0;\r\n#endif\r\nV_108 -> V_123 . V_135 . V_136 = V_28 -> V_86 == F_50 ( V_137 ) ;\r\nV_108 -> V_123 . V_135 . V_138 = V_28 -> V_86 == F_50 ( V_139 ) ;\r\nV_108 -> V_123 . V_135 . V_129 =\r\n( V_28 -> V_130 == V_131 ) ;\r\nV_108 -> V_123 . V_135 . V_132 =\r\n( V_28 -> V_130 == V_133 ) ;\r\nV_108 -> V_123 . V_135 . V_140 = 1 ;\r\n#if 0\r\nwork->word2.snoip.rcv_error = 0;\r\nwork->word2.snoip.err_code = 0;\r\n#endif\r\nmemcpy ( V_108 -> V_134 , V_28 -> V_67 , sizeof( V_108 -> V_134 ) ) ;\r\n}\r\nF_67 ( V_108 , V_108 -> V_118 . V_122 , V_108 -> V_118 . V_120 ,\r\nF_68 ( V_108 ) , F_69 ( V_108 ) ) ;\r\nV_20 -> V_102 . V_141 ++ ;\r\nV_20 -> V_102 . V_142 += V_28 -> V_10 ;\r\nF_70 ( V_28 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_71 ( struct V_12 * V_13 )\r\n{\r\nstruct V_19 * V_20 = F_7 ( V_13 ) ;\r\nunsigned long V_18 ;\r\nint V_14 ;\r\nfor ( V_14 = 0 ; V_14 < 16 ; V_14 ++ ) {\r\nF_11 ( & V_20 -> V_22 [ V_14 ] . V_25 , V_18 ) ;\r\nwhile ( F_9 ( & V_20 -> V_22 [ V_14 ] ) )\r\nF_14 ( F_12\r\n( & V_20 -> V_22 [ V_14 ] ) ) ;\r\nF_13 ( & V_20 -> V_22 [ V_14 ] . V_25 , V_18 ) ;\r\n}\r\n}\r\nstatic void F_72 ( unsigned long V_143 )\r\n{\r\nint V_21 ;\r\nfor ( V_21 = 0 ; V_21 < V_144 ; V_21 ++ ) {\r\nif ( V_145 [ V_21 ] ) {\r\nstruct V_12 * V_13 = V_145 [ V_21 ] ;\r\nF_6 ( V_13 ) ;\r\n}\r\n}\r\n}\r\nstatic T_5 F_73 ( int V_146 , void * V_147 )\r\n{\r\nF_4 ( F_5 ( 1 ) , 0 ) ;\r\nF_59 ( & V_104 ) ;\r\nreturn V_148 ;\r\n}\r\nvoid F_74 ( void )\r\n{\r\nint V_34 ;\r\nF_4 ( F_5 ( 1 ) , 0 ) ;\r\nV_34 = F_75 ( V_149 ,\r\nF_73 , 0 ,\r\nL_4 , V_145 ) ;\r\nif ( V_34 )\r\nF_76 ( L_5 , V_149 ) ;\r\n}\r\nvoid F_77 ( void )\r\n{\r\nF_78 ( V_149 , V_145 ) ;\r\n}
