// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.


// 
// Device: Altera EP4CE22E22C6 Package TQFP144
// 

//
// This file contains Slow Corner delays for the design using part EP4CE22E22C6,
// with speed grade 6, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "XM23")
  (DATE "10/26/2024 15:38:27")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (441:441:441))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (381:381:381) (439:439:439))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE led\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (494:494:494) (514:514:514))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2785:2785:2785) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_in\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (596:596:596) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_in\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (154:154:154) (138:138:138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE led\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (353:353:353) (369:369:369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (596:596:596) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE reset\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (154:154:154) (138:138:138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (492:492:492))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (256:256:256))
        (PORT datac (333:333:333) (352:352:352))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1558:1558:1558))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1573:1573:1573) (1567:1567:1567))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (342:342:342))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (350:350:350))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (344:344:344))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (352:352:352))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (352:352:352))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (346:346:346))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (351:351:351))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (344:344:344))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (350:350:350))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (350:350:350))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (344:344:344))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (351:351:351))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (501:501:501))
        (PORT datab (579:579:579) (632:632:632))
        (PORT datac (581:581:581) (636:636:636))
        (PORT datad (395:395:395) (450:450:450))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (352:352:352))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (656:656:656))
        (PORT datab (438:438:438) (496:496:496))
        (PORT datac (381:381:381) (437:437:437))
        (PORT datad (374:374:374) (427:427:427))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (351:351:351))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (353:353:353))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE counter\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1557:1557:1557))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1572:1572:1572) (1566:1566:1566))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (657:657:657))
        (PORT datab (436:436:436) (494:494:494))
        (PORT datac (402:402:402) (460:460:460))
        (PORT datad (397:397:397) (451:451:451))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (681:681:681))
        (PORT datab (623:623:623) (675:675:675))
        (PORT datac (571:571:571) (620:620:620))
        (PORT datad (744:744:744) (779:779:779))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (542:542:542))
        (PORT datab (589:589:589) (596:596:596))
        (PORT datac (499:499:499) (511:511:511))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (671:671:671))
        (PORT datab (434:434:434) (493:493:493))
        (PORT datac (382:382:382) (440:440:440))
        (PORT datad (373:373:373) (427:427:427))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (651:651:651))
        (PORT datab (395:395:395) (462:462:462))
        (PORT datac (399:399:399) (457:457:457))
        (PORT datad (393:393:393) (448:448:448))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (505:505:505))
        (PORT datab (591:591:591) (655:655:655))
        (PORT datac (585:585:585) (630:630:630))
        (PORT datad (371:371:371) (427:427:427))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (497:497:497))
        (PORT datab (397:397:397) (465:465:465))
        (PORT datac (376:376:376) (433:433:433))
        (PORT datad (238:238:238) (307:307:307))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (237:237:237))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (200:200:200) (238:238:238))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE led\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1558:1558:1558))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1573:1573:1573) (1567:1567:1567))
        (PORT ena (802:802:802) (805:805:805))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (596:596:596) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (596:596:596) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (596:596:596) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1374:1374:1374) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1161:1161:1161) (1148:1148:1148))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1548:1548:1548))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (301:301:301))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1548:1548:1548))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (1637:1637:1637) (1684:1684:1684))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (344:344:344))
        (PORT datad (219:219:219) (288:288:288))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1548:1548:1548))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (1637:1637:1637) (1684:1684:1684))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1471:1471:1471) (1449:1449:1449))
        (PORT datad (227:227:227) (300:300:300))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (495:495:495))
        (PORT datab (397:397:397) (464:464:464))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (353:353:353) (369:369:369))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (1714:1714:1714) (1733:1733:1733))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (495:495:495))
        (PORT datab (265:265:265) (347:347:347))
        (PORT datac (1226:1226:1226) (1204:1204:1204))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (309:309:309))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (1714:1714:1714) (1733:1733:1733))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (329:329:329))
        (PORT datac (1226:1226:1226) (1199:1199:1199))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (469:469:469))
        (PORT datac (411:411:411) (475:475:475))
        (PORT datad (1428:1428:1428) (1421:1421:1421))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1219:1219:1219) (1201:1201:1201))
        (PORT datad (384:384:384) (437:437:437))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (379:379:379))
        (PORT datad (234:234:234) (312:312:312))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (1714:1714:1714) (1733:1733:1733))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (381:381:381))
        (PORT datab (266:266:266) (350:350:350))
        (PORT datac (1226:1226:1226) (1198:1198:1198))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (253:253:253) (326:326:326))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (1714:1714:1714) (1733:1733:1733))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1220:1220:1220) (1199:1199:1199))
        (PORT datad (217:217:217) (286:286:286))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (358:358:358))
        (PORT datac (1219:1219:1219) (1200:1200:1200))
        (PORT datad (254:254:254) (329:329:329))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT asdata (849:849:849) (857:857:857))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (355:355:355))
        (PORT datab (273:273:273) (358:358:358))
        (PORT datad (1082:1082:1082) (1124:1124:1124))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (1915:1915:1915) (1957:1957:1957))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1364:1364:1364))
        (PORT datab (253:253:253) (338:338:338))
        (PORT datac (246:246:246) (327:327:327))
        (PORT datad (1081:1081:1081) (1122:1122:1122))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1464:1464:1464) (1446:1446:1446))
        (PORT datac (245:245:245) (324:324:324))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (786:786:786))
        (PORT datab (1470:1470:1470) (1450:1450:1450))
        (PORT datad (227:227:227) (300:300:300))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT asdata (1832:1832:1832) (1739:1739:1739))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (299:299:299))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (428:428:428))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT asdata (567:567:567) (646:646:646))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT asdata (943:943:943) (987:987:987))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (363:363:363) (423:423:423))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (299:299:299))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (225:225:225) (296:296:296))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (404:404:404) (476:476:476))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (312:312:312))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1249:1249:1249) (1293:1293:1293))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (756:756:756))
        (PORT datab (253:253:253) (337:337:337))
        (PORT datad (225:225:225) (296:296:296))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (344:344:344))
        (PORT datab (253:253:253) (340:340:340))
        (PORT datad (368:368:368) (430:430:430))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (474:474:474))
        (PORT datab (260:260:260) (348:348:348))
        (PORT datac (180:180:180) (216:216:216))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (363:363:363))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (421:421:421) (495:495:495))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (355:355:355))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (512:512:512))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (356:356:356))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (521:521:521))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (479:479:479))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (358:358:358))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (500:500:500))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (496:496:496))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (492:492:492))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (363:363:363))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (751:751:751))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (370:370:370))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (508:508:508))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1947:1947:1947) (2014:2014:2014))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (710:710:710))
        (PORT datad (840:840:840) (887:887:887))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1179:1179:1179) (1249:1249:1249))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (737:737:737) (740:740:740))
        (PORT ena (1130:1130:1130) (1107:1107:1107))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (355:355:355))
        (PORT datab (698:698:698) (770:770:770))
        (PORT datac (1220:1220:1220) (1200:1200:1200))
        (PORT datad (252:252:252) (326:326:326))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1145:1145:1145) (1212:1212:1212))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (737:737:737) (740:740:740))
        (PORT ena (1130:1130:1130) (1107:1107:1107))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (486:486:486))
        (PORT datab (458:458:458) (529:529:529))
        (PORT datad (709:709:709) (802:802:802))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1055:1055:1055))
        (PORT datab (752:752:752) (823:823:823))
        (PORT datac (247:247:247) (328:328:328))
        (PORT datad (882:882:882) (942:942:942))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1361:1361:1361) (1256:1256:1256))
        (PORT datad (1118:1118:1118) (1171:1171:1171))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (2249:2249:2249) (2328:2328:2328))
        (PORT clrn (1494:1494:1494) (1544:1544:1544))
        (PORT sload (1946:1946:1946) (2069:2069:2069))
        (PORT ena (1579:1579:1579) (1597:1597:1597))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1094:1094:1094))
        (PORT datab (482:482:482) (560:560:560))
        (PORT datac (504:504:504) (513:513:513))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (822:822:822))
        (PORT datac (966:966:966) (1016:1016:1016))
        (PORT datad (879:879:879) (937:937:937))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (247:247:247))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datad (195:195:195) (220:220:220))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1681:1681:1681) (1722:1722:1722))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (245:245:245) (325:325:325))
        (PORT datad (440:440:440) (518:518:518))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (230:230:230))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (398:398:398))
        (PORT datab (723:723:723) (783:783:783))
        (PORT datad (558:558:558) (562:562:562))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1567:1567:1567) (1512:1512:1512))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (739:739:739))
        (PORT datad (224:224:224) (297:297:297))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (751:751:751))
        (PORT datab (764:764:764) (860:860:860))
        (PORT datac (648:648:648) (724:724:724))
        (PORT datad (182:182:182) (212:212:212))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (990:990:990) (1055:1055:1055))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (986:986:986))
        (PORT datab (751:751:751) (822:822:822))
        (PORT datac (962:962:962) (1015:1015:1015))
        (PORT datad (438:438:438) (514:514:514))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (572:572:572))
        (PORT datab (622:622:622) (639:639:639))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1013:1013:1013) (1076:1076:1076))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (482:482:482))
        (PORT datab (455:455:455) (529:529:529))
        (PORT datac (954:954:954) (1002:1002:1002))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (457:457:457))
        (PORT datab (766:766:766) (861:861:861))
        (PORT datac (239:239:239) (316:316:316))
        (PORT datad (182:182:182) (212:212:212))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (750:750:750))
        (PORT datac (369:369:369) (445:445:445))
        (PORT datad (723:723:723) (816:816:816))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (772:772:772))
        (PORT datab (630:630:630) (690:690:690))
        (PORT datac (251:251:251) (338:338:338))
        (PORT datad (535:535:535) (537:537:537))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (887:887:887))
        (PORT datab (686:686:686) (750:750:750))
        (PORT datad (338:338:338) (359:359:359))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1013:1013:1013) (1076:1076:1076))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (239:239:239) (307:307:307))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (684:684:684) (736:736:736))
        (PORT datad (203:203:203) (232:232:232))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1013:1013:1013) (1076:1076:1076))
        (PORT ena (994:994:994) (999:999:999))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1202:1202:1202))
        (PORT datab (1465:1465:1465) (1447:1447:1447))
        (PORT datac (673:673:673) (729:729:729))
        (PORT datad (615:615:615) (670:670:670))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (745:745:745))
        (PORT datab (1465:1465:1465) (1448:1448:1448))
        (PORT datac (246:246:246) (327:327:327))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1468:1468:1468) (1449:1449:1449))
        (PORT datad (614:614:614) (668:668:668))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (476:476:476))
        (PORT datab (262:262:262) (351:351:351))
        (PORT datac (181:181:181) (218:218:218))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1567:1567:1567))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1306:1306:1306) (1217:1217:1217))
        (PORT ena (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (374:374:374))
        (PORT datab (676:676:676) (730:730:730))
        (PORT datac (376:376:376) (441:441:441))
        (PORT datad (674:674:674) (736:736:736))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (822:822:822))
        (PORT datab (370:370:370) (390:390:390))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1000:1000:1000) (1059:1059:1059))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (552:552:552))
        (PORT datab (743:743:743) (810:810:810))
        (PORT datac (613:613:613) (670:670:670))
        (PORT datad (379:379:379) (438:438:438))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (737:737:737) (740:740:740))
        (PORT ena (1130:1130:1130) (1107:1107:1107))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2989:2989:2989) (3195:3195:3195))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (737:737:737) (740:740:740))
        (PORT ena (1130:1130:1130) (1107:1107:1107))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (450:450:450))
        (PORT datac (956:956:956) (1004:1004:1004))
        (PORT datad (719:719:719) (814:814:814))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (990:990:990) (1055:1055:1055))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2891:2891:2891) (3173:3173:3173))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (737:737:737) (740:740:740))
        (PORT ena (1130:1130:1130) (1107:1107:1107))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (348:348:348))
        (PORT datac (353:353:353) (419:419:419))
        (PORT datad (724:724:724) (819:819:819))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (990:990:990) (1055:1055:1055))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (480:480:480))
        (PORT datab (766:766:766) (863:863:863))
        (PORT datad (238:238:238) (306:306:306))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (990:990:990) (1055:1055:1055))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1172:1172:1172) (1243:1243:1243))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (737:737:737) (740:740:740))
        (PORT ena (1130:1130:1130) (1107:1107:1107))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (351:351:351))
        (PORT datac (361:361:361) (418:418:418))
        (PORT datad (711:711:711) (802:802:802))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (990:990:990) (1055:1055:1055))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1562:1562:1562))
        (PORT asdata (920:920:920) (967:967:967))
        (PORT clrn (1215:1215:1215) (1257:1257:1257))
        (PORT ena (1241:1241:1241) (1233:1233:1233))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (610:610:610) (661:661:661))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1216:1216:1216) (1263:1263:1263))
        (PORT sload (1453:1453:1453) (1543:1543:1543))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (455:455:455))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (723:723:723) (818:818:818))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (990:990:990) (1055:1055:1055))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (559:559:559) (616:616:616))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1563:1563:1563))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1162:1162:1162) (1194:1194:1194))
        (PORT ena (1279:1279:1279) (1271:1271:1271))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (711:711:711))
        (PORT datab (742:742:742) (812:812:812))
        (PORT datac (395:395:395) (459:459:459))
        (PORT datad (376:376:376) (440:440:440))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (597:597:597) (643:643:643))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1562:1562:1562))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1215:1215:1215) (1257:1257:1257))
        (PORT ena (1241:1241:1241) (1233:1233:1233))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (812:812:812))
        (PORT datad (375:375:375) (435:435:435))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (414:414:414))
        (PORT datab (259:259:259) (311:311:311))
        (PORT datac (876:876:876) (914:914:914))
        (PORT datad (196:196:196) (222:222:222))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (335:335:335))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (637:637:637) (682:682:682))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1562:1562:1562))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1215:1215:1215) (1257:1257:1257))
        (PORT ena (1241:1241:1241) (1233:1233:1233))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (411:411:411))
        (PORT datab (278:278:278) (365:365:365))
        (PORT datac (394:394:394) (458:458:458))
        (PORT datad (234:234:234) (273:273:273))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (280:280:280))
        (PORT datac (557:557:557) (585:585:585))
        (PORT datad (249:249:249) (329:329:329))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (231:231:231) (280:280:280))
        (PORT datac (557:557:557) (585:585:585))
        (PORT datad (249:249:249) (329:329:329))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (383:383:383))
        (PORT datab (223:223:223) (270:270:270))
        (PORT datad (194:194:194) (228:228:228))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1563:1563:1563))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1206:1206:1206) (1259:1259:1259))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (362:362:362))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (349:349:349) (384:384:384))
        (PORT datad (209:209:209) (247:247:247))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1563:1563:1563))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1206:1206:1206) (1259:1259:1259))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (335:335:335))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (378:378:378))
        (PORT datab (225:225:225) (273:273:273))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1563:1563:1563))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1206:1206:1206) (1259:1259:1259))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (345:345:345))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (247:247:247))
        (PORT datab (225:225:225) (270:270:270))
        (PORT datad (196:196:196) (228:228:228))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1563:1563:1563))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1206:1206:1206) (1259:1259:1259))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (299:299:299))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (226:226:226) (274:274:274))
        (PORT datad (197:197:197) (231:231:231))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1563:1563:1563))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1206:1206:1206) (1259:1259:1259))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (341:341:341))
        (PORT datab (252:252:252) (337:337:337))
        (PORT datac (224:224:224) (303:303:303))
        (PORT datad (224:224:224) (294:294:294))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (373:373:373))
        (PORT datab (233:233:233) (284:284:284))
        (PORT datac (612:612:612) (661:661:661))
        (PORT datad (248:248:248) (327:327:327))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1622:1622:1622) (1519:1519:1519))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (742:742:742) (807:807:807))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (594:594:594) (675:675:675))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (979:979:979) (1052:1052:1052))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (588:588:588) (668:668:668))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (724:724:724) (794:794:794))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (722:722:722) (798:798:798))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (729:729:729) (803:803:803))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (588:588:588) (666:666:666))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (713:713:713) (788:788:788))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (758:758:758) (827:827:827))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (587:587:587) (663:663:663))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (747:747:747) (820:820:820))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (587:587:587) (664:664:664))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1565:1565:1565))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (736:736:736) (802:802:802))
        (PORT clrn (1249:1249:1249) (1325:1325:1325))
        (PORT sload (1471:1471:1471) (1514:1514:1514))
        (PORT ena (1517:1517:1517) (1520:1520:1520))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (898:898:898) (956:956:956))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (737:737:737) (740:740:740))
        (PORT ena (1130:1130:1130) (1107:1107:1107))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (483:483:483))
        (PORT datac (396:396:396) (463:463:463))
        (PORT datad (726:726:726) (819:819:819))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (990:990:990) (1055:1055:1055))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (697:697:697))
        (PORT datab (230:230:230) (281:281:281))
        (PORT datac (611:611:611) (668:668:668))
        (PORT datad (249:249:249) (328:328:328))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1551:1551:1551))
        (PORT asdata (1027:1027:1027) (1108:1108:1108))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode866w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1284:1284:1284) (1364:1364:1364))
        (PORT datac (1190:1190:1190) (1267:1267:1267))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode866w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (549:549:549))
        (PORT datab (3582:3582:3582) (3687:3687:3687))
        (PORT datac (272:272:272) (373:373:373))
        (PORT datad (228:228:228) (266:266:266))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE clk\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (353:353:353) (369:369:369))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1558:1558:1558))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1573:1573:1573) (1567:1567:1567))
        (PORT ena (802:802:802) (805:805:805))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1193:1193:1193) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (399:399:399) (462:462:462))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (287:287:287))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode845w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (504:504:504))
        (PORT datac (248:248:248) (331:331:331))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode845w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (554:554:554))
        (PORT datab (1166:1166:1166) (1178:1178:1178))
        (PORT datac (263:263:263) (362:362:362))
        (PORT datad (235:235:235) (274:274:274))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode883w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (498:498:498))
        (PORT datad (437:437:437) (498:498:498))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode874w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1284:1284:1284) (1364:1364:1364))
        (PORT datac (1190:1190:1190) (1267:1267:1267))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode874w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (549:549:549))
        (PORT datab (1510:1510:1510) (1587:1587:1587))
        (PORT datac (269:269:269) (371:371:371))
        (PORT datad (229:229:229) (267:267:267))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode906w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (497:497:497))
        (PORT datad (432:432:432) (497:497:497))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode858w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1287:1287:1287) (1367:1367:1367))
        (PORT datac (1186:1186:1186) (1261:1261:1261))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode858w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (553:553:553))
        (PORT datab (1391:1391:1391) (1447:1447:1447))
        (PORT datac (268:268:268) (370:370:370))
        (PORT datad (234:234:234) (273:273:273))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode906w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (503:503:503))
        (PORT datad (438:438:438) (503:503:503))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3470:3470:3470))
        (PORT clk (1880:1880:1880) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2206:2206:2206))
        (PORT d[1] (1893:1893:1893) (2078:2078:2078))
        (PORT d[2] (2259:2259:2259) (2483:2483:2483))
        (PORT d[3] (2409:2409:2409) (2577:2577:2577))
        (PORT d[4] (2197:2197:2197) (2317:2317:2317))
        (PORT d[5] (2186:2186:2186) (2324:2324:2324))
        (PORT d[6] (2167:2167:2167) (2291:2291:2291))
        (PORT d[7] (3058:3058:3058) (3273:3273:3273))
        (PORT d[8] (2293:2293:2293) (2408:2408:2408))
        (PORT d[9] (2032:2032:2032) (2166:2166:2166))
        (PORT d[10] (2554:2554:2554) (2669:2669:2669))
        (PORT d[11] (3637:3637:3637) (4030:4030:4030))
        (PORT d[12] (2786:2786:2786) (2970:2970:2970))
        (PORT clk (1877:1877:1877) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1910:1910:1910))
        (PORT d[0] (1888:1888:1888) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1869:1869:1869))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (1850:1850:1850))
        (PORT clk (1840:1840:1840) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2640:2640:2640))
        (PORT d[1] (2552:2552:2552) (2650:2650:2650))
        (PORT d[2] (2483:2483:2483) (2623:2623:2623))
        (PORT d[3] (2409:2409:2409) (2529:2529:2529))
        (PORT d[4] (2579:2579:2579) (2723:2723:2723))
        (PORT d[5] (2222:2222:2222) (2406:2406:2406))
        (PORT d[6] (2608:2608:2608) (2690:2690:2690))
        (PORT d[7] (1839:1839:1839) (1939:1939:1939))
        (PORT d[8] (1840:1840:1840) (1959:1959:1959))
        (PORT d[9] (2471:2471:2471) (2601:2601:2601))
        (PORT d[10] (2675:2675:2675) (2873:2873:2873))
        (PORT d[11] (2755:2755:2755) (2948:2948:2948))
        (PORT d[12] (2313:2313:2313) (2448:2448:2448))
        (PORT clk (1836:1836:1836) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2731:2731:2731))
        (PORT clk (1836:1836:1836) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1835:1835:1835))
        (PORT d[0] (2460:2460:2460) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1544:1544:1544))
        (PORT asdata (1539:1539:1539) (1605:1605:1605))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4299:4299:4299))
        (PORT clk (1874:1874:1874) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2288:2288:2288))
        (PORT d[1] (1599:1599:1599) (1761:1761:1761))
        (PORT d[2] (3190:3190:3190) (3454:3454:3454))
        (PORT d[3] (2991:2991:2991) (3198:3198:3198))
        (PORT d[4] (2825:2825:2825) (2969:2969:2969))
        (PORT d[5] (2386:2386:2386) (2495:2495:2495))
        (PORT d[6] (1865:1865:1865) (1970:1970:1970))
        (PORT d[7] (3046:3046:3046) (3257:3257:3257))
        (PORT d[8] (1994:1994:1994) (2091:2091:2091))
        (PORT d[9] (2866:2866:2866) (3014:3014:3014))
        (PORT d[10] (2398:2398:2398) (2564:2564:2564))
        (PORT d[11] (4180:4180:4180) (4596:4596:4596))
        (PORT d[12] (3576:3576:3576) (3759:3759:3759))
        (PORT clk (1871:1871:1871) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (PORT d[0] (2393:2393:2393) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1864:1864:1864))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1591:1591:1591))
        (PORT clk (1833:1833:1833) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3718:3718:3718))
        (PORT d[1] (2283:2283:2283) (2368:2368:2368))
        (PORT d[2] (2651:2651:2651) (2775:2775:2775))
        (PORT d[3] (2190:2190:2190) (2290:2290:2290))
        (PORT d[4] (3135:3135:3135) (3251:3251:3251))
        (PORT d[5] (2505:2505:2505) (2678:2678:2678))
        (PORT d[6] (3202:3202:3202) (3330:3330:3330))
        (PORT d[7] (3157:3157:3157) (3224:3224:3224))
        (PORT d[8] (1860:1860:1860) (2010:2010:2010))
        (PORT d[9] (3382:3382:3382) (3533:3533:3533))
        (PORT d[10] (2834:2834:2834) (3080:3080:3080))
        (PORT d[11] (2803:2803:2803) (3053:3053:3053))
        (PORT d[12] (2112:2112:2112) (2250:2250:2250))
        (PORT clk (1829:1829:1829) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2716:2716:2716))
        (PORT clk (1829:1829:1829) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (PORT d[0] (2846:2846:2846) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4634:4634:4634))
        (PORT clk (1869:1869:1869) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2660:2660:2660))
        (PORT d[1] (1570:1570:1570) (1672:1672:1672))
        (PORT d[2] (2623:2623:2623) (2879:2879:2879))
        (PORT d[3] (3273:3273:3273) (3502:3502:3502))
        (PORT d[4] (1196:1196:1196) (1278:1278:1278))
        (PORT d[5] (1607:1607:1607) (1711:1711:1711))
        (PORT d[6] (1579:1579:1579) (1658:1658:1658))
        (PORT d[7] (3721:3721:3721) (3978:3978:3978))
        (PORT d[8] (1989:1989:1989) (2071:2071:2071))
        (PORT d[9] (3211:3211:3211) (3347:3347:3347))
        (PORT d[10] (2956:2956:2956) (3160:3160:3160))
        (PORT d[11] (1518:1518:1518) (1629:1629:1629))
        (PORT d[12] (3894:3894:3894) (4097:4097:4097))
        (PORT clk (1866:1866:1866) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1900:1900:1900))
        (PORT d[0] (1124:1124:1124) (1125:1125:1125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1859:1859:1859))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2245:2245:2245))
        (PORT clk (1829:1829:1829) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (4059:4059:4059))
        (PORT d[1] (2540:2540:2540) (2600:2600:2600))
        (PORT d[2] (2057:2057:2057) (2146:2146:2146))
        (PORT d[3] (2999:2999:2999) (3126:3126:3126))
        (PORT d[4] (3772:3772:3772) (3939:3939:3939))
        (PORT d[5] (2586:2586:2586) (2778:2778:2778))
        (PORT d[6] (3505:3505:3505) (3640:3640:3640))
        (PORT d[7] (2231:2231:2231) (2409:2409:2409))
        (PORT d[8] (1863:1863:1863) (1996:1996:1996))
        (PORT d[9] (3689:3689:3689) (3805:3805:3805))
        (PORT d[10] (3402:3402:3402) (3669:3669:3669))
        (PORT d[11] (3157:3157:3157) (3421:3421:3421))
        (PORT d[12] (2055:2055:2055) (2179:2179:2179))
        (PORT clk (1825:1825:1825) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2033:2033:2033))
        (PORT clk (1825:1825:1825) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1825:1825:1825))
        (PORT d[0] (2496:2496:2496) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1603:1603:1603))
        (PORT datab (738:738:738) (836:836:836))
        (PORT datac (1415:1415:1415) (1464:1464:1464))
        (PORT datad (1122:1122:1122) (1143:1143:1143))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4294:4294:4294))
        (PORT clk (1871:1871:1871) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2299:2299:2299))
        (PORT d[1] (2183:2183:2183) (2366:2366:2366))
        (PORT d[2] (2063:2063:2063) (2311:2311:2311))
        (PORT d[3] (2992:2992:2992) (3199:3199:3199))
        (PORT d[4] (1469:1469:1469) (1571:1571:1571))
        (PORT d[5] (2353:2353:2353) (2448:2448:2448))
        (PORT d[6] (1860:1860:1860) (1960:1960:1960))
        (PORT d[7] (3374:3374:3374) (3590:3590:3590))
        (PORT d[8] (2942:2942:2942) (3065:3065:3065))
        (PORT d[9] (2878:2878:2878) (3011:3011:3011))
        (PORT d[10] (2377:2377:2377) (2541:2541:2541))
        (PORT d[11] (3921:3921:3921) (4368:4368:4368))
        (PORT d[12] (3612:3612:3612) (3813:3813:3813))
        (PORT clk (1868:1868:1868) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
        (PORT d[0] (2690:2690:2690) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1862:1862:1862))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1885:1885:1885))
        (PORT clk (1831:1831:1831) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3734:3734:3734))
        (PORT d[1] (2751:2751:2751) (2829:2829:2829))
        (PORT d[2] (2388:2388:2388) (2502:2502:2502))
        (PORT d[3] (2774:2774:2774) (2887:2887:2887))
        (PORT d[4] (3477:3477:3477) (3616:3616:3616))
        (PORT d[5] (2279:2279:2279) (2469:2469:2469))
        (PORT d[6] (3242:3242:3242) (3357:3357:3357))
        (PORT d[7] (2882:2882:2882) (2983:2983:2983))
        (PORT d[8] (1851:1851:1851) (1985:1985:1985))
        (PORT d[9] (3410:3410:3410) (3565:3565:3565))
        (PORT d[10] (3072:3072:3072) (3320:3320:3320))
        (PORT d[11] (3313:3313:3313) (3535:3535:3535))
        (PORT d[12] (2376:2376:2376) (2514:2514:2514))
        (PORT clk (1827:1827:1827) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3057:3057:3057))
        (PORT clk (1827:1827:1827) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (PORT d[0] (2123:2123:2123) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1752:1752:1752) (1842:1842:1842))
        (PORT datab (739:739:739) (835:835:835))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (1413:1413:1413) (1416:1416:1416))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3536:3536:3536))
        (PORT clk (1867:1867:1867) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (2023:2023:2023))
        (PORT d[1] (2440:2440:2440) (2619:2619:2619))
        (PORT d[2] (2297:2297:2297) (2491:2491:2491))
        (PORT d[3] (1918:1918:1918) (2071:2071:2071))
        (PORT d[4] (2725:2725:2725) (2897:2897:2897))
        (PORT d[5] (1939:1939:1939) (2114:2114:2114))
        (PORT d[6] (1895:1895:1895) (2061:2061:2061))
        (PORT d[7] (1841:1841:1841) (1988:1988:1988))
        (PORT d[8] (1848:1848:1848) (2002:2002:2002))
        (PORT d[9] (2072:2072:2072) (2216:2216:2216))
        (PORT d[10] (2121:2121:2121) (2259:2259:2259))
        (PORT d[11] (1933:1933:1933) (2140:2140:2140))
        (PORT d[12] (2569:2569:2569) (2761:2761:2761))
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
        (PORT d[0] (2220:2220:2220) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1858:1858:1858))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1360:1360:1360))
        (PORT clk (1827:1827:1827) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2308:2308:2308))
        (PORT d[1] (2898:2898:2898) (3030:3030:3030))
        (PORT d[2] (2065:2065:2065) (2196:2196:2196))
        (PORT d[3] (1908:1908:1908) (2055:2055:2055))
        (PORT d[4] (2118:2118:2118) (2232:2232:2232))
        (PORT d[5] (2435:2435:2435) (2688:2688:2688))
        (PORT d[6] (2672:2672:2672) (2767:2767:2767))
        (PORT d[7] (1920:1920:1920) (2067:2067:2067))
        (PORT d[8] (2343:2343:2343) (2541:2541:2541))
        (PORT d[9] (2266:2266:2266) (2425:2425:2425))
        (PORT d[10] (2526:2526:2526) (2748:2748:2748))
        (PORT d[11] (2871:2871:2871) (3100:3100:3100))
        (PORT d[12] (3254:3254:3254) (3483:3483:3483))
        (PORT clk (1823:1823:1823) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2031:2031:2031))
        (PORT clk (1823:1823:1823) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1824:1824:1824))
        (PORT d[0] (2248:2248:2248) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2954:2954:2954) (3096:3096:3096))
        (PORT clk (1860:1860:1860) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1993:1993:1993))
        (PORT d[1] (2988:2988:2988) (3204:3204:3204))
        (PORT d[2] (2062:2062:2062) (2266:2266:2266))
        (PORT d[3] (1573:1573:1573) (1693:1693:1693))
        (PORT d[4] (3015:3015:3015) (3233:3233:3233))
        (PORT d[5] (1570:1570:1570) (1709:1709:1709))
        (PORT d[6] (1587:1587:1587) (1726:1726:1726))
        (PORT d[7] (1534:1534:1534) (1653:1653:1653))
        (PORT d[8] (1544:1544:1544) (1670:1670:1670))
        (PORT d[9] (2024:2024:2024) (2189:2189:2189))
        (PORT d[10] (2779:2779:2779) (2938:2938:2938))
        (PORT d[11] (2610:2610:2610) (2814:2814:2814))
        (PORT d[12] (3178:3178:3178) (3384:3384:3384))
        (PORT clk (1857:1857:1857) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1892:1892:1892))
        (PORT d[0] (1967:1967:1967) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1851:1851:1851))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1075:1075:1075))
        (PORT clk (1820:1820:1820) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1615:1615:1615))
        (PORT d[1] (1857:1857:1857) (1916:1916:1916))
        (PORT d[2] (2623:2623:2623) (2734:2734:2734))
        (PORT d[3] (1894:1894:1894) (2026:2026:2026))
        (PORT d[4] (1560:1560:1560) (1647:1647:1647))
        (PORT d[5] (2976:2976:2976) (3254:3254:3254))
        (PORT d[6] (2508:2508:2508) (2701:2701:2701))
        (PORT d[7] (2466:2466:2466) (2647:2647:2647))
        (PORT d[8] (2912:2912:2912) (3146:3146:3146))
        (PORT d[9] (1524:1524:1524) (1623:1623:1623))
        (PORT d[10] (3107:3107:3107) (3357:3357:3357))
        (PORT d[11] (1053:1053:1053) (1170:1170:1170))
        (PORT d[12] (3332:3332:3332) (3573:3573:3573))
        (PORT clk (1816:1816:1816) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1545:1545:1545))
        (PORT clk (1816:1816:1816) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1817:1817:1817))
        (PORT d[0] (1723:1723:1723) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3060:3060:3060))
        (PORT clk (1870:1870:1870) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2413:2413:2413))
        (PORT d[1] (2127:2127:2127) (2302:2302:2302))
        (PORT d[2] (2004:2004:2004) (2187:2187:2187))
        (PORT d[3] (2167:2167:2167) (2334:2334:2334))
        (PORT d[4] (2715:2715:2715) (2918:2918:2918))
        (PORT d[5] (2185:2185:2185) (2368:2368:2368))
        (PORT d[6] (2180:2180:2180) (2341:2341:2341))
        (PORT d[7] (2123:2123:2123) (2268:2268:2268))
        (PORT d[8] (2134:2134:2134) (2286:2286:2286))
        (PORT d[9] (2055:2055:2055) (2199:2199:2199))
        (PORT d[10] (2218:2218:2218) (2387:2387:2387))
        (PORT d[11] (2272:2272:2272) (2479:2479:2479))
        (PORT d[12] (2252:2252:2252) (2432:2432:2432))
        (PORT clk (1867:1867:1867) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (PORT d[0] (2032:2032:2032) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1860:1860:1860))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1642:1642:1642))
        (PORT clk (1829:1829:1829) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2205:2205:2205))
        (PORT d[1] (2895:2895:2895) (3024:3024:3024))
        (PORT d[2] (2357:2357:2357) (2484:2484:2484))
        (PORT d[3] (2214:2214:2214) (2365:2365:2365))
        (PORT d[4] (2172:2172:2172) (2310:2310:2310))
        (PORT d[5] (2399:2399:2399) (2632:2632:2632))
        (PORT d[6] (2661:2661:2661) (2775:2775:2775))
        (PORT d[7] (1620:1620:1620) (1746:1746:1746))
        (PORT d[8] (2283:2283:2283) (2483:2483:2483))
        (PORT d[9] (2286:2286:2286) (2442:2442:2442))
        (PORT d[10] (2509:2509:2509) (2709:2709:2709))
        (PORT d[11] (2860:2860:2860) (3051:3051:3051))
        (PORT d[12] (3241:3241:3241) (3490:3490:3490))
        (PORT clk (1825:1825:1825) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3150:3150:3150))
        (PORT clk (1825:1825:1825) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (PORT d[0] (2775:2775:2775) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3262:3262:3262))
        (PORT clk (1872:1872:1872) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2380:2380:2380))
        (PORT d[1] (2120:2120:2120) (2321:2321:2321))
        (PORT d[2] (1750:1750:1750) (1942:1942:1942))
        (PORT d[3] (2212:2212:2212) (2385:2385:2385))
        (PORT d[4] (2145:2145:2145) (2320:2320:2320))
        (PORT d[5] (2239:2239:2239) (2432:2432:2432))
        (PORT d[6] (2182:2182:2182) (2363:2363:2363))
        (PORT d[7] (2125:2125:2125) (2288:2288:2288))
        (PORT d[8] (2136:2136:2136) (2306:2306:2306))
        (PORT d[9] (1766:1766:1766) (1929:1929:1929))
        (PORT d[10] (1832:1832:1832) (1969:1969:1969))
        (PORT d[11] (2253:2253:2253) (2478:2478:2478))
        (PORT d[12] (2297:2297:2297) (2465:2465:2465))
        (PORT clk (1869:1869:1869) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1902:1902:1902))
        (PORT d[0] (2225:2225:2225) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1861:1861:1861))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1636:1636:1636))
        (PORT clk (1831:1831:1831) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2492:2492:2492))
        (PORT d[1] (2609:2609:2609) (2728:2728:2728))
        (PORT d[2] (2338:2338:2338) (2477:2477:2477))
        (PORT d[3] (2092:2092:2092) (2252:2252:2252))
        (PORT d[4] (2623:2623:2623) (2772:2772:2772))
        (PORT d[5] (2333:2333:2333) (2551:2551:2551))
        (PORT d[6] (2415:2415:2415) (2506:2506:2506))
        (PORT d[7] (1845:1845:1845) (1959:1959:1959))
        (PORT d[8] (2222:2222:2222) (2397:2397:2397))
        (PORT d[9] (1976:1976:1976) (2103:2103:2103))
        (PORT d[10] (2426:2426:2426) (2603:2603:2603))
        (PORT d[11] (2722:2722:2722) (2934:2934:2934))
        (PORT d[12] (2967:2967:2967) (3192:3192:3192))
        (PORT clk (1827:1827:1827) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2804:2804:2804))
        (PORT clk (1827:1827:1827) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (PORT d[0] (2789:2789:2789) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1275:1275:1275))
        (PORT datab (661:661:661) (752:752:752))
        (PORT datac (1157:1157:1157) (1227:1227:1227))
        (PORT datad (1709:1709:1709) (1791:1791:1791))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[12\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1841:1841:1841))
        (PORT datab (971:971:971) (998:998:998))
        (PORT datac (613:613:613) (617:617:617))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (3940:3940:3940))
        (PORT clk (1879:1879:1879) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2269:2269:2269))
        (PORT d[1] (2036:2036:2036) (2198:2198:2198))
        (PORT d[2] (2861:2861:2861) (3099:3099:3099))
        (PORT d[3] (2686:2686:2686) (2846:2846:2846))
        (PORT d[4] (2495:2495:2495) (2618:2618:2618))
        (PORT d[5] (2185:2185:2185) (2324:2324:2324))
        (PORT d[6] (2166:2166:2166) (2290:2290:2290))
        (PORT d[7] (3372:3372:3372) (3602:3602:3602))
        (PORT d[8] (2610:2610:2610) (2734:2734:2734))
        (PORT d[9] (2552:2552:2552) (2685:2685:2685))
        (PORT d[10] (2791:2791:2791) (2924:2924:2924))
        (PORT d[11] (3870:3870:3870) (4267:4267:4267))
        (PORT d[12] (3268:3268:3268) (3447:3447:3447))
        (PORT clk (1876:1876:1876) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1910:1910:1910))
        (PORT d[0] (1918:1918:1918) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1833:1833:1833))
        (PORT clk (1839:1839:1839) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3078:3078:3078))
        (PORT d[1] (2527:2527:2527) (2611:2611:2611))
        (PORT d[2] (2485:2485:2485) (2614:2614:2614))
        (PORT d[3] (2434:2434:2434) (2549:2549:2549))
        (PORT d[4] (2574:2574:2574) (2690:2690:2690))
        (PORT d[5] (2221:2221:2221) (2405:2405:2405))
        (PORT d[6] (3125:3125:3125) (3213:3213:3213))
        (PORT d[7] (2618:2618:2618) (2703:2703:2703))
        (PORT d[8] (1879:1879:1879) (2007:2007:2007))
        (PORT d[9] (3070:3070:3070) (3198:3198:3198))
        (PORT d[10] (2480:2480:2480) (2690:2690:2690))
        (PORT d[11] (2546:2546:2546) (2764:2764:2764))
        (PORT d[12] (2373:2373:2373) (2511:2511:2511))
        (PORT clk (1835:1835:1835) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3252:3252:3252))
        (PORT clk (1835:1835:1835) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (PORT d[0] (2245:2245:2245) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3979:3979:3979))
        (PORT clk (1878:1878:1878) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2259:2259:2259))
        (PORT d[1] (1855:1855:1855) (2030:2030:2030))
        (PORT d[2] (2816:2816:2816) (3087:3087:3087))
        (PORT d[3] (2697:2697:2697) (2877:2877:2877))
        (PORT d[4] (2505:2505:2505) (2646:2646:2646))
        (PORT d[5] (2170:2170:2170) (2306:2306:2306))
        (PORT d[6] (2184:2184:2184) (2307:2307:2307))
        (PORT d[7] (3371:3371:3371) (3601:3601:3601))
        (PORT d[8] (2619:2619:2619) (2761:2761:2761))
        (PORT d[9] (2556:2556:2556) (2704:2704:2704))
        (PORT d[10] (2504:2504:2504) (2658:2658:2658))
        (PORT d[11] (4193:4193:4193) (4596:4596:4596))
        (PORT d[12] (3304:3304:3304) (3506:3506:3506))
        (PORT clk (1875:1875:1875) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1910:1910:1910))
        (PORT d[0] (2074:2074:2074) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1861:1861:1861))
        (PORT clk (1838:1838:1838) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3107:3107:3107))
        (PORT d[1] (3048:3048:3048) (3146:3146:3146))
        (PORT d[2] (3008:3008:3008) (3104:3104:3104))
        (PORT d[3] (2876:2876:2876) (3014:3014:3014))
        (PORT d[4] (2559:2559:2559) (2675:2675:2675))
        (PORT d[5] (2217:2217:2217) (2398:2398:2398))
        (PORT d[6] (2883:2883:2883) (2982:2982:2982))
        (PORT d[7] (2360:2360:2360) (2475:2475:2475))
        (PORT d[8] (1845:1845:1845) (1968:1968:1968))
        (PORT d[9] (3031:3031:3031) (3174:3174:3174))
        (PORT d[10] (2790:2790:2790) (3009:3009:3009))
        (PORT d[11] (2759:2759:2759) (2956:2956:2956))
        (PORT d[12] (2381:2381:2381) (2520:2520:2520))
        (PORT clk (1834:1834:1834) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2712:2712:2712))
        (PORT clk (1834:1834:1834) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1834:1834:1834))
        (PORT d[0] (2598:2598:2598) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4462:4462:4462) (4610:4610:4610))
        (PORT clk (1870:1870:1870) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2661:2661:2661))
        (PORT d[1] (1592:1592:1592) (1708:1708:1708))
        (PORT d[2] (2679:2679:2679) (2952:2952:2952))
        (PORT d[3] (3555:3555:3555) (3800:3800:3800))
        (PORT d[4] (3404:3404:3404) (3567:3567:3567))
        (PORT d[5] (1888:1888:1888) (1986:1986:1986))
        (PORT d[6] (1575:1575:1575) (1644:1644:1644))
        (PORT d[7] (3706:3706:3706) (3940:3940:3940))
        (PORT d[8] (2020:2020:2020) (2112:2112:2112))
        (PORT d[9] (3527:3527:3527) (3671:3671:3671))
        (PORT d[10] (2984:2984:2984) (3192:3192:3192))
        (PORT d[11] (2056:2056:2056) (2155:2155:2155))
        (PORT d[12] (1453:1453:1453) (1531:1531:1531))
        (PORT clk (1867:1867:1867) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1902:1902:1902))
        (PORT d[0] (1133:1133:1133) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (957:957:957))
        (PORT clk (1830:1830:1830) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (4060:4060:4060))
        (PORT d[1] (2604:2604:2604) (2691:2691:2691))
        (PORT d[2] (1762:1762:1762) (1844:1844:1844))
        (PORT d[3] (3006:3006:3006) (3117:3117:3117))
        (PORT d[4] (3757:3757:3757) (3923:3923:3923))
        (PORT d[5] (2592:2592:2592) (2789:2789:2789))
        (PORT d[6] (3473:3473:3473) (3630:3630:3630))
        (PORT d[7] (2231:2231:2231) (2410:2410:2410))
        (PORT d[8] (1871:1871:1871) (2018:2018:2018))
        (PORT d[9] (3717:3717:3717) (3835:3835:3835))
        (PORT d[10] (3432:3432:3432) (3715:3715:3715))
        (PORT d[11] (3404:3404:3404) (3655:3655:3655))
        (PORT d[12] (2684:2684:2684) (2859:2859:2859))
        (PORT clk (1826:1826:1826) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2295:2295:2295))
        (PORT clk (1826:1826:1826) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1826:1826:1826))
        (PORT d[0] (2225:2225:2225) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1600:1600:1600))
        (PORT datab (743:743:743) (839:839:839))
        (PORT datac (2038:2038:2038) (2098:2098:2098))
        (PORT datad (854:854:854) (869:869:869))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4468:4468:4468) (4599:4599:4599))
        (PORT clk (1866:1866:1866) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2625:2625:2625))
        (PORT d[1] (1310:1310:1310) (1442:1442:1442))
        (PORT d[2] (2385:2385:2385) (2658:2658:2658))
        (PORT d[3] (3277:3277:3277) (3502:3502:3502))
        (PORT d[4] (3123:3123:3123) (3252:3252:3252))
        (PORT d[5] (1878:1878:1878) (1975:1975:1975))
        (PORT d[6] (1562:1562:1562) (1644:1644:1644))
        (PORT d[7] (3383:3383:3383) (3617:3617:3617))
        (PORT d[8] (1690:1690:1690) (1758:1758:1758))
        (PORT d[9] (3197:3197:3197) (3350:3350:3350))
        (PORT d[10] (2945:2945:2945) (3132:3132:3132))
        (PORT d[11] (4197:4197:4197) (4639:4639:4639))
        (PORT d[12] (2435:2435:2435) (2614:2614:2614))
        (PORT clk (1863:1863:1863) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1898:1898:1898))
        (PORT d[0] (3006:3006:3006) (3150:3150:3150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1245:1245:1245))
        (PORT clk (1826:1826:1826) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (4022:4022:4022))
        (PORT d[1] (2793:2793:2793) (2872:2872:2872))
        (PORT d[2] (2061:2061:2061) (2151:2151:2151))
        (PORT d[3] (1894:1894:1894) (1974:1974:1974))
        (PORT d[4] (3468:3468:3468) (3584:3584:3584))
        (PORT d[5] (2315:2315:2315) (2489:2489:2489))
        (PORT d[6] (3512:3512:3512) (3626:3626:3626))
        (PORT d[7] (2609:2609:2609) (2702:2702:2702))
        (PORT d[8] (1858:1858:1858) (1979:1979:1979))
        (PORT d[9] (3352:3352:3352) (3464:3464:3464))
        (PORT d[10] (3146:3146:3146) (3387:3387:3387))
        (PORT d[11] (3061:3061:3061) (3323:3323:3323))
        (PORT d[12] (2417:2417:2417) (2578:2578:2578))
        (PORT clk (1822:1822:1822) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3322:3322:3322))
        (PORT clk (1822:1822:1822) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1822:1822:1822))
        (PORT d[0] (2408:2408:2408) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[13\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1812:1812:1812))
        (PORT datab (742:742:742) (842:842:842))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (1378:1378:1378) (1392:1392:1392))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2983:2983:2983))
        (PORT clk (1868:1868:1868) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2334:2334:2334))
        (PORT d[1] (2445:2445:2445) (2622:2622:2622))
        (PORT d[2] (1747:1747:1747) (1949:1949:1949))
        (PORT d[3] (2166:2166:2166) (2320:2320:2320))
        (PORT d[4] (2450:2450:2450) (2622:2622:2622))
        (PORT d[5] (2204:2204:2204) (2378:2378:2378))
        (PORT d[6] (2174:2174:2174) (2331:2331:2331))
        (PORT d[7] (2115:2115:2115) (2258:2258:2258))
        (PORT d[8] (2150:2150:2150) (2305:2305:2305))
        (PORT d[9] (2081:2081:2081) (2241:2241:2241))
        (PORT d[10] (2147:2147:2147) (2281:2281:2281))
        (PORT d[11] (2239:2239:2239) (2445:2445:2445))
        (PORT d[12] (2549:2549:2549) (2724:2724:2724))
        (PORT clk (1865:1865:1865) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (PORT d[0] (1777:1777:1777) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1859:1859:1859))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1426:1426:1426))
        (PORT clk (1828:1828:1828) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2336:2336:2336))
        (PORT d[1] (2127:2127:2127) (2232:2232:2232))
        (PORT d[2] (2371:2371:2371) (2499:2499:2499))
        (PORT d[3] (2786:2786:2786) (2930:2930:2930))
        (PORT d[4] (2128:2128:2128) (2268:2268:2268))
        (PORT d[5] (2613:2613:2613) (2870:2870:2870))
        (PORT d[6] (2672:2672:2672) (2766:2766:2766))
        (PORT d[7] (1889:1889:1889) (2018:2018:2018))
        (PORT d[8] (2335:2335:2335) (2542:2542:2542))
        (PORT d[9] (2509:2509:2509) (2670:2670:2670))
        (PORT d[10] (2517:2517:2517) (2730:2730:2730))
        (PORT d[11] (2821:2821:2821) (3008:3008:3008))
        (PORT d[12] (3275:3275:3275) (3507:3507:3507))
        (PORT clk (1824:1824:1824) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3436:3436:3436))
        (PORT clk (1824:1824:1824) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (PORT d[0] (2780:2780:2780) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (5196:5196:5196))
        (PORT clk (1871:1871:1871) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2953:2953:2953))
        (PORT d[1] (1061:1061:1061) (1154:1154:1154))
        (PORT d[2] (2705:2705:2705) (2981:2981:2981))
        (PORT d[3] (3559:3559:3559) (3806:3806:3806))
        (PORT d[4] (3420:3420:3420) (3571:3571:3571))
        (PORT d[5] (1801:1801:1801) (1886:1886:1886))
        (PORT d[6] (1545:1545:1545) (1605:1605:1605))
        (PORT d[7] (3684:3684:3684) (3916:3916:3916))
        (PORT d[8] (1994:1994:1994) (2081:2081:2081))
        (PORT d[9] (3508:3508:3508) (3662:3662:3662))
        (PORT d[10] (2965:2965:2965) (3159:3159:3159))
        (PORT d[11] (2032:2032:2032) (2145:2145:2145))
        (PORT d[12] (1758:1758:1758) (1837:1837:1837))
        (PORT clk (1868:1868:1868) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (PORT d[0] (1135:1135:1135) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1861:1861:1861))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1259:1259:1259))
        (PORT clk (1831:1831:1831) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4348:4348:4348))
        (PORT d[1] (2621:2621:2621) (2674:2674:2674))
        (PORT d[2] (2073:2073:2073) (2169:2169:2169))
        (PORT d[3] (1617:1617:1617) (1685:1685:1685))
        (PORT d[4] (3762:3762:3762) (3909:3909:3909))
        (PORT d[5] (2615:2615:2615) (2814:2814:2814))
        (PORT d[6] (3450:3450:3450) (3600:3600:3600))
        (PORT d[7] (2476:2476:2476) (2676:2676:2676))
        (PORT d[8] (1852:1852:1852) (2000:2000:2000))
        (PORT d[9] (3695:3695:3695) (3837:3837:3837))
        (PORT d[10] (3416:3416:3416) (3702:3702:3702))
        (PORT d[11] (2890:2890:2890) (3133:3133:3133))
        (PORT d[12] (2717:2717:2717) (2906:2906:2906))
        (PORT clk (1827:1827:1827) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2299:2299:2299))
        (PORT clk (1827:1827:1827) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (PORT d[0] (2246:2246:2246) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1607:1607:1607))
        (PORT datab (739:739:739) (834:834:834))
        (PORT datac (1323:1323:1323) (1325:1325:1325))
        (PORT datad (1150:1150:1150) (1175:1175:1175))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2764:2764:2764))
        (PORT clk (1862:1862:1862) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2363:2363:2363))
        (PORT d[1] (2686:2686:2686) (2877:2877:2877))
        (PORT d[2] (1739:1739:1739) (1944:1944:1944))
        (PORT d[3] (1872:1872:1872) (2016:2016:2016))
        (PORT d[4] (2734:2734:2734) (2923:2923:2923))
        (PORT d[5] (1883:1883:1883) (2044:2044:2044))
        (PORT d[6] (1890:1890:1890) (2051:2051:2051))
        (PORT d[7] (1835:1835:1835) (1977:1977:1977))
        (PORT d[8] (1861:1861:1861) (1995:1995:1995))
        (PORT d[9] (2312:2312:2312) (2498:2498:2498))
        (PORT d[10] (2452:2452:2452) (2612:2612:2612))
        (PORT d[11] (2249:2249:2249) (2463:2463:2463))
        (PORT d[12] (2869:2869:2869) (3061:3061:3061))
        (PORT clk (1859:1859:1859) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (PORT d[0] (2275:2275:2275) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1853:1853:1853))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1364:1364:1364))
        (PORT clk (1822:1822:1822) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1936:1936:1936))
        (PORT d[1] (2163:2163:2163) (2244:2244:2244))
        (PORT d[2] (2058:2058:2058) (2176:2176:2176))
        (PORT d[3] (2185:2185:2185) (2340:2340:2340))
        (PORT d[4] (1847:1847:1847) (1958:1958:1958))
        (PORT d[5] (2911:2911:2911) (3138:3138:3138))
        (PORT d[6] (2530:2530:2530) (2704:2704:2704))
        (PORT d[7] (1927:1927:1927) (2079:2079:2079))
        (PORT d[8] (2629:2629:2629) (2841:2841:2841))
        (PORT d[9] (2593:2593:2593) (2772:2772:2772))
        (PORT d[10] (2804:2804:2804) (3029:3029:3029))
        (PORT d[11] (1369:1369:1369) (1503:1503:1503))
        (PORT d[12] (2952:2952:2952) (3147:3147:3147))
        (PORT clk (1818:1818:1818) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1768:1768:1768))
        (PORT clk (1818:1818:1818) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (PORT d[0] (2580:2580:2580) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (4023:4023:4023))
        (PORT clk (1877:1877:1877) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (2048:2048:2048))
        (PORT d[1] (1922:1922:1922) (2085:2085:2085))
        (PORT d[2] (3134:3134:3134) (3389:3389:3389))
        (PORT d[3] (2710:2710:2710) (2866:2866:2866))
        (PORT d[4] (2765:2765:2765) (2885:2885:2885))
        (PORT d[5] (2366:2366:2366) (2478:2478:2478))
        (PORT d[6] (2181:2181:2181) (2292:2292:2292))
        (PORT d[7] (3367:3367:3367) (3594:3594:3594))
        (PORT d[8] (2627:2627:2627) (2748:2748:2748))
        (PORT d[9] (2570:2570:2570) (2700:2700:2700))
        (PORT d[10] (2362:2362:2362) (2508:2508:2508))
        (PORT d[11] (4175:4175:4175) (4586:4586:4586))
        (PORT d[12] (3548:3548:3548) (3729:3729:3729))
        (PORT clk (1874:1874:1874) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1909:1909:1909))
        (PORT d[0] (2676:2676:2676) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1868:1868:1868))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1567:1567:1567))
        (PORT clk (1837:1837:1837) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3445:3445:3445))
        (PORT d[1] (3330:3330:3330) (3419:3419:3419))
        (PORT d[2] (2369:2369:2369) (2486:2486:2486))
        (PORT d[3] (3211:3211:3211) (3322:3322:3322))
        (PORT d[4] (3034:3034:3034) (3152:3152:3152))
        (PORT d[5] (2256:2256:2256) (2432:2432:2432))
        (PORT d[6] (2916:2916:2916) (3028:3028:3028))
        (PORT d[7] (2390:2390:2390) (2469:2469:2469))
        (PORT d[8] (2158:2158:2158) (2299:2299:2299))
        (PORT d[9] (3037:3037:3037) (3153:3153:3153))
        (PORT d[10] (2822:2822:2822) (3058:3058:3058))
        (PORT d[11] (2774:2774:2774) (3011:3011:3011))
        (PORT d[12] (2669:2669:2669) (2793:2793:2793))
        (PORT clk (1833:1833:1833) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2784:2784:2784))
        (PORT clk (1833:1833:1833) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1833:1833:1833))
        (PORT d[0] (2437:2437:2437) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (248:248:248))
        (PORT datab (745:745:745) (842:842:842))
        (PORT datac (1117:1117:1117) (1118:1118:1118))
        (PORT datad (1561:1561:1561) (1637:1637:1637))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4295:4295:4295))
        (PORT clk (1869:1869:1869) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2326:2326:2326))
        (PORT d[1] (2161:2161:2161) (2342:2342:2342))
        (PORT d[2] (2361:2361:2361) (2605:2605:2605))
        (PORT d[3] (3273:3273:3273) (3495:3495:3495))
        (PORT d[4] (3110:3110:3110) (3249:3249:3249))
        (PORT d[5] (2088:2088:2088) (2158:2158:2158))
        (PORT d[6] (1879:1879:1879) (1970:1970:1970))
        (PORT d[7] (3355:3355:3355) (3579:3579:3579))
        (PORT d[8] (2920:2920:2920) (3041:3041:3041))
        (PORT d[9] (2879:2879:2879) (3011:3011:3011))
        (PORT d[10] (2661:2661:2661) (2846:2846:2846))
        (PORT d[11] (4189:4189:4189) (4630:4630:4630))
        (PORT d[12] (3852:3852:3852) (4059:4059:4059))
        (PORT clk (1866:1866:1866) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1900:1900:1900))
        (PORT d[0] (1347:1347:1347) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1859:1859:1859))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1310:1310:1310))
        (PORT clk (1828:1828:1828) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2096:2096:2096))
        (PORT d[1] (2753:2753:2753) (2856:2856:2856))
        (PORT d[2] (2082:2082:2082) (2177:2177:2177))
        (PORT d[3] (2772:2772:2772) (2858:2858:2858))
        (PORT d[4] (3497:3497:3497) (3604:3604:3604))
        (PORT d[5] (2287:2287:2287) (2457:2457:2457))
        (PORT d[6] (3215:3215:3215) (3326:3326:3326))
        (PORT d[7] (1934:1934:1934) (2086:2086:2086))
        (PORT d[8] (1860:1860:1860) (1995:1995:1995))
        (PORT d[9] (3373:3373:3373) (3488:3488:3488))
        (PORT d[10] (3122:3122:3122) (3382:3382:3382))
        (PORT d[11] (3057:3057:3057) (3315:3315:3315))
        (PORT d[12] (2384:2384:2384) (2535:2535:2535))
        (PORT clk (1824:1824:1824) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3832:3832:3832) (3855:3855:3855))
        (PORT clk (1824:1824:1824) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (PORT d[0] (2802:2802:2802) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2682:2682:2682))
        (PORT clk (1860:1860:1860) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2370:2370:2370))
        (PORT d[1] (3003:3003:3003) (3202:3202:3202))
        (PORT d[2] (1980:1980:1980) (2172:2172:2172))
        (PORT d[3] (1862:1862:1862) (1993:1993:1993))
        (PORT d[4] (2734:2734:2734) (2933:2933:2933))
        (PORT d[5] (1901:1901:1901) (2055:2055:2055))
        (PORT d[6] (1882:1882:1882) (2029:2029:2029))
        (PORT d[7] (1827:1827:1827) (1956:1956:1956))
        (PORT d[8] (1860:1860:1860) (2003:2003:2003))
        (PORT d[9] (2339:2339:2339) (2530:2530:2530))
        (PORT d[10] (2453:2453:2453) (2620:2620:2620))
        (PORT d[11] (2285:2285:2285) (2483:2483:2483))
        (PORT d[12] (2856:2856:2856) (3075:3075:3075))
        (PORT clk (1857:1857:1857) (1888:1888:1888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1860:1860:1860) (1892:1892:1892))
        (PORT d[0] (2602:2602:2602) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1851:1851:1851))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1559:1559:1559))
        (PORT clk (1820:1820:1820) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1978:1978:1978))
        (PORT d[1] (1849:1849:1849) (1936:1936:1936))
        (PORT d[2] (2294:2294:2294) (2406:2406:2406))
        (PORT d[3] (2232:2232:2232) (2393:2393:2393))
        (PORT d[4] (2414:2414:2414) (2552:2552:2552))
        (PORT d[5] (2698:2698:2698) (2967:2967:2967))
        (PORT d[6] (2239:2239:2239) (2406:2406:2406))
        (PORT d[7] (2184:2184:2184) (2349:2349:2349))
        (PORT d[8] (2668:2668:2668) (2857:2857:2857))
        (PORT d[9] (2548:2548:2548) (2723:2723:2723))
        (PORT d[10] (2808:2808:2808) (3041:3041:3041))
        (PORT d[11] (1612:1612:1612) (1756:1756:1756))
        (PORT d[12] (2987:2987:2987) (3201:3201:3201))
        (PORT clk (1816:1816:1816) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3723:3723:3723))
        (PORT clk (1816:1816:1816) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1817:1817:1817))
        (PORT d[0] (3096:3096:3096) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1608:1608:1608))
        (PORT datab (1310:1310:1310) (1359:1359:1359))
        (PORT datad (833:833:833) (829:829:829))
        (IOPATH dataa combout (341:341:341) (320:320:320))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4786:4786:4786) (4957:4957:4957))
        (PORT clk (1872:1872:1872) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (2954:2954:2954))
        (PORT d[1] (1595:1595:1595) (1731:1731:1731))
        (PORT d[2] (1078:1078:1078) (1140:1140:1140))
        (PORT d[3] (3559:3559:3559) (3807:3807:3807))
        (PORT d[4] (3428:3428:3428) (3593:3593:3593))
        (PORT d[5] (1316:1316:1316) (1397:1397:1397))
        (PORT d[6] (1259:1259:1259) (1317:1317:1317))
        (PORT d[7] (2747:2747:2747) (2940:2940:2940))
        (PORT d[8] (2285:2285:2285) (2388:2388:2388))
        (PORT d[9] (3512:3512:3512) (3669:3669:3669))
        (PORT d[10] (2387:2387:2387) (2488:2488:2488))
        (PORT d[11] (2363:2363:2363) (2464:2464:2464))
        (PORT d[12] (1767:1767:1767) (1863:1863:1863))
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (PORT d[0] (1130:1130:1130) (1127:1127:1127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1862:1862:1862))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1221:1221:1221))
        (PORT clk (1832:1832:1832) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4396:4396:4396))
        (PORT d[1] (2595:2595:2595) (2658:2658:2658))
        (PORT d[2] (2062:2062:2062) (2172:2172:2172))
        (PORT d[3] (3275:3275:3275) (3387:3387:3387))
        (PORT d[4] (3741:3741:3741) (3908:3908:3908))
        (PORT d[5] (2202:2202:2202) (2403:2403:2403))
        (PORT d[6] (3762:3762:3762) (3907:3907:3907))
        (PORT d[7] (2481:2481:2481) (2685:2685:2685))
        (PORT d[8] (1744:1744:1744) (1817:1817:1817))
        (PORT d[9] (4011:4011:4011) (4184:4184:4184))
        (PORT d[10] (3443:3443:3443) (3735:3735:3735))
        (PORT d[11] (3423:3423:3423) (3704:3704:3704))
        (PORT d[12] (2740:2740:2740) (2932:2932:2932))
        (PORT clk (1828:1828:1828) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2595:2595:2595))
        (PORT clk (1828:1828:1828) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (PORT d[0] (1689:1689:1689) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2823:2823:2823))
        (PORT clk (1881:1881:1881) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1367:1367:1367))
        (PORT d[1] (764:764:764) (848:848:848))
        (PORT d[2] (1373:1373:1373) (1454:1454:1454))
        (PORT d[3] (1305:1305:1305) (1387:1387:1387))
        (PORT d[4] (3712:3712:3712) (3881:3881:3881))
        (PORT d[5] (943:943:943) (1009:1009:1009))
        (PORT d[6] (912:912:912) (965:965:965))
        (PORT d[7] (3085:3085:3085) (3303:3303:3303))
        (PORT d[8] (2587:2587:2587) (2711:2711:2711))
        (PORT d[9] (3343:3343:3343) (3641:3641:3641))
        (PORT d[10] (2376:2376:2376) (2452:2452:2452))
        (PORT d[11] (2707:2707:2707) (2814:2814:2814))
        (PORT d[12] (2067:2067:2067) (2146:2146:2146))
        (PORT clk (1878:1878:1878) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1911:1911:1911))
        (PORT d[0] (1130:1130:1130) (1108:1108:1108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1870:1870:1870))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1681:1681:1681))
        (PORT clk (1840:1840:1840) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (4000:4000:4000))
        (PORT d[1] (2010:2010:2010) (2066:2066:2066))
        (PORT d[2] (2398:2398:2398) (2509:2509:2509))
        (PORT d[3] (2864:2864:2864) (2991:2991:2991))
        (PORT d[4] (4072:4072:4072) (4254:4254:4254))
        (PORT d[5] (2499:2499:2499) (2729:2729:2729))
        (PORT d[6] (1430:1430:1430) (1488:1488:1488))
        (PORT d[7] (3517:3517:3517) (3645:3645:3645))
        (PORT d[8] (1980:1980:1980) (2059:2059:2059))
        (PORT d[9] (4297:4297:4297) (4455:4455:4455))
        (PORT d[10] (2962:2962:2962) (3079:3079:3079))
        (PORT d[11] (3745:3745:3745) (4046:4046:4046))
        (PORT d[12] (2993:2993:2993) (3198:3198:3198))
        (PORT clk (1836:1836:1836) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2182:2182:2182))
        (PORT clk (1836:1836:1836) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (PORT d[0] (2553:2553:2553) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1606:1606:1606))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1173:1173:1173) (1201:1201:1201))
        (PORT datad (1491:1491:1491) (1508:1508:1508))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1796:1796:1796))
        (PORT datab (2035:2035:2035) (1864:1864:1864))
        (PORT datac (174:174:174) (207:207:207))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (952:952:952))
        (PORT datad (1203:1203:1203) (1248:1248:1248))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2005:2005:2005) (2043:2043:2043))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (1677:1677:1677) (1749:1749:1749))
        (PORT datad (239:239:239) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2005:2005:2005) (2043:2043:2043))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1794:1794:1794))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (377:377:377) (444:444:444))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2005:2005:2005) (2043:2043:2043))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (556:556:556) (571:571:571))
        (PORT datac (1678:1678:1678) (1753:1753:1753))
        (PORT datad (239:239:239) (309:309:309))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2005:2005:2005) (2043:2043:2043))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (1677:1677:1677) (1748:1748:1748))
        (PORT datad (239:239:239) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2005:2005:2005) (2043:2043:2043))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3402:3402:3402))
        (PORT clk (1862:1862:1862) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (2030:2030:2030))
        (PORT d[1] (3043:3043:3043) (3281:3281:3281))
        (PORT d[2] (2370:2370:2370) (2578:2578:2578))
        (PORT d[3] (1315:1315:1315) (1418:1418:1418))
        (PORT d[4] (3281:3281:3281) (3498:3498:3498))
        (PORT d[5] (1266:1266:1266) (1387:1387:1387))
        (PORT d[6] (1291:1291:1291) (1412:1412:1412))
        (PORT d[7] (1240:1240:1240) (1342:1342:1342))
        (PORT d[8] (1240:1240:1240) (1347:1347:1347))
        (PORT d[9] (2065:2065:2065) (2253:2253:2253))
        (PORT d[10] (2716:2716:2716) (2900:2900:2900))
        (PORT d[11] (2912:2912:2912) (3126:3126:3126))
        (PORT d[12] (1537:1537:1537) (1650:1650:1650))
        (PORT clk (1859:1859:1859) (1890:1890:1890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (PORT d[0] (1678:1678:1678) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1853:1853:1853))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1102:1102:1102))
        (PORT clk (1822:1822:1822) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1608:1608:1608))
        (PORT d[1] (1340:1340:1340) (1445:1445:1445))
        (PORT d[2] (2917:2917:2917) (3033:3033:3033))
        (PORT d[3] (1290:1290:1290) (1399:1399:1399))
        (PORT d[4] (1559:1559:1559) (1613:1613:1613))
        (PORT d[5] (3010:3010:3010) (3306:3306:3306))
        (PORT d[6] (2521:2521:2521) (2695:2695:2695))
        (PORT d[7] (2470:2470:2470) (2654:2654:2654))
        (PORT d[8] (1046:1046:1046) (1148:1148:1148))
        (PORT d[9] (1282:1282:1282) (1374:1374:1374))
        (PORT d[10] (3124:3124:3124) (3396:3396:3396))
        (PORT d[11] (1112:1112:1112) (1240:1240:1240))
        (PORT d[12] (3318:3318:3318) (3536:3536:3536))
        (PORT clk (1818:1818:1818) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1470:1470:1470))
        (PORT clk (1818:1818:1818) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (PORT d[0] (1423:1423:1423) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2712:2712:2712))
        (PORT clk (1865:1865:1865) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2316:2316:2316))
        (PORT d[1] (2458:2458:2458) (2655:2655:2655))
        (PORT d[2] (2008:2008:2008) (2202:2202:2202))
        (PORT d[3] (1835:1835:1835) (1983:1983:1983))
        (PORT d[4] (3004:3004:3004) (3181:3181:3181))
        (PORT d[5] (1911:1911:1911) (2081:2081:2081))
        (PORT d[6] (1868:1868:1868) (2029:2029:2029))
        (PORT d[7] (1867:1867:1867) (2019:2019:2019))
        (PORT d[8] (1862:1862:1862) (1995:1995:1995))
        (PORT d[9] (2078:2078:2078) (2235:2235:2235))
        (PORT d[10] (2416:2416:2416) (2559:2559:2559))
        (PORT d[11] (2542:2542:2542) (2749:2749:2749))
        (PORT d[12] (2831:2831:2831) (3035:3035:3035))
        (PORT clk (1862:1862:1862) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (PORT d[0] (2320:2320:2320) (2389:2389:2389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1855:1855:1855))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1365:1365:1365))
        (PORT clk (1825:1825:1825) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (2008:2008:2008))
        (PORT d[1] (2125:2125:2125) (2213:2213:2213))
        (PORT d[2] (2013:2013:2013) (2129:2129:2129))
        (PORT d[3] (2199:2199:2199) (2341:2341:2341))
        (PORT d[4] (1862:1862:1862) (1973:1973:1973))
        (PORT d[5] (2413:2413:2413) (2664:2664:2664))
        (PORT d[6] (1951:1951:1951) (2093:2093:2093))
        (PORT d[7] (1904:1904:1904) (2054:2054:2054))
        (PORT d[8] (2344:2344:2344) (2542:2542:2542))
        (PORT d[9] (2535:2535:2535) (2693:2693:2693))
        (PORT d[10] (2798:2798:2798) (3010:3010:3010))
        (PORT d[11] (1613:1613:1613) (1764:1764:1764))
        (PORT d[12] (2720:2720:2720) (2907:2907:2907))
        (PORT clk (1821:1821:1821) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3425:3425:3425))
        (PORT clk (1821:1821:1821) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (PORT d[0] (3062:3062:3062) (3208:3208:3208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1822:1822:1822))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3122:3122:3122))
        (PORT clk (1857:1857:1857) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2396:2396:2396))
        (PORT d[1] (2735:2735:2735) (2937:2937:2937))
        (PORT d[2] (1717:1717:1717) (1916:1916:1916))
        (PORT d[3] (1616:1616:1616) (1744:1744:1744))
        (PORT d[4] (3006:3006:3006) (3203:3203:3203))
        (PORT d[5] (1626:1626:1626) (1778:1778:1778))
        (PORT d[6] (1593:1593:1593) (1736:1736:1736))
        (PORT d[7] (1539:1539:1539) (1664:1664:1664))
        (PORT d[8] (1551:1551:1551) (1685:1685:1685))
        (PORT d[9] (1726:1726:1726) (1884:1884:1884))
        (PORT d[10] (2432:2432:2432) (2597:2597:2597))
        (PORT d[11] (2264:2264:2264) (2459:2459:2459))
        (PORT d[12] (2847:2847:2847) (3055:3055:3055))
        (PORT clk (1854:1854:1854) (1885:1885:1885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1889:1889:1889))
        (PORT d[0] (2564:2564:2564) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1890:1890:1890))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1848:1848:1848))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1330:1330:1330))
        (PORT clk (1817:1817:1817) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1928:1928:1928))
        (PORT d[1] (1868:1868:1868) (1944:1944:1944))
        (PORT d[2] (2577:2577:2577) (2686:2686:2686))
        (PORT d[3] (1620:1620:1620) (1744:1744:1744))
        (PORT d[4] (1846:1846:1846) (1924:1924:1924))
        (PORT d[5] (2726:2726:2726) (3003:3003:3003))
        (PORT d[6] (2214:2214:2214) (2390:2390:2390))
        (PORT d[7] (2185:2185:2185) (2350:2350:2350))
        (PORT d[8] (2669:2669:2669) (2857:2857:2857))
        (PORT d[9] (2571:2571:2571) (2749:2749:2749))
        (PORT d[10] (2821:2821:2821) (3067:3067:3067))
        (PORT d[11] (1607:1607:1607) (1754:1754:1754))
        (PORT d[12] (2966:2966:2966) (3182:3182:3182))
        (PORT clk (1813:1813:1813) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1799:1799:1799))
        (PORT clk (1813:1813:1813) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1814:1814:1814))
        (PORT d[0] (2867:2867:2867) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1815:1815:1815))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1214:1214:1214))
        (PORT datab (744:744:744) (841:841:841))
        (PORT datac (832:832:832) (841:841:841))
        (PORT datad (1451:1451:1451) (1557:1557:1557))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2375:2375:2375))
        (PORT clk (1861:1861:1861) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1991:1991:1991))
        (PORT d[1] (3534:3534:3534) (3748:3748:3748))
        (PORT d[2] (2512:2512:2512) (2702:2702:2702))
        (PORT d[3] (1559:1559:1559) (1666:1666:1666))
        (PORT d[4] (3018:3018:3018) (3237:3237:3237))
        (PORT d[5] (1589:1589:1589) (1719:1719:1719))
        (PORT d[6] (1579:1579:1579) (1704:1704:1704))
        (PORT d[7] (1526:1526:1526) (1632:1632:1632))
        (PORT d[8] (1562:1562:1562) (1680:1680:1680))
        (PORT d[9] (2060:2060:2060) (2243:2243:2243))
        (PORT d[10] (2752:2752:2752) (2917:2917:2917))
        (PORT d[11] (2588:2588:2588) (2790:2790:2790))
        (PORT d[12] (3448:3448:3448) (3645:3645:3645))
        (PORT clk (1858:1858:1858) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (PORT d[0] (1910:1910:1910) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1852:1852:1852))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (714:714:714) (776:776:776))
        (PORT clk (1821:1821:1821) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1656:1656:1656))
        (PORT d[1] (1557:1557:1557) (1622:1622:1622))
        (PORT d[2] (2602:2602:2602) (2711:2711:2711))
        (PORT d[3] (1940:1940:1940) (2079:2079:2079))
        (PORT d[4] (1542:1542:1542) (1618:1618:1618))
        (PORT d[5] (1078:1078:1078) (1176:1176:1176))
        (PORT d[6] (2542:2542:2542) (2718:2718:2718))
        (PORT d[7] (2469:2469:2469) (2653:2653:2653))
        (PORT d[8] (2949:2949:2949) (3165:3165:3165))
        (PORT d[9] (1515:1515:1515) (1607:1607:1607))
        (PORT d[10] (3115:3115:3115) (3379:3379:3379))
        (PORT d[11] (1050:1050:1050) (1149:1149:1149))
        (PORT d[12] (3295:3295:3295) (3510:3510:3510))
        (PORT clk (1817:1817:1817) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1544:1544:1544))
        (PORT clk (1817:1817:1817) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (PORT d[0] (2016:2016:2016) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[10\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1099:1099:1099))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (544:544:544) (548:548:548))
        (PORT datad (1451:1451:1451) (1561:1561:1561))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (350:350:350))
        (PORT datac (1681:1681:1681) (1750:1750:1750))
        (PORT datad (174:174:174) (198:198:198))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1544:1544:1544))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2005:2005:2005) (2043:2043:2043))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (781:781:781))
        (PORT datab (1457:1457:1457) (1483:1483:1483))
        (PORT datac (1662:1662:1662) (1734:1734:1734))
        (PORT datad (660:660:660) (733:733:733))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[10\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1478:1478:1478))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1648:1648:1648) (1689:1689:1689))
        (PORT datad (670:670:670) (741:741:741))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2837:2837:2837))
        (PORT clk (1869:1869:1869) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3853:3853:3853))
        (PORT d[1] (3797:3797:3797) (3998:3998:3998))
        (PORT d[2] (2321:2321:2321) (2554:2554:2554))
        (PORT d[3] (1925:1925:1925) (2043:2043:2043))
        (PORT d[4] (2509:2509:2509) (2645:2645:2645))
        (PORT d[5] (1245:1245:1245) (1359:1359:1359))
        (PORT d[6] (2213:2213:2213) (2368:2368:2368))
        (PORT d[7] (2963:2963:2963) (3128:3128:3128))
        (PORT d[8] (1519:1519:1519) (1621:1621:1621))
        (PORT d[9] (3106:3106:3106) (3334:3334:3334))
        (PORT d[10] (1271:1271:1271) (1380:1380:1380))
        (PORT d[11] (3821:3821:3821) (4120:4120:4120))
        (PORT d[12] (1825:1825:1825) (1937:1937:1937))
        (PORT clk (1866:1866:1866) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1901:1901:1901))
        (PORT d[0] (2304:2304:2304) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1860:1860:1860))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2044:2044:2044))
        (PORT clk (1829:1829:1829) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1172:1172:1172))
        (PORT d[1] (1083:1083:1083) (1168:1168:1168))
        (PORT d[2] (1094:1094:1094) (1190:1190:1190))
        (PORT d[3] (2045:2045:2045) (2176:2176:2176))
        (PORT d[4] (1638:1638:1638) (1703:1703:1703))
        (PORT d[5] (3353:3353:3353) (3532:3532:3532))
        (PORT d[6] (3136:3136:3136) (3357:3357:3357))
        (PORT d[7] (771:771:771) (868:868:868))
        (PORT d[8] (769:769:769) (872:872:872))
        (PORT d[9] (2961:2961:2961) (3131:3131:3131))
        (PORT d[10] (741:741:741) (833:833:833))
        (PORT d[11] (993:993:993) (1067:1067:1067))
        (PORT d[12] (1012:1012:1012) (1086:1086:1086))
        (PORT clk (1825:1825:1825) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1164:1164:1164))
        (PORT clk (1825:1825:1825) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (PORT d[0] (2065:2065:2065) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1209:1209:1209))
        (PORT clk (1870:1870:1870) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2923:2923:2923))
        (PORT d[1] (1817:1817:1817) (1979:1979:1979))
        (PORT d[2] (2468:2468:2468) (2636:2636:2636))
        (PORT d[3] (2257:2257:2257) (2420:2420:2420))
        (PORT d[4] (1884:1884:1884) (2036:2036:2036))
        (PORT d[5] (1881:1881:1881) (2023:2023:2023))
        (PORT d[6] (2745:2745:2745) (2943:2943:2943))
        (PORT d[7] (2362:2362:2362) (2483:2483:2483))
        (PORT d[8] (1838:1838:1838) (1962:1962:1962))
        (PORT d[9] (2443:2443:2443) (2636:2636:2636))
        (PORT d[10] (2364:2364:2364) (2532:2532:2532))
        (PORT d[11] (2881:2881:2881) (3161:3161:3161))
        (PORT d[12] (2160:2160:2160) (2330:2330:2330))
        (PORT clk (1867:1867:1867) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1901:1901:1901))
        (PORT d[0] (1641:1641:1641) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1860:1860:1860))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1735:1735:1735))
        (PORT clk (1829:1829:1829) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2551:2551:2551))
        (PORT d[1] (2197:2197:2197) (2355:2355:2355))
        (PORT d[2] (2428:2428:2428) (2582:2582:2582))
        (PORT d[3] (1397:1397:1397) (1536:1536:1536))
        (PORT d[4] (2477:2477:2477) (2581:2581:2581))
        (PORT d[5] (3065:3065:3065) (3208:3208:3208))
        (PORT d[6] (2976:2976:2976) (3156:3156:3156))
        (PORT d[7] (2501:2501:2501) (2673:2673:2673))
        (PORT d[8] (1367:1367:1367) (1518:1518:1518))
        (PORT d[9] (2334:2334:2334) (2457:2457:2457))
        (PORT d[10] (3406:3406:3406) (3678:3678:3678))
        (PORT d[11] (3943:3943:3943) (4310:4310:4310))
        (PORT d[12] (3363:3363:3363) (3653:3653:3653))
        (PORT clk (1825:1825:1825) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1740:1740:1740))
        (PORT clk (1825:1825:1825) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1826:1826:1826))
        (PORT d[0] (3076:3076:3076) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2854:2854:2854))
        (PORT clk (1866:1866:1866) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3495:3495:3495))
        (PORT d[1] (1517:1517:1517) (1646:1646:1646))
        (PORT d[2] (2357:2357:2357) (2567:2567:2567))
        (PORT d[3] (1918:1918:1918) (2053:2053:2053))
        (PORT d[4] (2223:2223:2223) (2369:2369:2369))
        (PORT d[5] (1599:1599:1599) (1721:1721:1721))
        (PORT d[6] (1875:1875:1875) (2006:2006:2006))
        (PORT d[7] (2958:2958:2958) (3119:3119:3119))
        (PORT d[8] (1567:1567:1567) (1673:1673:1673))
        (PORT d[9] (3042:3042:3042) (3280:3280:3280))
        (PORT d[10] (3498:3498:3498) (3693:3693:3693))
        (PORT d[11] (3543:3543:3543) (3863:3863:3863))
        (PORT d[12] (2129:2129:2129) (2300:2300:2300))
        (PORT clk (1863:1863:1863) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1897:1897:1897))
        (PORT d[0] (2005:2005:2005) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1898:1898:1898))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1856:1856:1856))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (2026:2026:2026))
        (PORT clk (1825:1825:1825) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1168:1168:1168))
        (PORT d[1] (1352:1352:1352) (1432:1432:1432))
        (PORT d[2] (1484:1484:1484) (1567:1567:1567))
        (PORT d[3] (2033:2033:2033) (2185:2185:2185))
        (PORT d[4] (1886:1886:1886) (1967:1967:1967))
        (PORT d[5] (3375:3375:3375) (3555:3555:3555))
        (PORT d[6] (2980:2980:2980) (3188:3188:3188))
        (PORT d[7] (2154:2154:2154) (2321:2321:2321))
        (PORT d[8] (1068:1068:1068) (1164:1164:1164))
        (PORT d[9] (2949:2949:2949) (3103:3103:3103))
        (PORT d[10] (3745:3745:3745) (4051:4051:4051))
        (PORT d[11] (1287:1287:1287) (1365:1365:1365))
        (PORT d[12] (3996:3996:3996) (4279:4279:4279))
        (PORT clk (1821:1821:1821) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1161:1161:1161))
        (PORT clk (1821:1821:1821) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1822:1822:1822))
        (PORT d[0] (3410:3410:3410) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1178:1178:1178))
        (PORT datab (867:867:867) (882:882:882))
        (PORT datac (616:616:616) (698:698:698))
        (PORT datad (2034:2034:2034) (2137:2137:2137))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3165:3165:3165))
        (PORT clk (1861:1861:1861) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3532:3532:3532))
        (PORT d[1] (3553:3553:3553) (3757:3757:3757))
        (PORT d[2] (2033:2033:2033) (2247:2247:2247))
        (PORT d[3] (2241:2241:2241) (2384:2384:2384))
        (PORT d[4] (2391:2391:2391) (2572:2572:2572))
        (PORT d[5] (1894:1894:1894) (2021:2021:2021))
        (PORT d[6] (3022:3022:3022) (3241:3241:3241))
        (PORT d[7] (2665:2665:2665) (2808:2808:2808))
        (PORT d[8] (1825:1825:1825) (1931:1931:1931))
        (PORT d[9] (2744:2744:2744) (2962:2962:2962))
        (PORT d[10] (3235:3235:3235) (3458:3458:3458))
        (PORT d[11] (3530:3530:3530) (3833:3833:3833))
        (PORT d[12] (2143:2143:2143) (2309:2309:2309))
        (PORT clk (1858:1858:1858) (1889:1889:1889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1893:1893:1893))
        (PORT d[0] (3142:3142:3142) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1852:1852:1852))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1741:1741:1741))
        (PORT clk (1821:1821:1821) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2857:2857:2857))
        (PORT d[1] (2474:2474:2474) (2621:2621:2621))
        (PORT d[2] (1509:1509:1509) (1608:1608:1608))
        (PORT d[3] (1696:1696:1696) (1826:1826:1826))
        (PORT d[4] (1936:1936:1936) (2026:2026:2026))
        (PORT d[5] (3057:3057:3057) (3217:3217:3217))
        (PORT d[6] (2975:2975:2975) (3179:3179:3179))
        (PORT d[7] (2141:2141:2141) (2290:2290:2290))
        (PORT d[8] (1066:1066:1066) (1194:1194:1194))
        (PORT d[9] (2665:2665:2665) (2816:2816:2816))
        (PORT d[10] (3477:3477:3477) (3756:3756:3756))
        (PORT d[11] (1300:1300:1300) (1396:1396:1396))
        (PORT d[12] (3674:3674:3674) (3965:3965:3965))
        (PORT clk (1817:1817:1817) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1444:1444:1444))
        (PORT clk (1817:1817:1817) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1818:1818:1818))
        (PORT d[0] (4098:4098:4098) (4128:4128:4128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (993:993:993))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1137:1137:1137) (1144:1144:1144))
        (PORT datad (2036:2036:2036) (2135:2135:2135))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (3968:3968:3968))
        (PORT clk (1876:1876:1876) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2290:2290:2290))
        (PORT d[1] (1576:1576:1576) (1739:1739:1739))
        (PORT d[2] (3158:3158:3158) (3443:3443:3443))
        (PORT d[3] (2711:2711:2711) (2867:2867:2867))
        (PORT d[4] (2770:2770:2770) (2888:2888:2888))
        (PORT d[5] (1902:1902:1902) (2028:2028:2028))
        (PORT d[6] (1866:1866:1866) (1971:1971:1971))
        (PORT d[7] (3333:3333:3333) (3542:3542:3542))
        (PORT d[8] (2605:2605:2605) (2725:2725:2725))
        (PORT d[9] (2598:2598:2598) (2732:2732:2732))
        (PORT d[10] (2372:2372:2372) (2533:2533:2533))
        (PORT d[11] (4206:4206:4206) (4627:4627:4627))
        (PORT d[12] (2176:2176:2176) (2352:2352:2352))
        (PORT clk (1873:1873:1873) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1907:1907:1907))
        (PORT d[0] (1653:1653:1653) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1866:1866:1866))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2201:2201:2201))
        (PORT clk (1835:1835:1835) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3098:3098:3098))
        (PORT d[1] (3060:3060:3060) (3147:3147:3147))
        (PORT d[2] (2390:2390:2390) (2509:2509:2509))
        (PORT d[3] (2177:2177:2177) (2278:2278:2278))
        (PORT d[4] (3052:3052:3052) (3164:3164:3164))
        (PORT d[5] (2246:2246:2246) (2417:2417:2417))
        (PORT d[6] (2890:2890:2890) (2997:2997:2997))
        (PORT d[7] (3482:3482:3482) (3554:3554:3554))
        (PORT d[8] (1881:1881:1881) (2033:2033:2033))
        (PORT d[9] (3043:3043:3043) (3149:3149:3149))
        (PORT d[10] (2806:2806:2806) (3047:3047:3047))
        (PORT d[11] (3354:3354:3354) (3546:3546:3546))
        (PORT d[12] (2383:2383:2383) (2540:2540:2540))
        (PORT clk (1831:1831:1831) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3546:3546:3546))
        (PORT clk (1831:1831:1831) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1832:1832:1832))
        (PORT d[0] (2548:2548:2548) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1698:1698:1698))
        (PORT clk (1874:1874:1874) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1486:1486:1486))
        (PORT d[1] (1913:1913:1913) (2042:2042:2042))
        (PORT d[2] (1343:1343:1343) (1456:1456:1456))
        (PORT d[3] (4732:4732:4732) (4951:4951:4951))
        (PORT d[4] (1520:1520:1520) (1632:1632:1632))
        (PORT d[5] (1583:1583:1583) (1660:1660:1660))
        (PORT d[6] (4272:4272:4272) (4474:4474:4474))
        (PORT d[7] (2948:2948:2948) (3111:3111:3111))
        (PORT d[8] (3169:3169:3169) (3315:3315:3315))
        (PORT d[9] (2773:2773:2773) (3049:3049:3049))
        (PORT d[10] (1446:1446:1446) (1520:1520:1520))
        (PORT d[11] (4130:4130:4130) (4541:4541:4541))
        (PORT d[12] (4498:4498:4498) (4673:4673:4673))
        (PORT clk (1871:1871:1871) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1906:1906:1906))
        (PORT d[0] (3310:3310:3310) (3370:3370:3370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1865:1865:1865))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (773:773:773) (836:836:836))
        (PORT clk (1834:1834:1834) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3596:3596:3596))
        (PORT d[1] (1797:1797:1797) (1899:1899:1899))
        (PORT d[2] (3218:3218:3218) (3388:3388:3388))
        (PORT d[3] (2194:2194:2194) (2281:2281:2281))
        (PORT d[4] (1707:1707:1707) (1759:1759:1759))
        (PORT d[5] (3051:3051:3051) (3314:3314:3314))
        (PORT d[6] (2041:2041:2041) (2094:2094:2094))
        (PORT d[7] (2904:2904:2904) (3007:3007:3007))
        (PORT d[8] (2015:2015:2015) (2105:2105:2105))
        (PORT d[9] (3169:3169:3169) (3328:3328:3328))
        (PORT d[10] (2353:2353:2353) (2455:2455:2455))
        (PORT d[11] (3922:3922:3922) (4242:4242:4242))
        (PORT d[12] (2095:2095:2095) (2189:2189:2189))
        (PORT clk (1830:1830:1830) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3451:3451:3451))
        (PORT clk (1830:1830:1830) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (PORT d[0] (2277:2277:2277) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1447:1447:1447))
        (PORT datab (1597:1597:1597) (1673:1673:1673))
        (PORT datac (1517:1517:1517) (1626:1626:1626))
        (PORT datad (632:632:632) (641:641:641))
        (IOPATH dataa combout (341:341:341) (320:320:320))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4478:4478:4478) (4621:4621:4621))
        (PORT clk (1867:1867:1867) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2623:2623:2623))
        (PORT d[1] (1300:1300:1300) (1434:1434:1434))
        (PORT d[2] (2420:2420:2420) (2676:2676:2676))
        (PORT d[3] (3278:3278:3278) (3503:3503:3503))
        (PORT d[4] (3131:3131:3131) (3274:3274:3274))
        (PORT d[5] (1607:1607:1607) (1712:1712:1712))
        (PORT d[6] (1561:1561:1561) (1643:1643:1643))
        (PORT d[7] (3362:3362:3362) (3593:3593:3593))
        (PORT d[8] (1980:1980:1980) (2049:2049:2049))
        (PORT d[9] (3210:3210:3210) (3347:3347:3347))
        (PORT d[10] (2953:2953:2953) (3154:3154:3154))
        (PORT d[11] (4199:4199:4199) (4659:4659:4659))
        (PORT d[12] (3862:3862:3862) (4059:4059:4059))
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
        (PORT d[0] (3006:3006:3006) (3151:3151:3151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1858:1858:1858))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1964:1964:1964))
        (PORT clk (1827:1827:1827) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (4071:4071:4071))
        (PORT d[1] (1992:1992:1992) (2054:2054:2054))
        (PORT d[2] (2360:2360:2360) (2474:2474:2474))
        (PORT d[3] (1915:1915:1915) (1996:1996:1996))
        (PORT d[4] (3438:3438:3438) (3584:3584:3584))
        (PORT d[5] (1901:1901:1901) (2079:2079:2079))
        (PORT d[6] (3687:3687:3687) (3820:3820:3820))
        (PORT d[7] (2486:2486:2486) (2669:2669:2669))
        (PORT d[8] (1844:1844:1844) (1978:1978:1978))
        (PORT d[9] (3730:3730:3730) (3880:3880:3880))
        (PORT d[10] (3132:3132:3132) (3400:3400:3400))
        (PORT d[11] (3086:3086:3086) (3355:3355:3355))
        (PORT d[12] (2440:2440:2440) (2604:2604:2604))
        (PORT clk (1823:1823:1823) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3360:3360:3360))
        (PORT clk (1823:1823:1823) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1824:1824:1824))
        (PORT d[0] (1893:1893:1893) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2526:2526:2526))
        (PORT clk (1873:1873:1873) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2986:2986:2986))
        (PORT d[1] (1031:1031:1031) (1108:1108:1108))
        (PORT d[2] (1040:1040:1040) (1114:1114:1114))
        (PORT d[3] (1339:1339:1339) (1400:1400:1400))
        (PORT d[4] (3700:3700:3700) (3886:3886:3886))
        (PORT d[5] (1539:1539:1539) (1630:1630:1630))
        (PORT d[6] (1265:1265:1265) (1335:1335:1335))
        (PORT d[7] (3051:3051:3051) (3260:3260:3260))
        (PORT d[8] (2290:2290:2290) (2400:2400:2400))
        (PORT d[9] (3374:3374:3374) (3695:3695:3695))
        (PORT d[10] (2095:2095:2095) (2222:2222:2222))
        (PORT d[11] (2694:2694:2694) (2819:2819:2819))
        (PORT d[12] (1778:1778:1778) (1855:1855:1855))
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (PORT d[0] (827:827:827) (828:828:828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1863:1863:1863))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1449:1449:1449))
        (PORT clk (1832:1832:1832) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3712:3712:3712))
        (PORT d[1] (1987:1987:1987) (2023:2023:2023))
        (PORT d[2] (2053:2053:2053) (2142:2142:2142))
        (PORT d[3] (2849:2849:2849) (2980:2980:2980))
        (PORT d[4] (1501:1501:1501) (1575:1575:1575))
        (PORT d[5] (2872:2872:2872) (3065:3065:3065))
        (PORT d[6] (3766:3766:3766) (3915:3915:3915))
        (PORT d[7] (3521:3521:3521) (3649:3649:3649))
        (PORT d[8] (2166:2166:2166) (2318:2318:2318))
        (PORT d[9] (4017:4017:4017) (4165:4165:4165))
        (PORT d[10] (3727:3727:3727) (4015:4015:4015))
        (PORT d[11] (3714:3714:3714) (3991:3991:3991))
        (PORT d[12] (1686:1686:1686) (1750:1750:1750))
        (PORT clk (1828:1828:1828) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2573:2573:2573))
        (PORT clk (1828:1828:1828) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (PORT d[0] (1936:1936:1936) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1454:1454:1454))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1789:1789:1789) (1834:1834:1834))
        (PORT datad (1216:1216:1216) (1245:1245:1245))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2254:2254:2254))
        (PORT clk (1872:1872:1872) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1955:1955:1955))
        (PORT d[1] (1594:1594:1594) (1719:1719:1719))
        (PORT d[2] (1324:1324:1324) (1424:1424:1424))
        (PORT d[3] (4402:4402:4402) (4615:4615:4615))
        (PORT d[4] (1283:1283:1283) (1399:1399:1399))
        (PORT d[5] (1557:1557:1557) (1641:1641:1641))
        (PORT d[6] (4269:4269:4269) (4453:4453:4453))
        (PORT d[7] (2720:2720:2720) (2891:2891:2891))
        (PORT d[8] (3168:3168:3168) (3314:3314:3314))
        (PORT d[9] (2767:2767:2767) (3036:3036:3036))
        (PORT d[10] (2079:2079:2079) (2212:2212:2212))
        (PORT d[11] (4133:4133:4133) (4534:4534:4534))
        (PORT d[12] (3937:3937:3937) (4092:4092:4092))
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (PORT d[0] (3059:3059:3059) (3119:3119:3119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1862:1862:1862))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1104:1104:1104))
        (PORT clk (1832:1832:1832) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (3072:3072:3072))
        (PORT d[1] (1830:1830:1830) (1917:1917:1917))
        (PORT d[2] (3196:3196:3196) (3340:3340:3340))
        (PORT d[3] (2202:2202:2202) (2295:2295:2295))
        (PORT d[4] (1690:1690:1690) (1760:1760:1760))
        (PORT d[5] (1722:1722:1722) (1794:1794:1794))
        (PORT d[6] (2352:2352:2352) (2467:2467:2467))
        (PORT d[7] (2904:2904:2904) (3006:3006:3006))
        (PORT d[8] (2047:2047:2047) (2138:2138:2138))
        (PORT d[9] (3204:3204:3204) (3389:3389:3389))
        (PORT d[10] (2323:2323:2323) (2416:2416:2416))
        (PORT d[11] (3905:3905:3905) (4240:4240:4240))
        (PORT d[12] (2029:2029:2029) (2109:2109:2109))
        (PORT clk (1828:1828:1828) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3174:3174:3174))
        (PORT clk (1828:1828:1828) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (PORT d[0] (2288:2288:2288) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1900:1900:1900))
        (PORT clk (1884:1884:1884) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2113:2113:2113))
        (PORT d[1] (2817:2817:2817) (2975:2975:2975))
        (PORT d[2] (1883:1883:1883) (2026:2026:2026))
        (PORT d[3] (4052:4052:4052) (4218:4218:4218))
        (PORT d[4] (2124:2124:2124) (2286:2286:2286))
        (PORT d[5] (2164:2164:2164) (2275:2275:2275))
        (PORT d[6] (3673:3673:3673) (3833:3833:3833))
        (PORT d[7] (2972:2972:2972) (3139:3139:3139))
        (PORT d[8] (2586:2586:2586) (2714:2714:2714))
        (PORT d[9] (2419:2419:2419) (2641:2641:2641))
        (PORT d[10] (2325:2325:2325) (2445:2445:2445))
        (PORT d[11] (3530:3530:3530) (3886:3886:3886))
        (PORT d[12] (3118:3118:3118) (3249:3249:3249))
        (PORT clk (1881:1881:1881) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1913:1913:1913))
        (PORT d[0] (2282:2282:2282) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1872:1872:1872))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1351:1351:1351))
        (PORT clk (1844:1844:1844) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2724:2724:2724))
        (PORT d[1] (2403:2403:2403) (2527:2527:2527))
        (PORT d[2] (2616:2616:2616) (2742:2742:2742))
        (PORT d[3] (2176:2176:2176) (2279:2279:2279))
        (PORT d[4] (2284:2284:2284) (2368:2368:2368))
        (PORT d[5] (2790:2790:2790) (2895:2895:2895))
        (PORT d[6] (2338:2338:2338) (2469:2469:2469))
        (PORT d[7] (2252:2252:2252) (2343:2343:2343))
        (PORT d[8] (2613:2613:2613) (2724:2724:2724))
        (PORT d[9] (2555:2555:2555) (2706:2706:2706))
        (PORT d[10] (2666:2666:2666) (2787:2787:2787))
        (PORT d[11] (3830:3830:3830) (4115:4115:4115))
        (PORT d[12] (2711:2711:2711) (2828:2828:2828))
        (PORT clk (1840:1840:1840) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3011:3011:3011))
        (PORT clk (1840:1840:1840) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1838:1838:1838))
        (PORT d[0] (3096:3096:3096) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1453:1453:1453))
        (PORT datab (904:904:904) (924:924:924))
        (PORT datac (1517:1517:1517) (1628:1628:1628))
        (PORT datad (1222:1222:1222) (1274:1274:1274))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2201:2201:2201))
        (PORT clk (1879:1879:1879) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1131:1131:1131))
        (PORT d[1] (1041:1041:1041) (1126:1126:1126))
        (PORT d[2] (1024:1024:1024) (1100:1100:1100))
        (PORT d[3] (4701:4701:4701) (4933:4933:4933))
        (PORT d[4] (979:979:979) (1066:1066:1066))
        (PORT d[5] (1283:1283:1283) (1353:1353:1353))
        (PORT d[6] (1286:1286:1286) (1359:1359:1359))
        (PORT d[7] (3050:3050:3050) (3244:3244:3244))
        (PORT d[8] (2867:2867:2867) (2994:2994:2994))
        (PORT d[9] (3053:3053:3053) (3344:3344:3344))
        (PORT d[10] (1784:1784:1784) (1885:1885:1885))
        (PORT d[11] (4420:4420:4420) (4850:4850:4850))
        (PORT d[12] (4531:4531:4531) (4694:4694:4694))
        (PORT clk (1876:1876:1876) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1910:1910:1910))
        (PORT d[0] (835:835:835) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1869:1869:1869))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1073:1073:1073))
        (PORT clk (1839:1839:1839) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3645:3645:3645))
        (PORT d[1] (1478:1478:1478) (1555:1555:1555))
        (PORT d[2] (2388:2388:2388) (2508:2508:2508))
        (PORT d[3] (2523:2523:2523) (2623:2623:2623))
        (PORT d[4] (1483:1483:1483) (1548:1548:1548))
        (PORT d[5] (2775:2775:2775) (3023:3023:3023))
        (PORT d[6] (1746:1746:1746) (1803:1803:1803))
        (PORT d[7] (3192:3192:3192) (3322:3322:3322))
        (PORT d[8] (1747:1747:1747) (1852:1852:1852))
        (PORT d[9] (4331:4331:4331) (4504:4504:4504))
        (PORT d[10] (2649:2649:2649) (2773:2773:2773))
        (PORT d[11] (4273:4273:4273) (4595:4595:4595))
        (PORT d[12] (1729:1729:1729) (1801:1801:1801))
        (PORT clk (1835:1835:1835) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2160:2160:2160))
        (PORT clk (1835:1835:1835) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (PORT d[0] (2257:2257:2257) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1683:1683:1683))
        (PORT clk (1876:1876:1876) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1446:1446:1446))
        (PORT d[1] (1912:1912:1912) (2008:2008:2008))
        (PORT d[2] (1333:1333:1333) (1433:1433:1433))
        (PORT d[3] (4966:4966:4966) (5200:5200:5200))
        (PORT d[4] (1267:1267:1267) (1364:1364:1364))
        (PORT d[5] (1505:1505:1505) (1582:1582:1582))
        (PORT d[6] (1554:1554:1554) (1622:1622:1622))
        (PORT d[7] (2732:2732:2732) (2914:2914:2914))
        (PORT d[8] (3156:3156:3156) (3302:3302:3302))
        (PORT d[9] (2774:2774:2774) (3050:3050:3050))
        (PORT d[10] (1747:1747:1747) (1825:1825:1825))
        (PORT d[11] (4131:4131:4131) (4542:4542:4542))
        (PORT d[12] (4502:4502:4502) (4681:4681:4681))
        (PORT clk (1873:1873:1873) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1907:1907:1907))
        (PORT d[0] (1347:1347:1347) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1866:1866:1866))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1337:1337:1337))
        (PORT clk (1836:1836:1836) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3629:3629:3629))
        (PORT d[1] (1484:1484:1484) (1566:1566:1566))
        (PORT d[2] (3498:3498:3498) (3683:3683:3683))
        (PORT d[3] (2195:2195:2195) (2282:2282:2282))
        (PORT d[4] (1466:1466:1466) (1532:1532:1532))
        (PORT d[5] (3394:3394:3394) (3544:3544:3544))
        (PORT d[6] (2360:2360:2360) (2490:2490:2490))
        (PORT d[7] (2871:2871:2871) (2996:2996:2996))
        (PORT d[8] (1761:1761:1761) (1850:1850:1850))
        (PORT d[9] (3148:3148:3148) (3324:3324:3324))
        (PORT d[10] (2327:2327:2327) (2424:2424:2424))
        (PORT d[11] (3923:3923:3923) (4243:4243:4243))
        (PORT d[12] (1738:1738:1738) (1802:1802:1802))
        (PORT clk (1832:1832:1832) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2691:2691:2691))
        (PORT clk (1832:1832:1832) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1832:1832:1832))
        (PORT d[0] (2533:2533:2533) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1669:1669:1669))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (903:903:903) (937:937:937))
        (PORT datad (880:880:880) (888:888:888))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3092:3092:3092))
        (PORT clk (1878:1878:1878) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2002:2002:2002))
        (PORT d[1] (1905:1905:1905) (2012:2012:2012))
        (PORT d[2] (1020:1020:1020) (1122:1122:1122))
        (PORT d[3] (4700:4700:4700) (4932:4932:4932))
        (PORT d[4] (1222:1222:1222) (1289:1289:1289))
        (PORT d[5] (1203:1203:1203) (1260:1260:1260))
        (PORT d[6] (1260:1260:1260) (1328:1328:1328))
        (PORT d[7] (3000:3000:3000) (3186:3186:3186))
        (PORT d[8] (3164:3164:3164) (3303:3303:3303))
        (PORT d[9] (3044:3044:3044) (3323:3323:3323))
        (PORT d[10] (2070:2070:2070) (2159:2159:2159))
        (PORT d[11] (4390:4390:4390) (4813:4813:4813))
        (PORT d[12] (4529:4529:4529) (4713:4713:4713))
        (PORT clk (1875:1875:1875) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1910:1910:1910))
        (PORT d[0] (814:814:814) (811:811:811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1869:1869:1869))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1173:1173:1173))
        (PORT clk (1838:1838:1838) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3666:3666:3666))
        (PORT d[1] (1505:1505:1505) (1591:1591:1591))
        (PORT d[2] (3223:3223:3223) (3397:3397:3397))
        (PORT d[3] (2532:2532:2532) (2653:2653:2653))
        (PORT d[4] (1465:1465:1465) (1531:1531:1531))
        (PORT d[5] (2803:2803:2803) (3056:3056:3056))
        (PORT d[6] (2387:2387:2387) (2523:2523:2523))
        (PORT d[7] (3208:3208:3208) (3359:3359:3359))
        (PORT d[8] (1733:1733:1733) (1818:1818:1818))
        (PORT d[9] (3457:3457:3457) (3611:3611:3611))
        (PORT d[10] (2667:2667:2667) (2788:2788:2788))
        (PORT d[11] (4239:4239:4239) (4578:4578:4578))
        (PORT d[12] (1764:1764:1764) (1833:1833:1833))
        (PORT clk (1834:1834:1834) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1908:1908:1908))
        (PORT clk (1834:1834:1834) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1834:1834:1834))
        (PORT d[0] (2195:2195:2195) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2171:2171:2171))
        (PORT clk (1885:1885:1885) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2519:2519:2519))
        (PORT d[1] (1851:1851:1851) (2018:2018:2018))
        (PORT d[2] (1919:1919:1919) (2063:2063:2063))
        (PORT d[3] (3785:3785:3785) (3952:3952:3952))
        (PORT d[4] (1890:1890:1890) (2056:2056:2056))
        (PORT d[5] (2139:2139:2139) (2271:2271:2271))
        (PORT d[6] (3686:3686:3686) (3835:3835:3835))
        (PORT d[7] (2680:2680:2680) (2846:2846:2846))
        (PORT d[8] (2550:2550:2550) (2655:2655:2655))
        (PORT d[9] (2426:2426:2426) (2650:2650:2650))
        (PORT d[10] (2311:2311:2311) (2431:2431:2431))
        (PORT d[11] (3837:3837:3837) (4168:4168:4168))
        (PORT d[12] (3176:3176:3176) (3291:3291:3291))
        (PORT clk (1882:1882:1882) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1914:1914:1914))
        (PORT d[0] (2238:2238:2238) (2332:2332:2332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1873:1873:1873))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1970:1970:1970))
        (PORT clk (1844:1844:1844) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2436:2436:2436))
        (PORT d[1] (2428:2428:2428) (2557:2557:2557))
        (PORT d[2] (2594:2594:2594) (2694:2694:2694))
        (PORT d[3] (2220:2220:2220) (2320:2320:2320))
        (PORT d[4] (2267:2267:2267) (2355:2355:2355))
        (PORT d[5] (2270:2270:2270) (2396:2396:2396))
        (PORT d[6] (2616:2616:2616) (2745:2745:2745))
        (PORT d[7] (2244:2244:2244) (2321:2321:2321))
        (PORT d[8] (2909:2909:2909) (3014:3014:3014))
        (PORT d[9] (2759:2759:2759) (2855:2855:2855))
        (PORT d[10] (2633:2633:2633) (2746:2746:2746))
        (PORT d[11] (3252:3252:3252) (3541:3541:3541))
        (PORT d[12] (2688:2688:2688) (2804:2804:2804))
        (PORT clk (1840:1840:1840) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3042:3042:3042))
        (PORT clk (1840:1840:1840) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1839:1839:1839))
        (PORT d[0] (3122:3122:3122) (3150:3150:3150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2259:2259:2259))
        (PORT clk (1870:1870:1870) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1721:1721:1721))
        (PORT d[1] (1568:1568:1568) (1686:1686:1686))
        (PORT d[2] (1320:1320:1320) (1446:1446:1446))
        (PORT d[3] (4397:4397:4397) (4606:4606:4606))
        (PORT d[4] (1522:1522:1522) (1636:1636:1636))
        (PORT d[5] (1523:1523:1523) (1627:1627:1627))
        (PORT d[6] (4014:4014:4014) (4206:4206:4206))
        (PORT d[7] (3273:3273:3273) (3474:3474:3474))
        (PORT d[8] (2888:2888:2888) (3023:3023:3023))
        (PORT d[9] (2736:2736:2736) (2991:2991:2991))
        (PORT d[10] (2061:2061:2061) (2182:2182:2182))
        (PORT d[11] (3845:3845:3845) (4231:4231:4231))
        (PORT d[12] (3936:3936:3936) (4091:4091:4091))
        (PORT clk (1867:1867:1867) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1902:1902:1902))
        (PORT d[0] (1099:1099:1099) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1861:1861:1861))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2767:2767:2767))
        (PORT clk (1830:1830:1830) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3361:3361:3361))
        (PORT d[1] (1809:1809:1809) (1899:1899:1899))
        (PORT d[2] (2923:2923:2923) (3077:3077:3077))
        (PORT d[3] (2171:2171:2171) (2248:2248:2248))
        (PORT d[4] (1703:1703:1703) (1778:1778:1778))
        (PORT d[5] (3146:3146:3146) (3295:3295:3295))
        (PORT d[6] (2637:2637:2637) (2765:2765:2765))
        (PORT d[7] (2921:2921:2921) (3047:3047:3047))
        (PORT d[8] (2027:2027:2027) (2135:2135:2135))
        (PORT d[9] (3168:3168:3168) (3331:3331:3331))
        (PORT d[10] (2314:2314:2314) (2393:2393:2393))
        (PORT d[11] (3896:3896:3896) (4214:4214:4214))
        (PORT d[12] (2058:2058:2058) (2129:2129:2129))
        (PORT clk (1826:1826:1826) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2435:2435:2435))
        (PORT clk (1826:1826:1826) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1826:1826:1826))
        (PORT d[0] (2547:2547:2547) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2236:2236:2236))
        (PORT clk (1880:1880:1880) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2571:2571:2571))
        (PORT d[1] (2808:2808:2808) (2943:2943:2943))
        (PORT d[2] (1628:1628:1628) (1775:1775:1775))
        (PORT d[3] (3807:3807:3807) (3974:3974:3974))
        (PORT d[4] (1827:1827:1827) (1949:1949:1949))
        (PORT d[5] (2422:2422:2422) (2535:2535:2535))
        (PORT d[6] (3705:3705:3705) (3875:3875:3875))
        (PORT d[7] (2985:2985:2985) (3170:3170:3170))
        (PORT d[8] (2600:2600:2600) (2710:2710:2710))
        (PORT d[9] (2432:2432:2432) (2663:2663:2663))
        (PORT d[10] (2303:2303:2303) (2421:2421:2421))
        (PORT d[11] (3563:3563:3563) (3929:3929:3929))
        (PORT d[12] (3599:3599:3599) (3730:3730:3730))
        (PORT clk (1877:1877:1877) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (PORT d[0] (2694:2694:2694) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1870:1870:1870))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2474:2474:2474))
        (PORT clk (1840:1840:1840) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2151:2151:2151))
        (PORT d[1] (2112:2112:2112) (2220:2220:2220))
        (PORT d[2] (2623:2623:2623) (2755:2755:2755))
        (PORT d[3] (1931:1931:1931) (2043:2043:2043))
        (PORT d[4] (1999:1999:1999) (2096:2096:2096))
        (PORT d[5] (2868:2868:2868) (2999:2999:2999))
        (PORT d[6] (2315:2315:2315) (2439:2439:2439))
        (PORT d[7] (2257:2257:2257) (2352:2352:2352))
        (PORT d[8] (2367:2367:2367) (2486:2486:2486))
        (PORT d[9] (2770:2770:2770) (2889:2889:2889))
        (PORT d[10] (2843:2843:2843) (2939:2939:2939))
        (PORT d[11] (3277:3277:3277) (3572:3572:3572))
        (PORT d[12] (2363:2363:2363) (2457:2457:2457))
        (PORT clk (1836:1836:1836) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2877:2877:2877))
        (PORT clk (1836:1836:1836) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (PORT d[0] (2595:2595:2595) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1424:1424:1424))
        (PORT datab (651:651:651) (732:732:732))
        (PORT datac (1549:1549:1549) (1639:1639:1639))
        (PORT datad (2035:2035:2035) (2137:2137:2137))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1367:1367:1367))
        (PORT datab (652:652:652) (732:732:732))
        (PORT datac (1976:1976:1976) (2069:2069:2069))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1832:1832:1832))
        (PORT clk (1872:1872:1872) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2402:2402:2402))
        (PORT d[1] (1568:1568:1568) (1706:1706:1706))
        (PORT d[2] (2697:2697:2697) (2924:2924:2924))
        (PORT d[3] (1626:1626:1626) (1727:1727:1727))
        (PORT d[4] (2516:2516:2516) (2681:2681:2681))
        (PORT d[5] (1258:1258:1258) (1358:1358:1358))
        (PORT d[6] (1569:1569:1569) (1644:1644:1644))
        (PORT d[7] (1826:1826:1826) (1885:1885:1885))
        (PORT d[8] (1203:1203:1203) (1284:1284:1284))
        (PORT d[9] (3373:3373:3373) (3596:3596:3596))
        (PORT d[10] (3848:3848:3848) (4062:4062:4062))
        (PORT d[11] (3214:3214:3214) (3467:3467:3467))
        (PORT d[12] (1878:1878:1878) (2009:2009:2009))
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (PORT d[0] (1439:1439:1439) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1862:1862:1862))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1097:1097:1097))
        (PORT clk (1841:1841:1841) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1159:1159:1159))
        (PORT d[1] (776:776:776) (856:856:856))
        (PORT d[2] (728:728:728) (794:794:794))
        (PORT d[3] (740:740:740) (825:825:825))
        (PORT d[4] (750:750:750) (803:803:803))
        (PORT d[5] (731:731:731) (790:790:790))
        (PORT d[6] (3150:3150:3150) (3358:3358:3358))
        (PORT d[7] (2443:2443:2443) (2626:2626:2626))
        (PORT d[8] (933:933:933) (995:995:995))
        (PORT d[9] (1917:1917:1917) (2074:2074:2074))
        (PORT d[10] (3434:3434:3434) (3728:3728:3728))
        (PORT d[11] (1193:1193:1193) (1256:1256:1256))
        (PORT d[12] (740:740:740) (795:795:795))
        (PORT clk (1837:1837:1837) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1165:1165:1165))
        (PORT clk (1837:1837:1837) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1840:1840:1840))
        (PORT d[0] (1994:1994:1994) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (5228:5228:5228))
        (PORT clk (1873:1873:1873) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2985:2985:2985))
        (PORT d[1] (1312:1312:1312) (1389:1389:1389))
        (PORT d[2] (1049:1049:1049) (1152:1152:1152))
        (PORT d[3] (1030:1030:1030) (1094:1094:1094))
        (PORT d[4] (923:923:923) (983:983:983))
        (PORT d[5] (1542:1542:1542) (1644:1644:1644))
        (PORT d[6] (1245:1245:1245) (1326:1326:1326))
        (PORT d[7] (3072:3072:3072) (3268:3268:3268))
        (PORT d[8] (2317:2317:2317) (2430:2430:2430))
        (PORT d[9] (3562:3562:3562) (3726:3726:3726))
        (PORT d[10] (2123:2123:2123) (2254:2254:2254))
        (PORT d[11] (2685:2685:2685) (2789:2789:2789))
        (PORT d[12] (1207:1207:1207) (1297:1297:1297))
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (PORT d[0] (840:840:840) (808:808:808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1863:1863:1863))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1829:1829:1829))
        (PORT clk (1832:1832:1832) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4377:4377:4377))
        (PORT d[1] (1731:1731:1731) (1794:1794:1794))
        (PORT d[2] (2074:2074:2074) (2165:2165:2165))
        (PORT d[3] (2850:2850:2850) (2981:2981:2981))
        (PORT d[4] (1511:1511:1511) (1565:1565:1565))
        (PORT d[5] (2465:2465:2465) (2684:2684:2684))
        (PORT d[6] (3792:3792:3792) (3945:3945:3945))
        (PORT d[7] (2459:2459:2459) (2661:2661:2661))
        (PORT d[8] (2159:2159:2159) (2310:2310:2310))
        (PORT d[9] (3967:3967:3967) (4109:4109:4109))
        (PORT d[10] (2916:2916:2916) (3055:3055:3055))
        (PORT d[11] (2906:2906:2906) (3153:3153:3153))
        (PORT d[12] (3022:3022:3022) (3208:3208:3208))
        (PORT clk (1828:1828:1828) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2597:2597:2597))
        (PORT clk (1828:1828:1828) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1828:1828:1828))
        (PORT d[0] (2035:2035:2035) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (687:687:687))
        (PORT datab (652:652:652) (731:731:731))
        (PORT datac (1641:1641:1641) (1690:1690:1690))
        (PORT datad (2034:2034:2034) (2131:2131:2131))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2566:2566:2566))
        (PORT clk (1872:1872:1872) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2375:2375:2375))
        (PORT d[1] (1567:1567:1567) (1705:1705:1705))
        (PORT d[2] (2674:2674:2674) (2899:2899:2899))
        (PORT d[3] (1589:1589:1589) (1686:1686:1686))
        (PORT d[4] (2838:2838:2838) (3006:3006:3006))
        (PORT d[5] (996:996:996) (1092:1092:1092))
        (PORT d[6] (1006:1006:1006) (1090:1090:1090))
        (PORT d[7] (957:957:957) (1032:1032:1032))
        (PORT d[8] (949:949:949) (1028:1028:1028))
        (PORT d[9] (1678:1678:1678) (1791:1791:1791))
        (PORT d[10] (1514:1514:1514) (1645:1645:1645))
        (PORT d[11] (3234:3234:3234) (3482:3482:3482))
        (PORT d[12] (2753:2753:2753) (2929:2929:2929))
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (PORT d[0] (2016:2016:2016) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1862:1862:1862))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2321:2321:2321))
        (PORT clk (1841:1841:1841) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1210:1210:1210))
        (PORT d[1] (1054:1054:1054) (1140:1140:1140))
        (PORT d[2] (1234:1234:1234) (1289:1289:1289))
        (PORT d[3] (1052:1052:1052) (1141:1141:1141))
        (PORT d[4] (1273:1273:1273) (1322:1322:1322))
        (PORT d[5] (978:978:978) (1039:1039:1039))
        (PORT d[6] (2831:2831:2831) (3032:3032:3032))
        (PORT d[7] (749:749:749) (819:819:819))
        (PORT d[8] (761:761:761) (842:842:842))
        (PORT d[9] (1558:1558:1558) (1683:1683:1683))
        (PORT d[10] (3433:3433:3433) (3727:3727:3727))
        (PORT d[11] (784:784:784) (864:864:864))
        (PORT d[12] (971:971:971) (1044:1044:1044))
        (PORT clk (1837:1837:1837) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1439:1439:1439))
        (PORT clk (1837:1837:1837) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1840:1840:1840))
        (PORT d[0] (1752:1752:1752) (1744:1744:1744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3409:3409:3409))
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2055:2055:2055))
        (PORT d[1] (1269:1269:1269) (1391:1391:1391))
        (PORT d[2] (2346:2346:2346) (2565:2565:2565))
        (PORT d[3] (1231:1231:1231) (1329:1329:1329))
        (PORT d[4] (2854:2854:2854) (3045:3045:3045))
        (PORT d[5] (1287:1287:1287) (1411:1411:1411))
        (PORT d[6] (1263:1263:1263) (1380:1380:1380))
        (PORT d[7] (1266:1266:1266) (1372:1372:1372))
        (PORT d[8] (1239:1239:1239) (1346:1346:1346))
        (PORT d[9] (2066:2066:2066) (2254:2254:2254))
        (PORT d[10] (3024:3024:3024) (3227:3227:3227))
        (PORT d[11] (3201:3201:3201) (3434:3434:3434))
        (PORT d[12] (1535:1535:1535) (1629:1629:1629))
        (PORT clk (1861:1861:1861) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (PORT d[0] (2890:2890:2890) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1854:1854:1854))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2276:2276:2276))
        (PORT clk (1823:1823:1823) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1353:1353:1353))
        (PORT d[1] (1531:1531:1531) (1592:1592:1592))
        (PORT d[2] (2926:2926:2926) (3056:3056:3056))
        (PORT d[3] (1610:1610:1610) (1708:1708:1708))
        (PORT d[4] (1554:1554:1554) (1617:1617:1617))
        (PORT d[5] (3035:3035:3035) (3338:3338:3338))
        (PORT d[6] (2484:2484:2484) (2680:2680:2680))
        (PORT d[7] (2473:2473:2473) (2665:2665:2665))
        (PORT d[8] (1066:1066:1066) (1159:1159:1159))
        (PORT d[9] (1521:1521:1521) (1619:1619:1619))
        (PORT d[10] (3400:3400:3400) (3662:3662:3662))
        (PORT d[11] (804:804:804) (912:912:912))
        (PORT d[12] (991:991:991) (1063:1063:1063))
        (PORT clk (1819:1819:1819) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1468:1468:1468))
        (PORT clk (1819:1819:1819) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (PORT d[0] (3154:3154:3154) (3208:3208:3208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (682:682:682) (717:717:717))
        (PORT datac (1118:1118:1118) (1147:1147:1147))
        (PORT datad (2034:2034:2034) (2130:2130:2130))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2854:2854:2854))
        (PORT clk (1867:1867:1867) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3533:3533:3533))
        (PORT d[1] (3554:3554:3554) (3754:3754:3754))
        (PORT d[2] (2357:2357:2357) (2568:2568:2568))
        (PORT d[3] (1942:1942:1942) (2064:2064:2064))
        (PORT d[4] (2224:2224:2224) (2370:2370:2370))
        (PORT d[5] (1559:1559:1559) (1694:1694:1694))
        (PORT d[6] (3301:3301:3301) (3538:3538:3538))
        (PORT d[7] (2962:2962:2962) (3127:3127:3127))
        (PORT d[8] (1550:1550:1550) (1672:1672:1672))
        (PORT d[9] (3078:3078:3078) (3302:3302:3302))
        (PORT d[10] (3507:3507:3507) (3715:3715:3715))
        (PORT d[11] (3521:3521:3521) (3839:3839:3839))
        (PORT d[12] (2129:2129:2129) (2301:2301:2301))
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1899:1899:1899))
        (PORT d[0] (2030:2030:2030) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1900:1900:1900))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1858:1858:1858))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1455:1455:1455))
        (PORT clk (1827:1827:1827) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1469:1469:1469))
        (PORT d[1] (2474:2474:2474) (2630:2630:2630))
        (PORT d[2] (1053:1053:1053) (1147:1147:1147))
        (PORT d[3] (2022:2022:2022) (2157:2157:2157))
        (PORT d[4] (2159:2159:2159) (2223:2223:2223))
        (PORT d[5] (3379:3379:3379) (3563:3563:3563))
        (PORT d[6] (3015:3015:3015) (3181:3181:3181))
        (PORT d[7] (2155:2155:2155) (2322:2322:2322))
        (PORT d[8] (770:770:770) (873:873:873))
        (PORT d[9] (2189:2189:2189) (2319:2319:2319))
        (PORT d[10] (3752:3752:3752) (4044:4044:4044))
        (PORT d[11] (1017:1017:1017) (1092:1092:1092))
        (PORT d[12] (3996:3996:3996) (4280:4280:4280))
        (PORT clk (1823:1823:1823) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1201:1201:1201))
        (PORT clk (1823:1823:1823) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1824:1824:1824))
        (PORT d[0] (3403:3403:3403) (3585:3585:3585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1513:1513:1513))
        (PORT clk (1863:1863:1863) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3498:3498:3498))
        (PORT d[1] (3549:3549:3549) (3758:3758:3758))
        (PORT d[2] (2345:2345:2345) (2576:2576:2576))
        (PORT d[3] (1941:1941:1941) (2079:2079:2079))
        (PORT d[4] (2453:2453:2453) (2639:2639:2639))
        (PORT d[5] (1572:1572:1572) (1691:1691:1691))
        (PORT d[6] (3327:3327:3327) (3544:3544:3544))
        (PORT d[7] (2665:2665:2665) (2809:2809:2809))
        (PORT d[8] (1540:1540:1540) (1643:1643:1643))
        (PORT d[9] (2772:2772:2772) (2995:2995:2995))
        (PORT d[10] (3210:3210:3210) (3401:3401:3401))
        (PORT d[11] (3826:3826:3826) (4126:4126:4126))
        (PORT d[12] (2144:2144:2144) (2310:2310:2310))
        (PORT clk (1860:1860:1860) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1895:1895:1895))
        (PORT d[0] (3406:3406:3406) (3524:3524:3524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1854:1854:1854))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1159:1159:1159))
        (PORT clk (1823:1823:1823) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1598:1598:1598))
        (PORT d[1] (1272:1272:1272) (1344:1344:1344))
        (PORT d[2] (1544:1544:1544) (1644:1644:1644))
        (PORT d[3] (1718:1718:1718) (1851:1851:1851))
        (PORT d[4] (2177:2177:2177) (2254:2254:2254))
        (PORT d[5] (3362:3362:3362) (3527:3527:3527))
        (PORT d[6] (3006:3006:3006) (3218:3218:3218))
        (PORT d[7] (2150:2150:2150) (2312:2312:2312))
        (PORT d[8] (1065:1065:1065) (1193:1193:1193))
        (PORT d[9] (2666:2666:2666) (2817:2817:2817))
        (PORT d[10] (3118:3118:3118) (3397:3397:3397))
        (PORT d[11] (1322:1322:1322) (1419:1419:1419))
        (PORT d[12] (3643:3643:3643) (3951:3951:3951))
        (PORT clk (1819:1819:1819) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1421:1421:1421))
        (PORT clk (1819:1819:1819) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1820:1820:1820))
        (PORT d[0] (4390:4390:4390) (4418:4418:4418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (664:664:664))
        (PORT datab (651:651:651) (732:732:732))
        (PORT datac (656:656:656) (688:688:688))
        (PORT datad (2033:2033:2033) (2136:2136:2136))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (916:916:916))
        (PORT clk (1876:1876:1876) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2305:2305:2305))
        (PORT d[1] (2104:2104:2104) (2291:2291:2291))
        (PORT d[2] (2154:2154:2154) (2333:2333:2333))
        (PORT d[3] (2574:2574:2574) (2761:2761:2761))
        (PORT d[4] (2216:2216:2216) (2384:2384:2384))
        (PORT d[5] (2183:2183:2183) (2343:2343:2343))
        (PORT d[6] (2453:2453:2453) (2628:2628:2628))
        (PORT d[7] (2280:2280:2280) (2373:2373:2373))
        (PORT d[8] (2128:2128:2128) (2271:2271:2271))
        (PORT d[9] (2017:2017:2017) (2198:2198:2198))
        (PORT d[10] (2078:2078:2078) (2245:2245:2245))
        (PORT d[11] (2591:2591:2591) (2851:2851:2851))
        (PORT d[12] (2157:2157:2157) (2303:2303:2303))
        (PORT clk (1873:1873:1873) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1906:1906:1906))
        (PORT d[0] (1439:1439:1439) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1865:1865:1865))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1701:1701:1701))
        (PORT clk (1836:1836:1836) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2223:2223:2223))
        (PORT d[1] (1799:1799:1799) (1916:1916:1916))
        (PORT d[2] (2130:2130:2130) (2265:2265:2265))
        (PORT d[3] (1641:1641:1641) (1762:1762:1762))
        (PORT d[4] (2520:2520:2520) (2651:2651:2651))
        (PORT d[5] (2763:2763:2763) (2884:2884:2884))
        (PORT d[6] (3252:3252:3252) (3435:3435:3435))
        (PORT d[7] (2528:2528:2528) (2684:2684:2684))
        (PORT d[8] (1660:1660:1660) (1829:1829:1829))
        (PORT d[9] (2032:2032:2032) (2151:2151:2151))
        (PORT d[10] (3511:3511:3511) (3787:3787:3787))
        (PORT d[11] (3579:3579:3579) (3918:3918:3918))
        (PORT d[12] (3049:3049:3049) (3299:3299:3299))
        (PORT clk (1832:1832:1832) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2046:2046:2046))
        (PORT clk (1832:1832:1832) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1830:1830:1830))
        (PORT d[0] (2798:2798:2798) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2823:2823:2823))
        (PORT clk (1871:1871:1871) (1902:1902:1902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3842:3842:3842))
        (PORT d[1] (3837:3837:3837) (4030:4030:4030))
        (PORT d[2] (2633:2633:2633) (2885:2885:2885))
        (PORT d[3] (1614:1614:1614) (1738:1738:1738))
        (PORT d[4] (2532:2532:2532) (2693:2693:2693))
        (PORT d[5] (1272:1272:1272) (1390:1390:1390))
        (PORT d[6] (2197:2197:2197) (2329:2329:2329))
        (PORT d[7] (3261:3261:3261) (3423:3423:3423))
        (PORT d[8] (1241:1241:1241) (1344:1344:1344))
        (PORT d[9] (3361:3361:3361) (3601:3601:3601))
        (PORT d[10] (3534:3534:3534) (3748:3748:3748))
        (PORT d[11] (3219:3219:3219) (3475:3475:3475))
        (PORT d[12] (2442:2442:2442) (2618:2618:2618))
        (PORT clk (1868:1868:1868) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1902:1902:1902))
        (PORT d[0] (2302:2302:2302) (2350:2350:2350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1861:1861:1861))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1463:1463:1463))
        (PORT clk (1830:1830:1830) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1144:1144:1144))
        (PORT d[1] (1050:1050:1050) (1148:1148:1148))
        (PORT d[2] (1047:1047:1047) (1141:1141:1141))
        (PORT d[3] (1044:1044:1044) (1127:1127:1127))
        (PORT d[4] (1883:1883:1883) (1938:1938:1938))
        (PORT d[5] (775:775:775) (847:847:847))
        (PORT d[6] (3158:3158:3158) (3380:3380:3380))
        (PORT d[7] (2441:2441:2441) (2606:2606:2606))
        (PORT d[8] (762:762:762) (856:856:856))
        (PORT d[9] (2939:2939:2939) (3108:3108:3108))
        (PORT d[10] (738:738:738) (826:826:826))
        (PORT d[11] (1237:1237:1237) (1325:1325:1325))
        (PORT d[12] (1029:1029:1029) (1127:1127:1127))
        (PORT clk (1826:1826:1826) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1124:1124:1124))
        (PORT clk (1826:1826:1826) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1827:1827:1827))
        (PORT d[0] (2047:2047:2047) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (242:242:242))
        (PORT datab (1208:1208:1208) (1291:1291:1291))
        (PORT datac (618:618:618) (693:693:693))
        (PORT datad (845:845:845) (846:846:846))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2506:2506:2506))
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2338:2338:2338))
        (PORT d[1] (1541:1541:1541) (1675:1675:1675))
        (PORT d[2] (2662:2662:2662) (2903:2903:2903))
        (PORT d[3] (1269:1269:1269) (1357:1357:1357))
        (PORT d[4] (2849:2849:2849) (3035:3035:3035))
        (PORT d[5] (1278:1278:1278) (1389:1389:1389))
        (PORT d[6] (1279:1279:1279) (1385:1385:1385))
        (PORT d[7] (1227:1227:1227) (1314:1314:1314))
        (PORT d[8] (1254:1254:1254) (1351:1351:1351))
        (PORT d[9] (1377:1377:1377) (1488:1488:1488))
        (PORT d[10] (3036:3036:3036) (3221:3221:3221))
        (PORT d[11] (2902:2902:2902) (3132:3132:3132))
        (PORT d[12] (1253:1253:1253) (1339:1339:1339))
        (PORT clk (1861:1861:1861) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (PORT d[0] (3155:3155:3155) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1854:1854:1854))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1366:1366:1366))
        (PORT clk (1824:1824:1824) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1465:1465:1465))
        (PORT d[1] (1384:1384:1384) (1472:1472:1472))
        (PORT d[2] (2909:2909:2909) (3042:3042:3042))
        (PORT d[3] (1661:1661:1661) (1781:1781:1781))
        (PORT d[4] (1242:1242:1242) (1326:1326:1326))
        (PORT d[5] (1014:1014:1014) (1071:1071:1071))
        (PORT d[6] (2849:2849:2849) (3051:3051:3051))
        (PORT d[7] (807:807:807) (905:905:905))
        (PORT d[8] (1180:1180:1180) (1243:1243:1243))
        (PORT d[9] (1531:1531:1531) (1653:1653:1653))
        (PORT d[10] (3423:3423:3423) (3711:3711:3711))
        (PORT d[11] (771:771:771) (869:869:869))
        (PORT d[12] (781:781:781) (844:844:844))
        (PORT clk (1820:1820:1820) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1176:1176:1176))
        (PORT clk (1820:1820:1820) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1820:1820:1820))
        (PORT d[0] (4680:4680:4680) (4720:4720:4720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (3089:3089:3089))
        (PORT clk (1858:1858:1858) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1668:1668:1668))
        (PORT d[1] (2753:2753:2753) (2970:2970:2970))
        (PORT d[2] (2252:2252:2252) (2466:2466:2466))
        (PORT d[3] (1532:1532:1532) (1656:1656:1656))
        (PORT d[4] (3007:3007:3007) (3209:3209:3209))
        (PORT d[5] (1598:1598:1598) (1745:1745:1745))
        (PORT d[6] (1565:1565:1565) (1704:1704:1704))
        (PORT d[7] (1566:1566:1566) (1695:1695:1695))
        (PORT d[8] (1550:1550:1550) (1684:1684:1684))
        (PORT d[9] (1729:1729:1729) (1891:1891:1891))
        (PORT d[10] (2740:2740:2740) (2923:2923:2923))
        (PORT d[11] (2549:2549:2549) (2804:2804:2804))
        (PORT d[12] (3171:3171:3171) (3370:3370:3370))
        (PORT clk (1855:1855:1855) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1891:1891:1891))
        (PORT d[0] (2607:2607:2607) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1850:1850:1850))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1630:1630:1630))
        (PORT clk (1818:1818:1818) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1668:1668:1668))
        (PORT d[1] (1830:1830:1830) (1895:1895:1895))
        (PORT d[2] (1754:1754:1754) (1858:1858:1858))
        (PORT d[3] (1907:1907:1907) (2027:2027:2027))
        (PORT d[4] (1592:1592:1592) (1681:1681:1681))
        (PORT d[5] (2754:2754:2754) (3036:3036:3036))
        (PORT d[6] (2193:2193:2193) (2367:2367:2367))
        (PORT d[7] (2191:2191:2191) (2363:2363:2363))
        (PORT d[8] (2636:2636:2636) (2856:2856:2856))
        (PORT d[9] (1561:1561:1561) (1654:1654:1654))
        (PORT d[10] (3086:3086:3086) (3321:3321:3321))
        (PORT d[11] (1054:1054:1054) (1171:1171:1171))
        (PORT d[12] (2989:2989:2989) (3207:3207:3207))
        (PORT clk (1814:1814:1814) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3729:3729:3729))
        (PORT clk (1814:1814:1814) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1815:1815:1815))
        (PORT d[0] (3058:3058:3058) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1898:1898:1898))
        (PORT clk (1872:1872:1872) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2858:2858:2858))
        (PORT d[1] (2657:2657:2657) (2870:2870:2870))
        (PORT d[2] (1762:1762:1762) (1940:1940:1940))
        (PORT d[3] (2557:2557:2557) (2725:2725:2725))
        (PORT d[4] (2202:2202:2202) (2352:2352:2352))
        (PORT d[5] (2197:2197:2197) (2344:2344:2344))
        (PORT d[6] (2771:2771:2771) (2973:2973:2973))
        (PORT d[7] (2386:2386:2386) (2509:2509:2509))
        (PORT d[8] (2115:2115:2115) (2242:2242:2242))
        (PORT d[9] (2456:2456:2456) (2654:2654:2654))
        (PORT d[10] (1863:1863:1863) (2011:2011:2011))
        (PORT d[11] (3223:3223:3223) (3519:3519:3519))
        (PORT d[12] (2147:2147:2147) (2316:2316:2316))
        (PORT clk (1869:1869:1869) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1903:1903:1903))
        (PORT d[0] (1633:1633:1633) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1862:1862:1862))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1404:1404:1404))
        (PORT clk (1831:1831:1831) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1942:1942:1942))
        (PORT d[1] (2143:2143:2143) (2277:2277:2277))
        (PORT d[2] (1874:1874:1874) (1979:1979:1979))
        (PORT d[3] (1669:1669:1669) (1804:1804:1804))
        (PORT d[4] (2781:2781:2781) (2881:2881:2881))
        (PORT d[5] (2755:2755:2755) (2892:2892:2892))
        (PORT d[6] (2990:2990:2990) (3164:3164:3164))
        (PORT d[7] (2195:2195:2195) (2348:2348:2348))
        (PORT d[8] (1340:1340:1340) (1484:1484:1484))
        (PORT d[9] (2355:2355:2355) (2481:2481:2481))
        (PORT d[10] (3455:3455:3455) (3744:3744:3744))
        (PORT d[11] (3915:3915:3915) (4278:4278:4278))
        (PORT d[12] (3362:3362:3362) (3652:3652:3652))
        (PORT clk (1827:1827:1827) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1746:1746:1746))
        (PORT clk (1827:1827:1827) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1828:1828:1828))
        (PORT d[0] (3068:3068:3068) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1489:1489:1489))
        (PORT datab (1098:1098:1098) (1151:1151:1151))
        (PORT datad (2036:2036:2036) (2135:2135:2135))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2180:2180:2180))
        (PORT clk (1864:1864:1864) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2335:2335:2335))
        (PORT d[1] (3282:3282:3282) (3519:3519:3519))
        (PORT d[2] (2369:2369:2369) (2591:2591:2591))
        (PORT d[3] (1268:1268:1268) (1363:1363:1363))
        (PORT d[4] (2853:2853:2853) (3044:3044:3044))
        (PORT d[5] (1259:1259:1259) (1374:1374:1374))
        (PORT d[6] (1286:1286:1286) (1402:1402:1402))
        (PORT d[7] (1234:1234:1234) (1331:1331:1331))
        (PORT d[8] (1284:1284:1284) (1392:1392:1392))
        (PORT d[9] (2344:2344:2344) (2534:2534:2534))
        (PORT d[10] (3062:3062:3062) (3242:3242:3242))
        (PORT d[11] (2923:2923:2923) (3155:3155:3155))
        (PORT d[12] (1525:1525:1525) (1618:1618:1618))
        (PORT clk (1861:1861:1861) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1895:1895:1895))
        (PORT d[0] (2004:2004:2004) (2050:2050:2050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1854:1854:1854))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1377:1377:1377))
        (PORT clk (1824:1824:1824) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1197:1197:1197))
        (PORT d[1] (1069:1069:1069) (1178:1178:1178))
        (PORT d[2] (2930:2930:2930) (3064:3064:3064))
        (PORT d[3] (1618:1618:1618) (1715:1715:1715))
        (PORT d[4] (1281:1281:1281) (1350:1350:1350))
        (PORT d[5] (773:773:773) (871:871:871))
        (PORT d[6] (2816:2816:2816) (3037:3037:3037))
        (PORT d[7] (787:787:787) (884:884:884))
        (PORT d[8] (747:747:747) (845:845:845))
        (PORT d[9] (1578:1578:1578) (1703:1703:1703))
        (PORT d[10] (3416:3416:3416) (3686:3686:3686))
        (PORT d[11] (769:769:769) (867:867:867))
        (PORT d[12] (783:783:783) (877:877:877))
        (PORT clk (1820:1820:1820) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1170:1170:1170))
        (PORT clk (1820:1820:1820) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1820:1820:1820))
        (PORT d[0] (1709:1709:1709) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (992:992:992))
        (PORT datab (199:199:199) (237:237:237))
        (PORT datac (903:903:903) (939:939:939))
        (PORT datad (2033:2033:2033) (2131:2131:2131))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1287:1287:1287))
        (PORT datab (201:201:201) (241:241:241))
        (PORT datad (1485:1485:1485) (1564:1564:1564))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (843:843:843) (857:857:857))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1289:1289:1289))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datad (237:237:237) (306:306:306))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (843:843:843) (857:857:857))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1293:1293:1293))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datad (239:239:239) (308:308:308))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (843:843:843) (857:857:857))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1292:1292:1292))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datad (240:240:240) (308:308:308))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1551:1551:1551))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (843:843:843) (857:857:857))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (238:238:238))
        (PORT datac (2877:2877:2877) (2973:2973:2973))
        (PORT datad (1382:1382:1382) (1386:1386:1386))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1556:1556:1556))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1655:1655:1655) (1619:1619:1619))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1421:1421:1421) (1424:1424:1424))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (584:584:584) (639:639:639))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1556:1556:1556))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1655:1655:1655) (1619:1619:1619))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1421:1421:1421) (1430:1430:1430))
        (PORT datac (1032:1032:1032) (1037:1037:1037))
        (PORT datad (239:239:239) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1556:1556:1556))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1655:1655:1655) (1619:1619:1619))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (783:783:783))
        (PORT datab (1514:1514:1514) (1534:1534:1534))
        (PORT datac (1426:1426:1426) (1440:1440:1440))
        (PORT datad (669:669:669) (743:743:743))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1718:1718:1718) (1768:1768:1768))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1133:1133:1133) (1147:1147:1147))
        (PORT datad (679:679:679) (732:732:732))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1278:1278:1278))
        (PORT clk (1867:1867:1867) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3195:3195:3195))
        (PORT d[1] (2963:2963:2963) (3188:3188:3188))
        (PORT d[2] (2300:2300:2300) (2515:2515:2515))
        (PORT d[3] (2256:2256:2256) (2419:2419:2419))
        (PORT d[4] (2383:2383:2383) (2546:2546:2546))
        (PORT d[5] (1907:1907:1907) (2053:2053:2053))
        (PORT d[6] (2165:2165:2165) (2318:2318:2318))
        (PORT d[7] (2675:2675:2675) (2803:2803:2803))
        (PORT d[8] (1864:1864:1864) (1993:1993:1993))
        (PORT d[9] (1982:1982:1982) (2163:2163:2163))
        (PORT d[10] (2634:2634:2634) (2820:2820:2820))
        (PORT d[11] (3244:3244:3244) (3543:3543:3543))
        (PORT d[12] (2132:2132:2132) (2281:2281:2281))
        (PORT clk (1864:1864:1864) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1898:1898:1898))
        (PORT d[0] (3178:3178:3178) (3324:3324:3324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1857:1857:1857))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1529:1529:1529))
        (PORT clk (1827:1827:1827) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2875:2875:2875))
        (PORT d[1] (2159:2159:2159) (2304:2304:2304))
        (PORT d[2] (1799:1799:1799) (1922:1922:1922))
        (PORT d[3] (1694:1694:1694) (1829:1829:1829))
        (PORT d[4] (2186:2186:2186) (2292:2292:2292))
        (PORT d[5] (3077:3077:3077) (3236:3236:3236))
        (PORT d[6] (2717:2717:2717) (2908:2908:2908))
        (PORT d[7] (2190:2190:2190) (2352:2352:2352))
        (PORT d[8] (1367:1367:1367) (1517:1517:1517))
        (PORT d[9] (2656:2656:2656) (2792:2792:2792))
        (PORT d[10] (3436:3436:3436) (3718:3718:3718))
        (PORT d[11] (1576:1576:1576) (1669:1669:1669))
        (PORT d[12] (3608:3608:3608) (3890:3890:3890))
        (PORT clk (1823:1823:1823) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1458:1458:1458))
        (PORT clk (1823:1823:1823) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1823:1823:1823))
        (PORT d[0] (3553:3553:3553) (3553:3553:3553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2188:2188:2188))
        (PORT clk (1885:1885:1885) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2272:2272:2272))
        (PORT d[1] (2512:2512:2512) (2650:2650:2650))
        (PORT d[2] (1914:1914:1914) (2086:2086:2086))
        (PORT d[3] (3501:3501:3501) (3680:3680:3680))
        (PORT d[4] (2085:2085:2085) (2233:2233:2233))
        (PORT d[5] (2162:2162:2162) (2297:2297:2297))
        (PORT d[6] (3396:3396:3396) (3541:3541:3541))
        (PORT d[7] (2907:2907:2907) (3054:3054:3054))
        (PORT d[8] (2232:2232:2232) (2329:2329:2329))
        (PORT d[9] (2457:2457:2457) (2700:2700:2700))
        (PORT d[10] (2312:2312:2312) (2448:2448:2448))
        (PORT d[11] (3235:3235:3235) (3574:3574:3574))
        (PORT d[12] (2605:2605:2605) (2734:2734:2734))
        (PORT clk (1882:1882:1882) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1914:1914:1914))
        (PORT d[0] (2339:2339:2339) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1873:1873:1873))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1597:1597:1597))
        (PORT clk (1845:1845:1845) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2452:2452:2452))
        (PORT d[1] (2407:2407:2407) (2533:2533:2533))
        (PORT d[2] (2338:2338:2338) (2460:2460:2460))
        (PORT d[3] (2478:2478:2478) (2599:2599:2599))
        (PORT d[4] (2287:2287:2287) (2399:2399:2399))
        (PORT d[5] (2578:2578:2578) (2707:2707:2707))
        (PORT d[6] (2617:2617:2617) (2764:2764:2764))
        (PORT d[7] (1983:1983:1983) (2057:2057:2057))
        (PORT d[8] (2645:2645:2645) (2777:2777:2777))
        (PORT d[9] (2268:2268:2268) (2402:2402:2402))
        (PORT d[10] (2681:2681:2681) (2774:2774:2774))
        (PORT d[11] (3483:3483:3483) (3791:3791:3791))
        (PORT d[12] (2667:2667:2667) (2780:2780:2780))
        (PORT clk (1841:1841:1841) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2480:2480:2480))
        (PORT clk (1841:1841:1841) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1839:1839:1839))
        (PORT d[0] (3100:3100:3100) (3127:3127:3127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2249:2249:2249))
        (PORT clk (1873:1873:1873) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2696:2696:2696) (2863:2863:2863))
        (PORT d[1] (3084:3084:3084) (3240:3240:3240))
        (PORT d[2] (1633:1633:1633) (1757:1757:1757))
        (PORT d[3] (4411:4411:4411) (4608:4608:4608))
        (PORT d[4] (1578:1578:1578) (1700:1700:1700))
        (PORT d[5] (1828:1828:1828) (1940:1940:1940))
        (PORT d[6] (3986:3986:3986) (4173:4173:4173))
        (PORT d[7] (3271:3271:3271) (3455:3455:3455))
        (PORT d[8] (2890:2890:2890) (3022:3022:3022))
        (PORT d[9] (2497:2497:2497) (2754:2754:2754))
        (PORT d[10] (2060:2060:2060) (2196:2196:2196))
        (PORT d[11] (4130:4130:4130) (4528:4528:4528))
        (PORT d[12] (3909:3909:3909) (4060:4060:4060))
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (PORT d[0] (3034:3034:3034) (3078:3078:3078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1863:1863:1863))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1082:1082:1082))
        (PORT clk (1833:1833:1833) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (3062:3062:3062))
        (PORT d[1] (2120:2120:2120) (2213:2213:2213))
        (PORT d[2] (3119:3119:3119) (3266:3266:3266))
        (PORT d[3] (1923:1923:1923) (1987:1987:1987))
        (PORT d[4] (2521:2521:2521) (2607:2607:2607))
        (PORT d[5] (3146:3146:3146) (3295:3295:3295))
        (PORT d[6] (2554:2554:2554) (2660:2660:2660))
        (PORT d[7] (2589:2589:2589) (2692:2692:2692))
        (PORT d[8] (2055:2055:2055) (2168:2168:2168))
        (PORT d[9] (2866:2866:2866) (3025:3025:3025))
        (PORT d[10] (2618:2618:2618) (2702:2702:2702))
        (PORT d[11] (3585:3585:3585) (3901:3901:3901))
        (PORT d[12] (2034:2034:2034) (2118:2118:2118))
        (PORT clk (1829:1829:1829) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3167:3167:3167))
        (PORT clk (1829:1829:1829) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (PORT d[0] (2583:2583:2583) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (377:377:377))
        (PORT datab (1655:1655:1655) (1742:1742:1742))
        (PORT datac (253:253:253) (335:335:335))
        (PORT datad (1124:1124:1124) (1163:1163:1163))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2843:2843:2843))
        (PORT clk (1880:1880:1880) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1109:1109:1109))
        (PORT d[1] (999:999:999) (1077:1077:1077))
        (PORT d[2] (1043:1043:1043) (1132:1132:1132))
        (PORT d[3] (1005:1005:1005) (1065:1065:1065))
        (PORT d[4] (1271:1271:1271) (1355:1355:1355))
        (PORT d[5] (1216:1216:1216) (1284:1284:1284))
        (PORT d[6] (1247:1247:1247) (1334:1334:1334))
        (PORT d[7] (3319:3319:3319) (3489:3489:3489))
        (PORT d[8] (2624:2624:2624) (2764:2764:2764))
        (PORT d[9] (3081:3081:3081) (3382:3382:3382))
        (PORT d[10] (1785:1785:1785) (1886:1886:1886))
        (PORT d[11] (2974:2974:2974) (3080:3080:3080))
        (PORT d[12] (4782:4782:4782) (4939:4939:4939))
        (PORT clk (1877:1877:1877) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (PORT d[0] (1097:1097:1097) (1094:1094:1094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1870:1870:1870))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1286:1286:1286))
        (PORT clk (1840:1840:1840) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3668:3668:3668))
        (PORT d[1] (1470:1470:1470) (1533:1533:1533))
        (PORT d[2] (2387:2387:2387) (2507:2507:2507))
        (PORT d[3] (2503:2503:2503) (2600:2600:2600))
        (PORT d[4] (1738:1738:1738) (1801:1801:1801))
        (PORT d[5] (2770:2770:2770) (3013:3013:3013))
        (PORT d[6] (1728:1728:1728) (1802:1802:1802))
        (PORT d[7] (3193:3193:3193) (3322:3322:3322))
        (PORT d[8] (1711:1711:1711) (1794:1794:1794))
        (PORT d[9] (4303:4303:4303) (4473:4473:4473))
        (PORT d[10] (2623:2623:2623) (2742:2742:2742))
        (PORT d[11] (4251:4251:4251) (4571:4571:4571))
        (PORT d[12] (1731:1731:1731) (1805:1805:1805))
        (PORT clk (1836:1836:1836) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2187:2187:2187))
        (PORT clk (1836:1836:1836) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (PORT d[0] (2230:2230:2230) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (1783:1783:1783))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (250:250:250) (332:332:332))
        (PORT datad (847:847:847) (843:843:843))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (381:381:381))
        (PORT datab (259:259:259) (341:341:341))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (569:569:569))
        (PORT datac (403:403:403) (464:464:464))
        (PORT datad (204:204:204) (232:232:232))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (734:734:734) (794:794:794))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (605:605:605))
        (PORT datab (693:693:693) (758:758:758))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (551:551:551))
        (PORT datab (1642:1642:1642) (1729:1729:1729))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (584:584:584))
        (PORT datab (734:734:734) (815:815:815))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1547:1547:1547))
        (PORT datab (548:548:548) (564:564:564))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (795:795:795))
        (PORT datab (550:550:550) (561:561:561))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (735:735:735))
        (PORT datab (523:523:523) (551:551:551))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (760:760:760))
        (PORT datab (557:557:557) (569:569:569))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1688:1688:1688) (1764:1764:1764))
        (PORT datab (560:560:560) (575:575:575))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1019:1019:1019))
        (PORT datab (563:563:563) (584:584:584))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (740:740:740))
        (PORT datab (595:595:595) (609:609:609))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (629:629:629))
        (PORT datad (700:700:700) (734:734:734))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (396:396:396))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (545:545:545))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (245:245:245))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (562:562:562))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (358:358:358))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (365:365:365))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (366:366:366))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (582:582:582))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (608:608:608))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (399:399:399))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (899:899:899) (943:943:943))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[9\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (837:837:837))
        (PORT datab (1446:1446:1446) (1472:1472:1472))
        (PORT datac (1722:1722:1722) (1771:1771:1771))
        (PORT datad (679:679:679) (756:756:756))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[9\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (846:846:846))
        (PORT datab (1850:1850:1850) (1892:1892:1892))
        (PORT datac (1310:1310:1310) (1339:1339:1339))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (844:844:844) (853:853:853))
        (PORT datad (707:707:707) (733:733:733))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (890:890:890) (942:942:942))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (780:780:780))
        (PORT datab (2098:2098:2098) (2186:2186:2186))
        (PORT datac (1137:1137:1137) (1147:1147:1147))
        (PORT datad (659:659:659) (732:732:732))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1146:1146:1146))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (1413:1413:1413) (1450:1450:1450))
        (PORT datad (669:669:669) (744:744:744))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (671:671:671))
        (PORT datad (696:696:696) (726:726:726))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (732:732:732) (794:794:794))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (798:798:798))
        (PORT datab (1242:1242:1242) (1279:1279:1279))
        (PORT datac (1358:1358:1358) (1381:1381:1381))
        (PORT datad (695:695:695) (776:776:776))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (843:843:843))
        (PORT datab (1592:1592:1592) (1686:1686:1686))
        (PORT datac (1047:1047:1047) (1054:1054:1054))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (856:856:856))
        (PORT datad (698:698:698) (725:725:725))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (734:734:734) (796:796:796))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (800:800:800))
        (PORT datab (1979:1979:1979) (2001:2001:2001))
        (PORT datac (1464:1464:1464) (1517:1517:1517))
        (PORT datad (713:713:713) (795:795:795))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (802:802:802))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (822:822:822) (827:827:827))
        (PORT datad (1114:1114:1114) (1130:1130:1130))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (666:666:666))
        (PORT datad (704:704:704) (742:742:742))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (707:707:707) (773:773:773))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[5\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (801:801:801))
        (PORT datab (1096:1096:1096) (1145:1145:1145))
        (PORT datac (1073:1073:1073) (1083:1083:1083))
        (PORT datad (708:708:708) (791:791:791))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[5\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (833:833:833))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1767:1767:1767) (1810:1810:1810))
        (PORT datad (864:864:864) (878:878:878))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (685:685:685))
        (PORT datad (685:685:685) (719:719:719))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (736:736:736) (797:797:797))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (786:786:786))
        (PORT datab (1153:1153:1153) (1177:1177:1177))
        (PORT datac (854:854:854) (873:873:873))
        (PORT datad (672:672:672) (746:746:746))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (788:788:788))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (1880:1880:1880) (1918:1918:1918))
        (PORT datad (1135:1135:1135) (1155:1155:1155))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (693:693:693))
        (PORT datad (706:706:706) (743:743:743))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (877:877:877) (929:929:929))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (374:374:374))
        (PORT datab (1932:1932:1932) (1971:1971:1971))
        (PORT datac (1717:1717:1717) (1757:1757:1757))
        (PORT datad (793:793:793) (803:803:803))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (836:836:836))
        (PORT datab (959:959:959) (993:993:993))
        (PORT datac (1897:1897:1897) (1941:1941:1941))
        (PORT datad (821:821:821) (853:853:853))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|always2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (373:373:373))
        (PORT datab (2366:2366:2366) (2408:2408:2408))
        (PORT datac (251:251:251) (332:332:332))
        (PORT datad (1329:1329:1329) (1367:1367:1367))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|always2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (499:499:499))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (502:502:502) (511:511:511))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (684:684:684))
        (PORT datad (582:582:582) (593:593:593))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (561:561:561) (636:636:636))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1589:1589:1589))
        (PORT clk (1873:1873:1873) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2929:2929:2929))
        (PORT d[1] (2631:2631:2631) (2818:2818:2818))
        (PORT d[2] (2436:2436:2436) (2626:2626:2626))
        (PORT d[3] (2574:2574:2574) (2745:2745:2745))
        (PORT d[4] (2189:2189:2189) (2350:2350:2350))
        (PORT d[5] (2178:2178:2178) (2334:2334:2334))
        (PORT d[6] (2433:2433:2433) (2572:2572:2572))
        (PORT d[7] (2350:2350:2350) (2455:2455:2455))
        (PORT d[8] (2146:2146:2146) (2288:2288:2288))
        (PORT d[9] (2430:2430:2430) (2639:2639:2639))
        (PORT d[10] (2060:2060:2060) (2229:2229:2229))
        (PORT d[11] (2922:2922:2922) (3216:3216:3216))
        (PORT d[12] (2118:2118:2118) (2286:2286:2286))
        (PORT clk (1870:1870:1870) (1900:1900:1900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1904:1904:1904))
        (PORT d[0] (1384:1384:1384) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1863:1863:1863))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2103:2103:2103))
        (PORT clk (1833:1833:1833) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2582:2582:2582))
        (PORT d[1] (1814:1814:1814) (1950:1950:1950))
        (PORT d[2] (2431:2431:2431) (2574:2574:2574))
        (PORT d[3] (1354:1354:1354) (1494:1494:1494))
        (PORT d[4] (2473:2473:2473) (2586:2586:2586))
        (PORT d[5] (2781:2781:2781) (2923:2923:2923))
        (PORT d[6] (2779:2779:2779) (2957:2957:2957))
        (PORT d[7] (2522:2522:2522) (2679:2679:2679))
        (PORT d[8] (1655:1655:1655) (1822:1822:1822))
        (PORT d[9] (1771:1771:1771) (1873:1873:1873))
        (PORT d[10] (3490:3490:3490) (3774:3774:3774))
        (PORT d[11] (3910:3910:3910) (4267:4267:4267))
        (PORT d[12] (3329:3329:3329) (3607:3607:3607))
        (PORT clk (1829:1829:1829) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1784:1784:1784))
        (PORT clk (1829:1829:1829) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1829:1829:1829))
        (PORT d[0] (2810:2810:2810) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1830:1830:1830))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2534:2534:2534))
        (PORT clk (1871:1871:1871) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3844:3844:3844))
        (PORT d[1] (3560:3560:3560) (3816:3816:3816))
        (PORT d[2] (2643:2643:2643) (2874:2874:2874))
        (PORT d[3] (1614:1614:1614) (1737:1737:1737))
        (PORT d[4] (2537:2537:2537) (2705:2705:2705))
        (PORT d[5] (1240:1240:1240) (1348:1348:1348))
        (PORT d[6] (2198:2198:2198) (2330:2330:2330))
        (PORT d[7] (1792:1792:1792) (1853:1853:1853))
        (PORT d[8] (1211:1211:1211) (1306:1306:1306))
        (PORT d[9] (3395:3395:3395) (3620:3620:3620))
        (PORT d[10] (3866:3866:3866) (4105:4105:4105))
        (PORT d[11] (3240:3240:3240) (3499:3499:3499))
        (PORT d[12] (1866:1866:1866) (1988:1988:1988))
        (PORT clk (1868:1868:1868) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1903:1903:1903))
        (PORT d[0] (2299:2299:2299) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1862:1862:1862))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1362:1362:1362))
        (PORT clk (1840:1840:1840) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (852:852:852))
        (PORT d[1] (1062:1062:1062) (1145:1145:1145))
        (PORT d[2] (1040:1040:1040) (1117:1117:1117))
        (PORT d[3] (1287:1287:1287) (1365:1365:1365))
        (PORT d[4] (1581:1581:1581) (1662:1662:1662))
        (PORT d[5] (763:763:763) (837:837:837))
        (PORT d[6] (3132:3132:3132) (3349:3349:3349))
        (PORT d[7] (735:735:735) (809:809:809))
        (PORT d[8] (780:780:780) (865:865:865))
        (PORT d[9] (1882:1882:1882) (2010:2010:2010))
        (PORT d[10] (757:757:757) (835:835:835))
        (PORT d[11] (970:970:970) (1043:1043:1043))
        (PORT d[12] (997:997:997) (1075:1075:1075))
        (PORT clk (1836:1836:1836) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (897:897:897))
        (PORT clk (1836:1836:1836) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1840:1840:1840))
        (PORT d[0] (2026:2026:2026) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1596:1596:1596))
        (PORT clk (1875:1875:1875) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2866:2866:2866))
        (PORT d[1] (2614:2614:2614) (2797:2797:2797))
        (PORT d[2] (1720:1720:1720) (1907:1907:1907))
        (PORT d[3] (2573:2573:2573) (2760:2760:2760))
        (PORT d[4] (2193:2193:2193) (2358:2358:2358))
        (PORT d[5] (2209:2209:2209) (2373:2373:2373))
        (PORT d[6] (2471:2471:2471) (2646:2646:2646))
        (PORT d[7] (2349:2349:2349) (2465:2465:2465))
        (PORT d[8] (2154:2154:2154) (2301:2301:2301))
        (PORT d[9] (2283:2283:2283) (2459:2459:2459))
        (PORT d[10] (2354:2354:2354) (2524:2524:2524))
        (PORT d[11] (2908:2908:2908) (3188:3188:3188))
        (PORT d[12] (2157:2157:2157) (2309:2309:2309))
        (PORT clk (1872:1872:1872) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1905:1905:1905))
        (PORT d[0] (2566:2566:2566) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1864:1864:1864))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1596:1596:1596))
        (PORT clk (1835:1835:1835) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2555:2555:2555))
        (PORT d[1] (1878:1878:1878) (2014:2014:2014))
        (PORT d[2] (2099:2099:2099) (2201:2201:2201))
        (PORT d[3] (1655:1655:1655) (1788:1788:1788))
        (PORT d[4] (2457:2457:2457) (2569:2569:2569))
        (PORT d[5] (2776:2776:2776) (2912:2912:2912))
        (PORT d[6] (3032:3032:3032) (3206:3206:3206))
        (PORT d[7] (2500:2500:2500) (2649:2649:2649))
        (PORT d[8] (1659:1659:1659) (1828:1828:1828))
        (PORT d[9] (2334:2334:2334) (2459:2459:2459))
        (PORT d[10] (3496:3496:3496) (3794:3794:3794))
        (PORT d[11] (3906:3906:3906) (4251:4251:4251))
        (PORT d[12] (3319:3319:3319) (3583:3583:3583))
        (PORT clk (1831:1831:1831) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2143:2143:2143))
        (PORT clk (1831:1831:1831) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1830:1830:1830))
        (PORT d[0] (3459:3459:3459) (3652:3652:3652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3039:3039:3039) (3172:3172:3172))
        (PORT clk (1864:1864:1864) (1896:1896:1896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3230:3230:3230))
        (PORT d[1] (3284:3284:3284) (3492:3492:3492))
        (PORT d[2] (2032:2032:2032) (2245:2245:2245))
        (PORT d[3] (2258:2258:2258) (2405:2405:2405))
        (PORT d[4] (1872:1872:1872) (2012:2012:2012))
        (PORT d[5] (1875:1875:1875) (2010:2010:2010))
        (PORT d[6] (2156:2156:2156) (2277:2277:2277))
        (PORT d[7] (2688:2688:2688) (2832:2832:2832))
        (PORT d[8] (1855:1855:1855) (1976:1976:1976))
        (PORT d[9] (2738:2738:2738) (2949:2949:2949))
        (PORT d[10] (3211:3211:3211) (3400:3400:3400))
        (PORT d[11] (3223:3223:3223) (3520:3520:3520))
        (PORT d[12] (2422:2422:2422) (2601:2601:2601))
        (PORT clk (1861:1861:1861) (1892:1892:1892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1896:1896:1896))
        (PORT d[0] (3143:3143:3143) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1897:1897:1897))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1855:1855:1855))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2427:2427:2427))
        (PORT clk (1824:1824:1824) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (1853:1853:1853))
        (PORT d[1] (2182:2182:2182) (2330:2330:2330))
        (PORT d[2] (1571:1571:1571) (1677:1677:1677))
        (PORT d[3] (1683:1683:1683) (1832:1832:1832))
        (PORT d[4] (2458:2458:2458) (2548:2548:2548))
        (PORT d[5] (3083:3083:3083) (3248:3248:3248))
        (PORT d[6] (2730:2730:2730) (2907:2907:2907))
        (PORT d[7] (1019:1019:1019) (1124:1124:1124))
        (PORT d[8] (1362:1362:1362) (1507:1507:1507))
        (PORT d[9] (2944:2944:2944) (3070:3070:3070))
        (PORT d[10] (1328:1328:1328) (1439:1439:1439))
        (PORT d[11] (4228:4228:4228) (4590:4590:4590))
        (PORT d[12] (3609:3609:3609) (3904:3904:3904))
        (PORT clk (1820:1820:1820) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1450:1450:1450))
        (PORT clk (1820:1820:1820) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1820:1820:1820))
        (PORT d[0] (4084:4084:4084) (4088:4088:4088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1821:1821:1821))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1383:1383:1383))
        (PORT datab (1394:1394:1394) (1374:1374:1374))
        (PORT datac (1518:1518:1518) (1624:1624:1624))
        (PORT datad (1351:1351:1351) (1407:1407:1407))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1454:1454:1454))
        (PORT datab (1069:1069:1069) (1096:1096:1096))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (1351:1351:1351) (1401:1401:1401))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (572:572:572) (626:626:626))
        (PORT datad (1383:1383:1383) (1391:1391:1391))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1556:1556:1556))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1655:1655:1655) (1619:1619:1619))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (787:787:787))
        (PORT datab (1769:1769:1769) (1836:1836:1836))
        (PORT datac (1795:1795:1795) (1866:1866:1866))
        (PORT datad (670:670:670) (745:745:745))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1175:1175:1175))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (1399:1399:1399) (1447:1447:1447))
        (PORT datad (661:661:661) (735:735:735))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (351:351:351))
        (PORT datab (645:645:645) (673:673:673))
        (PORT datad (708:708:708) (739:739:739))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pcounter\|true_PC\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (426:426:426))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[11\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (803:803:803))
        (PORT datab (1788:1788:1788) (1862:1862:1862))
        (PORT datac (1191:1191:1191) (1223:1223:1223))
        (PORT datad (712:712:712) (794:794:794))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[11\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (799:799:799))
        (PORT datab (197:197:197) (235:235:235))
        (PORT datac (1889:1889:1889) (1959:1959:1959))
        (PORT datad (1454:1454:1454) (1482:1482:1482))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1464:1464:1464))
        (PORT datab (587:587:587) (596:596:596))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (644:644:644))
        (PORT datad (687:687:687) (718:718:718))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (600:600:600))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (702:702:702) (768:768:768))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (617:617:617))
        (PORT datab (1154:1154:1154) (1242:1242:1242))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (903:903:903) (938:938:938))
        (PORT datad (708:708:708) (737:737:737))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (392:392:392))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (896:896:896) (948:948:948))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (614:614:614))
        (PORT datab (902:902:902) (950:950:950))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (630:630:630))
        (PORT datad (685:685:685) (731:731:731))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (368:368:368))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (917:917:917) (966:966:966))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (614:614:614))
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (537:537:537))
        (PORT datac (502:502:502) (510:510:510))
        (PORT datad (202:202:202) (230:230:230))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (405:405:405))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (1179:1179:1179) (1223:1223:1223))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (436:436:436) (503:503:503))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (289:289:289))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2814:2814:2814))
        (PORT clk (1880:1880:1880) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1357:1357:1357))
        (PORT d[1] (990:990:990) (1057:1057:1057))
        (PORT d[2] (1396:1396:1396) (1478:1478:1478))
        (PORT d[3] (1317:1317:1317) (1381:1381:1381))
        (PORT d[4] (1465:1465:1465) (1537:1537:1537))
        (PORT d[5] (1502:1502:1502) (1566:1566:1566))
        (PORT d[6] (1238:1238:1238) (1307:1307:1307))
        (PORT d[7] (3059:3059:3059) (3272:3272:3272))
        (PORT d[8] (2616:2616:2616) (2752:2752:2752))
        (PORT d[9] (3109:3109:3109) (3415:3415:3415))
        (PORT d[10] (2058:2058:2058) (2158:2158:2158))
        (PORT d[11] (2708:2708:2708) (2814:2814:2814))
        (PORT d[12] (2073:2073:2073) (2148:2148:2148))
        (PORT clk (1877:1877:1877) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1911:1911:1911))
        (PORT d[0] (1107:1107:1107) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1870:1870:1870))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1363:1363:1363))
        (PORT clk (1840:1840:1840) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3949:3949:3949))
        (PORT d[1] (1198:1198:1198) (1271:1271:1271))
        (PORT d[2] (2384:2384:2384) (2500:2500:2500))
        (PORT d[3] (2835:2835:2835) (2940:2940:2940))
        (PORT d[4] (1239:1239:1239) (1305:1305:1305))
        (PORT d[5] (2762:2762:2762) (2992:2992:2992))
        (PORT d[6] (1749:1749:1749) (1831:1831:1831))
        (PORT d[7] (3536:3536:3536) (3692:3692:3692))
        (PORT d[8] (2433:2433:2433) (2598:2598:2598))
        (PORT d[9] (4277:4277:4277) (4440:4440:4440))
        (PORT d[10] (1179:1179:1179) (1242:1242:1242))
        (PORT d[11] (1450:1450:1450) (1495:1495:1495))
        (PORT d[12] (1225:1225:1225) (1293:1293:1293))
        (PORT clk (1836:1836:1836) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2199:2199:2199))
        (PORT clk (1836:1836:1836) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1836:1836:1836))
        (PORT d[0] (2535:2535:2535) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1904:1904:1904))
        (PORT clk (1878:1878:1878) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2823:2823:2823))
        (PORT d[1] (1579:1579:1579) (1726:1726:1726))
        (PORT d[2] (1624:1624:1624) (1748:1748:1748))
        (PORT d[3] (4113:4113:4113) (4301:4301:4301))
        (PORT d[4] (1592:1592:1592) (1734:1734:1734))
        (PORT d[5] (1848:1848:1848) (1962:1962:1962))
        (PORT d[6] (3995:3995:3995) (4166:4166:4166))
        (PORT d[7] (2985:2985:2985) (3171:3171:3171))
        (PORT d[8] (2859:2859:2859) (2982:2982:2982))
        (PORT d[9] (2441:2441:2441) (2684:2684:2684))
        (PORT d[10] (2311:2311:2311) (2432:2432:2432))
        (PORT d[11] (3810:3810:3810) (4187:4187:4187))
        (PORT d[12] (3660:3660:3660) (3771:3771:3771))
        (PORT clk (1875:1875:1875) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1910:1910:1910))
        (PORT d[0] (2774:2774:2774) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1869:1869:1869))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1420:1420:1420))
        (PORT clk (1838:1838:1838) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2733:2733:2733))
        (PORT d[1] (2133:2133:2133) (2245:2245:2245))
        (PORT d[2] (2896:2896:2896) (3019:3019:3019))
        (PORT d[3] (1949:1949:1949) (2054:2054:2054))
        (PORT d[4] (1978:1978:1978) (2070:2070:2070))
        (PORT d[5] (2011:2011:2011) (2103:2103:2103))
        (PORT d[6] (2331:2331:2331) (2463:2463:2463))
        (PORT d[7] (2602:2602:2602) (2725:2725:2725))
        (PORT d[8] (2642:2642:2642) (2723:2723:2723))
        (PORT d[9] (2895:2895:2895) (3034:3034:3034))
        (PORT d[10] (2327:2327:2327) (2424:2424:2424))
        (PORT d[11] (3572:3572:3572) (3871:3871:3871))
        (PORT d[12] (2389:2389:2389) (2488:2488:2488))
        (PORT clk (1834:1834:1834) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3135:3135:3135))
        (PORT clk (1834:1834:1834) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1834:1834:1834))
        (PORT d[0] (2572:2572:2572) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1927:1927:1927))
        (PORT clk (1882:1882:1882) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (2058:2058:2058))
        (PORT d[1] (2829:2829:2829) (2966:2966:2966))
        (PORT d[2] (1932:1932:1932) (2078:2078:2078))
        (PORT d[3] (3806:3806:3806) (3973:3973:3973))
        (PORT d[4] (1876:1876:1876) (2024:2024:2024))
        (PORT d[5] (2125:2125:2125) (2243:2243:2243))
        (PORT d[6] (3677:3677:3677) (3842:3842:3842))
        (PORT d[7] (2980:2980:2980) (3160:3160:3160))
        (PORT d[8] (2599:2599:2599) (2709:2709:2709))
        (PORT d[9] (2425:2425:2425) (2671:2671:2671))
        (PORT d[10] (2572:2572:2572) (2695:2695:2695))
        (PORT d[11] (3562:3562:3562) (3928:3928:3928))
        (PORT d[12] (3172:3172:3172) (3284:3284:3284))
        (PORT clk (1879:1879:1879) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1912:1912:1912))
        (PORT d[0] (2279:2279:2279) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1871:1871:1871))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1418:1418:1418))
        (PORT clk (1842:1842:1842) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2724:2724:2724))
        (PORT d[1] (2417:2417:2417) (2529:2529:2529))
        (PORT d[2] (2904:2904:2904) (3051:3051:3051))
        (PORT d[3] (1682:1682:1682) (1859:1859:1859))
        (PORT d[4] (2805:2805:2805) (2908:2908:2908))
        (PORT d[5] (2867:2867:2867) (2999:2999:2999))
        (PORT d[6] (2337:2337:2337) (2468:2468:2468))
        (PORT d[7] (2256:2256:2256) (2351:2351:2351))
        (PORT d[8] (2326:2326:2326) (2443:2443:2443))
        (PORT d[9] (2567:2567:2567) (2702:2702:2702))
        (PORT d[10] (2657:2657:2657) (2760:2760:2760))
        (PORT d[11] (3837:3837:3837) (4132:4132:4132))
        (PORT d[12] (2936:2936:2936) (3036:3036:3036))
        (PORT clk (1838:1838:1838) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3057:3057:3057))
        (PORT clk (1838:1838:1838) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1837:1837:1837))
        (PORT d[0] (3088:3088:3088) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1443:1443:1443))
        (PORT datab (1234:1234:1234) (1277:1277:1277))
        (PORT datac (1521:1521:1521) (1628:1628:1628))
        (PORT datad (1187:1187:1187) (1218:1218:1218))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1391:1391:1391))
        (PORT clk (1876:1876:1876) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1791:1791:1791))
        (PORT d[1] (1563:1563:1563) (1702:1702:1702))
        (PORT d[2] (1643:1643:1643) (1779:1779:1779))
        (PORT d[3] (4117:4117:4117) (4310:4310:4310))
        (PORT d[4] (1561:1561:1561) (1673:1673:1673))
        (PORT d[5] (1762:1762:1762) (1861:1861:1861))
        (PORT d[6] (3982:3982:3982) (4165:4165:4165))
        (PORT d[7] (3263:3263:3263) (3446:3446:3446))
        (PORT d[8] (2890:2890:2890) (3021:3021:3021))
        (PORT d[9] (2469:2469:2469) (2721:2721:2721))
        (PORT d[10] (1786:1786:1786) (1920:1920:1920))
        (PORT d[11] (4122:4122:4122) (4506:4506:4506))
        (PORT d[12] (3901:3901:3901) (4036:4036:4036))
        (PORT clk (1873:1873:1873) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1907:1907:1907))
        (PORT d[0] (3870:3870:3870) (3992:3992:3992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1866:1866:1866))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1097:1097:1097))
        (PORT clk (1835:1835:1835) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (3063:3063:3063))
        (PORT d[1] (2107:2107:2107) (2210:2210:2210))
        (PORT d[2] (2918:2918:2918) (3067:3067:3067))
        (PORT d[3] (1906:1906:1906) (1995:1995:1995))
        (PORT d[4] (1995:1995:1995) (2069:2069:2069))
        (PORT d[5] (3091:3091:3091) (3231:3231:3231))
        (PORT d[6] (2628:2628:2628) (2762:2762:2762))
        (PORT d[7] (2588:2588:2588) (2691:2691:2691))
        (PORT d[8] (2334:2334:2334) (2442:2442:2442))
        (PORT d[9] (2861:2861:2861) (3015:3015:3015))
        (PORT d[10] (2318:2318:2318) (2399:2399:2399))
        (PORT d[11] (3576:3576:3576) (3886:3886:3886))
        (PORT d[12] (2406:2406:2406) (2500:2500:2500))
        (PORT clk (1831:1831:1831) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1894:1894:1894))
        (PORT clk (1831:1831:1831) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1831:1831:1831))
        (PORT d[0] (2853:2853:2853) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1292:1292:1292))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (1518:1518:1518) (1628:1628:1628))
        (PORT datad (893:893:893) (921:921:921))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (1424:1424:1424) (1427:1427:1427))
        (PORT datad (239:239:239) (307:307:307))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1556:1556:1556))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1655:1655:1655) (1619:1619:1619))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (802:802:802))
        (PORT datab (1709:1709:1709) (1735:1735:1735))
        (PORT datac (1228:1228:1228) (1280:1280:1280))
        (PORT datad (710:710:710) (794:794:794))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (839:839:839))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (1686:1686:1686) (1737:1737:1737))
        (PORT datad (347:347:347) (364:364:364))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (639:639:639) (657:657:657))
        (PORT datac (1157:1157:1157) (1224:1224:1224))
        (PORT datad (707:707:707) (739:739:739))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (738:738:738) (800:800:800))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[12\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (781:781:781))
        (PORT datab (1412:1412:1412) (1472:1472:1472))
        (PORT datac (1921:1921:1921) (2010:2010:2010))
        (PORT datad (671:671:671) (746:746:746))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|result_node\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2361:2361:2361) (2419:2419:2419))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datac (2018:2018:2018) (2072:2072:2072))
        (PORT datad (671:671:671) (746:746:746))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (616:616:616))
        (PORT datad (874:874:874) (916:916:916))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (674:674:674))
        (PORT datac (601:601:601) (658:658:658))
        (PORT datad (687:687:687) (719:719:719))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE controller\|PC_next\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datad (522:522:522) (529:529:529))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE controller\|PC_next\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1543:1543:1543))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pcounter\|true_PC\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1548:1548:1548))
        (PORT asdata (1173:1173:1173) (1203:1203:1203))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode906w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (494:494:494))
        (PORT datad (432:432:432) (496:496:496))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1360:1360:1360))
        (PORT datab (962:962:962) (978:978:978))
        (PORT datac (1521:1521:1521) (1628:1628:1628))
        (PORT datad (1347:1347:1347) (1397:1397:1397))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1445:1445:1445))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (935:935:935) (978:978:978))
        (PORT datad (1466:1466:1466) (1535:1535:1535))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1424:1424:1424) (1427:1427:1427))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (239:239:239) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1556:1556:1556))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1655:1655:1655) (1619:1619:1619))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (413:413:413))
        (PORT datac (1422:1422:1422) (1505:1505:1505))
        (PORT datad (253:253:253) (327:327:327))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (916:916:916) (981:981:981))
        (PORT datad (886:886:886) (959:959:959))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (385:385:385))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (386:386:386))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (307:307:307))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (296:296:296))
        (PORT datab (752:752:752) (816:816:816))
        (PORT datac (977:977:977) (1055:1055:1055))
        (PORT datad (874:874:874) (882:882:882))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1547:1547:1547))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (667:667:667) (725:725:725))
        (PORT ena (1128:1128:1128) (1101:1101:1101))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (517:517:517))
        (PORT datab (321:321:321) (421:421:421))
        (PORT datac (419:419:419) (491:491:491))
        (PORT datad (261:261:261) (343:343:343))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (984:984:984))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (257:257:257) (351:351:351))
        (PORT datad (949:949:949) (1014:1014:1014))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1547:1547:1547))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (667:667:667) (725:725:725))
        (PORT ena (1128:1128:1128) (1101:1101:1101))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (358:358:358))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1547:1547:1547))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (667:667:667) (725:725:725))
        (PORT ena (1128:1128:1128) (1101:1101:1101))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (421:421:421))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1547:1547:1547))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (667:667:667) (725:725:725))
        (PORT ena (1128:1128:1128) (1101:1101:1101))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1547:1547:1547))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (667:667:667) (725:725:725))
        (PORT ena (1128:1128:1128) (1101:1101:1101))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (515:515:515))
        (PORT datab (316:316:316) (417:417:417))
        (PORT datac (412:412:412) (484:484:484))
        (PORT datad (259:259:259) (341:341:341))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (385:385:385))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (903:903:903) (973:973:973))
        (PORT datad (289:289:289) (377:377:377))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (532:532:532))
        (PORT datab (272:272:272) (357:357:357))
        (PORT datac (254:254:254) (348:348:348))
        (PORT datad (261:261:261) (344:344:344))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (248:248:248))
        (PORT datab (931:931:931) (1008:1008:1008))
        (PORT datac (1326:1326:1326) (1202:1202:1202))
        (PORT datad (288:288:288) (376:376:376))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (913:913:913) (997:997:997))
        (PORT datac (915:915:915) (980:980:980))
        (PORT datad (337:337:337) (357:357:357))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (296:296:296))
        (PORT datab (753:753:753) (817:817:817))
        (PORT datac (978:978:978) (1056:1056:1056))
        (PORT datad (875:875:875) (881:881:881))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1546:1546:1546))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (794:794:794) (792:792:792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (520:520:520))
        (PORT datab (321:321:321) (423:423:423))
        (PORT datac (418:418:418) (491:491:491))
        (PORT datad (262:262:262) (346:346:346))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (930:930:930) (1003:1003:1003))
        (PORT datac (255:255:255) (350:350:350))
        (PORT datad (292:292:292) (382:382:382))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datab (244:244:244) (327:327:327))
        (PORT datac (980:980:980) (1054:1054:1054))
        (PORT datad (343:343:343) (363:363:363))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1546:1546:1546))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (794:794:794) (792:792:792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (298:298:298))
        (PORT datab (1015:1015:1015) (1092:1092:1092))
        (PORT datac (344:344:344) (367:367:367))
        (PORT datad (217:217:217) (286:286:286))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1546:1546:1546))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (794:794:794) (792:792:792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (522:522:522))
        (PORT datab (321:321:321) (423:423:423))
        (PORT datac (421:421:421) (493:493:493))
        (PORT datad (263:263:263) (346:346:346))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (483:483:483))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (257:257:257) (351:351:351))
        (PORT datad (263:263:263) (347:347:347))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (296:296:296))
        (PORT datab (1013:1013:1013) (1089:1089:1089))
        (PORT datac (218:218:218) (295:295:295))
        (PORT datad (321:321:321) (342:342:342))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1546:1546:1546))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (794:794:794) (792:792:792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1572:1572:1572) (1473:1473:1473))
        (PORT datad (377:377:377) (439:439:439))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1562:1562:1562))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1245:1245:1245) (1300:1300:1300))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (628:628:628) (676:676:676))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1562:1562:1562))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1215:1215:1215) (1257:1257:1257))
        (PORT ena (1241:1241:1241) (1233:1233:1233))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
        (IOPATH (negedge clrn) q (194:194:194) (194:194:194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (331:331:331))
        (PORT datab (385:385:385) (458:458:458))
        (PORT datac (270:270:270) (373:373:373))
        (PORT datad (254:254:254) (330:330:330))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pram\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (824:824:824))
        (PORT datab (680:680:680) (762:762:762))
        (PORT datac (788:788:788) (791:791:791))
        (PORT datad (865:865:865) (914:914:914))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (383:383:383))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (506:506:506))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (815:815:815))
        (PORT datac (643:643:643) (725:725:725))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (281:281:281))
        (PORT datab (1123:1123:1123) (1226:1226:1226))
        (PORT datac (679:679:679) (752:752:752))
        (PORT datad (1486:1486:1486) (1585:1585:1585))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (981:981:981) (974:974:974))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (371:371:371))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (981:981:981) (974:974:974))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (356:356:356))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (981:981:981) (974:974:974))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (323:323:323))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (981:981:981) (974:974:974))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (386:386:386))
        (PORT datab (268:268:268) (356:356:356))
        (PORT datac (249:249:249) (337:337:337))
        (PORT datad (241:241:241) (318:318:318))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (248:248:248))
        (PORT datab (958:958:958) (1034:1034:1034))
        (PORT datac (399:399:399) (471:471:471))
        (PORT datad (583:583:583) (640:640:640))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT sclr (672:672:672) (735:735:735))
        (PORT ena (981:981:981) (974:974:974))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sclr (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (386:386:386))
        (PORT datab (278:278:278) (372:372:372))
        (PORT datac (1105:1105:1105) (1196:1196:1196))
        (PORT datad (242:242:242) (318:318:318))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (352:352:352))
        (PORT datab (266:266:266) (355:355:355))
        (PORT datac (247:247:247) (336:336:336))
        (PORT datad (239:239:239) (316:316:316))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (379:379:379))
        (PORT datab (202:202:202) (242:242:242))
        (PORT datac (1103:1103:1103) (1190:1190:1190))
        (PORT datad (418:418:418) (450:450:450))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1429:1429:1429))
        (PORT datab (201:201:201) (240:240:240))
        (PORT datac (1105:1105:1105) (1194:1194:1194))
        (PORT datad (421:421:421) (451:451:451))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (278:278:278))
        (PORT datab (1123:1123:1123) (1220:1220:1220))
        (PORT datac (673:673:673) (744:744:744))
        (PORT datad (1486:1486:1486) (1585:1585:1585))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (995:995:995) (992:992:992))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (386:386:386))
        (PORT datab (428:428:428) (507:507:507))
        (PORT datac (249:249:249) (337:337:337))
        (PORT datad (242:242:242) (323:323:323))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (337:337:337))
        (PORT datab (209:209:209) (251:251:251))
        (PORT datac (1104:1104:1104) (1192:1192:1192))
        (PORT datad (419:419:419) (451:451:451))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (995:995:995) (992:992:992))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (502:502:502))
        (PORT datab (247:247:247) (331:331:331))
        (PORT datac (1106:1106:1106) (1197:1197:1197))
        (PORT datad (182:182:182) (210:210:210))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (995:995:995) (992:992:992))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (246:246:246))
        (PORT datab (246:246:246) (329:329:329))
        (PORT datac (1102:1102:1102) (1193:1193:1193))
        (PORT datad (418:418:418) (450:450:450))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1559:1559:1559))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (995:995:995) (992:992:992))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (383:383:383))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (430:430:430))
        (PORT datab (290:290:290) (379:379:379))
        (PORT datac (285:285:285) (383:383:383))
        (PORT datad (283:283:283) (370:370:370))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1049:1049:1049))
        (PORT datab (203:203:203) (243:243:243))
        (PORT datac (569:569:569) (622:622:622))
        (PORT datad (282:282:282) (372:372:372))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (761:761:761))
        (PORT datab (706:706:706) (780:780:780))
        (PORT datac (1064:1064:1064) (1147:1147:1147))
        (PORT datad (1070:1070:1070) (1145:1145:1145))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT sload (784:784:784) (849:849:849))
        (PORT ena (1146:1146:1146) (1122:1122:1122))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (412:412:412))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT sload (784:784:784) (849:849:849))
        (PORT ena (1146:1146:1146) (1122:1122:1122))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (428:428:428))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT sload (784:784:784) (849:849:849))
        (PORT ena (1146:1146:1146) (1122:1122:1122))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (414:414:414))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT sload (784:784:784) (849:849:849))
        (PORT ena (1146:1146:1146) (1122:1122:1122))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (432:432:432))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1561:1561:1561))
        (PORT d (74:74:74) (91:91:91))
        (PORT sload (784:784:784) (849:849:849))
        (PORT ena (1146:1146:1146) (1122:1122:1122))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (380:380:380))
        (PORT datad (277:277:277) (368:368:368))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (440:440:440))
        (PORT datab (319:319:319) (421:421:421))
        (PORT datac (292:292:292) (392:392:392))
        (PORT datad (197:197:197) (223:223:223))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1168:1168:1168))
        (PORT datab (710:710:710) (785:785:785))
        (PORT datac (947:947:947) (1019:1019:1019))
        (PORT datad (890:890:890) (952:952:952))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (208:208:208) (249:249:249))
        (PORT datac (1089:1089:1089) (1193:1193:1193))
        (PORT datad (633:633:633) (701:701:701))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT asdata (1658:1658:1658) (1523:1523:1523))
        (PORT ena (959:959:959) (950:950:950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT asdata (579:579:579) (653:653:653))
        (PORT ena (959:959:959) (950:950:950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (306:306:306))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (959:959:959) (950:950:950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT asdata (567:567:567) (643:643:643))
        (PORT ena (959:959:959) (950:950:950))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (642:642:642) (694:694:694))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (765:765:765))
        (PORT datab (209:209:209) (251:251:251))
        (PORT datac (1089:1089:1089) (1187:1187:1187))
        (PORT datad (638:638:638) (704:704:704))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (842:842:842) (847:847:847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (439:439:439))
        (PORT datab (290:290:290) (381:381:381))
        (PORT datac (291:291:291) (391:391:391))
        (PORT datad (279:279:279) (370:370:370))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (307:307:307) (413:413:413))
        (PORT datac (290:290:290) (400:400:400))
        (PORT datad (291:291:291) (379:379:379))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (656:656:656))
        (PORT datab (246:246:246) (330:330:330))
        (PORT datad (780:780:780) (763:763:763))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT asdata (567:567:567) (646:646:646))
        (PORT ena (1265:1265:1265) (1258:1258:1258))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1122:1122:1122))
        (PORT datab (910:910:910) (939:939:939))
        (PORT datad (867:867:867) (914:914:914))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (507:507:507))
        (PORT datab (307:307:307) (415:415:415))
        (PORT datac (292:292:292) (389:389:389))
        (PORT datad (290:290:290) (376:376:376))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (644:644:644))
        (PORT datab (660:660:660) (731:731:731))
        (PORT datad (539:539:539) (562:562:562))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (643:643:643) (694:694:694))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (842:842:842) (847:847:847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (503:503:503))
        (PORT datab (300:300:300) (405:405:405))
        (PORT datac (285:285:285) (382:382:382))
        (PORT datad (283:283:283) (369:369:369))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (442:442:442))
        (PORT datab (342:342:342) (372:372:372))
        (PORT datac (294:294:294) (390:390:390))
        (PORT datad (293:293:293) (379:379:379))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (332:332:332))
        (PORT datab (567:567:567) (597:597:597))
        (PORT datad (581:581:581) (607:607:607))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (683:683:683) (735:735:735))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (842:842:842) (847:847:847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (507:507:507))
        (PORT datab (308:308:308) (411:411:411))
        (PORT datac (293:293:293) (399:399:399))
        (PORT datad (291:291:291) (379:379:379))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (443:443:443))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (291:291:291) (390:390:390))
        (PORT datad (277:277:277) (372:372:372))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (658:658:658))
        (PORT datab (245:245:245) (329:329:329))
        (PORT datad (551:551:551) (557:557:557))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (711:711:711) (787:787:787))
        (PORT datac (1068:1068:1068) (1152:1152:1152))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (1122:1122:1122) (1224:1224:1224))
        (PORT datac (674:674:674) (746:746:746))
        (PORT datad (1486:1486:1486) (1587:1587:1587))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1883:1883:1883) (1782:1782:1782))
        (PORT sload (786:786:786) (858:858:858))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (559:559:559) (631:631:631))
        (PORT sload (786:786:786) (858:858:858))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (786:786:786) (858:858:858))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1568:1568:1568))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (561:561:561) (635:635:635))
        (PORT sload (786:786:786) (858:858:858))
        (PORT ena (790:790:790) (783:783:783))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1272:1272:1272) (1169:1169:1169))
        (PORT datad (708:708:708) (803:803:803))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1029:1029:1029))
        (PORT datad (1332:1332:1332) (1414:1414:1414))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1420:1420:1420) (1404:1404:1404))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (217:217:217) (294:294:294))
        (PORT datad (716:716:716) (811:811:811))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1420:1420:1420) (1404:1404:1404))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (329:329:329))
        (PORT datad (721:721:721) (815:815:815))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1420:1420:1420) (1404:1404:1404))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (218:218:218) (294:294:294))
        (PORT datad (710:710:710) (809:809:809))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1420:1420:1420) (1404:1404:1404))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (494:494:494))
        (PORT datab (635:635:635) (695:695:695))
        (PORT datac (215:215:215) (290:290:290))
        (PORT datad (369:369:369) (435:435:435))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (452:452:452))
        (PORT datab (751:751:751) (821:821:821))
        (PORT datac (614:614:614) (622:622:622))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1060:1060:1060))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (441:441:441) (518:518:518))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1340:1340:1340) (1236:1236:1236))
        (PORT datad (914:914:914) (985:985:985))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (988:988:988))
        (PORT datab (752:752:752) (822:822:822))
        (PORT datac (962:962:962) (1014:1014:1014))
        (PORT datad (438:438:438) (513:513:513))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (988:988:988))
        (PORT datab (943:943:943) (1010:1010:1010))
        (PORT datac (978:978:978) (1060:1060:1060))
        (PORT datad (1337:1337:1337) (1420:1420:1420))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (264:264:264) (348:348:348))
        (PORT datad (205:205:205) (234:234:234))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (480:480:480))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (976:976:976) (1058:1058:1058))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1099:1099:1099))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (203:203:203) (232:232:232))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1013:1013:1013) (1076:1076:1076))
        (PORT ena (994:994:994) (999:999:999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1560:1560:1560))
        (PORT d (74:74:74) (91:91:91))
        (PORT clrn (1013:1013:1013) (1076:1076:1076))
        (PORT ena (994:994:994) (999:999:999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (906:906:906) (966:966:966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (638:638:638) (701:701:701))
      )
    )
  )
)
