$date
	Wed Feb 25 22:41:49 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_decoder_controller $end
$var wire 3 ! wb_sel [2:0] $end
$var wire 1 " use_pc_as_alu_a $end
$var wire 1 # reg_write $end
$var wire 1 $ mem_write $end
$var wire 1 % mem_read $end
$var wire 1 & jump $end
$var wire 1 ' jalr $end
$var wire 1 ( branch $end
$var wire 1 ) alu_src $end
$var wire 2 * alu_op [1:0] $end
$var parameter 32 + TEST_DELAY $end
$var reg 3 , funct3 [2:0] $end
$var reg 7 - funct7 [6:0] $end
$var reg 7 . opcode [6:0] $end
$var integer 32 / failed_tests [31:0] $end
$var integer 32 0 passed_tests [31:0] $end
$var integer 32 1 total_tests [31:0] $end
$scope module dut $end
$var wire 3 2 funct3 [2:0] $end
$var wire 7 3 funct7 [6:0] $end
$var wire 7 4 opcode [6:0] $end
$var parameter 7 5 OPCODE_AUIPC $end
$var parameter 7 6 OPCODE_BRANCH $end
$var parameter 7 7 OPCODE_JAL $end
$var parameter 7 8 OPCODE_JALR $end
$var parameter 7 9 OPCODE_LOAD $end
$var parameter 7 : OPCODE_LUI $end
$var parameter 7 ; OPCODE_OP $end
$var parameter 7 < OPCODE_OP_IMM $end
$var parameter 7 = OPCODE_STORE $end
$var reg 2 > alu_op [1:0] $end
$var reg 1 ) alu_src $end
$var reg 1 ( branch $end
$var reg 1 ' jalr $end
$var reg 1 & jump $end
$var reg 1 % mem_read $end
$var reg 1 $ mem_write $end
$var reg 1 # reg_write $end
$var reg 1 " use_pc_as_alu_a $end
$var reg 3 ? wb_sel [2:0] $end
$upscope $end
$scope task print_controls $end
$var reg 2 @ exp_alu_op [1:0] $end
$var reg 1 A exp_alu_src $end
$var reg 1 B exp_branch $end
$var reg 1 C exp_jalr $end
$var reg 1 D exp_jump $end
$var reg 1 E exp_mem_read $end
$var reg 1 F exp_mem_write $end
$var reg 1 G exp_reg_write $end
$var reg 1 H exp_use_pc_as_alu_a $end
$var reg 3 I exp_wb_sel [2:0] $end
$var reg 96 J tag [96:1] $end
$upscope $end
$scope task print_divider $end
$upscope $end
$scope task run_test $end
$var reg 2 K exp_alu_op [1:0] $end
$var reg 1 L exp_alu_src $end
$var reg 1 M exp_branch $end
$var reg 1 N exp_jalr $end
$var reg 1 O exp_jump $end
$var reg 1 P exp_mem_read $end
$var reg 1 Q exp_mem_write $end
$var reg 1 R exp_reg_write $end
$var reg 1 S exp_use_pc_as_alu_a $end
$var reg 3 T exp_wb_sel [2:0] $end
$var reg 3 U funct3_in [2:0] $end
$var reg 7 V funct7_in [6:0] $end
$var reg 7 W opcode_in [6:0] $end
$var reg 1 X pass $end
$var reg 560 Y test_name [560:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100011 =
b10011 <
b110011 ;
b110111 :
b11 9
b1100111 8
b1101111 7
b1100011 6
b10111 5
b1010 +
$end
#0
$dumpvars
b10011110101000000100000001010000101001000101101011101000111100101110000011001010010100100100000011000110110111101101110011101000111001001101111011011000010000001101111011101010111010001110000011101010111010001110011 Y
xX
b110011 W
b0 V
b0 U
b0 T
0S
1R
0Q
0P
0O
0N
0M
0L
b10 K
bx J
bx I
xH
xG
xF
xE
xD
xC
xB
xA
bx @
b0 ?
b10 >
b110011 4
b0 3
b0 2
b1 1
b0 0
b0 /
b110011 .
b0 -
b0 ,
b10 *
0)
0(
0'
0&
0%
0$
1#
0"
b0 !
$end
#2000
b1 0
1X
0C
0D
0B
0F
0E
0H
b10 @
0A
b0 I
1G
b10001110110111101110100 J
#12000
1)
b11 *
b11 >
1#
b10011 .
b10011 4
b10 1
b11 K
1L
b10011 W
b100111101010000001011010100100101001101010011010010000000101000010010010010110101110100011110010111000001100101001000000100000101001100010101010010100100100000011000110110111101101110011101000111001001101111011011000010000001101111011101010111010001110000011101010111010001110011 Y
#14000
b10 0
b11 @
1A
b10001110110111101110100 J
#24000
1%
b1 !
b1 ?
b0 *
b0 >
1)
1#
b10 ,
b10 2
b11 .
b11 4
b11 1
1P
b0 K
b1 T
b10 U
b11 W
b1001100010011110100000101000100001000000010100001101100011101110010100100100000011000110110111101101110011101000111001001101111011011000010000001101111011101010111010001110000011101010111010001110011 Y
#26000
b11 0
1E
b0 @
b1 I
b10001110110111101110100 J
#36000
1$
0%
1)
b0 !
b0 ?
0#
b100011 .
b100011 4
b100 1
1Q
0P
b0 T
0R
b100011 W
b101001101010100010011110101001001000101001000000010100001110011011101110010100100100000011000110110111101101110011101000111001001101111011011000010000001101111011101010111010001110000011101010111010001110011 Y
#38000
b100 0
1F
0E
b0 I
0G
b10001110110111101110100 J
#48000
1(
b1 *
b1 >
0$
0)
b0 ,
b0 2
b1100011 .
b1100011 4
b101 1
1M
0Q
b1 K
0L
b0 U
b1100011 W
b1000010010100100100000101001110010000110100100000100000011000110110111101101110011101000111001001101111011011000010000001101111011101010111010001110000011101010111010001110011 Y
#50000
b101 0
1B
0F
b1 @
0A
b10001110110111101110100 J
#60000
1&
b10 !
b10 ?
1#
0(
b0 *
b0 >
b1101111 .
b1101111 4
b110 1
1O
0M
b0 K
b10 T
1R
b1101111 W
b1001010010000010100110000100000011000110110111101101110011101000111001001101111011011000010000001101111011101010111010001110000011101010111010001110011 Y
#62000
b110 0
1D
0B
b0 @
b10 I
1G
b10001110110111101110100 J
#72000
1'
1)
0&
b10 !
b10 ?
1#
b1100111 .
b1100111 4
b111 1
1N
0O
1L
b1100111 W
b100101001000001010011000101001000100000011000110110111101101110011101000111001001101111011011000010000001101111011101010111010001110000011101010111010001110011 Y
#74000
b111 0
1C
0D
1A
b10001110110111101110100 J
#84000
0'
0)
b11 !
b11 ?
1#
b110111 .
b110111 4
b1000 1
0N
0L
b11 T
b110111 W
b1001100010101010100100100100000011000110110111101101110011101000111001001101111011011000010000001101111011101010111010001110000011101010111010001110011 Y
#86000
b1000 0
0C
0A
b11 I
b10001110110111101110100 J
#96000
1"
1)
b100 !
b100 ?
1#
b10111 .
b10111 4
b1001 1
1S
1L
b100 T
b10111 W
b10000010101010101001001010100000100001100100000011000110110111101101110011101000111001001101111011011000010000001101111011101010111010001110000011101010111010001110011 Y
#98000
b1001 0
1H
1A
b100 I
b10001110110111101110100 J
#108000
0"
0)
b0 !
b0 ?
0#
b1111111 -
b1111111 3
b111 ,
b111 2
b1111111 .
b1111111 4
b1010 1
0S
0L
b0 T
0R
b1111111 V
b111 U
b1111111 W
b10101010110111001101011011011100110111101110111011011100010000001101111011100000110001101101111011001000110010100100000001011010011111000100000011100110110000101100110011001010010000001100100011001010110011001100001011101010110110001110100011100110010000000101000010011100100111101010000001011010110110001101001011010110110010100101001 Y
#110000
b1010 0
0H
0A
b0 I
0G
b10001110110111101110100 J
#120000
