Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 00:32:26 2024
| Host         : Mario running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_TECLADO_timing_summary_routed.rpt -pb TOP_TECLADO_timing_summary_routed.pb -rpx TOP_TECLADO_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_TECLADO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    40          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/debounce/O0_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.918        0.000                      0                   34        0.107        0.000                      0                   34        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.918        0.000                      0                   34        0.107        0.000                      0                   34        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.202ns (31.290%)  route 2.639ns (68.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDPE (Prop_fdpe_C_Q)         0.419     5.730 r  sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=11, routed)          0.939     6.669    sevenSeg/Q[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.327     6.996 f  sevenSeg/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.511     7.508    sevenSeg/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.840 f  sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=1, routed)           0.810     8.649    keyboard/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.379     9.153    sevenSeg/E[0]
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589    15.011    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDPE (Setup_fdpe_C_CE)      -0.205    15.071    sevenSeg/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.202ns (31.290%)  route 2.639ns (68.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDPE (Prop_fdpe_C_Q)         0.419     5.730 r  sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=11, routed)          0.939     6.669    sevenSeg/Q[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.327     6.996 f  sevenSeg/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.511     7.508    sevenSeg/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.840 f  sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=1, routed)           0.810     8.649    keyboard/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.379     9.153    sevenSeg/E[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589    15.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDCE (Setup_fdce_C_CE)      -0.205    15.071    sevenSeg/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.202ns (31.290%)  route 2.639ns (68.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDPE (Prop_fdpe_C_Q)         0.419     5.730 r  sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=11, routed)          0.939     6.669    sevenSeg/Q[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.327     6.996 f  sevenSeg/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.511     7.508    sevenSeg/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.840 f  sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=1, routed)           0.810     8.649    keyboard/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.379     9.153    sevenSeg/E[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589    15.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDCE (Setup_fdce_C_CE)      -0.205    15.071    sevenSeg/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.202ns (31.290%)  route 2.639ns (68.710%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDPE (Prop_fdpe_C_Q)         0.419     5.730 r  sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=11, routed)          0.939     6.669    sevenSeg/Q[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.327     6.996 f  sevenSeg/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.511     7.508    sevenSeg/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.840 f  sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=1, routed)           0.810     8.649    keyboard/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.379     9.153    sevenSeg/E[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589    15.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDCE (Setup_fdce_C_CE)      -0.205    15.071    sevenSeg/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.202ns (32.912%)  route 2.450ns (67.088%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDPE (Prop_fdpe_C_Q)         0.419     5.730 r  sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=11, routed)          0.939     6.669    sevenSeg/Q[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.327     6.996 f  sevenSeg/FSM_onehot_current_state[3]_i_3/O
                         net (fo=2, routed)           0.511     7.508    sevenSeg/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I0_O)        0.332     7.840 f  sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=1, routed)           0.810     8.649    keyboard/FSM_onehot_current_state_reg[4]_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.190     8.964    sevenSeg/E[0]
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589    15.011    sevenSeg/CLK
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.278    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X0Y103         FDCE (Setup_fdce_C_CE)      -0.205    15.049    sevenSeg/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.966ns (30.687%)  route 2.182ns (69.313%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDPE (Prop_fdpe_C_Q)         0.419     5.730 r  sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=11, routed)          1.041     6.771    keyboard/Q[0]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.299     7.070 r  keyboard/FSM_onehot_current_state[1]_i_7/O
                         net (fo=1, routed)           0.282     7.352    keyboard/FSM_onehot_current_state[1]_i_7_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I1_O)        0.124     7.476 r  keyboard/FSM_onehot_current_state[1]_i_2/O
                         net (fo=1, routed)           0.859     8.335    keyboard/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  keyboard/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.459    sevenSeg/D[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589    15.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)        0.031    15.307    sevenSeg/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 sevenSeg/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.191ns (40.879%)  route 1.722ns (59.121%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  sevenSeg/FSM_onehot_current_state_reg[2]/Q
                         net (fo=10, routed)          1.138     6.868    sevenSeg/Q[2]
    SLICE_X3Y101         LUT5 (Prop_lut5_I3_O)        0.322     7.190 r  sevenSeg/digit[3]_i_3/O
                         net (fo=1, routed)           0.433     7.623    sevenSeg/digit[3]_i_3_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.326     7.949 r  sevenSeg/digit[3]_i_2/O
                         net (fo=1, routed)           0.151     8.101    sevenSeg/digit[3]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  sevenSeg/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     8.225    sevenSeg/digit_0[3]
    SLICE_X3Y101         FDRE                                         r  sevenSeg/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X3Y101         FDRE                                         r  sevenSeg/digit_reg[3]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.031    15.283    sevenSeg/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 sevenSeg/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.704ns (25.618%)  route 2.044ns (74.382%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  sevenSeg/FSM_onehot_current_state_reg[3]/Q
                         net (fo=10, routed)          0.890     6.657    sevenSeg/Q[3]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.124     6.781 r  sevenSeg/FSM_onehot_current_state[2]_i_4/O
                         net (fo=1, routed)           0.674     7.455    keyboard/FSM_onehot_current_state_reg[2]_0
    SLICE_X0Y102         LUT6 (Prop_lut6_I2_O)        0.124     7.579 r  keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.480     8.059    sevenSeg/D[1]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589    15.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y103         FDCE (Setup_fdce_C_D)       -0.062    15.214    sevenSeg/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.937ns (35.968%)  route 1.668ns (64.032%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          0.845     6.612    sevenSeg/s[0]
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.154     6.766 r  sevenSeg/digit[0]_i_3/O
                         net (fo=1, routed)           0.823     7.589    sevenSeg/digit[0]_i_3_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.327     7.916 r  sevenSeg/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     7.916    sevenSeg/digit_0[0]
    SLICE_X2Y102         FDRE                                         r  sevenSeg/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.590    15.012    sevenSeg/CLK
    SLICE_X2Y102         FDRE                                         r  sevenSeg/digit_reg[0]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)        0.081    15.317    sevenSeg/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  7.401    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.806ns (76.997%)  route 0.540ns (23.003%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X4Y98          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenSeg/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.539     6.323    sevenSeg/clkdiv_reg_n_0_[1]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.997 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.997    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.111    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.225    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.339    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.673 r  sevenSeg/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.673    sevenSeg/clkdiv_reg[16]_i_1_n_6
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588    15.010    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.062    15.217    sevenSeg/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  7.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X4Y99          FDRE                                         r  sevenSeg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    sevenSeg/clkdiv_reg_n_0_[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  sevenSeg/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    sevenSeg/clkdiv_reg[8]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  sevenSeg/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    sevenSeg/CLK
    SLICE_X4Y100         FDRE                                         r  sevenSeg/clkdiv_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    sevenSeg/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X4Y99          FDRE                                         r  sevenSeg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    sevenSeg/clkdiv_reg_n_0_[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  sevenSeg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    sevenSeg/clkdiv_reg[8]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  sevenSeg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    sevenSeg/CLK
    SLICE_X4Y100         FDRE                                         r  sevenSeg/clkdiv_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    sevenSeg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X4Y99          FDRE                                         r  sevenSeg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    sevenSeg/clkdiv_reg_n_0_[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  sevenSeg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    sevenSeg/clkdiv_reg[8]_i_1_n_4
    SLICE_X4Y100         FDRE                                         r  sevenSeg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    sevenSeg/CLK
    SLICE_X4Y100         FDRE                                         r  sevenSeg/clkdiv_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    sevenSeg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X4Y99          FDRE                                         r  sevenSeg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    sevenSeg/clkdiv_reg_n_0_[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  sevenSeg/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    sevenSeg/clkdiv_reg[8]_i_1_n_6
    SLICE_X4Y100         FDRE                                         r  sevenSeg/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    sevenSeg/CLK
    SLICE_X4Y100         FDRE                                         r  sevenSeg/clkdiv_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    sevenSeg/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X4Y99          FDRE                                         r  sevenSeg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    sevenSeg/clkdiv_reg_n_0_[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  sevenSeg/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    sevenSeg/clkdiv_reg[12]_i_1_n_7
    SLICE_X4Y101         FDRE                                         r  sevenSeg/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    sevenSeg/CLK
    SLICE_X4Y101         FDRE                                         r  sevenSeg/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    sevenSeg/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X4Y99          FDRE                                         r  sevenSeg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    sevenSeg/clkdiv_reg_n_0_[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.050 r  sevenSeg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.050    sevenSeg/clkdiv_reg[12]_i_1_n_5
    SLICE_X4Y101         FDRE                                         r  sevenSeg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    sevenSeg/CLK
    SLICE_X4Y101         FDRE                                         r  sevenSeg/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    sevenSeg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X4Y99          FDRE                                         r  sevenSeg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    sevenSeg/clkdiv_reg_n_0_[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.075 r  sevenSeg/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.075    sevenSeg/clkdiv_reg[12]_i_1_n_6
    SLICE_X4Y101         FDRE                                         r  sevenSeg/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    sevenSeg/CLK
    SLICE_X4Y101         FDRE                                         r  sevenSeg/clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    sevenSeg/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X4Y99          FDRE                                         r  sevenSeg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    sevenSeg/clkdiv_reg_n_0_[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.075 r  sevenSeg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.075    sevenSeg/clkdiv_reg[12]_i_1_n_4
    SLICE_X4Y101         FDRE                                         r  sevenSeg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    sevenSeg/CLK
    SLICE_X4Y101         FDRE                                         r  sevenSeg/clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    sevenSeg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.997%)  route 0.122ns (22.003%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X4Y99          FDRE                                         r  sevenSeg/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.121     1.786    sevenSeg/clkdiv_reg_n_0_[6]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.946 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.024 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.024    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.078 r  sevenSeg/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.078    sevenSeg/clkdiv_reg[16]_i_1_n_7
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.868     2.034    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.105     1.893    sevenSeg/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.223%)  route 0.170ns (47.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=18, routed)          0.170     1.829    sevenSeg/s[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  sevenSeg/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    sevenSeg/digit_0[0]
    SLICE_X2Y102         FDRE                                         r  sevenSeg/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.872     2.037    sevenSeg/CLK
    SLICE_X2Y102         FDRE                                         r  sevenSeg/digit_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.121     1.678    sevenSeg/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y102    CLK50MHZ_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    sevenSeg/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y98     sevenSeg/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    sevenSeg/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    sevenSeg/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    CLK50MHZ_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    CLK50MHZ_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y103    sevenSeg/FSM_onehot_current_state_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/Iv1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 1.617ns (24.438%)  route 5.000ns (75.562%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.338     5.831    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.955 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.662     6.617    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  keyboard/debounce/Iv1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            keyboard/debounce/Iv0_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 1.596ns (24.344%)  route 4.959ns (75.656%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IBUF_inst/O
                         net (fo=6, routed)           4.580     6.052    keyboard/debounce/PS2_CLK_IBUF
    SLICE_X7Y101         LUT2 (Prop_lut2_I0_O)        0.124     6.176 r  keyboard/debounce/Iv0_i_1/O
                         net (fo=1, routed)           0.379     6.555    keyboard/debounce/clear
    SLICE_X6Y101         FDRE                                         r  keyboard/debounce/Iv0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            keyboard/debounce/O0_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.539ns  (logic 1.624ns (24.833%)  route 4.915ns (75.167%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IBUF_inst/O
                         net (fo=6, routed)           4.580     6.052    keyboard/debounce/PS2_CLK_IBUF
    SLICE_X7Y101         LUT4 (Prop_lut4_I2_O)        0.152     6.204 r  keyboard/debounce/O0_i_1/O
                         net (fo=1, routed)           0.335     6.539    keyboard/debounce/O01_out
    SLICE_X7Y102         FDRE                                         r  keyboard/debounce/O0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.368ns  (logic 1.617ns (25.392%)  route 4.751ns (74.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.338     5.831    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.955 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.413     6.368    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  keyboard/debounce/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.368ns  (logic 1.617ns (25.392%)  route 4.751ns (74.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.338     5.831    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.955 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.413     6.368    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  keyboard/debounce/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.368ns  (logic 1.617ns (25.392%)  route 4.751ns (74.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.338     5.831    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.955 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.413     6.368    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  keyboard/debounce/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.368ns  (logic 1.617ns (25.392%)  route 4.751ns (74.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.338     5.831    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.955 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.413     6.368    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  keyboard/debounce/cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 1.617ns (25.410%)  route 4.747ns (74.590%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.338     5.831    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.124     5.955 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.409     6.363    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X5Y104         FDSE                                         r  keyboard/debounce/cnt1_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/O1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 1.643ns (26.014%)  route 4.673ns (73.986%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.338     5.831    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X5Y104         LUT5 (Prop_lut5_I3_O)        0.150     5.981 r  keyboard/debounce/O1_i_1/O
                         net (fo=1, routed)           0.335     6.316    keyboard/debounce/O10_out
    SLICE_X5Y105         FDRE                                         r  keyboard/debounce/O1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            keyboard/debounce/cnt0_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.205ns  (logic 1.624ns (26.169%)  route 4.581ns (73.831%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IBUF_inst/O
                         net (fo=6, routed)           4.581     6.053    keyboard/debounce/PS2_CLK_IBUF
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.152     6.205 r  keyboard/debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     6.205    keyboard/debounce/cnt0[1]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  keyboard/debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.146ns (51.425%)  route 0.138ns (48.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  keyboard/datacur_reg[4]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[4]/Q
                         net (fo=4, routed)           0.138     0.284    keyboard/p_1_in[4]
    SLICE_X2Y104         FDRE                                         r  keyboard/dataprev_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.146ns (51.328%)  route 0.138ns (48.672%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  keyboard/datacur_reg[6]/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[6]/Q
                         net (fo=4, routed)           0.138     0.284    keyboard/p_1_in[6]
    SLICE_X3Y103         FDRE                                         r  keyboard/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/debounce/cnt0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE                         0.000     0.000 r  keyboard/debounce/Iv0_reg/C
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  keyboard/debounce/Iv0_reg/Q
                         net (fo=4, routed)           0.093     0.257    keyboard/debounce/Iv0
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.045     0.302 r  keyboard/debounce/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.302    keyboard/debounce/cnt0[0]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  keyboard/debounce/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.146ns (48.141%)  route 0.157ns (51.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE                         0.000     0.000 r  keyboard/datacur_reg[5]/C
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[5]/Q
                         net (fo=4, routed)           0.157     0.303    keyboard/p_1_in[5]
    SLICE_X3Y104         FDRE                                         r  keyboard/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/debounce/cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/debounce/cnt1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE                         0.000     0.000 r  keyboard/debounce/cnt1_reg[0]/C
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/debounce/cnt1_reg[0]/Q
                         net (fo=7, routed)           0.119     0.260    keyboard/debounce/cnt1_reg[0]
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.045     0.305 r  keyboard/debounce/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.305    keyboard/debounce/cnt1[4]_i_1_n_0
    SLICE_X5Y104         FDSE                                         r  keyboard/debounce/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/debounce/cnt0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE                         0.000     0.000 r  keyboard/debounce/Iv0_reg/C
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  keyboard/debounce/Iv0_reg/Q
                         net (fo=4, routed)           0.093     0.257    keyboard/debounce/Iv0
    SLICE_X7Y101         LUT4 (Prop_lut4_I0_O)        0.048     0.305 r  keyboard/debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    keyboard/debounce/cnt0[1]_i_1_n_0
    SLICE_X7Y101         FDRE                                         r  keyboard/debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.146ns (46.598%)  route 0.167ns (53.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE                         0.000     0.000 r  keyboard/datacur_reg[2]/C
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[2]/Q
                         net (fo=4, routed)           0.167     0.313    keyboard/p_1_in[2]
    SLICE_X3Y104         FDRE                                         r  keyboard/dataprev_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.146ns (45.580%)  route 0.174ns (54.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE                         0.000     0.000 r  keyboard/datacur_reg[2]/C
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[2]/Q
                         net (fo=4, routed)           0.174     0.320    keyboard/p_1_in[2]
    SLICE_X3Y104         FDRE                                         r  keyboard/keycode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.146ns (42.746%)  route 0.196ns (57.254%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE                         0.000     0.000 r  keyboard/datacur_reg[7]/C
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[7]/Q
                         net (fo=4, routed)           0.196     0.342    keyboard/p_1_in[7]
    SLICE_X2Y104         FDRE                                         r  keyboard/dataprev_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.146ns (42.572%)  route 0.197ns (57.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE                         0.000     0.000 r  keyboard/datacur_reg[0]/C
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[0]/Q
                         net (fo=4, routed)           0.197     0.343    keyboard/p_1_in[0]
    SLICE_X3Y104         FDRE                                         r  keyboard/dataprev_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 4.098ns (42.353%)  route 5.577ns (57.647%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=18, routed)          1.244     7.011    sevenSeg/s[1]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.124     7.135 r  sevenSeg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.333    11.469    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.986 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.986    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 4.387ns (48.766%)  route 4.609ns (51.234%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X3Y101         FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           1.274     7.042    sevenSeg/digit[3]
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.152     7.194 r  sevenSeg/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.335    10.529    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    14.308 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.308    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.359ns (48.768%)  route 4.580ns (51.232%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=18, routed)          1.244     7.011    sevenSeg/s[1]
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.146     7.157 r  sevenSeg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.336    10.493    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    14.250 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.250    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 4.154ns (48.611%)  route 4.392ns (51.389%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=18, routed)          1.047     6.814    sevenSeg/s[1]
    SLICE_X3Y101         LUT3 (Prop_lut3_I1_O)        0.124     6.938 r  sevenSeg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.345    10.283    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.857 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.857    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.470ns  (logic 4.135ns (48.823%)  route 4.335ns (51.177%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X3Y101         FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           0.954     6.722    sevenSeg/digit[3]
    SLICE_X1Y101         LUT4 (Prop_lut4_I0_O)        0.124     6.846 r  sevenSeg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.381    10.227    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.783 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.783    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 4.141ns (50.579%)  route 4.046ns (49.421%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X3Y101         FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           1.276     7.044    sevenSeg/digit[3]
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     7.168 r  sevenSeg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.770     9.938    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.499 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.499    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.047ns  (logic 4.132ns (51.344%)  route 3.915ns (48.656%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=18, routed)          1.179     6.946    sevenSeg/s[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.124     7.070 r  sevenSeg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.736     9.807    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    13.358 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.358    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.885ns  (logic 4.114ns (52.171%)  route 3.771ns (47.829%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X3Y101         FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           1.274     7.042    sevenSeg/digit[3]
    SLICE_X1Y98          LUT4 (Prop_lut4_I0_O)        0.124     7.166 r  sevenSeg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.497     9.664    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.197 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.197    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.638ns  (logic 4.130ns (54.075%)  route 3.508ns (45.925%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.709     5.311    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sevenSeg/clkdiv_reg[19]/Q
                         net (fo=18, routed)          1.167     6.934    sevenSeg/s[2]
    SLICE_X1Y104         LUT3 (Prop_lut3_I1_O)        0.124     7.058 r  sevenSeg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.341     9.399    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.949 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.949    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.592ns  (logic 4.366ns (57.509%)  route 3.226ns (42.491%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.710     5.312    sevenSeg/CLK
    SLICE_X3Y101         FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           0.954     6.722    sevenSeg/digit[3]
    SLICE_X1Y101         LUT4 (Prop_lut4_I0_O)        0.152     6.874 r  sevenSeg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.272     9.146    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    12.905 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.905    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.380ns (77.104%)  route 0.410ns (22.896%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/digit_reg[1]/Q
                         net (fo=7, routed)           0.128     1.788    sevenSeg/digit[1]
    SLICE_X1Y100         LUT4 (Prop_lut4_I3_O)        0.045     1.833 r  sevenSeg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.114    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.309 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.309    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_ABAJO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.417ns (75.791%)  route 0.453ns (24.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  sevenSeg/FSM_onehot_current_state_reg[2]/Q
                         net (fo=10, routed)          0.453     2.098    SALIDA_ABAJO_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.289     3.387 r  SALIDA_ABAJO_OBUF_inst/O
                         net (fo=0)                   0.000     3.387    SALIDA_ABAJO
    K15                                                               r  SALIDA_ABAJO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_ARRIBA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.362ns (71.966%)  route 0.531ns (28.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  sevenSeg/FSM_onehot_current_state_reg[4]/Q
                         net (fo=9, routed)           0.531     2.189    SALIDA_ARRIBA_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.410 r  SALIDA_ARRIBA_OBUF_inst/O
                         net (fo=0)                   0.000     3.410    SALIDA_ARRIBA
    H17                                                               r  SALIDA_ARRIBA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 1.422ns (74.621%)  route 0.484ns (25.379%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sevenSeg/clkdiv_reg[19]/Q
                         net (fo=18, routed)          0.153     1.811    sevenSeg/s[2]
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.045     1.856 r  sevenSeg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.187    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.424 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.424    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_IZQUIERDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.394ns (72.015%)  route 0.542ns (27.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  sevenSeg/FSM_onehot_current_state_reg[3]/Q
                         net (fo=10, routed)          0.542     2.200    SALIDA_IZQUIERDA_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.453 r  SALIDA_IZQUIERDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.453    SALIDA_IZQUIERDA
    J13                                                               r  SALIDA_IZQUIERDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.422ns (72.858%)  route 0.530ns (27.142%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sevenSeg/clkdiv_reg[19]/Q
                         net (fo=18, routed)          0.194     1.852    sevenSeg/s[2]
    SLICE_X4Y103         LUT3 (Prop_lut3_I2_O)        0.045     1.897 r  sevenSeg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.233    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.470 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.470    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_DERECHA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.392ns (68.613%)  route 0.637ns (31.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.637     2.295    SALIDA_DERECHA_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.547 r  SALIDA_DERECHA_OBUF_inst/O
                         net (fo=0)                   0.000     3.547    SALIDA_DERECHA
    N14                                                               r  SALIDA_DERECHA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.495ns (69.447%)  route 0.658ns (30.553%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/digit_reg[2]/Q
                         net (fo=7, routed)           0.228     1.887    sevenSeg/digit[2]
    SLICE_X1Y98          LUT4 (Prop_lut4_I1_O)        0.049     1.936 r  sevenSeg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.430     2.366    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.671 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.671    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.502ns (66.370%)  route 0.761ns (33.630%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.599     1.518    sevenSeg/CLK
    SLICE_X1Y101         FDRE                                         r  sevenSeg/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sevenSeg/digit_reg[2]/Q
                         net (fo=7, routed)           0.170     1.830    sevenSeg/digit[2]
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.043     1.873 r  sevenSeg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.591     2.463    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.781 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.781    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.498ns (63.413%)  route 0.864ns (36.587%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.598     1.517    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=18, routed)          0.385     2.043    sevenSeg/s[0]
    SLICE_X1Y104         LUT3 (Prop_lut3_I2_O)        0.042     2.085 r  sevenSeg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.565    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.879 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.879    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.975ns  (logic 0.828ns (20.832%)  route 3.147ns (79.168%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[1]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  keyboard/keycode_reg[1]/Q
                         net (fo=17, routed)          1.523     1.979    keyboard/keycode_reg[6]_0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     2.103 r  keyboard/FSM_onehot_current_state[4]_i_10/O
                         net (fo=2, routed)           0.816     2.919    keyboard/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X1Y102         LUT5 (Prop_lut5_I3_O)        0.124     3.043 r  keyboard/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.808     3.851    keyboard/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.124     3.975 r  keyboard/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.975    sevenSeg/D[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589     5.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.911ns  (logic 0.828ns (21.173%)  route 3.083ns (78.827%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[1]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  keyboard/keycode_reg[1]/Q
                         net (fo=17, routed)          1.523     1.979    keyboard/keycode_reg[6]_0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     2.103 r  keyboard/FSM_onehot_current_state[4]_i_10/O
                         net (fo=2, routed)           0.467     2.570    keyboard/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124     2.694 r  keyboard/FSM_onehot_current_state[4]_i_7/O
                         net (fo=1, routed)           0.713     3.407    keyboard/FSM_onehot_current_state[4]_i_7_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.379     3.911    sevenSeg/E[0]
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589     5.011    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.911ns  (logic 0.828ns (21.173%)  route 3.083ns (78.827%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[1]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  keyboard/keycode_reg[1]/Q
                         net (fo=17, routed)          1.523     1.979    keyboard/keycode_reg[6]_0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     2.103 r  keyboard/FSM_onehot_current_state[4]_i_10/O
                         net (fo=2, routed)           0.467     2.570    keyboard/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124     2.694 r  keyboard/FSM_onehot_current_state[4]_i_7/O
                         net (fo=1, routed)           0.713     3.407    keyboard/FSM_onehot_current_state[4]_i_7_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.379     3.911    sevenSeg/E[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589     5.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.911ns  (logic 0.828ns (21.173%)  route 3.083ns (78.827%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[1]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  keyboard/keycode_reg[1]/Q
                         net (fo=17, routed)          1.523     1.979    keyboard/keycode_reg[6]_0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     2.103 r  keyboard/FSM_onehot_current_state[4]_i_10/O
                         net (fo=2, routed)           0.467     2.570    keyboard/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124     2.694 r  keyboard/FSM_onehot_current_state[4]_i_7/O
                         net (fo=1, routed)           0.713     3.407    keyboard/FSM_onehot_current_state[4]_i_7_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.379     3.911    sevenSeg/E[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589     5.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.911ns  (logic 0.828ns (21.173%)  route 3.083ns (78.827%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[1]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  keyboard/keycode_reg[1]/Q
                         net (fo=17, routed)          1.523     1.979    keyboard/keycode_reg[6]_0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     2.103 r  keyboard/FSM_onehot_current_state[4]_i_10/O
                         net (fo=2, routed)           0.467     2.570    keyboard/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124     2.694 r  keyboard/FSM_onehot_current_state[4]_i_7/O
                         net (fo=1, routed)           0.713     3.407    keyboard/FSM_onehot_current_state[4]_i_7_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.379     3.911    sevenSeg/E[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589     5.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.750ns  (logic 1.058ns (28.212%)  route 2.692ns (71.788%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[4]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  keyboard/keycode_reg[4]/Q
                         net (fo=9, routed)           1.226     1.682    keyboard/keycode[4]
    SLICE_X2Y102         LUT5 (Prop_lut5_I0_O)        0.150     1.832 r  keyboard/FSM_onehot_current_state[3]_i_6/O
                         net (fo=1, routed)           0.452     2.284    keyboard/FSM_onehot_current_state[3]_i_6_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.328     2.612 f  keyboard/FSM_onehot_current_state[3]_i_2/O
                         net (fo=2, routed)           1.014     3.626    keyboard/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.124     3.750 r  keyboard/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     3.750    sevenSeg/D[2]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589     5.011    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 0.828ns (22.250%)  route 2.893ns (77.750%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[1]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  keyboard/keycode_reg[1]/Q
                         net (fo=17, routed)          1.523     1.979    keyboard/keycode_reg[6]_0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I0_O)        0.124     2.103 r  keyboard/FSM_onehot_current_state[4]_i_10/O
                         net (fo=2, routed)           0.467     2.570    keyboard/FSM_onehot_current_state[4]_i_10_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124     2.694 r  keyboard/FSM_onehot_current_state[4]_i_7/O
                         net (fo=1, routed)           0.713     3.407    keyboard/FSM_onehot_current_state[4]_i_7_n_0
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.190     3.721    sevenSeg/E[0]
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589     5.011    sevenSeg/CLK
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.313ns  (logic 1.193ns (36.007%)  route 2.120ns (63.993%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE                         0.000     0.000 r  keyboard/keycode_reg[2]/C
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[2]/Q
                         net (fo=8, routed)           1.044     1.463    keyboard/keycode[2]
    SLICE_X3Y102         LUT4 (Prop_lut4_I1_O)        0.324     1.787 f  keyboard/FSM_onehot_current_state[4]_i_14/O
                         net (fo=1, routed)           0.436     2.223    keyboard/FSM_onehot_current_state[4]_i_14_n_0
    SLICE_X3Y102         LUT5 (Prop_lut5_I3_O)        0.326     2.549 r  keyboard/FSM_onehot_current_state[4]_i_8/O
                         net (fo=1, routed)           0.640     3.189    sevenSeg/FSM_onehot_current_state_reg[4]_4
    SLICE_X0Y103         LUT6 (Prop_lut6_I5_O)        0.124     3.313 r  sevenSeg/FSM_onehot_current_state[4]_i_2/O
                         net (fo=1, routed)           0.000     3.313    sevenSeg/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.589     5.011    sevenSeg/CLK
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 RESET_TECLADO
                            (input port)
  Destination:            sevenSeg/clkdiv_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 1.478ns (47.007%)  route 1.666ns (52.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RESET_TECLADO (IN)
                         net (fo=0)                   0.000     0.000    RESET_TECLADO
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RESET_TECLADO_IBUF_inst/O
                         net (fo=25, routed)          1.666     3.143    sevenSeg/AS[0]
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588     5.010    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[16]/C

Slack:                    inf
  Source:                 RESET_TECLADO
                            (input port)
  Destination:            sevenSeg/clkdiv_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 1.478ns (47.007%)  route 1.666ns (52.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RESET_TECLADO (IN)
                         net (fo=0)                   0.000     0.000    RESET_TECLADO
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RESET_TECLADO_IBUF_inst/O
                         net (fo=25, routed)          1.666     3.143    sevenSeg/AS[0]
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.588     5.010    sevenSeg/CLK
    SLICE_X4Y102         FDRE                                         r  sevenSeg/clkdiv_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.327%)  route 0.408ns (68.673%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[0]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[0]/Q
                         net (fo=15, routed)          0.408     0.549    sevenSeg/FSM_onehot_current_state_reg[4]_2[0]
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.045     0.594 r  sevenSeg/FSM_onehot_current_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.594    sevenSeg/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.231ns (37.105%)  route 0.392ns (62.895%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[1]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[1]/Q
                         net (fo=17, routed)          0.266     0.407    keyboard/keycode_reg[6]_0[1]
    SLICE_X3Y103         LUT4 (Prop_lut4_I3_O)        0.045     0.452 r  keyboard/FSM_onehot_current_state[3]_i_4/O
                         net (fo=1, routed)           0.126     0.578    keyboard/FSM_onehot_current_state[3]_i_4_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.045     0.623 r  keyboard/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.623    sevenSeg/D[2]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.226ns (35.201%)  route 0.416ns (64.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE                         0.000     0.000 r  keyboard/keycode_reg[2]/C
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  keyboard/keycode_reg[2]/Q
                         net (fo=8, routed)           0.244     0.372    keyboard/keycode[2]
    SLICE_X0Y102         LUT6 (Prop_lut6_I5_O)        0.098     0.470 r  keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.172     0.642    sevenSeg/D[1]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.271ns (41.232%)  route 0.386ns (58.768%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[6]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[6]/Q
                         net (fo=16, routed)          0.221     0.349    keyboard/keycode_reg[6]_0[3]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.098     0.447 r  keyboard/FSM_onehot_current_state[4]_i_6/O
                         net (fo=2, routed)           0.110     0.556    keyboard/keycode_reg[6]_1
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.045     0.601 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.056     0.657    sevenSeg/E[0]
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X0Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.231ns (33.692%)  route 0.455ns (66.308%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[1]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[1]/Q
                         net (fo=17, routed)          0.181     0.322    keyboard/keycode_reg[6]_0[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.045     0.367 f  keyboard/FSM_onehot_current_state[3]_i_2/O
                         net (fo=2, routed)           0.273     0.641    keyboard/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.045     0.686 r  keyboard/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.686    sevenSeg/D[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.271ns (37.769%)  route 0.447ns (62.231%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[6]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[6]/Q
                         net (fo=16, routed)          0.221     0.349    keyboard/keycode_reg[6]_0[3]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.098     0.447 r  keyboard/FSM_onehot_current_state[4]_i_6/O
                         net (fo=2, routed)           0.110     0.556    keyboard/keycode_reg[6]_1
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.045     0.601 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.116     0.718    sevenSeg/E[0]
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.271ns (37.769%)  route 0.447ns (62.231%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[6]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[6]/Q
                         net (fo=16, routed)          0.221     0.349    keyboard/keycode_reg[6]_0[3]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.098     0.447 r  keyboard/FSM_onehot_current_state[4]_i_6/O
                         net (fo=2, routed)           0.110     0.556    keyboard/keycode_reg[6]_1
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.045     0.601 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.116     0.718    sevenSeg/E[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.271ns (37.769%)  route 0.447ns (62.231%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[6]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[6]/Q
                         net (fo=16, routed)          0.221     0.349    keyboard/keycode_reg[6]_0[3]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.098     0.447 r  keyboard/FSM_onehot_current_state[4]_i_6/O
                         net (fo=2, routed)           0.110     0.556    keyboard/keycode_reg[6]_1
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.045     0.601 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.116     0.718    sevenSeg/E[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.271ns (37.769%)  route 0.447ns (62.231%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE                         0.000     0.000 r  keyboard/keycode_reg[6]/C
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[6]/Q
                         net (fo=16, routed)          0.221     0.349    keyboard/keycode_reg[6]_0[3]
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.098     0.447 r  keyboard/FSM_onehot_current_state[4]_i_6/O
                         net (fo=2, routed)           0.110     0.556    keyboard/keycode_reg[6]_1
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.045     0.601 r  keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.116     0.718    sevenSeg/E[0]
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X1Y103         FDCE                                         r  sevenSeg/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 RESET_TECLADO
                            (input port)
  Destination:            sevenSeg/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.245ns (33.660%)  route 0.484ns (66.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET_TECLADO (IN)
                         net (fo=0)                   0.000     0.000    RESET_TECLADO
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_TECLADO_IBUF_inst/O
                         net (fo=25, routed)          0.484     0.729    sevenSeg/AS[0]
    SLICE_X1Y103         FDPE                                         f  sevenSeg/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.871     2.036    sevenSeg/CLK
    SLICE_X1Y103         FDPE                                         r  sevenSeg/FSM_onehot_current_state_reg[0]/C





