Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Oct 29 17:58:48 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1024/default_mul13/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (169)
5. checking no_input_delay (25)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 169 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src23_reg[0]/C
src23_reg[1]/C
src24_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (169)
--------------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src23_reg[0]/D
src23_reg[1]/D
src24_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  195          inf        0.000                      0                  195           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.262ns  (logic 7.152ns (46.860%)  route 8.110ns (53.140%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.959 r  compressor/gpc244/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     9.679    compressor/gpc278/src0[2]
    SLICE_X2Y75                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.097     9.776 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.776    compressor/gpc278/lut2_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.155 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.670    10.825    compressor/gpc306/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc306/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.922 r  compressor/gpc306/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.922    compressor/gpc306/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc306/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    11.374 r  compressor/gpc306/carry4_inst0/O[3]
                         net (fo=1, routed)           1.487    12.861    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.401    15.262 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.262    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.213ns  (logic 6.961ns (45.757%)  route 8.252ns (54.243%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.959 r  compressor/gpc244/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     9.679    compressor/gpc278/src0[2]
    SLICE_X2Y75                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.097     9.776 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.776    compressor/gpc278/lut2_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.155 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.670    10.825    compressor/gpc306/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc306/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.922 r  compressor/gpc306/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.922    compressor/gpc306/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc306/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.317 r  compressor/gpc306/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.629    12.946    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.267    15.213 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.213    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.160ns  (logic 7.110ns (46.903%)  route 8.050ns (53.097%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.959 r  compressor/gpc244/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     9.679    compressor/gpc278/src0[2]
    SLICE_X2Y75                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.097     9.776 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.776    compressor/gpc278/lut2_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.155 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.670    10.825    compressor/gpc306/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc306/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.922 r  compressor/gpc306/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.922    compressor/gpc306/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc306/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    11.329 r  compressor/gpc306/carry4_inst0/O[2]
                         net (fo=1, routed)           1.426    12.756    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.404    15.160 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.160    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.043ns  (logic 6.995ns (46.501%)  route 8.048ns (53.499%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.959 r  compressor/gpc244/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     9.679    compressor/gpc278/src0[2]
    SLICE_X2Y75                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.097     9.776 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.776    compressor/gpc278/lut2_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.155 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.670    10.825    compressor/gpc306/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc306/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.922 r  compressor/gpc306/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.922    compressor/gpc306/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc306/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    11.225 r  compressor/gpc306/carry4_inst0/O[1]
                         net (fo=1, routed)           1.425    12.650    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393    15.043 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.043    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.031ns  (logic 6.885ns (45.802%)  route 8.147ns (54.198%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=2 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.959 r  compressor/gpc244/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     9.679    compressor/gpc278/src0[2]
    SLICE_X2Y75                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.097     9.776 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.776    compressor/gpc278/lut2_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    10.155 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.670    10.825    compressor/gpc306/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc306/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097    10.922 r  compressor/gpc306/lut2_prop0/O
                         net (fo=1, routed)           0.000    10.922    compressor/gpc306/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc306/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    11.109 r  compressor/gpc306/carry4_inst0/O[0]
                         net (fo=1, routed)           1.523    12.633    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399    15.031 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.031    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.276ns  (logic 6.630ns (46.441%)  route 7.646ns (53.559%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.959 r  compressor/gpc244/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     9.679    compressor/gpc278/src0[2]
    SLICE_X2Y75                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.097     9.776 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.776    compressor/gpc278/lut2_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406    10.182 r  compressor/gpc278/carry4_inst0/O[2]
                         net (fo=1, routed)           1.693    11.875    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.401    14.276 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.276    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.255ns  (logic 6.670ns (46.791%)  route 7.585ns (53.209%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.959 r  compressor/gpc244/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     9.679    compressor/gpc278/src0[2]
    SLICE_X2Y75                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.097     9.776 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.776    compressor/gpc278/lut2_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454    10.230 r  compressor/gpc278/carry4_inst0/O[3]
                         net (fo=1, routed)           1.632    11.862    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.393    14.255 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.255    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.171ns  (logic 6.540ns (46.148%)  route 7.631ns (53.852%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.959 r  compressor/gpc244/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     9.679    compressor/gpc278/src0[2]
    SLICE_X2Y75                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.097     9.776 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.776    compressor/gpc278/lut2_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    10.079 r  compressor/gpc278/carry4_inst0/O[1]
                         net (fo=1, routed)           1.678    11.757    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.414    14.171 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.171    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.052ns  (logic 6.412ns (45.630%)  route 7.640ns (54.370%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.959 r  compressor/gpc244/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     9.679    compressor/gpc278/src0[2]
    SLICE_X2Y75                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.097     9.776 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.776    compressor/gpc278/lut2_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     9.966 r  compressor/gpc278/carry4_inst0/O[0]
                         net (fo=1, routed)           1.687    11.653    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.399    14.052 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.052    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.082ns  (logic 6.046ns (46.220%)  route 7.035ns (53.780%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.828     1.169    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X5Y79                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.097     1.266 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     1.883    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X4Y79                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     2.391 r  compressor/gpc2/carry4_inst0/O[1]
                         net (fo=6, routed)           0.745     3.137    compressor/gpc80/src1[3]
    SLICE_X2Y79                                                       r  compressor/gpc80/lut5_prop1/I3
    SLICE_X2Y79          LUT5 (Prop_lut5_I3_O)        0.225     3.362 r  compressor/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.362    compressor/gpc80/lut5_prop1_n_0
    SLICE_X2Y79                                                       r  compressor/gpc80/carry4_inst0/S[1]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.843 r  compressor/gpc80/carry4_inst0/O[3]
                         net (fo=4, routed)           0.578     4.420    compressor/gpc163/lut6_2_inst0/I4
    SLICE_X5Y73                                                       r  compressor/gpc163/lut6_2_inst0/LUT5/I4
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.230     4.650 r  compressor/gpc163/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     5.268    compressor/gpc163/lut6_2_inst0_n_0
    SLICE_X4Y73                                                       r  compressor/gpc163/carry4_inst0/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     5.869 r  compressor/gpc163/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.669     6.538    compressor/gpc213/lut6_2_inst0/I4
    SLICE_X3Y76                                                       r  compressor/gpc213/lut6_2_inst0/LUT5/I4
    SLICE_X3Y76          LUT5 (Prop_lut5_I4_O)        0.105     6.643 r  compressor/gpc213/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.623     7.267    compressor/gpc213/lut6_2_inst0_n_0
    SLICE_X2Y76                                                       r  compressor/gpc213/carry4_inst0/DI[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     7.889 r  compressor/gpc213/carry4_inst0/O[2]
                         net (fo=1, routed)           0.554     8.443    compressor/gpc244/lut6_2_inst3/I5
    SLICE_X3Y75                                                       r  compressor/gpc244/lut6_2_inst3/LUT6/I5
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.217     8.660 r  compressor/gpc244/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     8.660    compressor/gpc244/lut6_2_inst3_n_1
    SLICE_X3Y75                                                       r  compressor/gpc244/carry4_inst0/S[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     8.847 r  compressor/gpc244/carry4_inst0/O[3]
                         net (fo=1, routed)           1.803    10.649    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432    13.082 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.082    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.128ns (64.074%)  route 0.072ns (35.926%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[2]/Q
                         net (fo=5, routed)           0.072     0.200    src3[2]
    SLICE_X1Y83          FDRE                                         r  src3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.508%)  route 0.111ns (46.492%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  src8_reg[5]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[5]/Q
                         net (fo=2, routed)           0.111     0.239    src8[5]
    SLICE_X3Y82          FDRE                                         r  src8_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.790%)  route 0.114ns (47.210%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  src14_reg[7]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[7]/Q
                         net (fo=2, routed)           0.114     0.242    src14[7]
    SLICE_X3Y76          FDRE                                         r  src14_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.298%)  route 0.105ns (42.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src16_reg[7]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[7]/Q
                         net (fo=5, routed)           0.105     0.246    src16[7]
    SLICE_X3Y76          FDRE                                         r  src16_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.270%)  route 0.110ns (43.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  src17_reg[3]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src17_reg[3]/Q
                         net (fo=5, routed)           0.110     0.251    src17[3]
    SLICE_X5Y77          FDRE                                         r  src17_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  src1_reg[0]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[0]/Q
                         net (fo=3, routed)           0.113     0.254    src1[0]
    SLICE_X1Y82          FDRE                                         r  src1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src18_reg[4]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[4]/Q
                         net (fo=2, routed)           0.126     0.254    src18[4]
    SLICE_X1Y76          FDRE                                         r  src18_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src4_reg[3]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[3]/Q
                         net (fo=7, routed)           0.126     0.254    src4[3]
    SLICE_X1Y81          FDRE                                         r  src4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE                         0.000     0.000 r  src9_reg[3]/C
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src9[3]
    SLICE_X3Y79          FDRE                                         r  src9_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src3[1]
    SLICE_X0Y83          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------





