\hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e}{}\doxysection{Peripheral USART clock source selection}
\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e}\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga4fe86c09929bf094c240503201250643}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK2}}~(RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL $<$$<$ 16U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga66798a0cd20ee22d2250c2feec550cde}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}}~((RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga276c5d0672eb55f392e6914251103947}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+HSI}}~((RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaf760f039a46bf49ea7c38cc9e95c1cd2}{LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+LSE}}~((RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL $<$$<$ 16U) $\vert$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga291413ae464230071eb9dd95aca54f4a}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}}~(RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL $<$$<$ 16U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7eed7101518f6d0434c8860412aad1b9}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}}~((RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1490e1fbe2652068968465672856e2a}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3be8325622fa78a093a8689aa68af787}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+HSI}}~((RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25b3af6ced5f74059e46853bb0394ad}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7785b8b34046a66f7547978d9de4ae6b}{LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+LSE}}~((RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL $<$$<$ 16U) $\vert$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaa3ba83ec084a7b2da4c7a39074f5aa5c}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1}}~(RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL $<$$<$ 16U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3ea835fe2ed4475b83c1799bf950ffda}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}}~((RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga352552875e77d3330e3d810793c3eecd}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+HSI}}~((RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gab61dcbcbc96838ad5eac54499534c34e}{LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+LSE}}~((RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL $<$$<$ 16U) $\vert$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga276c5d0672eb55f392e6914251103947}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga276c5d0672eb55f392e6914251103947}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART1\_CLKSOURCE\_HSI@{LL\_RCC\_USART1\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_USART1\_CLKSOURCE\_HSI@{LL\_RCC\_USART1\_CLKSOURCE\_HSI}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART1\_CLKSOURCE\_HSI}{LL\_RCC\_USART1\_CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+HSI~((RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}})}

HSI clock used as USART1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaf760f039a46bf49ea7c38cc9e95c1cd2}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaf760f039a46bf49ea7c38cc9e95c1cd2}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART1\_CLKSOURCE\_LSE@{LL\_RCC\_USART1\_CLKSOURCE\_LSE}}
\index{LL\_RCC\_USART1\_CLKSOURCE\_LSE@{LL\_RCC\_USART1\_CLKSOURCE\_LSE}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART1\_CLKSOURCE\_LSE}{LL\_RCC\_USART1\_CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+LSE~((RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL $<$$<$ 16U) $\vert$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL)}

LSE clock used as USART1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga4fe86c09929bf094c240503201250643}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga4fe86c09929bf094c240503201250643}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART1\_CLKSOURCE\_PCLK2@{LL\_RCC\_USART1\_CLKSOURCE\_PCLK2}}
\index{LL\_RCC\_USART1\_CLKSOURCE\_PCLK2@{LL\_RCC\_USART1\_CLKSOURCE\_PCLK2}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART1\_CLKSOURCE\_PCLK2}{LL\_RCC\_USART1\_CLKSOURCE\_PCLK2}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+PCLK2~(RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL $<$$<$ 16U)}

PCLK2 clock used as USART1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga66798a0cd20ee22d2250c2feec550cde}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga66798a0cd20ee22d2250c2feec550cde}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK@{LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK@{LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK}{LL\_RCC\_USART1\_CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~((RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}})}

SYSCLK clock used as USART1 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3be8325622fa78a093a8689aa68af787}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3be8325622fa78a093a8689aa68af787}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART2\_CLKSOURCE\_HSI@{LL\_RCC\_USART2\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_USART2\_CLKSOURCE\_HSI@{LL\_RCC\_USART2\_CLKSOURCE\_HSI}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART2\_CLKSOURCE\_HSI}{LL\_RCC\_USART2\_CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+HSI~((RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25b3af6ced5f74059e46853bb0394ad}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1}})}

HSI clock used as USART2 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7785b8b34046a66f7547978d9de4ae6b}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7785b8b34046a66f7547978d9de4ae6b}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART2\_CLKSOURCE\_LSE@{LL\_RCC\_USART2\_CLKSOURCE\_LSE}}
\index{LL\_RCC\_USART2\_CLKSOURCE\_LSE@{LL\_RCC\_USART2\_CLKSOURCE\_LSE}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART2\_CLKSOURCE\_LSE}{LL\_RCC\_USART2\_CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+LSE~((RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL $<$$<$ 16U) $\vert$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL)}

LSE clock used as USART2 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga291413ae464230071eb9dd95aca54f4a}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga291413ae464230071eb9dd95aca54f4a}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART2\_CLKSOURCE\_PCLK1@{LL\_RCC\_USART2\_CLKSOURCE\_PCLK1}}
\index{LL\_RCC\_USART2\_CLKSOURCE\_PCLK1@{LL\_RCC\_USART2\_CLKSOURCE\_PCLK1}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART2\_CLKSOURCE\_PCLK1}{LL\_RCC\_USART2\_CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+PCLK1~(RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL $<$$<$ 16U)}

PCLK1 clock used as USART2 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7eed7101518f6d0434c8860412aad1b9}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga7eed7101518f6d0434c8860412aad1b9}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK@{LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK@{LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK}{LL\_RCC\_USART2\_CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~((RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1490e1fbe2652068968465672856e2a}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0}})}

SYSCLK clock used as USART2 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga352552875e77d3330e3d810793c3eecd}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga352552875e77d3330e3d810793c3eecd}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART3\_CLKSOURCE\_HSI@{LL\_RCC\_USART3\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_USART3\_CLKSOURCE\_HSI@{LL\_RCC\_USART3\_CLKSOURCE\_HSI}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART3\_CLKSOURCE\_HSI}{LL\_RCC\_USART3\_CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+HSI~((RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}})}

HSI clock used as USART3 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gab61dcbcbc96838ad5eac54499534c34e}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gab61dcbcbc96838ad5eac54499534c34e}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART3\_CLKSOURCE\_LSE@{LL\_RCC\_USART3\_CLKSOURCE\_LSE}}
\index{LL\_RCC\_USART3\_CLKSOURCE\_LSE@{LL\_RCC\_USART3\_CLKSOURCE\_LSE}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART3\_CLKSOURCE\_LSE}{LL\_RCC\_USART3\_CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+LSE~((RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL $<$$<$ 16U) $\vert$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL)}

LSE clock used as USART3 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaa3ba83ec084a7b2da4c7a39074f5aa5c}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_gaa3ba83ec084a7b2da4c7a39074f5aa5c}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART3\_CLKSOURCE\_PCLK1@{LL\_RCC\_USART3\_CLKSOURCE\_PCLK1}}
\index{LL\_RCC\_USART3\_CLKSOURCE\_PCLK1@{LL\_RCC\_USART3\_CLKSOURCE\_PCLK1}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART3\_CLKSOURCE\_PCLK1}{LL\_RCC\_USART3\_CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+PCLK1~(RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL $<$$<$ 16U)}

PCLK1 clock used as USART3 clock source \mbox{\Hypertarget{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3ea835fe2ed4475b83c1799bf950ffda}\label{group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e_ga3ea835fe2ed4475b83c1799bf950ffda}} 
\index{Peripheral USART clock source selection@{Peripheral USART clock source selection}!LL\_RCC\_USART3\_CLKSOURCE\_SYSCLK@{LL\_RCC\_USART3\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_USART3\_CLKSOURCE\_SYSCLK@{LL\_RCC\_USART3\_CLKSOURCE\_SYSCLK}!Peripheral USART clock source selection@{Peripheral USART clock source selection}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_USART3\_CLKSOURCE\_SYSCLK}{LL\_RCC\_USART3\_CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~((RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL $<$$<$ 16U) $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}})}

SYSCLK clock used as USART3 clock source 