--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xillinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml DrumHero.twx DrumHero.ncd -o DrumHero.twr DrumHero.pcf -ucf
DrumHero.ucf

Design file:              DrumHero.ncd
Physical constraint file: DrumHero.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
nivel2      |   10.910(R)|   -2.021(R)|clk_BUFGP         |   0.000|
nivel3      |   10.804(R)|   -2.126(R)|clk_BUFGP         |   0.000|
start       |    4.639(R)|   -0.583(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
Activadores<0>|    9.650(R)|clk_BUFGP         |   0.000|
Activadores<1>|    9.495(R)|clk_BUFGP         |   0.000|
Activadores<2>|    8.654(R)|clk_BUFGP         |   0.000|
Activadores<3>|    8.986(R)|clk_BUFGP         |   0.000|
SalidaSiete<0>|   15.157(R)|clk_BUFGP         |   0.000|
SalidaSiete<1>|   14.892(R)|clk_BUFGP         |   0.000|
SalidaSiete<2>|   14.726(R)|clk_BUFGP         |   0.000|
SalidaSiete<3>|   14.864(R)|clk_BUFGP         |   0.000|
SalidaSiete<4>|   15.476(R)|clk_BUFGP         |   0.000|
SalidaSiete<5>|   14.918(R)|clk_BUFGP         |   0.000|
SalidaSiete<6>|   14.864(R)|clk_BUFGP         |   0.000|
hsync         |    8.940(R)|clk_BUFGP         |   0.000|
rgb<0>        |   11.734(R)|clk_BUFGP         |   0.000|
rgb<1>        |   12.000(R)|clk_BUFGP         |   0.000|
rgb<2>        |   12.015(R)|clk_BUFGP         |   0.000|
vsync         |    8.528(R)|clk_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.852|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 12 22:03:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 133 MB



