Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/lab13/ShfitReg8b/shiftreg_sim_isim_beh.exe -prj D:/lab13/ShfitReg8b/shiftreg_sim_beh.prj work.shiftreg_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/lab13/ShfitReg8b/ShfitReg8b.v" into library work
Analyzing Verilog file "D:/lab13/ShfitReg8b/shiftreg_sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ShfitReg8b
Compiling module shiftreg_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/lab13/ShfitReg8b/shiftreg_sim_isim_beh.exe
Fuse Memory Usage: 29368 KB
Fuse CPU Usage: 343 ms
