
Electro_Bringup_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069b4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08006b3c  08006b3c  00007b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b6c  08006b6c  0000800c  2**0
                  CONTENTS
  4 .ARM          00000000  08006b6c  08006b6c  0000800c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b6c  08006b6c  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b6c  08006b6c  00007b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006b70  08006b70  00007b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08006b74  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000800c  2**0
                  CONTENTS
 10 .bss          00000328  2000000c  2000000c  0000800c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000334  20000334  0000800c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013991  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026fe  00000000  00000000  0001b9cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001240  00000000  00000000  0001e0d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e44  00000000  00000000  0001f310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000226d5  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015570  00000000  00000000  00042829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dceb4  00000000  00000000  00057d99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00134c4d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f0c  00000000  00000000  00134c90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  00139b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006b24 	.word	0x08006b24

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08006b24 	.word	0x08006b24

080001c8 <HAL_CAN_RxFifo0MsgPendingCallback>:
	}

}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage (CanHandle, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK){
 80001d0:	4b4d      	ldr	r3, [pc, #308]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 80001d2:	4a4e      	ldr	r2, [pc, #312]	@ (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0x144>)
 80001d4:	2100      	movs	r1, #0
 80001d6:	6878      	ldr	r0, [r7, #4]
 80001d8:	f002 fb11 	bl	80027fe <HAL_CAN_GetRxMessage>
 80001dc:	4603      	mov	r3, r0
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d001      	beq.n	80001e6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
		Error_Handler();
 80001e2:	f000 fe45 	bl	8000e70 <Error_Handler>
	}
	if(RxData[2]==0x01){
 80001e6:	4b48      	ldr	r3, [pc, #288]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 80001e8:	789b      	ldrb	r3, [r3, #2]
 80001ea:	2b01      	cmp	r3, #1
 80001ec:	d106      	bne.n	80001fc <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80001ee:	2201      	movs	r2, #1
 80001f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80001f4:	4846      	ldr	r0, [pc, #280]	@ (8000310 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 80001f6:	f003 fa93 	bl	8003720 <HAL_GPIO_WritePin>
 80001fa:	e005      	b.n	8000208 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>
	}
	else{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80001fc:	2200      	movs	r2, #0
 80001fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000202:	4843      	ldr	r0, [pc, #268]	@ (8000310 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 8000204:	f003 fa8c 	bl	8003720 <HAL_GPIO_WritePin>
	}


	if(RxHeader.StdId == 0x4FF){
 8000208:	4b40      	ldr	r3, [pc, #256]	@ (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0x144>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f240 42ff 	movw	r2, #1279	@ 0x4ff
 8000210:	4293      	cmp	r3, r2
 8000212:	d174      	bne.n	80002fe <HAL_CAN_RxFifo0MsgPendingCallback+0x136>
		float rx_data_1=RxData[0]; 
 8000214:	4b3c      	ldr	r3, [pc, #240]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8000216:	781b      	ldrb	r3, [r3, #0]
 8000218:	ee07 3a90 	vmov	s15, r3
 800021c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000220:	edc7 7a07 	vstr	s15, [r7, #28]
		float rx_data_2=RxData[1]; //percent
 8000224:	4b38      	ldr	r3, [pc, #224]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 8000226:	785b      	ldrb	r3, [r3, #1]
 8000228:	ee07 3a90 	vmov	s15, r3
 800022c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000230:	edc7 7a06 	vstr	s15, [r7, #24]
		// uint16_t data =((RxData[1]<<8))|((RxData[0]));
		uint16_t data=4096000000.0f/(rx_data_1*2000.0f);
 8000234:	edd7 7a07 	vldr	s15, [r7, #28]
 8000238:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8000314 <HAL_CAN_RxFifo0MsgPendingCallback+0x14c>
 800023c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000240:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8000318 <HAL_CAN_RxFifo0MsgPendingCallback+0x150>
 8000244:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000248:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800024c:	ee17 3a90 	vmov	r3, s15
 8000250:	82fb      	strh	r3, [r7, #22]
		// float percent = RxData[1]*0.005;
		// float deadtime_1= (float)(((float)(1/(rx_data_1*2*RxData[1]*1000)))/(deadtime_timerperiod));  // x percent
		float deadtime_1= (float)((320.0f*rx_data_2)/(rx_data_1));  // x percent
 8000252:	edd7 7a06 	vldr	s15, [r7, #24]
 8000256:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800031c <HAL_CAN_RxFifo0MsgPendingCallback+0x154>
 800025a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800025e:	ed97 7a07 	vldr	s14, [r7, #28]
 8000262:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000266:	edc7 7a04 	vstr	s15, [r7, #16]
		uint16_t deadtime=deadtime_1;
 800026a:	edd7 7a04 	vldr	s15, [r7, #16]
 800026e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000272:	ee17 3a90 	vmov	r3, s15
 8000276:	81fb      	strh	r3, [r7, #14]
		// uint16_t deadtime = (float)(percent*data);
		HRTIM1->sMasterRegs.MPER = data;
 8000278:	4a29      	ldr	r2, [pc, #164]	@ (8000320 <HAL_CAN_RxFifo0MsgPendingCallback+0x158>)
 800027a:	8afb      	ldrh	r3, [r7, #22]
 800027c:	6153      	str	r3, [r2, #20]
		
		// Read-modify-write to preserve other bits
uint32_t temp = HRTIM1_TIMA->DTxR;
 800027e:	4b29      	ldr	r3, [pc, #164]	@ (8000324 <HAL_CAN_RxFifo0MsgPendingCallback+0x15c>)
 8000280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000282:	60bb      	str	r3, [r7, #8]

temp &= ~HRTIM_DTR_DTR_Msk;           // Clear rising bits
 8000284:	68bb      	ldr	r3, [r7, #8]
 8000286:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800028a:	f023 0301 	bic.w	r3, r3, #1
 800028e:	60bb      	str	r3, [r7, #8]
temp |= (deadtime & 0x1FF);            // Set new rising time
 8000290:	89fb      	ldrh	r3, [r7, #14]
 8000292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000296:	68ba      	ldr	r2, [r7, #8]
 8000298:	4313      	orrs	r3, r2
 800029a:	60bb      	str	r3, [r7, #8]

temp &= ~HRTIM_DTR_DTF_Msk;           // Clear falling bits
 800029c:	68bb      	ldr	r3, [r7, #8]
 800029e:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 80002a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80002a6:	60bb      	str	r3, [r7, #8]
temp |= ((deadtime & 0x1FF) << 16);    // Set new falling time
 80002a8:	89fb      	ldrh	r3, [r7, #14]
 80002aa:	041a      	lsls	r2, r3, #16
 80002ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000328 <HAL_CAN_RxFifo0MsgPendingCallback+0x160>)
 80002ae:	4013      	ands	r3, r2
 80002b0:	68ba      	ldr	r2, [r7, #8]
 80002b2:	4313      	orrs	r3, r2
 80002b4:	60bb      	str	r3, [r7, #8]

HRTIM1_TIMA->DTxR = temp;
 80002b6:	4a1b      	ldr	r2, [pc, #108]	@ (8000324 <HAL_CAN_RxFifo0MsgPendingCallback+0x15c>)
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	6393      	str	r3, [r2, #56]	@ 0x38

temp=0;
 80002bc:	2300      	movs	r3, #0
 80002be:	60bb      	str	r3, [r7, #8]
// Read-modify-write to preserve other bits
temp = HRTIM1_TIMB->DTxR;
 80002c0:	4b1a      	ldr	r3, [pc, #104]	@ (800032c <HAL_CAN_RxFifo0MsgPendingCallback+0x164>)
 80002c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80002c4:	60bb      	str	r3, [r7, #8]

temp &= ~HRTIM_DTR_DTR_Msk;           // Clear rising bits
 80002c6:	68bb      	ldr	r3, [r7, #8]
 80002c8:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80002cc:	f023 0301 	bic.w	r3, r3, #1
 80002d0:	60bb      	str	r3, [r7, #8]
temp |= (deadtime & 0x1FF);            // Set new rising time
 80002d2:	89fb      	ldrh	r3, [r7, #14]
 80002d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80002d8:	68ba      	ldr	r2, [r7, #8]
 80002da:	4313      	orrs	r3, r2
 80002dc:	60bb      	str	r3, [r7, #8]

temp &= ~HRTIM_DTR_DTF_Msk;           // Clear falling bits
 80002de:	68bb      	ldr	r3, [r7, #8]
 80002e0:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 80002e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80002e8:	60bb      	str	r3, [r7, #8]
temp |= ((deadtime & 0x1FF) << 16);    // Set new falling time
 80002ea:	89fb      	ldrh	r3, [r7, #14]
 80002ec:	041a      	lsls	r2, r3, #16
 80002ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000328 <HAL_CAN_RxFifo0MsgPendingCallback+0x160>)
 80002f0:	4013      	ands	r3, r2
 80002f2:	68ba      	ldr	r2, [r7, #8]
 80002f4:	4313      	orrs	r3, r2
 80002f6:	60bb      	str	r3, [r7, #8]

HRTIM1_TIMB->DTxR = temp;
 80002f8:	4a0c      	ldr	r2, [pc, #48]	@ (800032c <HAL_CAN_RxFifo0MsgPendingCallback+0x164>)
 80002fa:	68bb      	ldr	r3, [r7, #8]
 80002fc:	6393      	str	r3, [r2, #56]	@ 0x38


	}

}
 80002fe:	bf00      	nop
 8000300:	3720      	adds	r7, #32
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	20000044 	.word	0x20000044
 800030c:	20000028 	.word	0x20000028
 8000310:	48000800 	.word	0x48000800
 8000314:	44fa0000 	.word	0x44fa0000
 8000318:	4f742400 	.word	0x4f742400
 800031c:	43a00000 	.word	0x43a00000
 8000320:	40017400 	.word	0x40017400
 8000324:	40017480 	.word	0x40017480
 8000328:	01ff0000 	.word	0x01ff0000
 800032c:	40017500 	.word	0x40017500

08000330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000334:	f001 f8b6 	bl	80014a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000338:	f000 f87a 	bl	8000430 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800033c:	f000 fd40 	bl	8000dc0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000340:	f000 fd18 	bl	8000d74 <MX_DMA_Init>
  MX_CAN_Init();
 8000344:	f000 fa06 	bl	8000754 <MX_CAN_Init>
  MX_ADC1_Init();
 8000348:	f000 f8d0 	bl	80004ec <MX_ADC1_Init>
  MX_TIM15_Init();
 800034c:	f000 fcc0 	bl	8000cd0 <MX_TIM15_Init>
  MX_TIM3_Init();
 8000350:	f000 fc48 	bl	8000be4 <MX_TIM3_Init>
  MX_ADC2_Init();
 8000354:	f000 f990 	bl	8000678 <MX_ADC2_Init>
  MX_HRTIM1_Init();
 8000358:	f000 fa64 	bl	8000824 <MX_HRTIM1_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_ADC_Start_DMA(&hadc1, ADC_VAL_1, 7) != HAL_OK) {
 800035c:	2207      	movs	r2, #7
 800035e:	4929      	ldr	r1, [pc, #164]	@ (8000404 <main+0xd4>)
 8000360:	4829      	ldr	r0, [pc, #164]	@ (8000408 <main+0xd8>)
 8000362:	f001 fab5 	bl	80018d0 <HAL_ADC_Start_DMA>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <main+0x40>
       Error_Handler();  // <-- Might be going here
 800036c:	f000 fd80 	bl	8000e70 <Error_Handler>
   }
  if (HAL_ADC_Start_DMA(&hadc2, ADC_VAL_2, 2) != HAL_OK) {
 8000370:	2202      	movs	r2, #2
 8000372:	4926      	ldr	r1, [pc, #152]	@ (800040c <main+0xdc>)
 8000374:	4826      	ldr	r0, [pc, #152]	@ (8000410 <main+0xe0>)
 8000376:	f001 faab 	bl	80018d0 <HAL_ADC_Start_DMA>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d001      	beq.n	8000384 <main+0x54>
         Error_Handler();  // <-- Might be going here
 8000380:	f000 fd76 	bl	8000e70 <Error_Handler>
     }
  HAL_TIM_Base_Start(&htim15);
 8000384:	4823      	ldr	r0, [pc, #140]	@ (8000414 <main+0xe4>)
 8000386:	f005 fbc9 	bl	8005b1c <HAL_TIM_Base_Start>
  TIM3->CCR4 = 90;
 800038a:	4b23      	ldr	r3, [pc, #140]	@ (8000418 <main+0xe8>)
 800038c:	225a      	movs	r2, #90	@ 0x5a
 800038e:	641a      	str	r2, [r3, #64]	@ 0x40
  HAL_TIM_Base_Start(&htim3);
 8000390:	4822      	ldr	r0, [pc, #136]	@ (800041c <main+0xec>)
 8000392:	f005 fbc3 	bl	8005b1c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000396:	210c      	movs	r1, #12
 8000398:	4820      	ldr	r0, [pc, #128]	@ (800041c <main+0xec>)
 800039a:	f005 fc75 	bl	8005c88 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800039e:	2200      	movs	r2, #0
 80003a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80003a4:	481e      	ldr	r0, [pc, #120]	@ (8000420 <main+0xf0>)
 80003a6:	f003 f9bb 	bl	8003720 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 80003aa:	2201      	movs	r2, #1
 80003ac:	2108      	movs	r1, #8
 80003ae:	481c      	ldr	r0, [pc, #112]	@ (8000420 <main+0xf0>)
 80003b0:	f003 f9b6 	bl	8003720 <HAL_GPIO_WritePin>
  // Start the HRTIM Timer C PWM outputs
  HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_MASTER);
 80003b4:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80003b8:	481a      	ldr	r0, [pc, #104]	@ (8000424 <main+0xf4>)
 80003ba:	f003 fc99 	bl	8003cf0 <HAL_HRTIM_WaveformCountStart>

  HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_A);
 80003be:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 80003c2:	4818      	ldr	r0, [pc, #96]	@ (8000424 <main+0xf4>)
 80003c4:	f003 fc94 	bl	8003cf0 <HAL_HRTIM_WaveformCountStart>
  HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_B);
 80003c8:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 80003cc:	4815      	ldr	r0, [pc, #84]	@ (8000424 <main+0xf4>)
 80003ce:	f003 fc8f 	bl	8003cf0 <HAL_HRTIM_WaveformCountStart>
  HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_C);
 80003d2:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 80003d6:	4813      	ldr	r0, [pc, #76]	@ (8000424 <main+0xf4>)
 80003d8:	f003 fc8a 	bl	8003cf0 <HAL_HRTIM_WaveformCountStart>
  HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_D);
 80003dc:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 80003e0:	4810      	ldr	r0, [pc, #64]	@ (8000424 <main+0xf4>)
 80003e2:	f003 fc85 	bl	8003cf0 <HAL_HRTIM_WaveformCountStart>
//  HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TC1);
//  HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_C);
  HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TC1 | HRTIM_OUTPUT_TC2
 80003e6:	21ff      	movs	r1, #255	@ 0xff
 80003e8:	480e      	ldr	r0, [pc, #56]	@ (8000424 <main+0xf4>)
 80003ea:	f003 fc54 	bl	8003c96 <HAL_HRTIM_WaveformOutputStart>
  /* USER CODE BEGIN WHILE */
//  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
  while (1)
  {
	// Send_on_CAN();
	count++;
 80003ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000428 <main+0xf8>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	3301      	adds	r3, #1
 80003f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000428 <main+0xf8>)
 80003f6:	6013      	str	r3, [r2, #0]

//	voltage=ADC_VAL_1[6];

	temp1=ADC_VAL_1[2];
 80003f8:	4b02      	ldr	r3, [pc, #8]	@ (8000404 <main+0xd4>)
 80003fa:	889a      	ldrh	r2, [r3, #4]
 80003fc:	4b0b      	ldr	r3, [pc, #44]	@ (800042c <main+0xfc>)
 80003fe:	801a      	strh	r2, [r3, #0]
	count++;
 8000400:	bf00      	nop
 8000402:	e7f4      	b.n	80003ee <main+0xbe>
 8000404:	20000314 	.word	0x20000314
 8000408:	2000004c 	.word	0x2000004c
 800040c:	20000310 	.word	0x20000310
 8000410:	2000009c 	.word	0x2000009c
 8000414:	200002c4 	.word	0x200002c4
 8000418:	40000400 	.word	0x40000400
 800041c:	20000278 	.word	0x20000278
 8000420:	48000800 	.word	0x48000800
 8000424:	2000019c 	.word	0x2000019c
 8000428:	20000324 	.word	0x20000324
 800042c:	20000328 	.word	0x20000328

08000430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b096      	sub	sp, #88	@ 0x58
 8000434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000436:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800043a:	2228      	movs	r2, #40	@ 0x28
 800043c:	2100      	movs	r1, #0
 800043e:	4618      	mov	r0, r3
 8000440:	f006 fb44 	bl	8006acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000444:	f107 031c 	add.w	r3, r7, #28
 8000448:	2200      	movs	r2, #0
 800044a:	601a      	str	r2, [r3, #0]
 800044c:	605a      	str	r2, [r3, #4]
 800044e:	609a      	str	r2, [r3, #8]
 8000450:	60da      	str	r2, [r3, #12]
 8000452:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000454:	463b      	mov	r3, r7
 8000456:	2200      	movs	r2, #0
 8000458:	601a      	str	r2, [r3, #0]
 800045a:	605a      	str	r2, [r3, #4]
 800045c:	609a      	str	r2, [r3, #8]
 800045e:	60da      	str	r2, [r3, #12]
 8000460:	611a      	str	r2, [r3, #16]
 8000462:	615a      	str	r2, [r3, #20]
 8000464:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000466:	2302      	movs	r3, #2
 8000468:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800046a:	2301      	movs	r3, #1
 800046c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800046e:	2310      	movs	r3, #16
 8000470:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000472:	2302      	movs	r3, #2
 8000474:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000476:	2300      	movs	r3, #0
 8000478:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800047a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800047e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000480:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000484:	4618      	mov	r0, r3
 8000486:	f003 ffad 	bl	80043e4 <HAL_RCC_OscConfig>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000490:	f000 fcee 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000494:	230f      	movs	r3, #15
 8000496:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000498:	2302      	movs	r3, #2
 800049a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800049c:	2300      	movs	r3, #0
 800049e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004a6:	2300      	movs	r3, #0
 80004a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004aa:	f107 031c 	add.w	r3, r7, #28
 80004ae:	2102      	movs	r1, #2
 80004b0:	4618      	mov	r0, r3
 80004b2:	f004 ffd5 	bl	8005460 <HAL_RCC_ClockConfig>
 80004b6:	4603      	mov	r3, r0
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d001      	beq.n	80004c0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80004bc:	f000 fcd8 	bl	8000e70 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1|RCC_PERIPHCLK_ADC12;
 80004c0:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80004c4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80004c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80004ca:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_PLLCLK;
 80004cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004d0:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004d2:	463b      	mov	r3, r7
 80004d4:	4618      	mov	r0, r3
 80004d6:	f005 f993 	bl	8005800 <HAL_RCCEx_PeriphCLKConfig>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80004e0:	f000 fcc6 	bl	8000e70 <Error_Handler>
  }
}
 80004e4:	bf00      	nop
 80004e6:	3758      	adds	r7, #88	@ 0x58
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}

080004ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b08a      	sub	sp, #40	@ 0x28
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80004f2:	f107 031c 	add.w	r3, r7, #28
 80004f6:	2200      	movs	r2, #0
 80004f8:	601a      	str	r2, [r3, #0]
 80004fa:	605a      	str	r2, [r3, #4]
 80004fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80004fe:	1d3b      	adds	r3, r7, #4
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]
 8000508:	60da      	str	r2, [r3, #12]
 800050a:	611a      	str	r2, [r3, #16]
 800050c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800050e:	4b59      	ldr	r3, [pc, #356]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000510:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000514:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000516:	4b57      	ldr	r3, [pc, #348]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000518:	2200      	movs	r2, #0
 800051a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800051c:	4b55      	ldr	r3, [pc, #340]	@ (8000674 <MX_ADC1_Init+0x188>)
 800051e:	2200      	movs	r2, #0
 8000520:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000522:	4b54      	ldr	r3, [pc, #336]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000524:	2201      	movs	r2, #1
 8000526:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000528:	4b52      	ldr	r3, [pc, #328]	@ (8000674 <MX_ADC1_Init+0x188>)
 800052a:	2200      	movs	r2, #0
 800052c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800052e:	4b51      	ldr	r3, [pc, #324]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000530:	2200      	movs	r2, #0
 8000532:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000536:	4b4f      	ldr	r3, [pc, #316]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000538:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800053c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 800053e:	4b4d      	ldr	r3, [pc, #308]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000540:	f44f 7260 	mov.w	r2, #896	@ 0x380
 8000544:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000546:	4b4b      	ldr	r3, [pc, #300]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000548:	2200      	movs	r2, #0
 800054a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 7;
 800054c:	4b49      	ldr	r3, [pc, #292]	@ (8000674 <MX_ADC1_Init+0x188>)
 800054e:	2207      	movs	r2, #7
 8000550:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000552:	4b48      	ldr	r3, [pc, #288]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000554:	2201      	movs	r2, #1
 8000556:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800055a:	4b46      	ldr	r3, [pc, #280]	@ (8000674 <MX_ADC1_Init+0x188>)
 800055c:	2208      	movs	r2, #8
 800055e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000560:	4b44      	ldr	r3, [pc, #272]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000562:	2200      	movs	r2, #0
 8000564:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000566:	4b43      	ldr	r3, [pc, #268]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000568:	2200      	movs	r2, #0
 800056a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800056c:	4841      	ldr	r0, [pc, #260]	@ (8000674 <MX_ADC1_Init+0x188>)
 800056e:	f001 f81d 	bl	80015ac <HAL_ADC_Init>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000578:	f000 fc7a 	bl	8000e70 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800057c:	2300      	movs	r3, #0
 800057e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000580:	f107 031c 	add.w	r3, r7, #28
 8000584:	4619      	mov	r1, r3
 8000586:	483b      	ldr	r0, [pc, #236]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000588:	f001 fd3a 	bl	8002000 <HAL_ADCEx_MultiModeConfigChannel>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000592:	f000 fc6d 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000596:	2301      	movs	r3, #1
 8000598:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800059a:	2301      	movs	r3, #1
 800059c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800059e:	2300      	movs	r3, #0
 80005a0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005a6:	2300      	movs	r3, #0
 80005a8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80005aa:	2300      	movs	r3, #0
 80005ac:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	4619      	mov	r1, r3
 80005b2:	4830      	ldr	r0, [pc, #192]	@ (8000674 <MX_ADC1_Init+0x188>)
 80005b4:	f001 fa66 	bl	8001a84 <HAL_ADC_ConfigChannel>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 80005be:	f000 fc57 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80005c2:	2302      	movs	r3, #2
 80005c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80005c6:	2302      	movs	r3, #2
 80005c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	4619      	mov	r1, r3
 80005ce:	4829      	ldr	r0, [pc, #164]	@ (8000674 <MX_ADC1_Init+0x188>)
 80005d0:	f001 fa58 	bl	8001a84 <HAL_ADC_ConfigChannel>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 80005da:	f000 fc49 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80005de:	2303      	movs	r3, #3
 80005e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80005e2:	2303      	movs	r3, #3
 80005e4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	4619      	mov	r1, r3
 80005ea:	4822      	ldr	r0, [pc, #136]	@ (8000674 <MX_ADC1_Init+0x188>)
 80005ec:	f001 fa4a 	bl	8001a84 <HAL_ADC_ConfigChannel>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_ADC1_Init+0x10e>
  {
    Error_Handler();
 80005f6:	f000 fc3b 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80005fa:	2304      	movs	r3, #4
 80005fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80005fe:	2304      	movs	r3, #4
 8000600:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000602:	1d3b      	adds	r3, r7, #4
 8000604:	4619      	mov	r1, r3
 8000606:	481b      	ldr	r0, [pc, #108]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000608:	f001 fa3c 	bl	8001a84 <HAL_ADC_ConfigChannel>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <MX_ADC1_Init+0x12a>
  {
    Error_Handler();
 8000612:	f000 fc2d 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000616:	2306      	movs	r3, #6
 8000618:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800061a:	2305      	movs	r3, #5
 800061c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	4619      	mov	r1, r3
 8000622:	4814      	ldr	r0, [pc, #80]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000624:	f001 fa2e 	bl	8001a84 <HAL_ADC_ConfigChannel>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <MX_ADC1_Init+0x146>
  {
    Error_Handler();
 800062e:	f000 fc1f 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000632:	2307      	movs	r3, #7
 8000634:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000636:	2306      	movs	r3, #6
 8000638:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	4619      	mov	r1, r3
 800063e:	480d      	ldr	r0, [pc, #52]	@ (8000674 <MX_ADC1_Init+0x188>)
 8000640:	f001 fa20 	bl	8001a84 <HAL_ADC_ConfigChannel>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_ADC1_Init+0x162>
  {
    Error_Handler();
 800064a:	f000 fc11 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800064e:	2308      	movs	r3, #8
 8000650:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000652:	2307      	movs	r3, #7
 8000654:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	4619      	mov	r1, r3
 800065a:	4806      	ldr	r0, [pc, #24]	@ (8000674 <MX_ADC1_Init+0x188>)
 800065c:	f001 fa12 	bl	8001a84 <HAL_ADC_ConfigChannel>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_ADC1_Init+0x17e>
  {
    Error_Handler();
 8000666:	f000 fc03 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800066a:	bf00      	nop
 800066c:	3728      	adds	r7, #40	@ 0x28
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2000004c 	.word	0x2000004c

08000678 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800067e:	463b      	mov	r3, r7
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
 800068a:	611a      	str	r2, [r3, #16]
 800068c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800068e:	4b2f      	ldr	r3, [pc, #188]	@ (800074c <MX_ADC2_Init+0xd4>)
 8000690:	4a2f      	ldr	r2, [pc, #188]	@ (8000750 <MX_ADC2_Init+0xd8>)
 8000692:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000694:	4b2d      	ldr	r3, [pc, #180]	@ (800074c <MX_ADC2_Init+0xd4>)
 8000696:	2200      	movs	r2, #0
 8000698:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800069a:	4b2c      	ldr	r3, [pc, #176]	@ (800074c <MX_ADC2_Init+0xd4>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006a0:	4b2a      	ldr	r3, [pc, #168]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006a2:	2201      	movs	r2, #1
 80006a4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80006a6:	4b29      	ldr	r3, [pc, #164]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80006ac:	4b27      	ldr	r3, [pc, #156]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80006b4:	4b25      	ldr	r3, [pc, #148]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 80006bc:	4b23      	ldr	r3, [pc, #140]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006be:	f44f 7260 	mov.w	r2, #896	@ 0x380
 80006c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006c4:	4b21      	ldr	r3, [pc, #132]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 80006ca:	4b20      	ldr	r3, [pc, #128]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006cc:	2202      	movs	r2, #2
 80006ce:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80006d0:	4b1e      	ldr	r3, [pc, #120]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80006d8:	4b1c      	ldr	r3, [pc, #112]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006da:	2208      	movs	r2, #8
 80006dc:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80006de:	4b1b      	ldr	r3, [pc, #108]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80006e4:	4b19      	ldr	r3, [pc, #100]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80006ea:	4818      	ldr	r0, [pc, #96]	@ (800074c <MX_ADC2_Init+0xd4>)
 80006ec:	f000 ff5e 	bl	80015ac <HAL_ADC_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_ADC2_Init+0x82>
  {
    Error_Handler();
 80006f6:	f000 fbbb 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80006fa:	2302      	movs	r3, #2
 80006fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006fe:	2301      	movs	r3, #1
 8000700:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000702:	2300      	movs	r3, #0
 8000704:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000706:	2300      	movs	r3, #0
 8000708:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800070e:	2300      	movs	r3, #0
 8000710:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000712:	463b      	mov	r3, r7
 8000714:	4619      	mov	r1, r3
 8000716:	480d      	ldr	r0, [pc, #52]	@ (800074c <MX_ADC2_Init+0xd4>)
 8000718:	f001 f9b4 	bl	8001a84 <HAL_ADC_ConfigChannel>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <MX_ADC2_Init+0xae>
  {
    Error_Handler();
 8000722:	f000 fba5 	bl	8000e70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000726:	2301      	movs	r3, #1
 8000728:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800072a:	2302      	movs	r3, #2
 800072c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800072e:	463b      	mov	r3, r7
 8000730:	4619      	mov	r1, r3
 8000732:	4806      	ldr	r0, [pc, #24]	@ (800074c <MX_ADC2_Init+0xd4>)
 8000734:	f001 f9a6 	bl	8001a84 <HAL_ADC_ConfigChannel>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <MX_ADC2_Init+0xca>
  {
    Error_Handler();
 800073e:	f000 fb97 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000742:	bf00      	nop
 8000744:	3718      	adds	r7, #24
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	2000009c 	.word	0x2000009c
 8000750:	50000100 	.word	0x50000100

08000754 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b08a      	sub	sp, #40	@ 0x28
 8000758:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800075a:	4b30      	ldr	r3, [pc, #192]	@ (800081c <MX_CAN_Init+0xc8>)
 800075c:	4a30      	ldr	r2, [pc, #192]	@ (8000820 <MX_CAN_Init+0xcc>)
 800075e:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000760:	4b2e      	ldr	r3, [pc, #184]	@ (800081c <MX_CAN_Init+0xc8>)
 8000762:	2204      	movs	r2, #4
 8000764:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000766:	4b2d      	ldr	r3, [pc, #180]	@ (800081c <MX_CAN_Init+0xc8>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800076c:	4b2b      	ldr	r3, [pc, #172]	@ (800081c <MX_CAN_Init+0xc8>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000772:	4b2a      	ldr	r3, [pc, #168]	@ (800081c <MX_CAN_Init+0xc8>)
 8000774:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000778:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800077a:	4b28      	ldr	r3, [pc, #160]	@ (800081c <MX_CAN_Init+0xc8>)
 800077c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000780:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000782:	4b26      	ldr	r3, [pc, #152]	@ (800081c <MX_CAN_Init+0xc8>)
 8000784:	2200      	movs	r2, #0
 8000786:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000788:	4b24      	ldr	r3, [pc, #144]	@ (800081c <MX_CAN_Init+0xc8>)
 800078a:	2200      	movs	r2, #0
 800078c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800078e:	4b23      	ldr	r3, [pc, #140]	@ (800081c <MX_CAN_Init+0xc8>)
 8000790:	2200      	movs	r2, #0
 8000792:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000794:	4b21      	ldr	r3, [pc, #132]	@ (800081c <MX_CAN_Init+0xc8>)
 8000796:	2200      	movs	r2, #0
 8000798:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800079a:	4b20      	ldr	r3, [pc, #128]	@ (800081c <MX_CAN_Init+0xc8>)
 800079c:	2200      	movs	r2, #0
 800079e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80007a0:	4b1e      	ldr	r3, [pc, #120]	@ (800081c <MX_CAN_Init+0xc8>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80007a6:	481d      	ldr	r0, [pc, #116]	@ (800081c <MX_CAN_Init+0xc8>)
 80007a8:	f001 fe20 	bl	80023ec <HAL_CAN_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80007b2:	f000 fb5d 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  sFilterConfig.FilterBank = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80007be:	2301      	movs	r3, #1
 80007c0:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 80007c2:	2300      	movs	r3, #0
 80007c4:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 80007ca:	2300      	movs	r3, #0
 80007cc:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80007d6:	2301      	movs	r3, #1
 80007d8:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 80007da:	230e      	movs	r3, #14
 80007dc:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80007de:	463b      	mov	r3, r7
 80007e0:	4619      	mov	r1, r3
 80007e2:	480e      	ldr	r0, [pc, #56]	@ (800081c <MX_CAN_Init+0xc8>)
 80007e4:	f001 fefd 	bl	80025e2 <HAL_CAN_ConfigFilter>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_CAN_Init+0x9e>
  {
    /* Filter configuration Error */
    Error_Handler();
 80007ee:	f000 fb3f 	bl	8000e70 <Error_Handler>
  }
 /* Starting the CAN peripheral */
  if (HAL_CAN_Start(&hcan) != HAL_OK)
 80007f2:	480a      	ldr	r0, [pc, #40]	@ (800081c <MX_CAN_Init+0xc8>)
 80007f4:	f001 ffbf 	bl	8002776 <HAL_CAN_Start>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_CAN_Init+0xae>
  {
    /* Start Error */
    Error_Handler();
 80007fe:	f000 fb37 	bl	8000e70 <Error_Handler>
  }
 /* Activate CAN RX notification on FIFO0 */
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000802:	2102      	movs	r1, #2
 8000804:	4805      	ldr	r0, [pc, #20]	@ (800081c <MX_CAN_Init+0xc8>)
 8000806:	f002 f91c 	bl	8002a42 <HAL_CAN_ActivateNotification>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_CAN_Init+0xc0>
  {
    /* Notification Error */
    Error_Handler();
 8000810:	f000 fb2e 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE END CAN_Init 2 */

}
 8000814:	bf00      	nop
 8000816:	3728      	adds	r7, #40	@ 0x28
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20000174 	.word	0x20000174
 8000820:	40006400 	.word	0x40006400

08000824 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b0aa      	sub	sp, #168	@ 0xa8
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 800082a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8000838:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800083c:	2254      	movs	r2, #84	@ 0x54
 800083e:	2100      	movs	r1, #0
 8000840:	4618      	mov	r0, r3
 8000842:	f006 f943 	bl	8006acc <memset>
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 8000846:	f107 0320 	add.w	r3, r7, #32
 800084a:	2224      	movs	r2, #36	@ 0x24
 800084c:	2100      	movs	r1, #0
 800084e:	4618      	mov	r0, r3
 8000850:	f006 f93c 	bl	8006acc <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000854:	463b      	mov	r3, r7
 8000856:	2220      	movs	r2, #32
 8000858:	2100      	movs	r1, #0
 800085a:	4618      	mov	r0, r3
 800085c:	f006 f936 	bl	8006acc <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8000860:	4bc2      	ldr	r3, [pc, #776]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000862:	4ac3      	ldr	r2, [pc, #780]	@ (8000b70 <MX_HRTIM1_Init+0x34c>)
 8000864:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000866:	4bc1      	ldr	r3, [pc, #772]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000868:	2200      	movs	r2, #0
 800086a:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 800086c:	4bbf      	ldr	r3, [pc, #764]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000872:	48be      	ldr	r0, [pc, #760]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000874:	f002 ff6c 	bl	8003750 <HAL_HRTIM_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_HRTIM1_Init+0x5e>
  {
    Error_Handler();
 800087e:	f000 faf7 	bl	8000e70 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_14) != HAL_OK)
 8000882:	210c      	movs	r1, #12
 8000884:	48b9      	ldr	r0, [pc, #740]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000886:	f003 f82f 	bl	80038e8 <HAL_HRTIM_DLLCalibrationStart>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_HRTIM1_Init+0x70>
  {
    Error_Handler();
 8000890:	f000 faee 	bl	8000e70 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000894:	210a      	movs	r1, #10
 8000896:	48b5      	ldr	r0, [pc, #724]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000898:	f003 f87e 	bl	8003998 <HAL_HRTIM_PollForDLLCalibration>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_HRTIM1_Init+0x82>
  {
    Error_Handler();
 80008a2:	f000 fae5 	bl	8000e70 <Error_Handler>
  }
  pTimeBaseCfg.Period = 11702;
 80008a6:	f642 53b6 	movw	r3, #11702	@ 0x2db6
 80008aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimeBaseCfg.RepetitionCounter = 0x00;
 80008ae:	2300      	movs	r3, #0
 80008b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 80008b4:	2300      	movs	r3, #0
 80008b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 80008ba:	2308      	movs	r3, #8
 80008bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 80008c0:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80008c4:	461a      	mov	r2, r3
 80008c6:	2105      	movs	r1, #5
 80008c8:	48a8      	ldr	r0, [pc, #672]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 80008ca:	f003 f899 	bl	8003a00 <HAL_HRTIM_TimeBaseConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_HRTIM1_Init+0xb4>
  {
    Error_Handler();
 80008d4:	f000 facc 	bl	8000e70 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 80008d8:	2300      	movs	r3, #0
 80008da:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 80008dc:	2300      	movs	r3, #0
 80008de:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.DMASrcAddress = 0x0000;
 80008e0:	2300      	movs	r3, #0
 80008e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.DMADstAddress = 0x0000;
 80008e4:	2300      	movs	r3, #0
 80008e6:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.DMASize = 0x1;
 80008e8:	2301      	movs	r3, #1
 80008ea:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_ENABLED;
 80008ec:	2320      	movs	r3, #32
 80008ee:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80008f0:	2300      	movs	r3, #0
 80008f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80008f4:	2300      	movs	r3, #0
 80008f6:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80008f8:	2300      	movs	r3, #0
 80008fa:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 80008fc:	2300      	movs	r3, #0
 80008fe:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000900:	2300      	movs	r3, #0
 8000902:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000904:	2300      	movs	r3, #0
 8000906:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000908:	2300      	movs	r3, #0
 800090a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 800090c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000910:	461a      	mov	r2, r3
 8000912:	2105      	movs	r1, #5
 8000914:	4895      	ldr	r0, [pc, #596]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000916:	f003 f89b 	bl	8003a50 <HAL_HRTIM_WaveformTimerConfig>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_HRTIM1_Init+0x100>
  {
    Error_Handler();
 8000920:	f000 faa6 	bl	8000e70 <Error_Handler>
  }
  pTimeBaseCfg.Period = 1600;
 8000924:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8000928:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 800092c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000930:	461a      	mov	r2, r3
 8000932:	2100      	movs	r1, #0
 8000934:	488d      	ldr	r0, [pc, #564]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000936:	f003 f863 	bl	8003a00 <HAL_HRTIM_TimeBaseConfig>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_HRTIM1_Init+0x120>
  {
    Error_Handler();
 8000940:	f000 fa96 	bl	8000e70 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000944:	2300      	movs	r3, #0
 8000946:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000948:	2300      	movs	r3, #0
 800094a:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 800094c:	2300      	movs	r3, #0
 800094e:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000950:	2300      	movs	r3, #0
 8000952:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8000954:	2300      	movs	r3, #0
 8000956:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 800095a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800095e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000962:	2300      	movs	r3, #0
 8000964:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8000968:	2300      	movs	r3, #0
 800096a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 800096e:	2300      	movs	r3, #0
 8000970:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8000974:	2300      	movs	r3, #0
 8000976:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 800097a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800097e:	461a      	mov	r2, r3
 8000980:	2100      	movs	r1, #0
 8000982:	487a      	ldr	r0, [pc, #488]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000984:	f003 f864 	bl	8003a50 <HAL_HRTIM_WaveformTimerConfig>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_HRTIM1_Init+0x16e>
  {
    Error_Handler();
 800098e:	f000 fa6f 	bl	8000e70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCfg) != HAL_OK)
 8000992:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000996:	461a      	mov	r2, r3
 8000998:	2101      	movs	r1, #1
 800099a:	4874      	ldr	r0, [pc, #464]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 800099c:	f003 f858 	bl	8003a50 <HAL_HRTIM_WaveformTimerConfig>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_HRTIM1_Init+0x186>
  {
    Error_Handler();
 80009a6:	f000 fa63 	bl	8000e70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 80009aa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80009ae:	461a      	mov	r2, r3
 80009b0:	2102      	movs	r1, #2
 80009b2:	486e      	ldr	r0, [pc, #440]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 80009b4:	f003 f84c 	bl	8003a50 <HAL_HRTIM_WaveformTimerConfig>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_HRTIM1_Init+0x19e>
  {
    Error_Handler();
 80009be:	f000 fa57 	bl	8000e70 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 80009c2:	2300      	movs	r3, #0
 80009c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 80009c8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80009cc:	461a      	mov	r2, r3
 80009ce:	2103      	movs	r1, #3
 80009d0:	4866      	ldr	r0, [pc, #408]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 80009d2:	f003 f83d 	bl	8003a50 <HAL_HRTIM_WaveformTimerConfig>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_HRTIM1_Init+0x1bc>
  {
    Error_Handler();
 80009dc:	f000 fa48 	bl	8000e70 <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_DIV2;
 80009e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009e4:	623b      	str	r3, [r7, #32]
  pDeadTimeCfg.RisingValue = 10;
 80009e6:	230a      	movs	r3, #10
 80009e8:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 80009ea:	2300      	movs	r3, #0
 80009ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 80009ee:	2300      	movs	r3, #0
 80009f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 80009f2:	2300      	movs	r3, #0
 80009f4:	633b      	str	r3, [r7, #48]	@ 0x30
  pDeadTimeCfg.FallingValue = 10;
 80009f6:	230a      	movs	r3, #10
 80009f8:	637b      	str	r3, [r7, #52]	@ 0x34
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 80009fa:	2300      	movs	r3, #0
 80009fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 80009fe:	2300      	movs	r3, #0
 8000a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 8000a02:	2300      	movs	r3, #0
 8000a04:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 8000a06:	f107 0320 	add.w	r3, r7, #32
 8000a0a:	461a      	mov	r2, r3
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4857      	ldr	r0, [pc, #348]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000a10:	f003 f890 	bl	8003b34 <HAL_HRTIM_DeadTimeConfig>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_HRTIM1_Init+0x1fa>
  {
    Error_Handler();
 8000a1a:	f000 fa29 	bl	8000e70 <Error_Handler>
  }
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pDeadTimeCfg) != HAL_OK)
 8000a1e:	f107 0320 	add.w	r3, r7, #32
 8000a22:	461a      	mov	r2, r3
 8000a24:	2101      	movs	r1, #1
 8000a26:	4851      	ldr	r0, [pc, #324]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000a28:	f003 f884 	bl	8003b34 <HAL_HRTIM_DeadTimeConfig>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_HRTIM1_Init+0x212>
  {
    Error_Handler();
 8000a32:	f000 fa1d 	bl	8000e70 <Error_Handler>
  }
  pDeadTimeCfg.RisingValue = 510;
 8000a36:	f44f 73ff 	mov.w	r3, #510	@ 0x1fe
 8000a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.FallingValue = 510;
 8000a3c:	f44f 73ff 	mov.w	r3, #510	@ 0x1fe
 8000a40:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pDeadTimeCfg) != HAL_OK)
 8000a42:	f107 0320 	add.w	r3, r7, #32
 8000a46:	461a      	mov	r2, r3
 8000a48:	2102      	movs	r1, #2
 8000a4a:	4848      	ldr	r0, [pc, #288]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000a4c:	f003 f872 	bl	8003b34 <HAL_HRTIM_DeadTimeConfig>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_HRTIM1_Init+0x236>
  {
    Error_Handler();
 8000a56:	f000 fa0b 	bl	8000e70 <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_MUL8;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	623b      	str	r3, [r7, #32]
  pDeadTimeCfg.RisingValue = 0x000;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.FallingValue = 0x000;
 8000a62:	2300      	movs	r3, #0
 8000a64:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pDeadTimeCfg) != HAL_OK)
 8000a66:	f107 0320 	add.w	r3, r7, #32
 8000a6a:	461a      	mov	r2, r3
 8000a6c:	2103      	movs	r1, #3
 8000a6e:	483f      	ldr	r0, [pc, #252]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000a70:	f003 f860 	bl	8003b34 <HAL_HRTIM_DeadTimeConfig>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_HRTIM1_Init+0x25a>
  {
    Error_Handler();
 8000a7a:	f000 f9f9 	bl	8000e70 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_MASTERCMP1;
 8000a82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a86:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_MASTERCMP1;
 8000a88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a8c:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000a92:	2300      	movs	r3, #0
 8000a94:	613b      	str	r3, [r7, #16]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61bb      	str	r3, [r7, #24]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	61fb      	str	r3, [r7, #28]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000aa2:	463b      	mov	r3, r7
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4830      	ldr	r0, [pc, #192]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000aaa:	f003 f8c3 	bl	8003c34 <HAL_HRTIM_WaveformOutputConfig>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_HRTIM1_Init+0x294>
  {
    Error_Handler();
 8000ab4:	f000 f9dc 	bl	8000e70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB1, &pOutputCfg) != HAL_OK)
 8000ab8:	463b      	mov	r3, r7
 8000aba:	2204      	movs	r2, #4
 8000abc:	2101      	movs	r1, #1
 8000abe:	482b      	ldr	r0, [pc, #172]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000ac0:	f003 f8b8 	bl	8003c34 <HAL_HRTIM_WaveformOutputConfig>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_HRTIM1_Init+0x2aa>
  {
    Error_Handler();
 8000aca:	f000 f9d1 	bl	8000e70 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1;
 8000ace:	2308      	movs	r3, #8
 8000ad0:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 8000ad2:	2308      	movs	r3, #8
 8000ad4:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000ad6:	463b      	mov	r3, r7
 8000ad8:	2210      	movs	r2, #16
 8000ada:	2102      	movs	r1, #2
 8000adc:	4823      	ldr	r0, [pc, #140]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000ade:	f003 f8a9 	bl	8003c34 <HAL_HRTIM_WaveformOutputConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_HRTIM1_Init+0x2c8>
  {
    Error_Handler();
 8000ae8:	f000 f9c2 	bl	8000e70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000aec:	463b      	mov	r3, r7
 8000aee:	2240      	movs	r2, #64	@ 0x40
 8000af0:	2103      	movs	r1, #3
 8000af2:	481e      	ldr	r0, [pc, #120]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000af4:	f003 f89e 	bl	8003c34 <HAL_HRTIM_WaveformOutputConfig>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_HRTIM1_Init+0x2de>
  {
    Error_Handler();
 8000afe:	f000 f9b7 	bl	8000e70 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8000b02:	2302      	movs	r3, #2
 8000b04:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8000b0e:	463b      	mov	r3, r7
 8000b10:	2202      	movs	r2, #2
 8000b12:	2100      	movs	r1, #0
 8000b14:	4815      	ldr	r0, [pc, #84]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000b16:	f003 f88d 	bl	8003c34 <HAL_HRTIM_WaveformOutputConfig>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_HRTIM1_Init+0x300>
  {
    Error_Handler();
 8000b20:	f000 f9a6 	bl	8000e70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, &pOutputCfg) != HAL_OK)
 8000b24:	463b      	mov	r3, r7
 8000b26:	2208      	movs	r2, #8
 8000b28:	2101      	movs	r1, #1
 8000b2a:	4810      	ldr	r0, [pc, #64]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000b2c:	f003 f882 	bl	8003c34 <HAL_HRTIM_WaveformOutputConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_HRTIM1_Init+0x316>
  {
    Error_Handler();
 8000b36:	f000 f99b 	bl	8000e70 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	603b      	str	r3, [r7, #0]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000b3e:	463b      	mov	r3, r7
 8000b40:	2220      	movs	r2, #32
 8000b42:	2102      	movs	r1, #2
 8000b44:	4809      	ldr	r0, [pc, #36]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000b46:	f003 f875 	bl	8003c34 <HAL_HRTIM_WaveformOutputConfig>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_HRTIM1_Init+0x330>
  {
    Error_Handler();
 8000b50:	f000 f98e 	bl	8000e70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000b54:	463b      	mov	r3, r7
 8000b56:	2280      	movs	r2, #128	@ 0x80
 8000b58:	2103      	movs	r1, #3
 8000b5a:	4804      	ldr	r0, [pc, #16]	@ (8000b6c <MX_HRTIM1_Init+0x348>)
 8000b5c:	f003 f86a 	bl	8003c34 <HAL_HRTIM_WaveformOutputConfig>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d006      	beq.n	8000b74 <MX_HRTIM1_Init+0x350>
  {
    Error_Handler();
 8000b66:	f000 f983 	bl	8000e70 <Error_Handler>
 8000b6a:	e003      	b.n	8000b74 <MX_HRTIM1_Init+0x350>
 8000b6c:	2000019c 	.word	0x2000019c
 8000b70:	40017400 	.word	0x40017400
  }
  pTimeBaseCfg.Period = 16000;
 8000b74:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 8000b78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 8000b7c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000b80:	461a      	mov	r2, r3
 8000b82:	2101      	movs	r1, #1
 8000b84:	4816      	ldr	r0, [pc, #88]	@ (8000be0 <MX_HRTIM1_Init+0x3bc>)
 8000b86:	f002 ff3b 	bl	8003a00 <HAL_HRTIM_TimeBaseConfig>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_HRTIM1_Init+0x370>
  {
    Error_Handler();
 8000b90:	f000 f96e 	bl	8000e70 <Error_Handler>
  }
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV1;
 8000b94:	2305      	movs	r3, #5
 8000b96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000b9a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	2102      	movs	r1, #2
 8000ba2:	480f      	ldr	r0, [pc, #60]	@ (8000be0 <MX_HRTIM1_Init+0x3bc>)
 8000ba4:	f002 ff2c 	bl	8003a00 <HAL_HRTIM_TimeBaseConfig>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_HRTIM1_Init+0x38e>
  {
    Error_Handler();
 8000bae:	f000 f95f 	bl	8000e70 <Error_Handler>
  }
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000bb8:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	2103      	movs	r1, #3
 8000bc0:	4807      	ldr	r0, [pc, #28]	@ (8000be0 <MX_HRTIM1_Init+0x3bc>)
 8000bc2:	f002 ff1d 	bl	8003a00 <HAL_HRTIM_TimeBaseConfig>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_HRTIM1_Init+0x3ac>
  {
    Error_Handler();
 8000bcc:	f000 f950 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000bd0:	4803      	ldr	r0, [pc, #12]	@ (8000be0 <MX_HRTIM1_Init+0x3bc>)
 8000bd2:	f000 fafd 	bl	80011d0 <HAL_HRTIM_MspPostInit>

}
 8000bd6:	bf00      	nop
 8000bd8:	37a8      	adds	r7, #168	@ 0xa8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	2000019c 	.word	0x2000019c

08000be4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08e      	sub	sp, #56	@ 0x38
 8000be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bf8:	f107 031c 	add.w	r3, r7, #28
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c04:	463b      	mov	r3, r7
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
 8000c0e:	60da      	str	r2, [r3, #12]
 8000c10:	611a      	str	r2, [r3, #16]
 8000c12:	615a      	str	r2, [r3, #20]
 8000c14:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c16:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c18:	4a2c      	ldr	r2, [pc, #176]	@ (8000ccc <MX_TIM3_Init+0xe8>)
 8000c1a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000c1c:	4b2a      	ldr	r3, [pc, #168]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c1e:	220f      	movs	r2, #15
 8000c20:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c22:	4b29      	ldr	r3, [pc, #164]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8000c28:	4b27      	ldr	r3, [pc, #156]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c2a:	2263      	movs	r2, #99	@ 0x63
 8000c2c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c2e:	4b26      	ldr	r3, [pc, #152]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c34:	4b24      	ldr	r3, [pc, #144]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c36:	2280      	movs	r2, #128	@ 0x80
 8000c38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c3a:	4823      	ldr	r0, [pc, #140]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c3c:	f004 ff16 	bl	8005a6c <HAL_TIM_Base_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000c46:	f000 f913 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c54:	4619      	mov	r1, r3
 8000c56:	481c      	ldr	r0, [pc, #112]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c58:	f005 fa16 	bl	8006088 <HAL_TIM_ConfigClockSource>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000c62:	f000 f905 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c66:	4818      	ldr	r0, [pc, #96]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c68:	f004 ffac 	bl	8005bc4 <HAL_TIM_PWM_Init>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000c72:	f000 f8fd 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8000c76:	2310      	movs	r3, #16
 8000c78:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c7e:	f107 031c 	add.w	r3, r7, #28
 8000c82:	4619      	mov	r1, r3
 8000c84:	4810      	ldr	r0, [pc, #64]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000c86:	f005 feb3 	bl	80069f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000c90:	f000 f8ee 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c94:	2360      	movs	r3, #96	@ 0x60
 8000c96:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000ca0:	2304      	movs	r3, #4
 8000ca2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ca4:	463b      	mov	r3, r7
 8000ca6:	220c      	movs	r2, #12
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4807      	ldr	r0, [pc, #28]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000cac:	f005 f8d8 	bl	8005e60 <HAL_TIM_PWM_ConfigChannel>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000cb6:	f000 f8db 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000cba:	4803      	ldr	r0, [pc, #12]	@ (8000cc8 <MX_TIM3_Init+0xe4>)
 8000cbc:	f000 fb12 	bl	80012e4 <HAL_TIM_MspPostInit>

}
 8000cc0:	bf00      	nop
 8000cc2:	3738      	adds	r7, #56	@ 0x38
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	20000278 	.word	0x20000278
 8000ccc:	40000400 	.word	0x40000400

08000cd0 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cd6:	f107 0310 	add.w	r3, r7, #16
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000cee:	4b1f      	ldr	r3, [pc, #124]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000cf0:	4a1f      	ldr	r2, [pc, #124]	@ (8000d70 <MX_TIM15_Init+0xa0>)
 8000cf2:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000cf4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8000d00:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000d02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d06:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d08:	4b18      	ldr	r3, [pc, #96]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000d0e:	4b17      	ldr	r3, [pc, #92]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d14:	4b15      	ldr	r3, [pc, #84]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000d1a:	4814      	ldr	r0, [pc, #80]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000d1c:	f004 fea6 	bl	8005a6c <HAL_TIM_Base_Init>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000d26:	f000 f8a3 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000d30:	f107 0310 	add.w	r3, r7, #16
 8000d34:	4619      	mov	r1, r3
 8000d36:	480d      	ldr	r0, [pc, #52]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000d38:	f005 f9a6 	bl	8006088 <HAL_TIM_ConfigClockSource>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8000d42:	f000 f895 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d46:	2320      	movs	r3, #32
 8000d48:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	4619      	mov	r1, r3
 8000d52:	4806      	ldr	r0, [pc, #24]	@ (8000d6c <MX_TIM15_Init+0x9c>)
 8000d54:	f005 fe4c 	bl	80069f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8000d5e:	f000 f887 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000d62:	bf00      	nop
 8000d64:	3720      	adds	r7, #32
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200002c4 	.word	0x200002c4
 8000d70:	40014000 	.word	0x40014000

08000d74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d7a:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <MX_DMA_Init+0x48>)
 8000d7c:	695b      	ldr	r3, [r3, #20]
 8000d7e:	4a0f      	ldr	r2, [pc, #60]	@ (8000dbc <MX_DMA_Init+0x48>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	6153      	str	r3, [r2, #20]
 8000d86:	4b0d      	ldr	r3, [pc, #52]	@ (8000dbc <MX_DMA_Init+0x48>)
 8000d88:	695b      	ldr	r3, [r3, #20]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2100      	movs	r1, #0
 8000d96:	200b      	movs	r0, #11
 8000d98:	f002 f983 	bl	80030a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d9c:	200b      	movs	r0, #11
 8000d9e:	f002 f99c 	bl	80030da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000da2:	2200      	movs	r2, #0
 8000da4:	2100      	movs	r1, #0
 8000da6:	200c      	movs	r0, #12
 8000da8:	f002 f97b 	bl	80030a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000dac:	200c      	movs	r0, #12
 8000dae:	f002 f994 	bl	80030da <HAL_NVIC_EnableIRQ>

}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	40021000 	.word	0x40021000

08000dc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b08a      	sub	sp, #40	@ 0x28
 8000dc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc6:	f107 0314 	add.w	r3, r7, #20
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	605a      	str	r2, [r3, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
 8000dd2:	60da      	str	r2, [r3, #12]
 8000dd4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd6:	4b24      	ldr	r3, [pc, #144]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000dd8:	695b      	ldr	r3, [r3, #20]
 8000dda:	4a23      	ldr	r2, [pc, #140]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000ddc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000de0:	6153      	str	r3, [r2, #20]
 8000de2:	4b21      	ldr	r3, [pc, #132]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dee:	4b1e      	ldr	r3, [pc, #120]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000df0:	695b      	ldr	r3, [r3, #20]
 8000df2:	4a1d      	ldr	r2, [pc, #116]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000df4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000df8:	6153      	str	r3, [r2, #20]
 8000dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e06:	4b18      	ldr	r3, [pc, #96]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	4a17      	ldr	r2, [pc, #92]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000e0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e10:	6153      	str	r3, [r2, #20]
 8000e12:	4b15      	ldr	r3, [pc, #84]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000e14:	695b      	ldr	r3, [r3, #20]
 8000e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e1a:	60bb      	str	r3, [r7, #8]
 8000e1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1e:	4b12      	ldr	r3, [pc, #72]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000e20:	695b      	ldr	r3, [r3, #20]
 8000e22:	4a11      	ldr	r2, [pc, #68]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000e24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e28:	6153      	str	r3, [r2, #20]
 8000e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e68 <MX_GPIO_Init+0xa8>)
 8000e2c:	695b      	ldr	r3, [r3, #20]
 8000e2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e32:	607b      	str	r3, [r7, #4]
 8000e34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PFC_CTRL_out_Pin|RLY_CTRL_output_Pin|SD_OD_output_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f648 0108 	movw	r1, #34824	@ 0x8808
 8000e3c:	480b      	ldr	r0, [pc, #44]	@ (8000e6c <MX_GPIO_Init+0xac>)
 8000e3e:	f002 fc6f 	bl	8003720 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFC_CTRL_out_Pin RLY_CTRL_output_Pin SD_OD_output_Pin */
  GPIO_InitStruct.Pin = PFC_CTRL_out_Pin|RLY_CTRL_output_Pin|SD_OD_output_Pin;
 8000e42:	f648 0308 	movw	r3, #34824	@ 0x8808
 8000e46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e54:	f107 0314 	add.w	r3, r7, #20
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4804      	ldr	r0, [pc, #16]	@ (8000e6c <MX_GPIO_Init+0xac>)
 8000e5c:	f002 faee 	bl	800343c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 8000e60:	bf00      	nop
 8000e62:	3728      	adds	r7, #40	@ 0x28
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40021000 	.word	0x40021000
 8000e6c:	48000800 	.word	0x48000800

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <Error_Handler+0x8>

08000e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6193      	str	r3, [r2, #24]
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e9c:	69db      	ldr	r3, [r3, #28]
 8000e9e:	4a08      	ldr	r2, [pc, #32]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000ea0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea4:	61d3      	str	r3, [r2, #28]
 8000ea6:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000ea8:	69db      	ldr	r3, [r3, #28]
 8000eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eae:	603b      	str	r3, [r7, #0]
 8000eb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	40021000 	.word	0x40021000

08000ec4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08c      	sub	sp, #48	@ 0x30
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 031c 	add.w	r3, r7, #28
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000ee4:	d16e      	bne.n	8000fc4 <HAL_ADC_MspInit+0x100>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ee6:	4b67      	ldr	r3, [pc, #412]	@ (8001084 <HAL_ADC_MspInit+0x1c0>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	3301      	adds	r3, #1
 8000eec:	4a65      	ldr	r2, [pc, #404]	@ (8001084 <HAL_ADC_MspInit+0x1c0>)
 8000eee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ef0:	4b64      	ldr	r3, [pc, #400]	@ (8001084 <HAL_ADC_MspInit+0x1c0>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d10b      	bne.n	8000f10 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000ef8:	4b63      	ldr	r3, [pc, #396]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	4a62      	ldr	r2, [pc, #392]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000efe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f02:	6153      	str	r3, [r2, #20]
 8000f04:	4b60      	ldr	r3, [pc, #384]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000f06:	695b      	ldr	r3, [r3, #20]
 8000f08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f0c:	61bb      	str	r3, [r7, #24]
 8000f0e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f10:	4b5d      	ldr	r3, [pc, #372]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000f12:	695b      	ldr	r3, [r3, #20]
 8000f14:	4a5c      	ldr	r2, [pc, #368]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000f16:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000f1a:	6153      	str	r3, [r2, #20]
 8000f1c:	4b5a      	ldr	r3, [pc, #360]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000f1e:	695b      	ldr	r3, [r3, #20]
 8000f20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000f24:	617b      	str	r3, [r7, #20]
 8000f26:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f28:	4b57      	ldr	r3, [pc, #348]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000f2a:	695b      	ldr	r3, [r3, #20]
 8000f2c:	4a56      	ldr	r2, [pc, #344]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000f2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f32:	6153      	str	r3, [r2, #20]
 8000f34:	4b54      	ldr	r3, [pc, #336]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000f36:	695b      	ldr	r3, [r3, #20]
 8000f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f3c:	613b      	str	r3, [r7, #16]
 8000f3e:	693b      	ldr	r3, [r7, #16]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = EXT_TEMP_adc_input_Pin|DC_Vout_Trmnl_adc_input_Pin|AC_VSNS_adc_input_Pin;
 8000f40:	2307      	movs	r3, #7
 8000f42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f44:	2303      	movs	r3, #3
 8000f46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f4c:	f107 031c 	add.w	r3, r7, #28
 8000f50:	4619      	mov	r1, r3
 8000f52:	484e      	ldr	r0, [pc, #312]	@ (800108c <HAL_ADC_MspInit+0x1c8>)
 8000f54:	f002 fa72 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DC_Vout_Monitor_adc_input_Pin|DC_Output_Current_adc_input_Pin|DC_Bus_Monitor_adc_input_Pin|V_DS_SR1_adc_input_Pin;
 8000f58:	230f      	movs	r3, #15
 8000f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	f107 031c 	add.w	r3, r7, #28
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6e:	f002 fa65 	bl	800343c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000f72:	4b47      	ldr	r3, [pc, #284]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000f74:	4a47      	ldr	r2, [pc, #284]	@ (8001094 <HAL_ADC_MspInit+0x1d0>)
 8000f76:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f78:	4b45      	ldr	r3, [pc, #276]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f7e:	4b44      	ldr	r3, [pc, #272]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f84:	4b42      	ldr	r3, [pc, #264]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000f86:	2280      	movs	r2, #128	@ 0x80
 8000f88:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f8a:	4b41      	ldr	r3, [pc, #260]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000f8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f90:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f92:	4b3f      	ldr	r3, [pc, #252]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000f94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f98:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000f9c:	2220      	movs	r2, #32
 8000f9e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000fa6:	483a      	ldr	r0, [pc, #232]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000fa8:	f002 f8b1 	bl	800310e <HAL_DMA_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_ADC_MspInit+0xf2>
    {
      Error_Handler();
 8000fb2:	f7ff ff5d 	bl	8000e70 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a35      	ldr	r2, [pc, #212]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000fba:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fbc:	4a34      	ldr	r2, [pc, #208]	@ (8001090 <HAL_ADC_MspInit+0x1cc>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000fc2:	e05a      	b.n	800107a <HAL_ADC_MspInit+0x1b6>
  else if(hadc->Instance==ADC2)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a33      	ldr	r2, [pc, #204]	@ (8001098 <HAL_ADC_MspInit+0x1d4>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d155      	bne.n	800107a <HAL_ADC_MspInit+0x1b6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fce:	4b2d      	ldr	r3, [pc, #180]	@ (8001084 <HAL_ADC_MspInit+0x1c0>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8001084 <HAL_ADC_MspInit+0x1c0>)
 8000fd6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001084 <HAL_ADC_MspInit+0x1c0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d10b      	bne.n	8000ff8 <HAL_ADC_MspInit+0x134>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000fe0:	4b29      	ldr	r3, [pc, #164]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000fe2:	695b      	ldr	r3, [r3, #20]
 8000fe4:	4a28      	ldr	r2, [pc, #160]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000fe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fea:	6153      	str	r3, [r2, #20]
 8000fec:	4b26      	ldr	r3, [pc, #152]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000fee:	695b      	ldr	r3, [r3, #20]
 8000ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff8:	4b23      	ldr	r3, [pc, #140]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000ffa:	695b      	ldr	r3, [r3, #20]
 8000ffc:	4a22      	ldr	r2, [pc, #136]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8000ffe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001002:	6153      	str	r3, [r2, #20]
 8001004:	4b20      	ldr	r3, [pc, #128]	@ (8001088 <HAL_ADC_MspInit+0x1c4>)
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800100c:	60bb      	str	r3, [r7, #8]
 800100e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VDS_SR2_sensing_adc_input_Pin|GPIO_PIN_5;
 8001010:	2330      	movs	r3, #48	@ 0x30
 8001012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001014:	2303      	movs	r3, #3
 8001016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101c:	f107 031c 	add.w	r3, r7, #28
 8001020:	4619      	mov	r1, r3
 8001022:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001026:	f002 fa09 	bl	800343c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800102a:	4b1c      	ldr	r3, [pc, #112]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 800102c:	4a1c      	ldr	r2, [pc, #112]	@ (80010a0 <HAL_ADC_MspInit+0x1dc>)
 800102e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001030:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 8001032:	2200      	movs	r2, #0
 8001034:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001036:	4b19      	ldr	r3, [pc, #100]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 8001038:	2200      	movs	r2, #0
 800103a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800103c:	4b17      	ldr	r3, [pc, #92]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 800103e:	2280      	movs	r2, #128	@ 0x80
 8001040:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001042:	4b16      	ldr	r3, [pc, #88]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 8001044:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001048:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800104a:	4b14      	ldr	r3, [pc, #80]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 800104c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001050:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001052:	4b12      	ldr	r3, [pc, #72]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 8001054:	2220      	movs	r2, #32
 8001056:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001058:	4b10      	ldr	r3, [pc, #64]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 800105a:	2200      	movs	r2, #0
 800105c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800105e:	480f      	ldr	r0, [pc, #60]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 8001060:	f002 f855 	bl	800310e <HAL_DMA_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_ADC_MspInit+0x1aa>
      Error_Handler();
 800106a:	f7ff ff01 	bl	8000e70 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a0a      	ldr	r2, [pc, #40]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 8001072:	639a      	str	r2, [r3, #56]	@ 0x38
 8001074:	4a09      	ldr	r2, [pc, #36]	@ (800109c <HAL_ADC_MspInit+0x1d8>)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800107a:	bf00      	nop
 800107c:	3730      	adds	r7, #48	@ 0x30
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	2000032c 	.word	0x2000032c
 8001088:	40021000 	.word	0x40021000
 800108c:	48000800 	.word	0x48000800
 8001090:	200000ec 	.word	0x200000ec
 8001094:	40020008 	.word	0x40020008
 8001098:	50000100 	.word	0x50000100
 800109c:	20000130 	.word	0x20000130
 80010a0:	4002001c 	.word	0x4002001c

080010a4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08a      	sub	sp, #40	@ 0x28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a30      	ldr	r2, [pc, #192]	@ (8001184 <HAL_CAN_MspInit+0xe0>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d159      	bne.n	800117a <HAL_CAN_MspInit+0xd6>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010c6:	4b30      	ldr	r3, [pc, #192]	@ (8001188 <HAL_CAN_MspInit+0xe4>)
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	4a2f      	ldr	r2, [pc, #188]	@ (8001188 <HAL_CAN_MspInit+0xe4>)
 80010cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010d0:	61d3      	str	r3, [r2, #28]
 80010d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001188 <HAL_CAN_MspInit+0xe4>)
 80010d4:	69db      	ldr	r3, [r3, #28]
 80010d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010da:	613b      	str	r3, [r7, #16]
 80010dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	4b2a      	ldr	r3, [pc, #168]	@ (8001188 <HAL_CAN_MspInit+0xe4>)
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	4a29      	ldr	r2, [pc, #164]	@ (8001188 <HAL_CAN_MspInit+0xe4>)
 80010e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010e8:	6153      	str	r3, [r2, #20]
 80010ea:	4b27      	ldr	r3, [pc, #156]	@ (8001188 <HAL_CAN_MspInit+0xe4>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80010f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fc:	2302      	movs	r3, #2
 80010fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001100:	2301      	movs	r3, #1
 8001102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001104:	2303      	movs	r3, #3
 8001106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001108:	2309      	movs	r3, #9
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	4619      	mov	r1, r3
 8001112:	481e      	ldr	r0, [pc, #120]	@ (800118c <HAL_CAN_MspInit+0xe8>)
 8001114:	f002 f992 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001118:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800111c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111e:	2302      	movs	r3, #2
 8001120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001126:	2303      	movs	r3, #3
 8001128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800112a:	2309      	movs	r3, #9
 800112c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	4815      	ldr	r0, [pc, #84]	@ (800118c <HAL_CAN_MspInit+0xe8>)
 8001136:	f002 f981 	bl	800343c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_TX_IRQn, 0, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2100      	movs	r1, #0
 800113e:	2013      	movs	r0, #19
 8001140:	f001 ffaf 	bl	80030a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_TX_IRQn);
 8001144:	2013      	movs	r0, #19
 8001146:	f001 ffc8 	bl	80030da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2100      	movs	r1, #0
 800114e:	2014      	movs	r0, #20
 8001150:	f001 ffa7 	bl	80030a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8001154:	2014      	movs	r0, #20
 8001156:	f001 ffc0 	bl	80030da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 800115a:	2200      	movs	r2, #0
 800115c:	2100      	movs	r1, #0
 800115e:	2015      	movs	r0, #21
 8001160:	f001 ff9f 	bl	80030a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8001164:	2015      	movs	r0, #21
 8001166:	f001 ffb8 	bl	80030da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_SCE_IRQn, 0, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	2100      	movs	r1, #0
 800116e:	2016      	movs	r0, #22
 8001170:	f001 ff97 	bl	80030a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 8001174:	2016      	movs	r0, #22
 8001176:	f001 ffb0 	bl	80030da <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN_MspInit 1 */

  }

}
 800117a:	bf00      	nop
 800117c:	3728      	adds	r7, #40	@ 0x28
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40006400 	.word	0x40006400
 8001188:	40021000 	.word	0x40021000
 800118c:	48000400 	.word	0x48000400

08001190 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <HAL_HRTIM_MspInit+0x38>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d10b      	bne.n	80011ba <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80011a2:	4b0a      	ldr	r3, [pc, #40]	@ (80011cc <HAL_HRTIM_MspInit+0x3c>)
 80011a4:	699b      	ldr	r3, [r3, #24]
 80011a6:	4a09      	ldr	r2, [pc, #36]	@ (80011cc <HAL_HRTIM_MspInit+0x3c>)
 80011a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80011ac:	6193      	str	r3, [r2, #24]
 80011ae:	4b07      	ldr	r3, [pc, #28]	@ (80011cc <HAL_HRTIM_MspInit+0x3c>)
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 80011ba:	bf00      	nop
 80011bc:	3714      	adds	r7, #20
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40017400 	.word	0x40017400
 80011cc:	40021000 	.word	0x40021000

080011d0 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a20      	ldr	r2, [pc, #128]	@ (8001270 <HAL_HRTIM_MspPostInit+0xa0>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d13a      	bne.n	8001268 <HAL_HRTIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f2:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <HAL_HRTIM_MspPostInit+0xa4>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001274 <HAL_HRTIM_MspPostInit+0xa4>)
 80011f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011fc:	6153      	str	r3, [r2, #20]
 80011fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001274 <HAL_HRTIM_MspPostInit+0xa4>)
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120a:	4b1a      	ldr	r3, [pc, #104]	@ (8001274 <HAL_HRTIM_MspPostInit+0xa4>)
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	4a19      	ldr	r2, [pc, #100]	@ (8001274 <HAL_HRTIM_MspPostInit+0xa4>)
 8001210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001214:	6153      	str	r3, [r2, #20]
 8001216:	4b17      	ldr	r3, [pc, #92]	@ (8001274 <HAL_HRTIM_MspPostInit+0xa4>)
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    PA10     ------> HRTIM1_CHB1
    PA11     ------> HRTIM1_CHB2
    */
    GPIO_InitStruct.Pin = PWM_SR_HS2_Pin|PWM_SR_LS1_Pin|PWM_SR_HS1_Pin|PWM_SR_LS2_Pin;
 8001222:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001226:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001228:	2302      	movs	r3, #2
 800122a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001230:	2303      	movs	r3, #3
 8001232:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001234:	230d      	movs	r3, #13
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4619      	mov	r1, r3
 800123e:	480e      	ldr	r0, [pc, #56]	@ (8001278 <HAL_HRTIM_MspPostInit+0xa8>)
 8001240:	f002 f8fc 	bl	800343c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_FB_HS1_Pin|PWM_FB_LS1_Pin|PWM_FB_HS2_Pin|PWM_FB_LS2_Pin;
 8001244:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001248:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001252:	2303      	movs	r3, #3
 8001254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001256:	230d      	movs	r3, #13
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001264:	f002 f8ea 	bl	800343c <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001268:	bf00      	nop
 800126a:	3728      	adds	r7, #40	@ 0x28
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40017400 	.word	0x40017400
 8001274:	40021000 	.word	0x40021000
 8001278:	48000400 	.word	0x48000400

0800127c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800127c:	b480      	push	{r7}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a13      	ldr	r2, [pc, #76]	@ (80012d8 <HAL_TIM_Base_MspInit+0x5c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d10c      	bne.n	80012a8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800128e:	4b13      	ldr	r3, [pc, #76]	@ (80012dc <HAL_TIM_Base_MspInit+0x60>)
 8001290:	69db      	ldr	r3, [r3, #28]
 8001292:	4a12      	ldr	r2, [pc, #72]	@ (80012dc <HAL_TIM_Base_MspInit+0x60>)
 8001294:	f043 0302 	orr.w	r3, r3, #2
 8001298:	61d3      	str	r3, [r2, #28]
 800129a:	4b10      	ldr	r3, [pc, #64]	@ (80012dc <HAL_TIM_Base_MspInit+0x60>)
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 80012a6:	e010      	b.n	80012ca <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM15)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a0c      	ldr	r2, [pc, #48]	@ (80012e0 <HAL_TIM_Base_MspInit+0x64>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d10b      	bne.n	80012ca <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80012b2:	4b0a      	ldr	r3, [pc, #40]	@ (80012dc <HAL_TIM_Base_MspInit+0x60>)
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	4a09      	ldr	r2, [pc, #36]	@ (80012dc <HAL_TIM_Base_MspInit+0x60>)
 80012b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012bc:	6193      	str	r3, [r2, #24]
 80012be:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <HAL_TIM_Base_MspInit+0x60>)
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]
}
 80012ca:	bf00      	nop
 80012cc:	3714      	adds	r7, #20
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	40000400 	.word	0x40000400
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40014000 	.word	0x40014000

080012e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ec:	f107 030c 	add.w	r3, r7, #12
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a11      	ldr	r2, [pc, #68]	@ (8001348 <HAL_TIM_MspPostInit+0x64>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d11b      	bne.n	800133e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <HAL_TIM_MspPostInit+0x68>)
 8001308:	695b      	ldr	r3, [r3, #20]
 800130a:	4a10      	ldr	r2, [pc, #64]	@ (800134c <HAL_TIM_MspPostInit+0x68>)
 800130c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001310:	6153      	str	r3, [r2, #20]
 8001312:	4b0e      	ldr	r3, [pc, #56]	@ (800134c <HAL_TIM_MspPostInit+0x68>)
 8001314:	695b      	ldr	r3, [r3, #20]
 8001316:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 800131e:	2302      	movs	r3, #2
 8001320:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001322:	2302      	movs	r3, #2
 8001324:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001326:	2302      	movs	r3, #2
 8001328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800132e:	2302      	movs	r3, #2
 8001330:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8001332:	f107 030c 	add.w	r3, r7, #12
 8001336:	4619      	mov	r1, r3
 8001338:	4805      	ldr	r0, [pc, #20]	@ (8001350 <HAL_TIM_MspPostInit+0x6c>)
 800133a:	f002 f87f 	bl	800343c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800133e:	bf00      	nop
 8001340:	3720      	adds	r7, #32
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40000400 	.word	0x40000400
 800134c:	40021000 	.word	0x40021000
 8001350:	48000400 	.word	0x48000400

08001354 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <NMI_Handler+0x4>

0800135c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <HardFault_Handler+0x4>

08001364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <MemManage_Handler+0x4>

0800136c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <BusFault_Handler+0x4>

08001374 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <UsageFault_Handler+0x4>

0800137c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr

0800138a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr

080013a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013aa:	f000 f8c1 	bl	8001530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
	...

080013b4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80013b8:	4802      	ldr	r0, [pc, #8]	@ (80013c4 <DMA1_Channel1_IRQHandler+0x10>)
 80013ba:	f001 ff4e 	bl	800325a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	200000ec 	.word	0x200000ec

080013c8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80013cc:	4802      	ldr	r0, [pc, #8]	@ (80013d8 <DMA1_Channel2_IRQHandler+0x10>)
 80013ce:	f001 ff44 	bl	800325a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000130 	.word	0x20000130

080013dc <CAN_TX_IRQHandler>:

/**
  * @brief This function handles CAN TX interrupt.
  */
void CAN_TX_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_TX_IRQn 0 */

  /* USER CODE END CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80013e0:	4802      	ldr	r0, [pc, #8]	@ (80013ec <CAN_TX_IRQHandler+0x10>)
 80013e2:	f001 fb54 	bl	8002a8e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_TX_IRQn 1 */

  /* USER CODE END CAN_TX_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000174 	.word	0x20000174

080013f0 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80013f4:	4802      	ldr	r0, [pc, #8]	@ (8001400 <CAN_RX0_IRQHandler+0x10>)
 80013f6:	f001 fb4a 	bl	8002a8e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000174 	.word	0x20000174

08001404 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001408:	4802      	ldr	r0, [pc, #8]	@ (8001414 <CAN_RX1_IRQHandler+0x10>)
 800140a:	f001 fb40 	bl	8002a8e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000174 	.word	0x20000174

08001418 <CAN_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN_SCE_IRQHandler(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_SCE_IRQn 0 */

  /* USER CODE END CAN_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800141c:	4802      	ldr	r0, [pc, #8]	@ (8001428 <CAN_SCE_IRQHandler+0x10>)
 800141e:	f001 fb36 	bl	8002a8e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_SCE_IRQn 1 */

  /* USER CODE END CAN_SCE_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000174 	.word	0x20000174

0800142c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001430:	4b06      	ldr	r3, [pc, #24]	@ (800144c <SystemInit+0x20>)
 8001432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001436:	4a05      	ldr	r2, [pc, #20]	@ (800144c <SystemInit+0x20>)
 8001438:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800143c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001450:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001488 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001454:	f7ff ffea 	bl	800142c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001458:	480c      	ldr	r0, [pc, #48]	@ (800148c <LoopForever+0x6>)
  ldr r1, =_edata
 800145a:	490d      	ldr	r1, [pc, #52]	@ (8001490 <LoopForever+0xa>)
  ldr r2, =_sidata
 800145c:	4a0d      	ldr	r2, [pc, #52]	@ (8001494 <LoopForever+0xe>)
  movs r3, #0
 800145e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001460:	e002      	b.n	8001468 <LoopCopyDataInit>

08001462 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001462:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001464:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001466:	3304      	adds	r3, #4

08001468 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001468:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800146a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800146c:	d3f9      	bcc.n	8001462 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800146e:	4a0a      	ldr	r2, [pc, #40]	@ (8001498 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001470:	4c0a      	ldr	r4, [pc, #40]	@ (800149c <LoopForever+0x16>)
  movs r3, #0
 8001472:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001474:	e001      	b.n	800147a <LoopFillZerobss>

08001476 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001476:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001478:	3204      	adds	r2, #4

0800147a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800147a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800147c:	d3fb      	bcc.n	8001476 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800147e:	f005 fb2d 	bl	8006adc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001482:	f7fe ff55 	bl	8000330 <main>

08001486 <LoopForever>:

LoopForever:
    b LoopForever
 8001486:	e7fe      	b.n	8001486 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001488:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800148c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001490:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001494:	08006b74 	.word	0x08006b74
  ldr r2, =_sbss
 8001498:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800149c:	20000334 	.word	0x20000334

080014a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014a0:	e7fe      	b.n	80014a0 <ADC1_2_IRQHandler>
	...

080014a4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <HAL_Init+0x28>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a07      	ldr	r2, [pc, #28]	@ (80014cc <HAL_Init+0x28>)
 80014ae:	f043 0310 	orr.w	r3, r3, #16
 80014b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014b4:	2003      	movs	r0, #3
 80014b6:	f001 fde9 	bl	800308c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014ba:	200f      	movs	r0, #15
 80014bc:	f000 f808 	bl	80014d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c0:	f7ff fcdc 	bl	8000e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40022000 	.word	0x40022000

080014d0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <HAL_InitTick+0x54>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <HAL_InitTick+0x58>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4619      	mov	r1, r3
 80014e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ee:	4618      	mov	r0, r3
 80014f0:	f001 fe01 	bl	80030f6 <HAL_SYSTICK_Config>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e00e      	b.n	800151c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b0f      	cmp	r3, #15
 8001502:	d80a      	bhi.n	800151a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001504:	2200      	movs	r2, #0
 8001506:	6879      	ldr	r1, [r7, #4]
 8001508:	f04f 30ff 	mov.w	r0, #4294967295
 800150c:	f001 fdc9 	bl	80030a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001510:	4a06      	ldr	r2, [pc, #24]	@ (800152c <HAL_InitTick+0x5c>)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001516:	2300      	movs	r3, #0
 8001518:	e000      	b.n	800151c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
}
 800151c:	4618      	mov	r0, r3
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000000 	.word	0x20000000
 8001528:	20000008 	.word	0x20000008
 800152c:	20000004 	.word	0x20000004

08001530 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <HAL_IncTick+0x20>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <HAL_IncTick+0x24>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4413      	add	r3, r2
 8001540:	4a04      	ldr	r2, [pc, #16]	@ (8001554 <HAL_IncTick+0x24>)
 8001542:	6013      	str	r3, [r2, #0]
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	20000008 	.word	0x20000008
 8001554:	20000330 	.word	0x20000330

08001558 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return uwTick;  
 800155c:	4b03      	ldr	r3, [pc, #12]	@ (800156c <HAL_GetTick+0x14>)
 800155e:	681b      	ldr	r3, [r3, #0]
}
 8001560:	4618      	mov	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	20000330 	.word	0x20000330

08001570 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b09a      	sub	sp, #104	@ 0x68
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015b4:	2300      	movs	r3, #0
 80015b6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80015be:	2300      	movs	r3, #0
 80015c0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d101      	bne.n	80015cc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e172      	b.n	80018b2 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	691b      	ldr	r3, [r3, #16]
 80015d0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	f003 0310 	and.w	r3, r3, #16
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d176      	bne.n	80016cc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d152      	bne.n	800168c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2200      	movs	r2, #0
 80015fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff fc5f 	bl	8000ec4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d13b      	bne.n	800168c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f000 fe83 	bl	8002320 <ADC_Disable>
 800161a:	4603      	mov	r3, r0
 800161c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001624:	f003 0310 	and.w	r3, r3, #16
 8001628:	2b00      	cmp	r3, #0
 800162a:	d12f      	bne.n	800168c <HAL_ADC_Init+0xe0>
 800162c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001630:	2b00      	cmp	r3, #0
 8001632:	d12b      	bne.n	800168c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001638:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800163c:	f023 0302 	bic.w	r3, r3, #2
 8001640:	f043 0202 	orr.w	r2, r3, #2
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	689a      	ldr	r2, [r3, #8]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001656:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001666:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001668:	4b94      	ldr	r3, [pc, #592]	@ (80018bc <HAL_ADC_Init+0x310>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a94      	ldr	r2, [pc, #592]	@ (80018c0 <HAL_ADC_Init+0x314>)
 800166e:	fba2 2303 	umull	r2, r3, r2, r3
 8001672:	0c9a      	lsrs	r2, r3, #18
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800167e:	e002      	b.n	8001686 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	3b01      	subs	r3, #1
 8001684:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1f9      	bne.n	8001680 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d007      	beq.n	80016aa <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80016a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80016a8:	d110      	bne.n	80016cc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	f023 0312 	bic.w	r3, r3, #18
 80016b2:	f043 0210 	orr.w	r2, r3, #16
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016be:	f043 0201 	orr.w	r2, r3, #1
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d0:	f003 0310 	and.w	r3, r3, #16
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f040 80df 	bne.w	8001898 <HAL_ADC_Init+0x2ec>
 80016da:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f040 80da 	bne.w	8001898 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f040 80d2 	bne.w	8001898 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80016fc:	f043 0202 	orr.w	r2, r3, #2
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001704:	4b6f      	ldr	r3, [pc, #444]	@ (80018c4 <HAL_ADC_Init+0x318>)
 8001706:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001710:	d102      	bne.n	8001718 <HAL_ADC_Init+0x16c>
 8001712:	4b6d      	ldr	r3, [pc, #436]	@ (80018c8 <HAL_ADC_Init+0x31c>)
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	e002      	b.n	800171e <HAL_ADC_Init+0x172>
 8001718:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800171c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f003 0303 	and.w	r3, r3, #3
 8001728:	2b01      	cmp	r3, #1
 800172a:	d108      	bne.n	800173e <HAL_ADC_Init+0x192>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	2b01      	cmp	r3, #1
 8001738:	d101      	bne.n	800173e <HAL_ADC_Init+0x192>
 800173a:	2301      	movs	r3, #1
 800173c:	e000      	b.n	8001740 <HAL_ADC_Init+0x194>
 800173e:	2300      	movs	r3, #0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d11c      	bne.n	800177e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001744:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001746:	2b00      	cmp	r3, #0
 8001748:	d010      	beq.n	800176c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	f003 0303 	and.w	r3, r3, #3
 8001752:	2b01      	cmp	r3, #1
 8001754:	d107      	bne.n	8001766 <HAL_ADC_Init+0x1ba>
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	2b01      	cmp	r3, #1
 8001760:	d101      	bne.n	8001766 <HAL_ADC_Init+0x1ba>
 8001762:	2301      	movs	r3, #1
 8001764:	e000      	b.n	8001768 <HAL_ADC_Init+0x1bc>
 8001766:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001768:	2b00      	cmp	r3, #0
 800176a:	d108      	bne.n	800177e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800176c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	431a      	orrs	r2, r3
 800177a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800177c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	7e5b      	ldrb	r3, [r3, #25]
 8001782:	035b      	lsls	r3, r3, #13
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001788:	2a01      	cmp	r2, #1
 800178a:	d002      	beq.n	8001792 <HAL_ADC_Init+0x1e6>
 800178c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001790:	e000      	b.n	8001794 <HAL_ADC_Init+0x1e8>
 8001792:	2200      	movs	r2, #0
 8001794:	431a      	orrs	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	431a      	orrs	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80017a4:	4313      	orrs	r3, r2
 80017a6:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d11b      	bne.n	80017ea <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	7e5b      	ldrb	r3, [r3, #25]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d109      	bne.n	80017ce <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017be:	3b01      	subs	r3, #1
 80017c0:	045a      	lsls	r2, r3, #17
 80017c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017c4:	4313      	orrs	r3, r2
 80017c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80017cc:	e00d      	b.n	80017ea <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80017d6:	f043 0220 	orr.w	r2, r3, #32
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e2:	f043 0201 	orr.w	r2, r3, #1
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d007      	beq.n	8001802 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017fa:	4313      	orrs	r3, r2
 80017fc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80017fe:	4313      	orrs	r3, r2
 8001800:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	f003 030c 	and.w	r3, r3, #12
 800180c:	2b00      	cmp	r3, #0
 800180e:	d114      	bne.n	800183a <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800181e:	f023 0302 	bic.w	r3, r3, #2
 8001822:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	7e1b      	ldrb	r3, [r3, #24]
 8001828:	039a      	lsls	r2, r3, #14
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	4313      	orrs	r3, r2
 8001834:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001836:	4313      	orrs	r3, r2
 8001838:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	68da      	ldr	r2, [r3, #12]
 8001840:	4b22      	ldr	r3, [pc, #136]	@ (80018cc <HAL_ADC_Init+0x320>)
 8001842:	4013      	ands	r3, r2
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	6812      	ldr	r2, [r2, #0]
 8001848:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800184a:	430b      	orrs	r3, r1
 800184c:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	691b      	ldr	r3, [r3, #16]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d10c      	bne.n	8001870 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185c:	f023 010f 	bic.w	r1, r3, #15
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	69db      	ldr	r3, [r3, #28]
 8001864:	1e5a      	subs	r2, r3, #1
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	430a      	orrs	r2, r1
 800186c:	631a      	str	r2, [r3, #48]	@ 0x30
 800186e:	e007      	b.n	8001880 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f022 020f 	bic.w	r2, r2, #15
 800187e:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188a:	f023 0303 	bic.w	r3, r3, #3
 800188e:	f043 0201 	orr.w	r2, r3, #1
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	641a      	str	r2, [r3, #64]	@ 0x40
 8001896:	e00a      	b.n	80018ae <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189c:	f023 0312 	bic.w	r3, r3, #18
 80018a0:	f043 0210 	orr.w	r2, r3, #16
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80018a8:	2301      	movs	r3, #1
 80018aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80018ae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3768      	adds	r7, #104	@ 0x68
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000000 	.word	0x20000000
 80018c0:	431bde83 	.word	0x431bde83
 80018c4:	50000300 	.word	0x50000300
 80018c8:	50000100 	.word	0x50000100
 80018cc:	fff0c007 	.word	0xfff0c007

080018d0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018dc:	2300      	movs	r3, #0
 80018de:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	f040 80b9 	bne.w	8001a62 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d101      	bne.n	80018fe <HAL_ADC_Start_DMA+0x2e>
 80018fa:	2302      	movs	r3, #2
 80018fc:	e0b4      	b.n	8001a68 <HAL_ADC_Start_DMA+0x198>
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	2201      	movs	r2, #1
 8001902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001906:	4b5a      	ldr	r3, [pc, #360]	@ (8001a70 <HAL_ADC_Start_DMA+0x1a0>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 031f 	and.w	r3, r3, #31
 800190e:	2b00      	cmp	r3, #0
 8001910:	f040 80a0 	bne.w	8001a54 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001914:	68f8      	ldr	r0, [r7, #12]
 8001916:	f000 fc9f 	bl	8002258 <ADC_Enable>
 800191a:	4603      	mov	r3, r0
 800191c:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800191e:	7dfb      	ldrb	r3, [r7, #23]
 8001920:	2b00      	cmp	r3, #0
 8001922:	f040 8092 	bne.w	8001a4a <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800192e:	f023 0301 	bic.w	r3, r3, #1
 8001932:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800193a:	4b4d      	ldr	r3, [pc, #308]	@ (8001a70 <HAL_ADC_Start_DMA+0x1a0>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	f003 031f 	and.w	r3, r3, #31
 8001942:	2b00      	cmp	r3, #0
 8001944:	d004      	beq.n	8001950 <HAL_ADC_Start_DMA+0x80>
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800194e:	d115      	bne.n	800197c <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001954:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d027      	beq.n	80019ba <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001972:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	641a      	str	r2, [r3, #64]	@ 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800197a:	e01e      	b.n	80019ba <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001980:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001990:	d004      	beq.n	800199c <HAL_ADC_Start_DMA+0xcc>
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a37      	ldr	r2, [pc, #220]	@ (8001a74 <HAL_ADC_Start_DMA+0x1a4>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d10e      	bne.n	80019ba <HAL_ADC_Start_DMA+0xea>
 800199c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80019a0:	68db      	ldr	r3, [r3, #12]
 80019a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d007      	beq.n	80019ba <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019b2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	641a      	str	r2, [r3, #64]	@ 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019c6:	d106      	bne.n	80019d6 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019cc:	f023 0206 	bic.w	r2, r3, #6
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	645a      	str	r2, [r3, #68]	@ 0x44
 80019d4:	e002      	b.n	80019dc <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2200      	movs	r2, #0
 80019da:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019e8:	4a23      	ldr	r2, [pc, #140]	@ (8001a78 <HAL_ADC_Start_DMA+0x1a8>)
 80019ea:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019f0:	4a22      	ldr	r2, [pc, #136]	@ (8001a7c <HAL_ADC_Start_DMA+0x1ac>)
 80019f2:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019f8:	4a21      	ldr	r2, [pc, #132]	@ (8001a80 <HAL_ADC_Start_DMA+0x1b0>)
 80019fa:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	221c      	movs	r2, #28
 8001a02:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f042 0210 	orr.w	r2, r2, #16
 8001a12:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68da      	ldr	r2, [r3, #12]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f042 0201 	orr.w	r2, r2, #1
 8001a22:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	3340      	adds	r3, #64	@ 0x40
 8001a2e:	4619      	mov	r1, r3
 8001a30:	68ba      	ldr	r2, [r7, #8]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	f001 fbb2 	bl	800319c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f042 0204 	orr.w	r2, r2, #4
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	e00d      	b.n	8001a66 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001a52:	e008      	b.n	8001a66 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001a60:	e001      	b.n	8001a66 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001a62:	2302      	movs	r3, #2
 8001a64:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	50000300 	.word	0x50000300
 8001a74:	50000100 	.word	0x50000100
 8001a78:	0800218d 	.word	0x0800218d
 8001a7c:	08002207 	.word	0x08002207
 8001a80:	08002223 	.word	0x08002223

08001a84 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b09b      	sub	sp, #108	@ 0x6c
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001a94:	2300      	movs	r3, #0
 8001a96:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d101      	bne.n	8001aa6 <HAL_ADC_ConfigChannel+0x22>
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	e2a1      	b.n	8001fea <HAL_ADC_ConfigChannel+0x566>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	f040 8285 	bne.w	8001fc8 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	2b04      	cmp	r3, #4
 8001ac4:	d81c      	bhi.n	8001b00 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685a      	ldr	r2, [r3, #4]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	4413      	add	r3, r2
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	461a      	mov	r2, r3
 8001ada:	231f      	movs	r3, #31
 8001adc:	4093      	lsls	r3, r2
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	4019      	ands	r1, r3
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	6818      	ldr	r0, [r3, #0]
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	4413      	add	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	fa00 f203 	lsl.w	r2, r0, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	430a      	orrs	r2, r1
 8001afc:	631a      	str	r2, [r3, #48]	@ 0x30
 8001afe:	e063      	b.n	8001bc8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b09      	cmp	r3, #9
 8001b06:	d81e      	bhi.n	8001b46 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685a      	ldr	r2, [r3, #4]
 8001b12:	4613      	mov	r3, r2
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	4413      	add	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	3b1e      	subs	r3, #30
 8001b1c:	221f      	movs	r2, #31
 8001b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b22:	43db      	mvns	r3, r3
 8001b24:	4019      	ands	r1, r3
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	6818      	ldr	r0, [r3, #0]
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	4413      	add	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	3b1e      	subs	r3, #30
 8001b38:	fa00 f203 	lsl.w	r2, r0, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	430a      	orrs	r2, r1
 8001b42:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b44:	e040      	b.n	8001bc8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	2b0e      	cmp	r3, #14
 8001b4c:	d81e      	bhi.n	8001b8c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	3b3c      	subs	r3, #60	@ 0x3c
 8001b62:	221f      	movs	r2, #31
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	4019      	ands	r1, r3
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	6818      	ldr	r0, [r3, #0]
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685a      	ldr	r2, [r3, #4]
 8001b74:	4613      	mov	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	3b3c      	subs	r3, #60	@ 0x3c
 8001b7e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	639a      	str	r2, [r3, #56]	@ 0x38
 8001b8a:	e01d      	b.n	8001bc8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685a      	ldr	r2, [r3, #4]
 8001b96:	4613      	mov	r3, r2
 8001b98:	005b      	lsls	r3, r3, #1
 8001b9a:	4413      	add	r3, r2
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	3b5a      	subs	r3, #90	@ 0x5a
 8001ba0:	221f      	movs	r2, #31
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	4019      	ands	r1, r3
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	6818      	ldr	r0, [r3, #0]
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	4413      	add	r3, r2
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	3b5a      	subs	r3, #90	@ 0x5a
 8001bbc:	fa00 f203 	lsl.w	r2, r0, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 030c 	and.w	r3, r3, #12
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	f040 80e5 	bne.w	8001da2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b09      	cmp	r3, #9
 8001bde:	d91c      	bls.n	8001c1a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	6999      	ldr	r1, [r3, #24]
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	4613      	mov	r3, r2
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	4413      	add	r3, r2
 8001bf0:	3b1e      	subs	r3, #30
 8001bf2:	2207      	movs	r2, #7
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	4019      	ands	r1, r3
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	6898      	ldr	r0, [r3, #8]
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	3b1e      	subs	r3, #30
 8001c0c:	fa00 f203 	lsl.w	r2, r0, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	430a      	orrs	r2, r1
 8001c16:	619a      	str	r2, [r3, #24]
 8001c18:	e019      	b.n	8001c4e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	6959      	ldr	r1, [r3, #20]
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4613      	mov	r3, r2
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4413      	add	r3, r2
 8001c2a:	2207      	movs	r2, #7
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	43db      	mvns	r3, r3
 8001c32:	4019      	ands	r1, r3
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	6898      	ldr	r0, [r3, #8]
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4413      	add	r3, r2
 8001c42:	fa00 f203 	lsl.w	r2, r0, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	695a      	ldr	r2, [r3, #20]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	08db      	lsrs	r3, r3, #3
 8001c5a:	f003 0303 	and.w	r3, r3, #3
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	691b      	ldr	r3, [r3, #16]
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	2b03      	cmp	r3, #3
 8001c6e:	d84f      	bhi.n	8001d10 <HAL_ADC_ConfigChannel+0x28c>
 8001c70:	a201      	add	r2, pc, #4	@ (adr r2, 8001c78 <HAL_ADC_ConfigChannel+0x1f4>)
 8001c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c76:	bf00      	nop
 8001c78:	08001c89 	.word	0x08001c89
 8001c7c:	08001cab 	.word	0x08001cab
 8001c80:	08001ccd 	.word	0x08001ccd
 8001c84:	08001cef 	.word	0x08001cef
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c8e:	4b9c      	ldr	r3, [pc, #624]	@ (8001f00 <HAL_ADC_ConfigChannel+0x47c>)
 8001c90:	4013      	ands	r3, r2
 8001c92:	683a      	ldr	r2, [r7, #0]
 8001c94:	6812      	ldr	r2, [r2, #0]
 8001c96:	0691      	lsls	r1, r2, #26
 8001c98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001ca6:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001ca8:	e07b      	b.n	8001da2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001cb0:	4b93      	ldr	r3, [pc, #588]	@ (8001f00 <HAL_ADC_ConfigChannel+0x47c>)
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	6812      	ldr	r2, [r2, #0]
 8001cb8:	0691      	lsls	r1, r2, #26
 8001cba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001cc8:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001cca:	e06a      	b.n	8001da2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001cd2:	4b8b      	ldr	r3, [pc, #556]	@ (8001f00 <HAL_ADC_ConfigChannel+0x47c>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	683a      	ldr	r2, [r7, #0]
 8001cd8:	6812      	ldr	r2, [r2, #0]
 8001cda:	0691      	lsls	r1, r2, #26
 8001cdc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	431a      	orrs	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001cea:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001cec:	e059      	b.n	8001da2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001cf4:	4b82      	ldr	r3, [pc, #520]	@ (8001f00 <HAL_ADC_ConfigChannel+0x47c>)
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	683a      	ldr	r2, [r7, #0]
 8001cfa:	6812      	ldr	r2, [r2, #0]
 8001cfc:	0691      	lsls	r1, r2, #26
 8001cfe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001d00:	430a      	orrs	r2, r1
 8001d02:	431a      	orrs	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001d0c:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001d0e:	e048      	b.n	8001da2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d16:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	069b      	lsls	r3, r3, #26
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d107      	bne.n	8001d34 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001d32:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001d3a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	069b      	lsls	r3, r3, #26
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d107      	bne.n	8001d58 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001d56:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001d5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	069b      	lsls	r3, r3, #26
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d107      	bne.n	8001d7c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001d7a:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	069b      	lsls	r3, r3, #26
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d107      	bne.n	8001da0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001d9e:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001da0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f003 0303 	and.w	r3, r3, #3
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d108      	bne.n	8001dc2 <HAL_ADC_ConfigChannel+0x33e>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d101      	bne.n	8001dc2 <HAL_ADC_ConfigChannel+0x33e>
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e000      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x340>
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f040 810a 	bne.w	8001fde <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d00f      	beq.n	8001df2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2201      	movs	r2, #1
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43da      	mvns	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	400a      	ands	r2, r1
 8001dec:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001df0:	e049      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	409a      	lsls	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	430a      	orrs	r2, r1
 8001e08:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2b09      	cmp	r3, #9
 8001e12:	d91c      	bls.n	8001e4e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6999      	ldr	r1, [r3, #24]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	4413      	add	r3, r2
 8001e24:	3b1b      	subs	r3, #27
 8001e26:	2207      	movs	r2, #7
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	4019      	ands	r1, r3
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	6898      	ldr	r0, [r3, #8]
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	4413      	add	r3, r2
 8001e3e:	3b1b      	subs	r3, #27
 8001e40:	fa00 f203 	lsl.w	r2, r0, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	619a      	str	r2, [r3, #24]
 8001e4c:	e01b      	b.n	8001e86 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6959      	ldr	r1, [r3, #20]
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	1c5a      	adds	r2, r3, #1
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	4413      	add	r3, r2
 8001e60:	2207      	movs	r2, #7
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	43db      	mvns	r3, r3
 8001e68:	4019      	ands	r1, r3
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	6898      	ldr	r0, [r3, #8]
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	1c5a      	adds	r2, r3, #1
 8001e74:	4613      	mov	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4413      	add	r3, r2
 8001e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e86:	4b1f      	ldr	r3, [pc, #124]	@ (8001f04 <HAL_ADC_ConfigChannel+0x480>)
 8001e88:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2b10      	cmp	r3, #16
 8001e90:	d105      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001e92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d015      	beq.n	8001eca <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001ea2:	2b11      	cmp	r3, #17
 8001ea4:	d105      	bne.n	8001eb2 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001ea6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d00b      	beq.n	8001eca <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001eb6:	2b12      	cmp	r3, #18
 8001eb8:	f040 8091 	bne.w	8001fde <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001ebc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f040 808a 	bne.w	8001fde <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ed2:	d102      	bne.n	8001eda <HAL_ADC_ConfigChannel+0x456>
 8001ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f08 <HAL_ADC_ConfigChannel+0x484>)
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	e002      	b.n	8001ee0 <HAL_ADC_ConfigChannel+0x45c>
 8001eda:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001ede:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d10e      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x488>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d107      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x488>
 8001efc:	2301      	movs	r3, #1
 8001efe:	e006      	b.n	8001f0e <HAL_ADC_ConfigChannel+0x48a>
 8001f00:	83fff000 	.word	0x83fff000
 8001f04:	50000300 	.word	0x50000300
 8001f08:	50000100 	.word	0x50000100
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d150      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001f12:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d010      	beq.n	8001f3a <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d107      	bne.n	8001f34 <HAL_ADC_ConfigChannel+0x4b0>
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	2b01      	cmp	r3, #1
 8001f2e:	d101      	bne.n	8001f34 <HAL_ADC_ConfigChannel+0x4b0>
 8001f30:	2301      	movs	r3, #1
 8001f32:	e000      	b.n	8001f36 <HAL_ADC_ConfigChannel+0x4b2>
 8001f34:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d13c      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2b10      	cmp	r3, #16
 8001f40:	d11d      	bne.n	8001f7e <HAL_ADC_ConfigChannel+0x4fa>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f4a:	d118      	bne.n	8001f7e <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001f4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001f54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f56:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f58:	4b27      	ldr	r3, [pc, #156]	@ (8001ff8 <HAL_ADC_ConfigChannel+0x574>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a27      	ldr	r2, [pc, #156]	@ (8001ffc <HAL_ADC_ConfigChannel+0x578>)
 8001f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f62:	0c9a      	lsrs	r2, r3, #18
 8001f64:	4613      	mov	r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	4413      	add	r3, r2
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f6e:	e002      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	3b01      	subs	r3, #1
 8001f74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1f9      	bne.n	8001f70 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f7c:	e02e      	b.n	8001fdc <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2b11      	cmp	r3, #17
 8001f84:	d10b      	bne.n	8001f9e <HAL_ADC_ConfigChannel+0x51a>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f8e:	d106      	bne.n	8001f9e <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001f90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8001f98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f9a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f9c:	e01e      	b.n	8001fdc <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2b12      	cmp	r3, #18
 8001fa4:	d11a      	bne.n	8001fdc <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001fa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001fb0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001fb2:	e013      	b.n	8001fdc <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb8:	f043 0220 	orr.w	r2, r3, #32
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001fc6:	e00a      	b.n	8001fde <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fcc:	f043 0220 	orr.w	r2, r3, #32
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001fda:	e000      	b.n	8001fde <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001fdc:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001fe6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	376c      	adds	r7, #108	@ 0x6c
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	20000000 	.word	0x20000000
 8001ffc:	431bde83 	.word	0x431bde83

08002000 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002000:	b480      	push	{r7}
 8002002:	b099      	sub	sp, #100	@ 0x64
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800200a:	2300      	movs	r3, #0
 800200c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002018:	d102      	bne.n	8002020 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800201a:	4b5a      	ldr	r3, [pc, #360]	@ (8002184 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	e002      	b.n	8002026 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002020:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002024:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e0a2      	b.n	8002176 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002036:	2b01      	cmp	r3, #1
 8002038:	d101      	bne.n	800203e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800203a:	2302      	movs	r3, #2
 800203c:	e09b      	b.n	8002176 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	2b00      	cmp	r3, #0
 8002052:	d17f      	bne.n	8002154 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b00      	cmp	r3, #0
 800205e:	d179      	bne.n	8002154 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002060:	4b49      	ldr	r3, [pc, #292]	@ (8002188 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002062:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d040      	beq.n	80020ee <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800206c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	6859      	ldr	r1, [r3, #4]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800207e:	035b      	lsls	r3, r3, #13
 8002080:	430b      	orrs	r3, r1
 8002082:	431a      	orrs	r2, r3
 8002084:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002086:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f003 0303 	and.w	r3, r3, #3
 8002092:	2b01      	cmp	r3, #1
 8002094:	d108      	bne.n	80020a8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 0301 	and.w	r3, r3, #1
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d101      	bne.n	80020a8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80020a4:	2301      	movs	r3, #1
 80020a6:	e000      	b.n	80020aa <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80020a8:	2300      	movs	r3, #0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d15c      	bne.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d107      	bne.n	80020ca <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d101      	bne.n	80020ca <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80020c6:	2301      	movs	r3, #1
 80020c8:	e000      	b.n	80020cc <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80020ca:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d14b      	bne.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80020d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80020d8:	f023 030f 	bic.w	r3, r3, #15
 80020dc:	683a      	ldr	r2, [r7, #0]
 80020de:	6811      	ldr	r1, [r2, #0]
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	6892      	ldr	r2, [r2, #8]
 80020e4:	430a      	orrs	r2, r1
 80020e6:	431a      	orrs	r2, r3
 80020e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020ea:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80020ec:	e03c      	b.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80020ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80020f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020f8:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f003 0303 	and.w	r3, r3, #3
 8002104:	2b01      	cmp	r3, #1
 8002106:	d108      	bne.n	800211a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b01      	cmp	r3, #1
 8002114:	d101      	bne.n	800211a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002116:	2301      	movs	r3, #1
 8002118:	e000      	b.n	800211c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 800211a:	2300      	movs	r3, #0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d123      	bne.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f003 0303 	and.w	r3, r3, #3
 8002128:	2b01      	cmp	r3, #1
 800212a:	d107      	bne.n	800213c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	2b01      	cmp	r3, #1
 8002136:	d101      	bne.n	800213c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002138:	2301      	movs	r3, #1
 800213a:	e000      	b.n	800213e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800213c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800213e:	2b00      	cmp	r3, #0
 8002140:	d112      	bne.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002142:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800214a:	f023 030f 	bic.w	r3, r3, #15
 800214e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002150:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002152:	e009      	b.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002158:	f043 0220 	orr.w	r2, r3, #32
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8002166:	e000      	b.n	800216a <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002168:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002172:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8002176:	4618      	mov	r0, r3
 8002178:	3764      	adds	r7, #100	@ 0x64
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	50000100 	.word	0x50000100
 8002188:	50000300 	.word	0x50000300

0800218c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002198:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d126      	bne.n	80021f4 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021aa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d115      	bne.n	80021ec <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d111      	bne.n	80021ec <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d105      	bne.n	80021ec <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e4:	f043 0201 	orr.w	r2, r3, #1
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f7ff f9bf 	bl	8001570 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80021f2:	e004      	b.n	80021fe <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	4798      	blx	r3
}
 80021fe:	bf00      	nop
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b084      	sub	sp, #16
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002212:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f7ff f9b5 	bl	8001584 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800221a:	bf00      	nop
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002222:	b580      	push	{r7, lr}
 8002224:	b084      	sub	sp, #16
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002234:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002240:	f043 0204 	orr.w	r2, r3, #4
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f7ff f9a5 	bl	8001598 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800224e:	bf00      	nop
 8002250:	3710      	adds	r7, #16
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f003 0303 	and.w	r3, r3, #3
 800226e:	2b01      	cmp	r3, #1
 8002270:	d108      	bne.n	8002284 <ADC_Enable+0x2c>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0301 	and.w	r3, r3, #1
 800227c:	2b01      	cmp	r3, #1
 800227e:	d101      	bne.n	8002284 <ADC_Enable+0x2c>
 8002280:	2301      	movs	r3, #1
 8002282:	e000      	b.n	8002286 <ADC_Enable+0x2e>
 8002284:	2300      	movs	r3, #0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d143      	bne.n	8002312 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	689a      	ldr	r2, [r3, #8]
 8002290:	4b22      	ldr	r3, [pc, #136]	@ (800231c <ADC_Enable+0xc4>)
 8002292:	4013      	ands	r3, r2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00d      	beq.n	80022b4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229c:	f043 0210 	orr.w	r2, r3, #16
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a8:	f043 0201 	orr.w	r2, r3, #1
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e02f      	b.n	8002314 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 0201 	orr.w	r2, r2, #1
 80022c2:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80022c4:	f7ff f948 	bl	8001558 <HAL_GetTick>
 80022c8:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80022ca:	e01b      	b.n	8002304 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80022cc:	f7ff f944 	bl	8001558 <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d914      	bls.n	8002304 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0301 	and.w	r3, r3, #1
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d00d      	beq.n	8002304 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ec:	f043 0210 	orr.w	r2, r3, #16
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f8:	f043 0201 	orr.w	r2, r3, #1
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e007      	b.n	8002314 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	2b01      	cmp	r3, #1
 8002310:	d1dc      	bne.n	80022cc <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	3710      	adds	r7, #16
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	8000003f 	.word	0x8000003f

08002320 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002328:	2300      	movs	r3, #0
 800232a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f003 0303 	and.w	r3, r3, #3
 8002336:	2b01      	cmp	r3, #1
 8002338:	d108      	bne.n	800234c <ADC_Disable+0x2c>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0301 	and.w	r3, r3, #1
 8002344:	2b01      	cmp	r3, #1
 8002346:	d101      	bne.n	800234c <ADC_Disable+0x2c>
 8002348:	2301      	movs	r3, #1
 800234a:	e000      	b.n	800234e <ADC_Disable+0x2e>
 800234c:	2300      	movs	r3, #0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d047      	beq.n	80023e2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f003 030d 	and.w	r3, r3, #13
 800235c:	2b01      	cmp	r3, #1
 800235e:	d10f      	bne.n	8002380 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	689a      	ldr	r2, [r3, #8]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f042 0202 	orr.w	r2, r2, #2
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2203      	movs	r2, #3
 8002376:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002378:	f7ff f8ee 	bl	8001558 <HAL_GetTick>
 800237c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800237e:	e029      	b.n	80023d4 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002384:	f043 0210 	orr.w	r2, r3, #16
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002390:	f043 0201 	orr.w	r2, r3, #1
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e023      	b.n	80023e4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800239c:	f7ff f8dc 	bl	8001558 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d914      	bls.n	80023d4 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f003 0301 	and.w	r3, r3, #1
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d10d      	bne.n	80023d4 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023bc:	f043 0210 	orr.w	r2, r3, #16
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c8:	f043 0201 	orr.w	r2, r3, #1
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e007      	b.n	80023e4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d0dc      	beq.n	800239c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e0ed      	b.n	80025da <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d102      	bne.n	8002410 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7fe fe4a 	bl	80010a4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f042 0201 	orr.w	r2, r2, #1
 800241e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002420:	f7ff f89a 	bl	8001558 <HAL_GetTick>
 8002424:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002426:	e012      	b.n	800244e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002428:	f7ff f896 	bl	8001558 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b0a      	cmp	r3, #10
 8002434:	d90b      	bls.n	800244e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2205      	movs	r2, #5
 8002446:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e0c5      	b.n	80025da <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0e5      	beq.n	8002428 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f022 0202 	bic.w	r2, r2, #2
 800246a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800246c:	f7ff f874 	bl	8001558 <HAL_GetTick>
 8002470:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002472:	e012      	b.n	800249a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002474:	f7ff f870 	bl	8001558 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b0a      	cmp	r3, #10
 8002480:	d90b      	bls.n	800249a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002486:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2205      	movs	r2, #5
 8002492:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e09f      	b.n	80025da <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1e5      	bne.n	8002474 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	7e1b      	ldrb	r3, [r3, #24]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d108      	bne.n	80024c2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	e007      	b.n	80024d2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	7e5b      	ldrb	r3, [r3, #25]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d108      	bne.n	80024ec <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	e007      	b.n	80024fc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	7e9b      	ldrb	r3, [r3, #26]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d108      	bne.n	8002516 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f042 0220 	orr.w	r2, r2, #32
 8002512:	601a      	str	r2, [r3, #0]
 8002514:	e007      	b.n	8002526 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 0220 	bic.w	r2, r2, #32
 8002524:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	7edb      	ldrb	r3, [r3, #27]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d108      	bne.n	8002540 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f022 0210 	bic.w	r2, r2, #16
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	e007      	b.n	8002550 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 0210 	orr.w	r2, r2, #16
 800254e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	7f1b      	ldrb	r3, [r3, #28]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d108      	bne.n	800256a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f042 0208 	orr.w	r2, r2, #8
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	e007      	b.n	800257a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f022 0208 	bic.w	r2, r2, #8
 8002578:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	7f5b      	ldrb	r3, [r3, #29]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d108      	bne.n	8002594 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f042 0204 	orr.w	r2, r2, #4
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	e007      	b.n	80025a4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 0204 	bic.w	r2, r2, #4
 80025a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	431a      	orrs	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	431a      	orrs	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	ea42 0103 	orr.w	r1, r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	1e5a      	subs	r2, r3, #1
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b087      	sub	sp, #28
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
 80025ea:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025f8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80025fa:	7cfb      	ldrb	r3, [r7, #19]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d003      	beq.n	8002608 <HAL_CAN_ConfigFilter+0x26>
 8002600:	7cfb      	ldrb	r3, [r7, #19]
 8002602:	2b02      	cmp	r3, #2
 8002604:	f040 80aa 	bne.w	800275c <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800260e:	f043 0201 	orr.w	r2, r3, #1
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	f003 031f 	and.w	r3, r3, #31
 8002620:	2201      	movs	r2, #1
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	43db      	mvns	r3, r3
 8002632:	401a      	ands	r2, r3
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d123      	bne.n	800268a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	43db      	mvns	r3, r3
 800264c:	401a      	ands	r2, r3
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002664:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	3248      	adds	r2, #72	@ 0x48
 800266a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800267e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002680:	6979      	ldr	r1, [r7, #20]
 8002682:	3348      	adds	r3, #72	@ 0x48
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	440b      	add	r3, r1
 8002688:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d122      	bne.n	80026d8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	431a      	orrs	r2, r3
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80026b2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	3248      	adds	r2, #72	@ 0x48
 80026b8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026cc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026ce:	6979      	ldr	r1, [r7, #20]
 80026d0:	3348      	adds	r3, #72	@ 0x48
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	440b      	add	r3, r1
 80026d6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d109      	bne.n	80026f4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	401a      	ands	r2, r3
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80026f2:	e007      	b.n	8002704 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	431a      	orrs	r2, r3
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d109      	bne.n	8002720 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	43db      	mvns	r3, r3
 8002716:	401a      	ands	r2, r3
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800271e:	e007      	b.n	8002730 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	431a      	orrs	r2, r3
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	6a1b      	ldr	r3, [r3, #32]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d107      	bne.n	8002748 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	431a      	orrs	r2, r3
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800274e:	f023 0201 	bic.w	r2, r3, #1
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002758:	2300      	movs	r3, #0
 800275a:	e006      	b.n	800276a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002760:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
  }
}
 800276a:	4618      	mov	r0, r3
 800276c:	371c      	adds	r7, #28
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b084      	sub	sp, #16
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b01      	cmp	r3, #1
 8002788:	d12e      	bne.n	80027e8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2202      	movs	r2, #2
 800278e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0201 	bic.w	r2, r2, #1
 80027a0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80027a2:	f7fe fed9 	bl	8001558 <HAL_GetTick>
 80027a6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027a8:	e012      	b.n	80027d0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027aa:	f7fe fed5 	bl	8001558 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b0a      	cmp	r3, #10
 80027b6:	d90b      	bls.n	80027d0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027bc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2205      	movs	r2, #5
 80027c8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e012      	b.n	80027f6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1e5      	bne.n	80027aa <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80027e4:	2300      	movs	r3, #0
 80027e6:	e006      	b.n	80027f6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ec:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
  }
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80027fe:	b480      	push	{r7}
 8002800:	b087      	sub	sp, #28
 8002802:	af00      	add	r7, sp, #0
 8002804:	60f8      	str	r0, [r7, #12]
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	607a      	str	r2, [r7, #4]
 800280a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002812:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002814:	7dfb      	ldrb	r3, [r7, #23]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d003      	beq.n	8002822 <HAL_CAN_GetRxMessage+0x24>
 800281a:	7dfb      	ldrb	r3, [r7, #23]
 800281c:	2b02      	cmp	r3, #2
 800281e:	f040 8103 	bne.w	8002a28 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10e      	bne.n	8002846 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	f003 0303 	and.w	r3, r3, #3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d116      	bne.n	8002864 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e0f7      	b.n	8002a36 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	691b      	ldr	r3, [r3, #16]
 800284c:	f003 0303 	and.w	r3, r3, #3
 8002850:	2b00      	cmp	r3, #0
 8002852:	d107      	bne.n	8002864 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002858:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e0e8      	b.n	8002a36 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	331b      	adds	r3, #27
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	4413      	add	r3, r2
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0204 	and.w	r2, r3, #4
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10c      	bne.n	800289c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	331b      	adds	r3, #27
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	4413      	add	r3, r2
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	0d5b      	lsrs	r3, r3, #21
 8002892:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	e00b      	b.n	80028b4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	331b      	adds	r3, #27
 80028a4:	011b      	lsls	r3, r3, #4
 80028a6:	4413      	add	r3, r2
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	08db      	lsrs	r3, r3, #3
 80028ac:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	331b      	adds	r3, #27
 80028bc:	011b      	lsls	r3, r3, #4
 80028be:	4413      	add	r3, r2
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0202 	and.w	r2, r3, #2
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	331b      	adds	r3, #27
 80028d2:	011b      	lsls	r3, r3, #4
 80028d4:	4413      	add	r3, r2
 80028d6:	3304      	adds	r3, #4
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0308 	and.w	r3, r3, #8
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2208      	movs	r2, #8
 80028e6:	611a      	str	r2, [r3, #16]
 80028e8:	e00b      	b.n	8002902 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	331b      	adds	r3, #27
 80028f2:	011b      	lsls	r3, r3, #4
 80028f4:	4413      	add	r3, r2
 80028f6:	3304      	adds	r3, #4
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 020f 	and.w	r2, r3, #15
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	331b      	adds	r3, #27
 800290a:	011b      	lsls	r3, r3, #4
 800290c:	4413      	add	r3, r2
 800290e:	3304      	adds	r3, #4
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	0a1b      	lsrs	r3, r3, #8
 8002914:	b2da      	uxtb	r2, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	331b      	adds	r3, #27
 8002922:	011b      	lsls	r3, r3, #4
 8002924:	4413      	add	r3, r2
 8002926:	3304      	adds	r3, #4
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	0c1b      	lsrs	r3, r3, #16
 800292c:	b29a      	uxth	r2, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	011b      	lsls	r3, r3, #4
 800293a:	4413      	add	r3, r2
 800293c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	b2da      	uxtb	r2, r3
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	4413      	add	r3, r2
 8002952:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	0a1a      	lsrs	r2, r3, #8
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	3301      	adds	r3, #1
 800295e:	b2d2      	uxtb	r2, r2
 8002960:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	011b      	lsls	r3, r3, #4
 800296a:	4413      	add	r3, r2
 800296c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	0c1a      	lsrs	r2, r3, #16
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	3302      	adds	r3, #2
 8002978:	b2d2      	uxtb	r2, r2
 800297a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	4413      	add	r3, r2
 8002986:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	0e1a      	lsrs	r2, r3, #24
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	3303      	adds	r3, #3
 8002992:	b2d2      	uxtb	r2, r2
 8002994:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	011b      	lsls	r3, r3, #4
 800299e:	4413      	add	r3, r2
 80029a0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	3304      	adds	r3, #4
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	011b      	lsls	r3, r3, #4
 80029b6:	4413      	add	r3, r2
 80029b8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	0a1a      	lsrs	r2, r3, #8
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	3305      	adds	r3, #5
 80029c4:	b2d2      	uxtb	r2, r2
 80029c6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	011b      	lsls	r3, r3, #4
 80029d0:	4413      	add	r3, r2
 80029d2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	0c1a      	lsrs	r2, r3, #16
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	3306      	adds	r3, #6
 80029de:	b2d2      	uxtb	r2, r2
 80029e0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	4413      	add	r3, r2
 80029ec:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	0e1a      	lsrs	r2, r3, #24
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	3307      	adds	r3, #7
 80029f8:	b2d2      	uxtb	r2, r2
 80029fa:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d108      	bne.n	8002a14 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68da      	ldr	r2, [r3, #12]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f042 0220 	orr.w	r2, r2, #32
 8002a10:	60da      	str	r2, [r3, #12]
 8002a12:	e007      	b.n	8002a24 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	691a      	ldr	r2, [r3, #16]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 0220 	orr.w	r2, r2, #32
 8002a22:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002a24:	2300      	movs	r3, #0
 8002a26:	e006      	b.n	8002a36 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
  }
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	371c      	adds	r7, #28
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr

08002a42 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002a42:	b480      	push	{r7}
 8002a44:	b085      	sub	sp, #20
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
 8002a4a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a52:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a54:	7bfb      	ldrb	r3, [r7, #15]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d002      	beq.n	8002a60 <HAL_CAN_ActivateNotification+0x1e>
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d109      	bne.n	8002a74 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	6959      	ldr	r1, [r3, #20]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002a70:	2300      	movs	r3, #0
 8002a72:	e006      	b.n	8002a82 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a78:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
  }
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3714      	adds	r7, #20
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr

08002a8e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b08a      	sub	sp, #40	@ 0x28
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002a96:	2300      	movs	r3, #0
 8002a98:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	f003 0301 	and.w	r3, r3, #1
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d07c      	beq.n	8002bce <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	f003 0301 	and.w	r3, r3, #1
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d023      	beq.n	8002b26 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f983 	bl	8002dfc <HAL_CAN_TxMailbox0CompleteCallback>
 8002af6:	e016      	b.n	8002b26 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	f003 0304 	and.w	r3, r3, #4
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d004      	beq.n	8002b0c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b04:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b08:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b0a:	e00c      	b.n	8002b26 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	f003 0308 	and.w	r3, r3, #8
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d004      	beq.n	8002b20 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b18:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b1e:	e002      	b.n	8002b26 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f989 	bl	8002e38 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d024      	beq.n	8002b7a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b38:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f963 	bl	8002e10 <HAL_CAN_TxMailbox1CompleteCallback>
 8002b4a:	e016      	b.n	8002b7a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d004      	beq.n	8002b60 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b58:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b5e:	e00c      	b.n	8002b7a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d004      	beq.n	8002b74 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b72:	e002      	b.n	8002b7a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 f969 	bl	8002e4c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d024      	beq.n	8002bce <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b8c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002b8e:	69bb      	ldr	r3, [r7, #24]
 8002b90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 f943 	bl	8002e24 <HAL_CAN_TxMailbox2CompleteCallback>
 8002b9e:	e016      	b.n	8002bce <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d004      	beq.n	8002bb4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bb2:	e00c      	b.n	8002bce <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d004      	beq.n	8002bc8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bc6:	e002      	b.n	8002bce <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f949 	bl	8002e60 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002bce:	6a3b      	ldr	r3, [r7, #32]
 8002bd0:	f003 0308 	and.w	r3, r3, #8
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00c      	beq.n	8002bf2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	f003 0310 	and.w	r3, r3, #16
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d007      	beq.n	8002bf2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002be8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2210      	movs	r2, #16
 8002bf0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002bf2:	6a3b      	ldr	r3, [r7, #32]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00b      	beq.n	8002c14 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	f003 0308 	and.w	r3, r3, #8
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d006      	beq.n	8002c14 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2208      	movs	r2, #8
 8002c0c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f930 	bl	8002e74 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d009      	beq.n	8002c32 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	f003 0303 	and.w	r3, r3, #3
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7fd facb 	bl	80001c8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00c      	beq.n	8002c56 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	f003 0310 	and.w	r3, r3, #16
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d007      	beq.n	8002c56 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c48:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c4c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2210      	movs	r2, #16
 8002c54:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002c56:	6a3b      	ldr	r3, [r7, #32]
 8002c58:	f003 0320 	and.w	r3, r3, #32
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00b      	beq.n	8002c78 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d006      	beq.n	8002c78 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2208      	movs	r2, #8
 8002c70:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f912 	bl	8002e9c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002c78:	6a3b      	ldr	r3, [r7, #32]
 8002c7a:	f003 0310 	and.w	r3, r3, #16
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d009      	beq.n	8002c96 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	f003 0303 	and.w	r3, r3, #3
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f000 f8f9 	bl	8002e88 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002c96:	6a3b      	ldr	r3, [r7, #32]
 8002c98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00b      	beq.n	8002cb8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	f003 0310 	and.w	r3, r3, #16
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d006      	beq.n	8002cb8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2210      	movs	r2, #16
 8002cb0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f8fc 	bl	8002eb0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002cb8:	6a3b      	ldr	r3, [r7, #32]
 8002cba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00b      	beq.n	8002cda <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	f003 0308 	and.w	r3, r3, #8
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d006      	beq.n	8002cda <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2208      	movs	r2, #8
 8002cd2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f8f5 	bl	8002ec4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d07b      	beq.n	8002ddc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d072      	beq.n	8002dd4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002cee:	6a3b      	ldr	r3, [r7, #32]
 8002cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d008      	beq.n	8002d0a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d04:	f043 0301 	orr.w	r3, r3, #1
 8002d08:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d0a:	6a3b      	ldr	r3, [r7, #32]
 8002d0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d008      	beq.n	8002d26 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	f043 0302 	orr.w	r3, r3, #2
 8002d24:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d26:	6a3b      	ldr	r3, [r7, #32]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d008      	beq.n	8002d42 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3c:	f043 0304 	orr.w	r3, r3, #4
 8002d40:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d42:	6a3b      	ldr	r3, [r7, #32]
 8002d44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d043      	beq.n	8002dd4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d03e      	beq.n	8002dd4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d5c:	2b60      	cmp	r3, #96	@ 0x60
 8002d5e:	d02b      	beq.n	8002db8 <HAL_CAN_IRQHandler+0x32a>
 8002d60:	2b60      	cmp	r3, #96	@ 0x60
 8002d62:	d82e      	bhi.n	8002dc2 <HAL_CAN_IRQHandler+0x334>
 8002d64:	2b50      	cmp	r3, #80	@ 0x50
 8002d66:	d022      	beq.n	8002dae <HAL_CAN_IRQHandler+0x320>
 8002d68:	2b50      	cmp	r3, #80	@ 0x50
 8002d6a:	d82a      	bhi.n	8002dc2 <HAL_CAN_IRQHandler+0x334>
 8002d6c:	2b40      	cmp	r3, #64	@ 0x40
 8002d6e:	d019      	beq.n	8002da4 <HAL_CAN_IRQHandler+0x316>
 8002d70:	2b40      	cmp	r3, #64	@ 0x40
 8002d72:	d826      	bhi.n	8002dc2 <HAL_CAN_IRQHandler+0x334>
 8002d74:	2b30      	cmp	r3, #48	@ 0x30
 8002d76:	d010      	beq.n	8002d9a <HAL_CAN_IRQHandler+0x30c>
 8002d78:	2b30      	cmp	r3, #48	@ 0x30
 8002d7a:	d822      	bhi.n	8002dc2 <HAL_CAN_IRQHandler+0x334>
 8002d7c:	2b10      	cmp	r3, #16
 8002d7e:	d002      	beq.n	8002d86 <HAL_CAN_IRQHandler+0x2f8>
 8002d80:	2b20      	cmp	r3, #32
 8002d82:	d005      	beq.n	8002d90 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002d84:	e01d      	b.n	8002dc2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d88:	f043 0308 	orr.w	r3, r3, #8
 8002d8c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d8e:	e019      	b.n	8002dc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d92:	f043 0310 	orr.w	r3, r3, #16
 8002d96:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d98:	e014      	b.n	8002dc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9c:	f043 0320 	orr.w	r3, r3, #32
 8002da0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002da2:	e00f      	b.n	8002dc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002daa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002dac:	e00a      	b.n	8002dc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002db4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002db6:	e005      	b.n	8002dc4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dbe:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002dc0:	e000      	b.n	8002dc4 <HAL_CAN_IRQHandler+0x336>
            break;
 8002dc2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	699a      	ldr	r2, [r3, #24]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002dd2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2204      	movs	r2, #4
 8002dda:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d008      	beq.n	8002df4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de8:	431a      	orrs	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 f872 	bl	8002ed8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002df4:	bf00      	nop
 8002df6:	3728      	adds	r7, #40	@ 0x28
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002eb8:	bf00      	nop
 8002eba:	370c      	adds	r7, #12
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002efc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f30 <__NVIC_SetPriorityGrouping+0x44>)
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f02:	68ba      	ldr	r2, [r7, #8]
 8002f04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f08:	4013      	ands	r3, r2
 8002f0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f1e:	4a04      	ldr	r2, [pc, #16]	@ (8002f30 <__NVIC_SetPriorityGrouping+0x44>)
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	60d3      	str	r3, [r2, #12]
}
 8002f24:	bf00      	nop
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	e000ed00 	.word	0xe000ed00

08002f34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f38:	4b04      	ldr	r3, [pc, #16]	@ (8002f4c <__NVIC_GetPriorityGrouping+0x18>)
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	0a1b      	lsrs	r3, r3, #8
 8002f3e:	f003 0307 	and.w	r3, r3, #7
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr
 8002f4c:	e000ed00 	.word	0xe000ed00

08002f50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	4603      	mov	r3, r0
 8002f58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	db0b      	blt.n	8002f7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	f003 021f 	and.w	r2, r3, #31
 8002f68:	4907      	ldr	r1, [pc, #28]	@ (8002f88 <__NVIC_EnableIRQ+0x38>)
 8002f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6e:	095b      	lsrs	r3, r3, #5
 8002f70:	2001      	movs	r0, #1
 8002f72:	fa00 f202 	lsl.w	r2, r0, r2
 8002f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f7a:	bf00      	nop
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	e000e100 	.word	0xe000e100

08002f8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	4603      	mov	r3, r0
 8002f94:	6039      	str	r1, [r7, #0]
 8002f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	db0a      	blt.n	8002fb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	490c      	ldr	r1, [pc, #48]	@ (8002fd8 <__NVIC_SetPriority+0x4c>)
 8002fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002faa:	0112      	lsls	r2, r2, #4
 8002fac:	b2d2      	uxtb	r2, r2
 8002fae:	440b      	add	r3, r1
 8002fb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fb4:	e00a      	b.n	8002fcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	4908      	ldr	r1, [pc, #32]	@ (8002fdc <__NVIC_SetPriority+0x50>)
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	f003 030f 	and.w	r3, r3, #15
 8002fc2:	3b04      	subs	r3, #4
 8002fc4:	0112      	lsls	r2, r2, #4
 8002fc6:	b2d2      	uxtb	r2, r2
 8002fc8:	440b      	add	r3, r1
 8002fca:	761a      	strb	r2, [r3, #24]
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	e000e100 	.word	0xe000e100
 8002fdc:	e000ed00 	.word	0xe000ed00

08002fe0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b089      	sub	sp, #36	@ 0x24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	f1c3 0307 	rsb	r3, r3, #7
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	bf28      	it	cs
 8002ffe:	2304      	movcs	r3, #4
 8003000:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	3304      	adds	r3, #4
 8003006:	2b06      	cmp	r3, #6
 8003008:	d902      	bls.n	8003010 <NVIC_EncodePriority+0x30>
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	3b03      	subs	r3, #3
 800300e:	e000      	b.n	8003012 <NVIC_EncodePriority+0x32>
 8003010:	2300      	movs	r3, #0
 8003012:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003014:	f04f 32ff 	mov.w	r2, #4294967295
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	43da      	mvns	r2, r3
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	401a      	ands	r2, r3
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003028:	f04f 31ff 	mov.w	r1, #4294967295
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	fa01 f303 	lsl.w	r3, r1, r3
 8003032:	43d9      	mvns	r1, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003038:	4313      	orrs	r3, r2
         );
}
 800303a:	4618      	mov	r0, r3
 800303c:	3724      	adds	r7, #36	@ 0x24
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr
	...

08003048 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	3b01      	subs	r3, #1
 8003054:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003058:	d301      	bcc.n	800305e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800305a:	2301      	movs	r3, #1
 800305c:	e00f      	b.n	800307e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800305e:	4a0a      	ldr	r2, [pc, #40]	@ (8003088 <SysTick_Config+0x40>)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	3b01      	subs	r3, #1
 8003064:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003066:	210f      	movs	r1, #15
 8003068:	f04f 30ff 	mov.w	r0, #4294967295
 800306c:	f7ff ff8e 	bl	8002f8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003070:	4b05      	ldr	r3, [pc, #20]	@ (8003088 <SysTick_Config+0x40>)
 8003072:	2200      	movs	r2, #0
 8003074:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003076:	4b04      	ldr	r3, [pc, #16]	@ (8003088 <SysTick_Config+0x40>)
 8003078:	2207      	movs	r2, #7
 800307a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	e000e010 	.word	0xe000e010

0800308c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f7ff ff29 	bl	8002eec <__NVIC_SetPriorityGrouping>
}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b086      	sub	sp, #24
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	4603      	mov	r3, r0
 80030aa:	60b9      	str	r1, [r7, #8]
 80030ac:	607a      	str	r2, [r7, #4]
 80030ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030b0:	2300      	movs	r3, #0
 80030b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030b4:	f7ff ff3e 	bl	8002f34 <__NVIC_GetPriorityGrouping>
 80030b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	68b9      	ldr	r1, [r7, #8]
 80030be:	6978      	ldr	r0, [r7, #20]
 80030c0:	f7ff ff8e 	bl	8002fe0 <NVIC_EncodePriority>
 80030c4:	4602      	mov	r2, r0
 80030c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ca:	4611      	mov	r1, r2
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff ff5d 	bl	8002f8c <__NVIC_SetPriority>
}
 80030d2:	bf00      	nop
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b082      	sub	sp, #8
 80030de:	af00      	add	r7, sp, #0
 80030e0:	4603      	mov	r3, r0
 80030e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff ff31 	bl	8002f50 <__NVIC_EnableIRQ>
}
 80030ee:	bf00      	nop
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b082      	sub	sp, #8
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7ff ffa2 	bl	8003048 <SysTick_Config>
 8003104:	4603      	mov	r3, r0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b084      	sub	sp, #16
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003116:	2300      	movs	r3, #0
 8003118:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e037      	b.n	8003194 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2202      	movs	r2, #2
 8003128:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800313a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800313e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003148:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003154:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003160:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	4313      	orrs	r3, r2
 800316c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68fa      	ldr	r2, [r7, #12]
 8003174:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 f940 	bl	80033fc <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3710      	adds	r7, #16
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}

0800319c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
 80031a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031aa:	2300      	movs	r3, #0
 80031ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d101      	bne.n	80031bc <HAL_DMA_Start_IT+0x20>
 80031b8:	2302      	movs	r3, #2
 80031ba:	e04a      	b.n	8003252 <HAL_DMA_Start_IT+0xb6>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d13a      	bne.n	8003244 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2202      	movs	r2, #2
 80031d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 0201 	bic.w	r2, r2, #1
 80031ea:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	68b9      	ldr	r1, [r7, #8]
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f8d4 	bl	80033a0 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d008      	beq.n	8003212 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 020e 	orr.w	r2, r2, #14
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	e00f      	b.n	8003232 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f042 020a 	orr.w	r2, r2, #10
 8003220:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 0204 	bic.w	r2, r2, #4
 8003230:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f042 0201 	orr.w	r2, r2, #1
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	e005      	b.n	8003250 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800324c:	2302      	movs	r3, #2
 800324e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003250:	7dfb      	ldrb	r3, [r7, #23]
}
 8003252:	4618      	mov	r0, r3
 8003254:	3718      	adds	r7, #24
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b084      	sub	sp, #16
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003276:	2204      	movs	r2, #4
 8003278:	409a      	lsls	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	4013      	ands	r3, r2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d024      	beq.n	80032cc <HAL_DMA_IRQHandler+0x72>
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d01f      	beq.n	80032cc <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0320 	and.w	r3, r3, #32
 8003296:	2b00      	cmp	r3, #0
 8003298:	d107      	bne.n	80032aa <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0204 	bic.w	r2, r2, #4
 80032a8:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b2:	2104      	movs	r1, #4
 80032b4:	fa01 f202 	lsl.w	r2, r1, r2
 80032b8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d06a      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80032ca:	e065      	b.n	8003398 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d0:	2202      	movs	r2, #2
 80032d2:	409a      	lsls	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	4013      	ands	r3, r2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d02c      	beq.n	8003336 <HAL_DMA_IRQHandler+0xdc>
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d027      	beq.n	8003336 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0320 	and.w	r3, r3, #32
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d10b      	bne.n	800330c <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 020a 	bic.w	r2, r2, #10
 8003302:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003314:	2102      	movs	r1, #2
 8003316:	fa01 f202 	lsl.w	r2, r1, r2
 800331a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003328:	2b00      	cmp	r3, #0
 800332a:	d035      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003334:	e030      	b.n	8003398 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333a:	2208      	movs	r2, #8
 800333c:	409a      	lsls	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	4013      	ands	r3, r2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d028      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	d023      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 020e 	bic.w	r2, r2, #14
 800335e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003368:	2101      	movs	r1, #1
 800336a:	fa01 f202 	lsl.w	r2, r1, r2
 800336e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338a:	2b00      	cmp	r3, #0
 800338c:	d004      	beq.n	8003398 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	4798      	blx	r3
    }
  }
}
 8003396:	e7ff      	b.n	8003398 <HAL_DMA_IRQHandler+0x13e>
 8003398:	bf00      	nop
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
 80033ac:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b6:	2101      	movs	r1, #1
 80033b8:	fa01 f202 	lsl.w	r2, r1, r2
 80033bc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	683a      	ldr	r2, [r7, #0]
 80033c4:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2b10      	cmp	r3, #16
 80033cc:	d108      	bne.n	80033e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033de:	e007      	b.n	80033f0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68ba      	ldr	r2, [r7, #8]
 80033e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	60da      	str	r2, [r3, #12]
}
 80033f0:	bf00      	nop
 80033f2:	3714      	adds	r7, #20
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	461a      	mov	r2, r3
 800340a:	4b09      	ldr	r3, [pc, #36]	@ (8003430 <DMA_CalcBaseAndBitshift+0x34>)
 800340c:	4413      	add	r3, r2
 800340e:	4a09      	ldr	r2, [pc, #36]	@ (8003434 <DMA_CalcBaseAndBitshift+0x38>)
 8003410:	fba2 2303 	umull	r2, r3, r2, r3
 8003414:	091b      	lsrs	r3, r3, #4
 8003416:	009a      	lsls	r2, r3, #2
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a06      	ldr	r2, [pc, #24]	@ (8003438 <DMA_CalcBaseAndBitshift+0x3c>)
 8003420:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8003422:	bf00      	nop
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	bffdfff8 	.word	0xbffdfff8
 8003434:	cccccccd 	.word	0xcccccccd
 8003438:	40020000 	.word	0x40020000

0800343c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800343c:	b480      	push	{r7}
 800343e:	b087      	sub	sp, #28
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800344a:	e14e      	b.n	80036ea <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	2101      	movs	r1, #1
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	fa01 f303 	lsl.w	r3, r1, r3
 8003458:	4013      	ands	r3, r2
 800345a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2b00      	cmp	r3, #0
 8003460:	f000 8140 	beq.w	80036e4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f003 0303 	and.w	r3, r3, #3
 800346c:	2b01      	cmp	r3, #1
 800346e:	d005      	beq.n	800347c <HAL_GPIO_Init+0x40>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f003 0303 	and.w	r3, r3, #3
 8003478:	2b02      	cmp	r3, #2
 800347a:	d130      	bne.n	80034de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	2203      	movs	r2, #3
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	43db      	mvns	r3, r3
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	4013      	ands	r3, r2
 8003492:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034b2:	2201      	movs	r2, #1
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	43db      	mvns	r3, r3
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	4013      	ands	r3, r2
 80034c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	091b      	lsrs	r3, r3, #4
 80034c8:	f003 0201 	and.w	r2, r3, #1
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	693a      	ldr	r2, [r7, #16]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	2b03      	cmp	r3, #3
 80034e8:	d017      	beq.n	800351a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	005b      	lsls	r3, r3, #1
 80034f4:	2203      	movs	r2, #3
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43db      	mvns	r3, r3
 80034fc:	693a      	ldr	r2, [r7, #16]
 80034fe:	4013      	ands	r3, r2
 8003500:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	689a      	ldr	r2, [r3, #8]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	4313      	orrs	r3, r2
 8003512:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f003 0303 	and.w	r3, r3, #3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d123      	bne.n	800356e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	08da      	lsrs	r2, r3, #3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	3208      	adds	r2, #8
 800352e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003532:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	220f      	movs	r2, #15
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	43db      	mvns	r3, r3
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	4013      	ands	r3, r2
 8003548:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	691a      	ldr	r2, [r3, #16]
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	f003 0307 	and.w	r3, r3, #7
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	fa02 f303 	lsl.w	r3, r2, r3
 800355a:	693a      	ldr	r2, [r7, #16]
 800355c:	4313      	orrs	r3, r2
 800355e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	08da      	lsrs	r2, r3, #3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	3208      	adds	r2, #8
 8003568:	6939      	ldr	r1, [r7, #16]
 800356a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	2203      	movs	r2, #3
 800357a:	fa02 f303 	lsl.w	r3, r2, r3
 800357e:	43db      	mvns	r3, r3
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4013      	ands	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	f003 0203 	and.w	r2, r3, #3
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	4313      	orrs	r3, r2
 800359a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f000 809a 	beq.w	80036e4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035b0:	4b55      	ldr	r3, [pc, #340]	@ (8003708 <HAL_GPIO_Init+0x2cc>)
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	4a54      	ldr	r2, [pc, #336]	@ (8003708 <HAL_GPIO_Init+0x2cc>)
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	6193      	str	r3, [r2, #24]
 80035bc:	4b52      	ldr	r3, [pc, #328]	@ (8003708 <HAL_GPIO_Init+0x2cc>)
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	60bb      	str	r3, [r7, #8]
 80035c6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035c8:	4a50      	ldr	r2, [pc, #320]	@ (800370c <HAL_GPIO_Init+0x2d0>)
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	089b      	lsrs	r3, r3, #2
 80035ce:	3302      	adds	r3, #2
 80035d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f003 0303 	and.w	r3, r3, #3
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	220f      	movs	r2, #15
 80035e0:	fa02 f303 	lsl.w	r3, r2, r3
 80035e4:	43db      	mvns	r3, r3
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	4013      	ands	r3, r2
 80035ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80035f2:	d013      	beq.n	800361c <HAL_GPIO_Init+0x1e0>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a46      	ldr	r2, [pc, #280]	@ (8003710 <HAL_GPIO_Init+0x2d4>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d00d      	beq.n	8003618 <HAL_GPIO_Init+0x1dc>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a45      	ldr	r2, [pc, #276]	@ (8003714 <HAL_GPIO_Init+0x2d8>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d007      	beq.n	8003614 <HAL_GPIO_Init+0x1d8>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a44      	ldr	r2, [pc, #272]	@ (8003718 <HAL_GPIO_Init+0x2dc>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d101      	bne.n	8003610 <HAL_GPIO_Init+0x1d4>
 800360c:	2303      	movs	r3, #3
 800360e:	e006      	b.n	800361e <HAL_GPIO_Init+0x1e2>
 8003610:	2305      	movs	r3, #5
 8003612:	e004      	b.n	800361e <HAL_GPIO_Init+0x1e2>
 8003614:	2302      	movs	r3, #2
 8003616:	e002      	b.n	800361e <HAL_GPIO_Init+0x1e2>
 8003618:	2301      	movs	r3, #1
 800361a:	e000      	b.n	800361e <HAL_GPIO_Init+0x1e2>
 800361c:	2300      	movs	r3, #0
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	f002 0203 	and.w	r2, r2, #3
 8003624:	0092      	lsls	r2, r2, #2
 8003626:	4093      	lsls	r3, r2
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4313      	orrs	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800362e:	4937      	ldr	r1, [pc, #220]	@ (800370c <HAL_GPIO_Init+0x2d0>)
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	089b      	lsrs	r3, r3, #2
 8003634:	3302      	adds	r3, #2
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800363c:	4b37      	ldr	r3, [pc, #220]	@ (800371c <HAL_GPIO_Init+0x2e0>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	43db      	mvns	r3, r3
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	4013      	ands	r3, r2
 800364a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003660:	4a2e      	ldr	r2, [pc, #184]	@ (800371c <HAL_GPIO_Init+0x2e0>)
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003666:	4b2d      	ldr	r3, [pc, #180]	@ (800371c <HAL_GPIO_Init+0x2e0>)
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	43db      	mvns	r3, r3
 8003670:	693a      	ldr	r2, [r7, #16]
 8003672:	4013      	ands	r3, r2
 8003674:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4313      	orrs	r3, r2
 8003688:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800368a:	4a24      	ldr	r2, [pc, #144]	@ (800371c <HAL_GPIO_Init+0x2e0>)
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003690:	4b22      	ldr	r3, [pc, #136]	@ (800371c <HAL_GPIO_Init+0x2e0>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	43db      	mvns	r3, r3
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	4013      	ands	r3, r2
 800369e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80036ac:	693a      	ldr	r2, [r7, #16]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80036b4:	4a19      	ldr	r2, [pc, #100]	@ (800371c <HAL_GPIO_Init+0x2e0>)
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036ba:	4b18      	ldr	r3, [pc, #96]	@ (800371c <HAL_GPIO_Init+0x2e0>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	43db      	mvns	r3, r3
 80036c4:	693a      	ldr	r2, [r7, #16]
 80036c6:	4013      	ands	r3, r2
 80036c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d003      	beq.n	80036de <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4313      	orrs	r3, r2
 80036dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80036de:	4a0f      	ldr	r2, [pc, #60]	@ (800371c <HAL_GPIO_Init+0x2e0>)
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	3301      	adds	r3, #1
 80036e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	fa22 f303 	lsr.w	r3, r2, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f47f aea9 	bne.w	800344c <HAL_GPIO_Init+0x10>
  }
}
 80036fa:	bf00      	nop
 80036fc:	bf00      	nop
 80036fe:	371c      	adds	r7, #28
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	40021000 	.word	0x40021000
 800370c:	40010000 	.word	0x40010000
 8003710:	48000400 	.word	0x48000400
 8003714:	48000800 	.word	0x48000800
 8003718:	48000c00 	.word	0x48000c00
 800371c:	40010400 	.word	0x40010400

08003720 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	807b      	strh	r3, [r7, #2]
 800372c:	4613      	mov	r3, r2
 800372e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003730:	787b      	ldrb	r3, [r7, #1]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d003      	beq.n	800373e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003736:	887a      	ldrh	r2, [r7, #2]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800373c:	e002      	b.n	8003744 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800373e:	887a      	ldrh	r2, [r7, #2]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e0ba      	b.n	80038d8 <HAL_HRTIM_Init+0x188>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2202      	movs	r2, #2
 8003766:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d02e      	beq.n	8003804 <HAL_HRTIM_Init+0xb4>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a4d      	ldr	r2, [pc, #308]	@ (80038e0 <HAL_HRTIM_Init+0x190>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d10b      	bne.n	80037c8 <HAL_HRTIM_Init+0x78>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 80037b0:	4b4c      	ldr	r3, [pc, #304]	@ (80038e4 <HAL_HRTIM_Init+0x194>)
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	4a4b      	ldr	r2, [pc, #300]	@ (80038e4 <HAL_HRTIM_Init+0x194>)
 80037b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80037ba:	6193      	str	r3, [r2, #24]
 80037bc:	4b49      	ldr	r3, [pc, #292]	@ (80038e4 <HAL_HRTIM_Init+0x194>)
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80037d6:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80037ec:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f7fd fcc3 	bl	8001190 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d012      	beq.n	800383c <HAL_HRTIM_Init+0xec>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003824:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	4313      	orrs	r3, r2
 8003832:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 800384c:	2300      	movs	r3, #0
 800384e:	75fb      	strb	r3, [r7, #23]
 8003850:	e03e      	b.n	80038d0 <HAL_HRTIM_Init+0x180>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8003852:	7dfa      	ldrb	r2, [r7, #23]
 8003854:	6879      	ldr	r1, [r7, #4]
 8003856:	4613      	mov	r3, r2
 8003858:	00db      	lsls	r3, r3, #3
 800385a:	1a9b      	subs	r3, r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	440b      	add	r3, r1
 8003860:	3318      	adds	r3, #24
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8003866:	7dfa      	ldrb	r2, [r7, #23]
 8003868:	6879      	ldr	r1, [r7, #4]
 800386a:	4613      	mov	r3, r2
 800386c:	00db      	lsls	r3, r3, #3
 800386e:	1a9b      	subs	r3, r3, r2
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	440b      	add	r3, r1
 8003874:	331c      	adds	r3, #28
 8003876:	2200      	movs	r2, #0
 8003878:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 800387a:	7dfa      	ldrb	r2, [r7, #23]
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	4613      	mov	r3, r2
 8003880:	00db      	lsls	r3, r3, #3
 8003882:	1a9b      	subs	r3, r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	440b      	add	r3, r1
 8003888:	3320      	adds	r3, #32
 800388a:	2200      	movs	r2, #0
 800388c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800388e:	7dfa      	ldrb	r2, [r7, #23]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	00db      	lsls	r3, r3, #3
 8003896:	1a9b      	subs	r3, r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	440b      	add	r3, r1
 800389c:	3324      	adds	r3, #36	@ 0x24
 800389e:	2200      	movs	r2, #0
 80038a0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 80038a2:	7dfa      	ldrb	r2, [r7, #23]
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	4613      	mov	r3, r2
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	1a9b      	subs	r3, r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	440b      	add	r3, r1
 80038b0:	3328      	adds	r3, #40	@ 0x28
 80038b2:	2200      	movs	r2, #0
 80038b4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 80038b6:	7dfa      	ldrb	r2, [r7, #23]
 80038b8:	6879      	ldr	r1, [r7, #4]
 80038ba:	4613      	mov	r3, r2
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	1a9b      	subs	r3, r3, r2
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	440b      	add	r3, r1
 80038c4:	3330      	adds	r3, #48	@ 0x30
 80038c6:	2200      	movs	r2, #0
 80038c8:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80038ca:	7dfb      	ldrb	r3, [r7, #23]
 80038cc:	3301      	adds	r3, #1
 80038ce:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 80038d0:	7dfb      	ldrb	r3, [r7, #23]
 80038d2:	2b05      	cmp	r3, #5
 80038d4:	d9bd      	bls.n	8003852 <HAL_HRTIM_Init+0x102>
  }

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3718      	adds	r7, #24
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40017400 	.word	0x40017400
 80038e4:	40021000 	.word	0x40021000

080038e8 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t CalibrationRate)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d101      	bne.n	8003900 <HAL_HRTIM_DLLCalibrationStart+0x18>
 80038fc:	2302      	movs	r3, #2
 80038fe:	e045      	b.n	800398c <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2202      	movs	r2, #2
 800390c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003916:	d114      	bne.n	8003942 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0202 	bic.w	r2, r2, #2
 8003928:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f042 0201 	orr.w	r2, r2, #1
 800393c:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8003940:	e01f      	b.n	8003982 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f042 0202 	orr.w	r2, r2, #2
 8003952:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 800395e:	f023 010c 	bic.w	r1, r3, #12
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	430a      	orrs	r2, r1
 800396a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0201 	orr.w	r2, r2, #1
 800397e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t Timeout)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 80039a2:	f7fd fdd9 	bl	8001558 <HAL_GetTick>
 80039a6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80039a8:	e014      	b.n	80039d4 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d010      	beq.n	80039d4 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 80039b2:	f7fd fdd1 	bl	8001558 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d302      	bcc.n	80039c8 <HAL_HRTIM_PollForDLLCalibration+0x30>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2207      	movs	r2, #7
 80039cc:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e011      	b.n	80039f8 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80039dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e4:	d1e1      	bne.n	80039aa <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d101      	bne.n	8003a1c <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 8003a18:	2302      	movs	r3, #2
 8003a1a:	e015      	b.n	8003a48 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2202      	movs	r2, #2
 8003a20:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	2b05      	cmp	r3, #5
 8003a28:	d104      	bne.n	8003a34 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f000 f98a 	bl	8003d46 <HRTIM_MasterBase_Config>
 8003a32:	e004      	b.n	8003a3e <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	68b9      	ldr	r1, [r7, #8]
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 f9b3 	bl	8003da4 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2201      	movs	r2, #1
 8003a42:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 8003a46:	2300      	movs	r3, #0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3710      	adds	r7, #16
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d101      	bne.n	8003a6c <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e05f      	b.n	8003b2c <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d101      	bne.n	8003a7a <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8003a76:	2302      	movs	r3, #2
 8003a78:	e058      	b.n	8003b2c <HAL_HRTIM_WaveformTimerConfig+0xdc>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2202      	movs	r2, #2
 8003a86:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2b05      	cmp	r3, #5
 8003a8e:	d104      	bne.n	8003a9a <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 f9c6 	bl	8003e24 <HRTIM_MasterWaveform_Config>
 8003a98:	e004      	b.n	8003aa4 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	68b9      	ldr	r1, [r7, #8]
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 fa26 	bl	8003ef0 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6819      	ldr	r1, [r3, #0]
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	4613      	mov	r3, r2
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	1a9b      	subs	r3, r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	4403      	add	r3, r0
 8003ab6:	3320      	adds	r3, #32
 8003ab8:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6859      	ldr	r1, [r3, #4]
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	4613      	mov	r3, r2
 8003ac4:	00db      	lsls	r3, r3, #3
 8003ac6:	1a9b      	subs	r3, r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4403      	add	r3, r0
 8003acc:	3324      	adds	r3, #36	@ 0x24
 8003ace:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6899      	ldr	r1, [r3, #8]
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	68ba      	ldr	r2, [r7, #8]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	1a9b      	subs	r3, r3, r2
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	4403      	add	r3, r0
 8003ae2:	3328      	adds	r3, #40	@ 0x28
 8003ae4:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68d9      	ldr	r1, [r3, #12]
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	4613      	mov	r3, r2
 8003af0:	00db      	lsls	r3, r3, #3
 8003af2:	1a9b      	subs	r3, r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	4403      	add	r3, r0
 8003af8:	332c      	adds	r3, #44	@ 0x2c
 8003afa:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6919      	ldr	r1, [r3, #16]
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	68ba      	ldr	r2, [r7, #8]
 8003b04:	4613      	mov	r3, r2
 8003b06:	00db      	lsls	r3, r3, #3
 8003b08:	1a9b      	subs	r3, r3, r2
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	4403      	add	r3, r0
 8003b0e:	3330      	adds	r3, #48	@ 0x30
 8003b10:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8003b12:	68b9      	ldr	r1, [r7, #8]
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	f000 fc03 	bl	8004320 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef * hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef* pDeadTimeCfg)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b087      	sub	sp, #28
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d101      	bne.n	8003b50 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
     return HAL_BUSY;
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e067      	b.n	8003c20 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d101      	bne.n	8003b5e <HAL_HRTIM_DeadTimeConfig+0x2a>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e060      	b.n	8003c20 <HAL_HRTIM_DeadTimeConfig+0xec>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2202      	movs	r2, #2
 8003b6a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8003b76:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	041a      	lsls	r2, r3, #16
 8003bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c2c <HAL_HRTIM_DeadTimeConfig+0xf8>)
 8003bb8:	4013      	ands	r3, r2
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc8:	697a      	ldr	r2, [r7, #20]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	69db      	ldr	r3, [r3, #28]
 8003be0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	01db      	lsls	r3, r3, #7
 8003bf2:	4413      	add	r3, r2
 8003bf4:	33b8      	adds	r3, #184	@ 0xb8
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	4b0d      	ldr	r3, [pc, #52]	@ (8003c30 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	6811      	ldr	r1, [r2, #0]
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	431a      	orrs	r2, r3
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	01db      	lsls	r3, r3, #7
 8003c08:	440b      	add	r3, r1
 8003c0a:	33b8      	adds	r3, #184	@ 0xb8
 8003c0c:	601a      	str	r2, [r3, #0]
                 HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
                 HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
                 HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	371c      	adds	r7, #28
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr
 8003c2c:	01ff0000 	.word	0x01ff0000
 8003c30:	3c002000 	.word	0x3c002000

08003c34 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
 8003c40:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d101      	bne.n	8003c52 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e01d      	b.n	8003c8e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d101      	bne.n	8003c60 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	e016      	b.n	8003c8e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	68b9      	ldr	r1, [r7, #8]
 8003c76:	68f8      	ldr	r0, [r7, #12]
 8003c78:	f000 fa7a 	bl	8004170 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b083      	sub	sp, #12
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d101      	bne.n	8003cae <HAL_HRTIM_WaveformOutputStart+0x18>
 8003caa:	2302      	movs	r3, #2
 8003cac:	e01a      	b.n	8003ce4 <HAL_HRTIM_WaveformOutputStart+0x4e>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2202      	movs	r2, #2
 8003cba:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_E
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Timers)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d101      	bne.n	8003d08 <HAL_HRTIM_WaveformCountStart+0x18>
 8003d04:	2302      	movs	r3, #2
 8003d06:	e018      	b.n	8003d3a <HAL_HRTIM_WaveformCountStart+0x4a>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2202      	movs	r2, #2
 8003d14:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6819      	ldr	r1, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	430a      	orrs	r2, r1
 8003d26:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr

08003d46 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b085      	sub	sp, #20
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
 8003d4e:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f023 0307 	bic.w	r3, r3, #7
 8003d5e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f023 0318 	bic.w	r3, r3, #24
 8003d70:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	683a      	ldr	r2, [r7, #0]
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	6852      	ldr	r2, [r2, #4]
 8003d96:	619a      	str	r2, [r3, #24]
}
 8003d98:	bf00      	nop
 8003d9a:	3714      	adds	r7, #20
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b087      	sub	sp, #28
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	3301      	adds	r3, #1
 8003db8:	01db      	lsls	r3, r3, #7
 8003dba:	4413      	add	r3, r2
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	f023 0307 	bic.w	r3, r3, #7
 8003dc6:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	f023 0318 	bic.w	r3, r3, #24
 8003dd8:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	697a      	ldr	r2, [r7, #20]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	3301      	adds	r3, #1
 8003dec:	01db      	lsls	r3, r3, #7
 8003dee:	4413      	add	r3, r2
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6819      	ldr	r1, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	01db      	lsls	r3, r3, #7
 8003e00:	440b      	add	r3, r1
 8003e02:	3394      	adds	r3, #148	@ 0x94
 8003e04:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6819      	ldr	r1, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	01db      	lsls	r3, r3, #7
 8003e12:	440b      	add	r3, r1
 8003e14:	3398      	adds	r3, #152	@ 0x98
 8003e16:	601a      	str	r2, [r3, #0]
}
 8003e18:	bf00      	nop
 8003e1a:	371c      	adds	r7, #28
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8003e3e:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f023 0320 	bic.w	r3, r3, #32
 8003e46:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003e58:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e6a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	69db      	ldr	r3, [r3, #28]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e7c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8003e8e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003ea0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003eb4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eba:	68fa      	ldr	r2, [r7, #12]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ec6:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ecc:	68ba      	ldr	r2, [r7, #8]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b08b      	sub	sp, #44	@ 0x2c
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	3301      	adds	r3, #1
 8003f04:	01db      	lsls	r3, r3, #7
 8003f06:	4413      	add	r3, r2
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	6811      	ldr	r1, [r2, #0]
 8003f0e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	3301      	adds	r3, #1
 8003f16:	01db      	lsls	r3, r3, #7
 8003f18:	440b      	add	r3, r1
 8003f1a:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	3301      	adds	r3, #1
 8003f24:	01db      	lsls	r3, r3, #7
 8003f26:	4413      	add	r3, r2
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	01db      	lsls	r3, r3, #7
 8003f34:	4413      	add	r3, r2
 8003f36:	33e8      	adds	r3, #232	@ 0xe8
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	01db      	lsls	r3, r3, #7
 8003f44:	4413      	add	r3, r2
 8003f46:	33e4      	adds	r3, #228	@ 0xe4
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8003f54:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8003f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f58:	f023 0320 	bic.w	r3, r3, #32
 8003f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	695b      	ldr	r3, [r3, #20]
 8003f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f64:	4313      	orrs	r3, r2
 8003f66:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8003f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f76:	4313      	orrs	r3, r2
 8003f78:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f80:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003f92:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a1b      	ldr	r3, [r3, #32]
 8003f98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8003fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fac:	4313      	orrs	r3, r2
 8003fae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003fb6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003fc8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fd2:	d103      	bne.n	8003fdc <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fda:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fea:	4313      	orrs	r3, r2
 8003fec:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8003fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ffa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8004000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004002:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8004006:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800400c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800400e:	4313      	orrs	r3, r2
 8004010:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	f023 031f 	bic.w	r3, r3, #31
 8004018:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800401e:	f003 031f 	and.w	r3, r3, #31
 8004022:	69ba      	ldr	r2, [r7, #24]
 8004024:	4313      	orrs	r3, r2
 8004026:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800402e:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	4313      	orrs	r3, r2
 8004038:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800403e:	2b00      	cmp	r3, #0
 8004040:	d108      	bne.n	8004054 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8004042:	6a3b      	ldr	r3, [r7, #32]
 8004044:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004048:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404e:	6a3a      	ldr	r2, [r7, #32]
 8004050:	4313      	orrs	r3, r2
 8004052:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004058:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 800405c:	d004      	beq.n	8004068 <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004062:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8004066:	d103      	bne.n	8004070 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800406c:	2b40      	cmp	r3, #64	@ 0x40
 800406e:	d108      	bne.n	8004082 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8004076:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800407c:	6a3a      	ldr	r2, [r7, #32]
 800407e:	4313      	orrs	r3, r2
 8004080:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004086:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	2b04      	cmp	r3, #4
 800408c:	d843      	bhi.n	8004116 <HRTIM_TimingUnitWaveform_Config+0x226>
 800408e:	a201      	add	r2, pc, #4	@ (adr r2, 8004094 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 8004090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004094:	080040a9 	.word	0x080040a9
 8004098:	080040bf 	.word	0x080040bf
 800409c:	080040d5 	.word	0x080040d5
 80040a0:	080040eb 	.word	0x080040eb
 80040a4:	08004101 	.word	0x08004101
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80040ae:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	69fa      	ldr	r2, [r7, #28]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	61fb      	str	r3, [r7, #28]
      break;
 80040bc:	e02c      	b.n	8004118 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040c4:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	69fa      	ldr	r2, [r7, #28]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	61fb      	str	r3, [r7, #28]
      break;
 80040d2:	e021      	b.n	8004118 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80040da:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	69fa      	ldr	r2, [r7, #28]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	61fb      	str	r3, [r7, #28]
      break;
 80040e8:	e016      	b.n	8004118 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80040f0:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	69fa      	ldr	r2, [r7, #28]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	61fb      	str	r3, [r7, #28]
      break;
 80040fe:	e00b      	b.n	8004118 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004106:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410c:	015b      	lsls	r3, r3, #5
 800410e:	69fa      	ldr	r2, [r7, #28]
 8004110:	4313      	orrs	r3, r2
 8004112:	61fb      	str	r3, [r7, #28]
      break;
 8004114:	e000      	b.n	8004118 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 8004116:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	3301      	adds	r3, #1
 8004120:	01db      	lsls	r3, r3, #7
 8004122:	4413      	add	r3, r2
 8004124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004126:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	01db      	lsls	r3, r3, #7
 8004130:	4413      	add	r3, r2
 8004132:	33e8      	adds	r3, #232	@ 0xe8
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	01db      	lsls	r3, r3, #7
 8004140:	4413      	add	r3, r2
 8004142:	33e4      	adds	r3, #228	@ 0xe4
 8004144:	6a3a      	ldr	r2, [r7, #32]
 8004146:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	01db      	lsls	r3, r3, #7
 8004150:	4413      	add	r3, r2
 8004152:	33d4      	adds	r3, #212	@ 0xd4
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	69fa      	ldr	r2, [r7, #28]
 800415e:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8004162:	bf00      	nop
 8004164:	372c      	adds	r7, #44	@ 0x2c
 8004166:	46bd      	mov	sp, r7
 8004168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop

08004170 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8004170:	b480      	push	{r7}
 8004172:	b089      	sub	sp, #36	@ 0x24
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	607a      	str	r2, [r7, #4]
 800417c:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 800417e:	2300      	movs	r3, #0
 8004180:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	01db      	lsls	r3, r3, #7
 800418a:	4413      	add	r3, r2
 800418c:	33e4      	adds	r3, #228	@ 0xe4
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	01db      	lsls	r3, r3, #7
 800419a:	4413      	add	r3, r2
 800419c:	33b8      	adds	r3, #184	@ 0xb8
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	617b      	str	r3, [r7, #20]

  switch (Output)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041a8:	d04d      	beq.n	8004246 <HRTIM_OutputConfig+0xd6>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041b0:	d85e      	bhi.n	8004270 <HRTIM_OutputConfig+0x100>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041b8:	d032      	beq.n	8004220 <HRTIM_OutputConfig+0xb0>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041c0:	d856      	bhi.n	8004270 <HRTIM_OutputConfig+0x100>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b80      	cmp	r3, #128	@ 0x80
 80041c6:	d03e      	beq.n	8004246 <HRTIM_OutputConfig+0xd6>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2b80      	cmp	r3, #128	@ 0x80
 80041cc:	d850      	bhi.n	8004270 <HRTIM_OutputConfig+0x100>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b40      	cmp	r3, #64	@ 0x40
 80041d2:	d025      	beq.n	8004220 <HRTIM_OutputConfig+0xb0>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b40      	cmp	r3, #64	@ 0x40
 80041d8:	d84a      	bhi.n	8004270 <HRTIM_OutputConfig+0x100>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d01f      	beq.n	8004220 <HRTIM_OutputConfig+0xb0>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d044      	beq.n	8004270 <HRTIM_OutputConfig+0x100>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b20      	cmp	r3, #32
 80041ea:	d841      	bhi.n	8004270 <HRTIM_OutputConfig+0x100>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d33e      	bcc.n	8004270 <HRTIM_OutputConfig+0x100>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	3b02      	subs	r3, #2
 80041f6:	2201      	movs	r2, #1
 80041f8:	409a      	lsls	r2, r3
 80041fa:	4b48      	ldr	r3, [pc, #288]	@ (800431c <HRTIM_OutputConfig+0x1ac>)
 80041fc:	4013      	ands	r3, r2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	bf14      	ite	ne
 8004202:	2301      	movne	r3, #1
 8004204:	2300      	moveq	r3, #0
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b00      	cmp	r3, #0
 800420a:	d11c      	bne.n	8004246 <HRTIM_OutputConfig+0xd6>
 800420c:	f244 0304 	movw	r3, #16388	@ 0x4004
 8004210:	4013      	ands	r3, r2
 8004212:	2b00      	cmp	r3, #0
 8004214:	bf14      	ite	ne
 8004216:	2301      	movne	r3, #1
 8004218:	2300      	moveq	r3, #0
 800421a:	b2db      	uxtb	r3, r3
 800421c:	2b00      	cmp	r3, #0
 800421e:	d027      	beq.n	8004270 <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6819      	ldr	r1, [r3, #0]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	01db      	lsls	r3, r3, #7
 800422c:	440b      	add	r3, r1
 800422e:	33bc      	adds	r3, #188	@ 0xbc
 8004230:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6819      	ldr	r1, [r3, #0]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	689a      	ldr	r2, [r3, #8]
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	01db      	lsls	r3, r3, #7
 800423e:	440b      	add	r3, r1
 8004240:	33c0      	adds	r3, #192	@ 0xc0
 8004242:	601a      	str	r2, [r3, #0]
      break;
 8004244:	e015      	b.n	8004272 <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6819      	ldr	r1, [r3, #0]
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	685a      	ldr	r2, [r3, #4]
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	01db      	lsls	r3, r3, #7
 8004252:	440b      	add	r3, r1
 8004254:	33c4      	adds	r3, #196	@ 0xc4
 8004256:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6819      	ldr	r1, [r3, #0]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	689a      	ldr	r2, [r3, #8]
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	01db      	lsls	r3, r3, #7
 8004264:	440b      	add	r3, r1
 8004266:	33c8      	adds	r3, #200	@ 0xc8
 8004268:	601a      	str	r2, [r3, #0]
      shift = 16U;
 800426a:	2310      	movs	r3, #16
 800426c:	61bb      	str	r3, [r7, #24]
      break;
 800426e:	e000      	b.n	8004272 <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 8004270:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8004272:	22fe      	movs	r2, #254	@ 0xfe
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 800427a:	43db      	mvns	r3, r3
 800427c:	69fa      	ldr	r2, [r7, #28]
 800427e:	4013      	ands	r3, r2
 8004280:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	69bb      	ldr	r3, [r7, #24]
 8004288:	fa02 f303 	lsl.w	r3, r2, r3
 800428c:	69fa      	ldr	r2, [r7, #28]
 800428e:	4313      	orrs	r3, r2
 8004290:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	68da      	ldr	r2, [r3, #12]
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	69fa      	ldr	r2, [r7, #28]
 800429e:	4313      	orrs	r3, r2
 80042a0:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	691a      	ldr	r2, [r3, #16]
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ac:	69fa      	ldr	r2, [r7, #28]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	695a      	ldr	r2, [r3, #20]
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	69fa      	ldr	r2, [r7, #28]
 80042be:	4313      	orrs	r3, r2
 80042c0:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	699a      	ldr	r2, [r3, #24]
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	69fa      	ldr	r2, [r7, #28]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	2b08      	cmp	r3, #8
 80042d8:	d111      	bne.n	80042fe <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d10c      	bne.n	80042fe <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d107      	bne.n	80042fe <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	69da      	ldr	r2, [r3, #28]
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	69fa      	ldr	r2, [r7, #28]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	01db      	lsls	r3, r3, #7
 8004306:	4413      	add	r3, r2
 8004308:	33e4      	adds	r3, #228	@ 0xe4
 800430a:	69fa      	ldr	r2, [r7, #28]
 800430c:	601a      	str	r2, [r3, #0]
}
 800430e:	bf00      	nop
 8004310:	3724      	adds	r7, #36	@ 0x24
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	40000041 	.word	0x40000041

08004320 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	2b05      	cmp	r3, #5
 800432e:	d851      	bhi.n	80043d4 <HRTIM_ForceRegistersUpdate+0xb4>
 8004330:	a201      	add	r2, pc, #4	@ (adr r2, 8004338 <HRTIM_ForceRegistersUpdate+0x18>)
 8004332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004336:	bf00      	nop
 8004338:	08004367 	.word	0x08004367
 800433c:	0800437d 	.word	0x0800437d
 8004340:	08004393 	.word	0x08004393
 8004344:	080043a9 	.word	0x080043a9
 8004348:	080043bf 	.word	0x080043bf
 800434c:	08004351 	.word	0x08004351
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f042 0201 	orr.w	r2, r2, #1
 8004360:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8004364:	e037      	b.n	80043d6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f042 0202 	orr.w	r2, r2, #2
 8004376:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800437a:	e02c      	b.n	80043d6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f042 0204 	orr.w	r2, r2, #4
 800438c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8004390:	e021      	b.n	80043d6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f042 0208 	orr.w	r2, r2, #8
 80043a2:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80043a6:	e016      	b.n	80043d6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f042 0210 	orr.w	r2, r2, #16
 80043b8:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80043bc:	e00b      	b.n	80043d6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f042 0220 	orr.w	r2, r2, #32
 80043ce:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80043d2:	e000      	b.n	80043d6 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 80043d4:	bf00      	nop
  }
}
 80043d6:	bf00      	nop
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop

080043e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043f4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d102      	bne.n	800440a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	f001 b823 	b.w	8005450 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800440a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800440e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 817d 	beq.w	800471a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004420:	4bbc      	ldr	r3, [pc, #752]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f003 030c 	and.w	r3, r3, #12
 8004428:	2b04      	cmp	r3, #4
 800442a:	d00c      	beq.n	8004446 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800442c:	4bb9      	ldr	r3, [pc, #740]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f003 030c 	and.w	r3, r3, #12
 8004434:	2b08      	cmp	r3, #8
 8004436:	d15c      	bne.n	80044f2 <HAL_RCC_OscConfig+0x10e>
 8004438:	4bb6      	ldr	r3, [pc, #728]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004440:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004444:	d155      	bne.n	80044f2 <HAL_RCC_OscConfig+0x10e>
 8004446:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800444a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800444e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8004452:	fa93 f3a3 	rbit	r3, r3
 8004456:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800445a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800445e:	fab3 f383 	clz	r3, r3
 8004462:	b2db      	uxtb	r3, r3
 8004464:	095b      	lsrs	r3, r3, #5
 8004466:	b2db      	uxtb	r3, r3
 8004468:	f043 0301 	orr.w	r3, r3, #1
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b01      	cmp	r3, #1
 8004470:	d102      	bne.n	8004478 <HAL_RCC_OscConfig+0x94>
 8004472:	4ba8      	ldr	r3, [pc, #672]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	e015      	b.n	80044a4 <HAL_RCC_OscConfig+0xc0>
 8004478:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800447c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004480:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8004484:	fa93 f3a3 	rbit	r3, r3
 8004488:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800448c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004490:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8004494:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8004498:	fa93 f3a3 	rbit	r3, r3
 800449c:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80044a0:	4b9c      	ldr	r3, [pc, #624]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 80044a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80044a8:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80044ac:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80044b0:	fa92 f2a2 	rbit	r2, r2
 80044b4:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80044b8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80044bc:	fab2 f282 	clz	r2, r2
 80044c0:	b2d2      	uxtb	r2, r2
 80044c2:	f042 0220 	orr.w	r2, r2, #32
 80044c6:	b2d2      	uxtb	r2, r2
 80044c8:	f002 021f 	and.w	r2, r2, #31
 80044cc:	2101      	movs	r1, #1
 80044ce:	fa01 f202 	lsl.w	r2, r1, r2
 80044d2:	4013      	ands	r3, r2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 811f 	beq.w	8004718 <HAL_RCC_OscConfig+0x334>
 80044da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	f040 8116 	bne.w	8004718 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	f000 bfaf 	b.w	8005450 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004502:	d106      	bne.n	8004512 <HAL_RCC_OscConfig+0x12e>
 8004504:	4b83      	ldr	r3, [pc, #524]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a82      	ldr	r2, [pc, #520]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 800450a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800450e:	6013      	str	r3, [r2, #0]
 8004510:	e036      	b.n	8004580 <HAL_RCC_OscConfig+0x19c>
 8004512:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004516:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10c      	bne.n	800453c <HAL_RCC_OscConfig+0x158>
 8004522:	4b7c      	ldr	r3, [pc, #496]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a7b      	ldr	r2, [pc, #492]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004528:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800452c:	6013      	str	r3, [r2, #0]
 800452e:	4b79      	ldr	r3, [pc, #484]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a78      	ldr	r2, [pc, #480]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004534:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004538:	6013      	str	r3, [r2, #0]
 800453a:	e021      	b.n	8004580 <HAL_RCC_OscConfig+0x19c>
 800453c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004540:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800454c:	d10c      	bne.n	8004568 <HAL_RCC_OscConfig+0x184>
 800454e:	4b71      	ldr	r3, [pc, #452]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a70      	ldr	r2, [pc, #448]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004554:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004558:	6013      	str	r3, [r2, #0]
 800455a:	4b6e      	ldr	r3, [pc, #440]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a6d      	ldr	r2, [pc, #436]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004560:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004564:	6013      	str	r3, [r2, #0]
 8004566:	e00b      	b.n	8004580 <HAL_RCC_OscConfig+0x19c>
 8004568:	4b6a      	ldr	r3, [pc, #424]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a69      	ldr	r2, [pc, #420]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 800456e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004572:	6013      	str	r3, [r2, #0]
 8004574:	4b67      	ldr	r3, [pc, #412]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a66      	ldr	r2, [pc, #408]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 800457a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800457e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004580:	4b64      	ldr	r3, [pc, #400]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004584:	f023 020f 	bic.w	r2, r3, #15
 8004588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800458c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	495f      	ldr	r1, [pc, #380]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004596:	4313      	orrs	r3, r2
 8004598:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800459a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800459e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d059      	beq.n	800465e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045aa:	f7fc ffd5 	bl	8001558 <HAL_GetTick>
 80045ae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045b2:	e00a      	b.n	80045ca <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045b4:	f7fc ffd0 	bl	8001558 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	2b64      	cmp	r3, #100	@ 0x64
 80045c2:	d902      	bls.n	80045ca <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	f000 bf43 	b.w	8005450 <HAL_RCC_OscConfig+0x106c>
 80045ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80045ce:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80045d6:	fa93 f3a3 	rbit	r3, r3
 80045da:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80045de:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045e2:	fab3 f383 	clz	r3, r3
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	095b      	lsrs	r3, r3, #5
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	f043 0301 	orr.w	r3, r3, #1
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d102      	bne.n	80045fc <HAL_RCC_OscConfig+0x218>
 80045f6:	4b47      	ldr	r3, [pc, #284]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	e015      	b.n	8004628 <HAL_RCC_OscConfig+0x244>
 80045fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004600:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004604:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8004608:	fa93 f3a3 	rbit	r3, r3
 800460c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8004610:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004614:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8004618:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800461c:	fa93 f3a3 	rbit	r3, r3
 8004620:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8004624:	4b3b      	ldr	r3, [pc, #236]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 8004626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004628:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800462c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8004630:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8004634:	fa92 f2a2 	rbit	r2, r2
 8004638:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800463c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8004640:	fab2 f282 	clz	r2, r2
 8004644:	b2d2      	uxtb	r2, r2
 8004646:	f042 0220 	orr.w	r2, r2, #32
 800464a:	b2d2      	uxtb	r2, r2
 800464c:	f002 021f 	and.w	r2, r2, #31
 8004650:	2101      	movs	r1, #1
 8004652:	fa01 f202 	lsl.w	r2, r1, r2
 8004656:	4013      	ands	r3, r2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0ab      	beq.n	80045b4 <HAL_RCC_OscConfig+0x1d0>
 800465c:	e05d      	b.n	800471a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465e:	f7fc ff7b 	bl	8001558 <HAL_GetTick>
 8004662:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004666:	e00a      	b.n	800467e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004668:	f7fc ff76 	bl	8001558 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	2b64      	cmp	r3, #100	@ 0x64
 8004676:	d902      	bls.n	800467e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	f000 bee9 	b.w	8005450 <HAL_RCC_OscConfig+0x106c>
 800467e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004682:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004686:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800468a:	fa93 f3a3 	rbit	r3, r3
 800468e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8004692:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004696:	fab3 f383 	clz	r3, r3
 800469a:	b2db      	uxtb	r3, r3
 800469c:	095b      	lsrs	r3, r3, #5
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	f043 0301 	orr.w	r3, r3, #1
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d102      	bne.n	80046b0 <HAL_RCC_OscConfig+0x2cc>
 80046aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	e015      	b.n	80046dc <HAL_RCC_OscConfig+0x2f8>
 80046b0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046b4:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80046bc:	fa93 f3a3 	rbit	r3, r3
 80046c0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80046c4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046c8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80046cc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80046d0:	fa93 f3a3 	rbit	r3, r3
 80046d4:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80046d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004714 <HAL_RCC_OscConfig+0x330>)
 80046da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80046e0:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80046e4:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80046e8:	fa92 f2a2 	rbit	r2, r2
 80046ec:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80046f0:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80046f4:	fab2 f282 	clz	r2, r2
 80046f8:	b2d2      	uxtb	r2, r2
 80046fa:	f042 0220 	orr.w	r2, r2, #32
 80046fe:	b2d2      	uxtb	r2, r2
 8004700:	f002 021f 	and.w	r2, r2, #31
 8004704:	2101      	movs	r1, #1
 8004706:	fa01 f202 	lsl.w	r2, r1, r2
 800470a:	4013      	ands	r3, r2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1ab      	bne.n	8004668 <HAL_RCC_OscConfig+0x284>
 8004710:	e003      	b.n	800471a <HAL_RCC_OscConfig+0x336>
 8004712:	bf00      	nop
 8004714:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800471a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800471e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b00      	cmp	r3, #0
 800472c:	f000 817d 	beq.w	8004a2a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004730:	4ba6      	ldr	r3, [pc, #664]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f003 030c 	and.w	r3, r3, #12
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00b      	beq.n	8004754 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800473c:	4ba3      	ldr	r3, [pc, #652]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f003 030c 	and.w	r3, r3, #12
 8004744:	2b08      	cmp	r3, #8
 8004746:	d172      	bne.n	800482e <HAL_RCC_OscConfig+0x44a>
 8004748:	4ba0      	ldr	r3, [pc, #640]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d16c      	bne.n	800482e <HAL_RCC_OscConfig+0x44a>
 8004754:	2302      	movs	r3, #2
 8004756:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800475a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800475e:	fa93 f3a3 	rbit	r3, r3
 8004762:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8004766:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800476a:	fab3 f383 	clz	r3, r3
 800476e:	b2db      	uxtb	r3, r3
 8004770:	095b      	lsrs	r3, r3, #5
 8004772:	b2db      	uxtb	r3, r3
 8004774:	f043 0301 	orr.w	r3, r3, #1
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b01      	cmp	r3, #1
 800477c:	d102      	bne.n	8004784 <HAL_RCC_OscConfig+0x3a0>
 800477e:	4b93      	ldr	r3, [pc, #588]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	e013      	b.n	80047ac <HAL_RCC_OscConfig+0x3c8>
 8004784:	2302      	movs	r3, #2
 8004786:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800478a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800478e:	fa93 f3a3 	rbit	r3, r3
 8004792:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8004796:	2302      	movs	r3, #2
 8004798:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800479c:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80047a0:	fa93 f3a3 	rbit	r3, r3
 80047a4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80047a8:	4b88      	ldr	r3, [pc, #544]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 80047aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ac:	2202      	movs	r2, #2
 80047ae:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80047b2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80047b6:	fa92 f2a2 	rbit	r2, r2
 80047ba:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80047be:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80047c2:	fab2 f282 	clz	r2, r2
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	f042 0220 	orr.w	r2, r2, #32
 80047cc:	b2d2      	uxtb	r2, r2
 80047ce:	f002 021f 	and.w	r2, r2, #31
 80047d2:	2101      	movs	r1, #1
 80047d4:	fa01 f202 	lsl.w	r2, r1, r2
 80047d8:	4013      	ands	r3, r2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <HAL_RCC_OscConfig+0x410>
 80047de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d002      	beq.n	80047f4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	f000 be2e 	b.w	8005450 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047f4:	4b75      	ldr	r3, [pc, #468]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004800:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	21f8      	movs	r1, #248	@ 0xf8
 800480a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800480e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8004812:	fa91 f1a1 	rbit	r1, r1
 8004816:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800481a:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800481e:	fab1 f181 	clz	r1, r1
 8004822:	b2c9      	uxtb	r1, r1
 8004824:	408b      	lsls	r3, r1
 8004826:	4969      	ldr	r1, [pc, #420]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 8004828:	4313      	orrs	r3, r2
 800482a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800482c:	e0fd      	b.n	8004a2a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800482e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004832:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	2b00      	cmp	r3, #0
 800483c:	f000 8088 	beq.w	8004950 <HAL_RCC_OscConfig+0x56c>
 8004840:	2301      	movs	r3, #1
 8004842:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004846:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800484a:	fa93 f3a3 	rbit	r3, r3
 800484e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8004852:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004856:	fab3 f383 	clz	r3, r3
 800485a:	b2db      	uxtb	r3, r3
 800485c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004860:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	461a      	mov	r2, r3
 8004868:	2301      	movs	r3, #1
 800486a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800486c:	f7fc fe74 	bl	8001558 <HAL_GetTick>
 8004870:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004874:	e00a      	b.n	800488c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004876:	f7fc fe6f 	bl	8001558 <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b02      	cmp	r3, #2
 8004884:	d902      	bls.n	800488c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	f000 bde2 	b.w	8005450 <HAL_RCC_OscConfig+0x106c>
 800488c:	2302      	movs	r3, #2
 800488e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004892:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8004896:	fa93 f3a3 	rbit	r3, r3
 800489a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800489e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048a2:	fab3 f383 	clz	r3, r3
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	095b      	lsrs	r3, r3, #5
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	f043 0301 	orr.w	r3, r3, #1
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d102      	bne.n	80048bc <HAL_RCC_OscConfig+0x4d8>
 80048b6:	4b45      	ldr	r3, [pc, #276]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	e013      	b.n	80048e4 <HAL_RCC_OscConfig+0x500>
 80048bc:	2302      	movs	r3, #2
 80048be:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80048c6:	fa93 f3a3 	rbit	r3, r3
 80048ca:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80048ce:	2302      	movs	r3, #2
 80048d0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80048d4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80048d8:	fa93 f3a3 	rbit	r3, r3
 80048dc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80048e0:	4b3a      	ldr	r3, [pc, #232]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 80048e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e4:	2202      	movs	r2, #2
 80048e6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80048ea:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80048ee:	fa92 f2a2 	rbit	r2, r2
 80048f2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80048f6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80048fa:	fab2 f282 	clz	r2, r2
 80048fe:	b2d2      	uxtb	r2, r2
 8004900:	f042 0220 	orr.w	r2, r2, #32
 8004904:	b2d2      	uxtb	r2, r2
 8004906:	f002 021f 	and.w	r2, r2, #31
 800490a:	2101      	movs	r1, #1
 800490c:	fa01 f202 	lsl.w	r2, r1, r2
 8004910:	4013      	ands	r3, r2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d0af      	beq.n	8004876 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004916:	4b2d      	ldr	r3, [pc, #180]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800491e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004922:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	21f8      	movs	r1, #248	@ 0xf8
 800492c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004930:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004934:	fa91 f1a1 	rbit	r1, r1
 8004938:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800493c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8004940:	fab1 f181 	clz	r1, r1
 8004944:	b2c9      	uxtb	r1, r1
 8004946:	408b      	lsls	r3, r1
 8004948:	4920      	ldr	r1, [pc, #128]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 800494a:	4313      	orrs	r3, r2
 800494c:	600b      	str	r3, [r1, #0]
 800494e:	e06c      	b.n	8004a2a <HAL_RCC_OscConfig+0x646>
 8004950:	2301      	movs	r3, #1
 8004952:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004956:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800495a:	fa93 f3a3 	rbit	r3, r3
 800495e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8004962:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004966:	fab3 f383 	clz	r3, r3
 800496a:	b2db      	uxtb	r3, r3
 800496c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004970:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	461a      	mov	r2, r3
 8004978:	2300      	movs	r3, #0
 800497a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800497c:	f7fc fdec 	bl	8001558 <HAL_GetTick>
 8004980:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004984:	e00a      	b.n	800499c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004986:	f7fc fde7 	bl	8001558 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	2b02      	cmp	r3, #2
 8004994:	d902      	bls.n	800499c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	f000 bd5a 	b.w	8005450 <HAL_RCC_OscConfig+0x106c>
 800499c:	2302      	movs	r3, #2
 800499e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80049a6:	fa93 f3a3 	rbit	r3, r3
 80049aa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80049ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b2:	fab3 f383 	clz	r3, r3
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	095b      	lsrs	r3, r3, #5
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	f043 0301 	orr.w	r3, r3, #1
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d104      	bne.n	80049d0 <HAL_RCC_OscConfig+0x5ec>
 80049c6:	4b01      	ldr	r3, [pc, #4]	@ (80049cc <HAL_RCC_OscConfig+0x5e8>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	e015      	b.n	80049f8 <HAL_RCC_OscConfig+0x614>
 80049cc:	40021000 	.word	0x40021000
 80049d0:	2302      	movs	r3, #2
 80049d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80049da:	fa93 f3a3 	rbit	r3, r3
 80049de:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80049e2:	2302      	movs	r3, #2
 80049e4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80049e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80049ec:	fa93 f3a3 	rbit	r3, r3
 80049f0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80049f4:	4bc8      	ldr	r3, [pc, #800]	@ (8004d18 <HAL_RCC_OscConfig+0x934>)
 80049f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f8:	2202      	movs	r2, #2
 80049fa:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80049fe:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004a02:	fa92 f2a2 	rbit	r2, r2
 8004a06:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8004a0a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8004a0e:	fab2 f282 	clz	r2, r2
 8004a12:	b2d2      	uxtb	r2, r2
 8004a14:	f042 0220 	orr.w	r2, r2, #32
 8004a18:	b2d2      	uxtb	r2, r2
 8004a1a:	f002 021f 	and.w	r2, r2, #31
 8004a1e:	2101      	movs	r1, #1
 8004a20:	fa01 f202 	lsl.w	r2, r1, r2
 8004a24:	4013      	ands	r3, r2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d1ad      	bne.n	8004986 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 8110 	beq.w	8004c60 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d079      	beq.n	8004b44 <HAL_RCC_OscConfig+0x760>
 8004a50:	2301      	movs	r3, #1
 8004a52:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a56:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004a5a:	fa93 f3a3 	rbit	r3, r3
 8004a5e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8004a62:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a66:	fab3 f383 	clz	r3, r3
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	4bab      	ldr	r3, [pc, #684]	@ (8004d1c <HAL_RCC_OscConfig+0x938>)
 8004a70:	4413      	add	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	461a      	mov	r2, r3
 8004a76:	2301      	movs	r3, #1
 8004a78:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a7a:	f7fc fd6d 	bl	8001558 <HAL_GetTick>
 8004a7e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a82:	e00a      	b.n	8004a9a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a84:	f7fc fd68 	bl	8001558 <HAL_GetTick>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d902      	bls.n	8004a9a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	f000 bcdb 	b.w	8005450 <HAL_RCC_OscConfig+0x106c>
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004aa4:	fa93 f3a3 	rbit	r3, r3
 8004aa8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ab0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004ab4:	2202      	movs	r2, #2
 8004ab6:	601a      	str	r2, [r3, #0]
 8004ab8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004abc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	fa93 f2a3 	rbit	r2, r3
 8004ac6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004aca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ad4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ad8:	2202      	movs	r2, #2
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ae0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	fa93 f2a3 	rbit	r2, r3
 8004aea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004aee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004af2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004af4:	4b88      	ldr	r3, [pc, #544]	@ (8004d18 <HAL_RCC_OscConfig+0x934>)
 8004af6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004af8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004afc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004b00:	2102      	movs	r1, #2
 8004b02:	6019      	str	r1, [r3, #0]
 8004b04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b08:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	fa93 f1a3 	rbit	r1, r3
 8004b12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b16:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004b1a:	6019      	str	r1, [r3, #0]
  return result;
 8004b1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b20:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	fab3 f383 	clz	r3, r3
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	f003 031f 	and.w	r3, r3, #31
 8004b36:	2101      	movs	r1, #1
 8004b38:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d0a0      	beq.n	8004a84 <HAL_RCC_OscConfig+0x6a0>
 8004b42:	e08d      	b.n	8004c60 <HAL_RCC_OscConfig+0x87c>
 8004b44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b48:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b54:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	fa93 f2a3 	rbit	r2, r3
 8004b5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b62:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004b66:	601a      	str	r2, [r3, #0]
  return result;
 8004b68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b6c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004b70:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b72:	fab3 f383 	clz	r3, r3
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	461a      	mov	r2, r3
 8004b7a:	4b68      	ldr	r3, [pc, #416]	@ (8004d1c <HAL_RCC_OscConfig+0x938>)
 8004b7c:	4413      	add	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	461a      	mov	r2, r3
 8004b82:	2300      	movs	r3, #0
 8004b84:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b86:	f7fc fce7 	bl	8001558 <HAL_GetTick>
 8004b8a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b8e:	e00a      	b.n	8004ba6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b90:	f7fc fce2 	bl	8001558 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d902      	bls.n	8004ba6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	f000 bc55 	b.w	8005450 <HAL_RCC_OscConfig+0x106c>
 8004ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004baa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004bae:	2202      	movs	r2, #2
 8004bb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004bb6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	fa93 f2a3 	rbit	r2, r3
 8004bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004bc4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004bce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	601a      	str	r2, [r3, #0]
 8004bd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004bda:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	fa93 f2a3 	rbit	r2, r3
 8004be4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004be8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004bec:	601a      	str	r2, [r3, #0]
 8004bee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004bf2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004bfe:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	fa93 f2a3 	rbit	r2, r3
 8004c08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c0c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004c10:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c12:	4b41      	ldr	r3, [pc, #260]	@ (8004d18 <HAL_RCC_OscConfig+0x934>)
 8004c14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c1a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004c1e:	2102      	movs	r1, #2
 8004c20:	6019      	str	r1, [r3, #0]
 8004c22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c26:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	fa93 f1a3 	rbit	r1, r3
 8004c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c34:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004c38:	6019      	str	r1, [r3, #0]
  return result;
 8004c3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c3e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	fab3 f383 	clz	r3, r3
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	f003 031f 	and.w	r3, r3, #31
 8004c54:	2101      	movs	r1, #1
 8004c56:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d197      	bne.n	8004b90 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004c64:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0304 	and.w	r3, r3, #4
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f000 81a1 	beq.w	8004fb8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c76:	2300      	movs	r3, #0
 8004c78:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c7c:	4b26      	ldr	r3, [pc, #152]	@ (8004d18 <HAL_RCC_OscConfig+0x934>)
 8004c7e:	69db      	ldr	r3, [r3, #28]
 8004c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d116      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c88:	4b23      	ldr	r3, [pc, #140]	@ (8004d18 <HAL_RCC_OscConfig+0x934>)
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	4a22      	ldr	r2, [pc, #136]	@ (8004d18 <HAL_RCC_OscConfig+0x934>)
 8004c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c92:	61d3      	str	r3, [r2, #28]
 8004c94:	4b20      	ldr	r3, [pc, #128]	@ (8004d18 <HAL_RCC_OscConfig+0x934>)
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004c9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ca0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8004ca4:	601a      	str	r2, [r3, #0]
 8004ca6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004caa:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8004cae:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8004d20 <HAL_RCC_OscConfig+0x93c>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d11a      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cc2:	4b17      	ldr	r3, [pc, #92]	@ (8004d20 <HAL_RCC_OscConfig+0x93c>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a16      	ldr	r2, [pc, #88]	@ (8004d20 <HAL_RCC_OscConfig+0x93c>)
 8004cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ccc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cce:	f7fc fc43 	bl	8001558 <HAL_GetTick>
 8004cd2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cd6:	e009      	b.n	8004cec <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cd8:	f7fc fc3e 	bl	8001558 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	2b64      	cmp	r3, #100	@ 0x64
 8004ce6:	d901      	bls.n	8004cec <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e3b1      	b.n	8005450 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cec:	4b0c      	ldr	r3, [pc, #48]	@ (8004d20 <HAL_RCC_OscConfig+0x93c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d0ef      	beq.n	8004cd8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cf8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004cfc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d10d      	bne.n	8004d24 <HAL_RCC_OscConfig+0x940>
 8004d08:	4b03      	ldr	r3, [pc, #12]	@ (8004d18 <HAL_RCC_OscConfig+0x934>)
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	4a02      	ldr	r2, [pc, #8]	@ (8004d18 <HAL_RCC_OscConfig+0x934>)
 8004d0e:	f043 0301 	orr.w	r3, r3, #1
 8004d12:	6213      	str	r3, [r2, #32]
 8004d14:	e03c      	b.n	8004d90 <HAL_RCC_OscConfig+0x9ac>
 8004d16:	bf00      	nop
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	10908120 	.word	0x10908120
 8004d20:	40007000 	.word	0x40007000
 8004d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d28:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10c      	bne.n	8004d4e <HAL_RCC_OscConfig+0x96a>
 8004d34:	4bc1      	ldr	r3, [pc, #772]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	4ac0      	ldr	r2, [pc, #768]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d3a:	f023 0301 	bic.w	r3, r3, #1
 8004d3e:	6213      	str	r3, [r2, #32]
 8004d40:	4bbe      	ldr	r3, [pc, #760]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	4abd      	ldr	r2, [pc, #756]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d46:	f023 0304 	bic.w	r3, r3, #4
 8004d4a:	6213      	str	r3, [r2, #32]
 8004d4c:	e020      	b.n	8004d90 <HAL_RCC_OscConfig+0x9ac>
 8004d4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d52:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	2b05      	cmp	r3, #5
 8004d5c:	d10c      	bne.n	8004d78 <HAL_RCC_OscConfig+0x994>
 8004d5e:	4bb7      	ldr	r3, [pc, #732]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d60:	6a1b      	ldr	r3, [r3, #32]
 8004d62:	4ab6      	ldr	r2, [pc, #728]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d64:	f043 0304 	orr.w	r3, r3, #4
 8004d68:	6213      	str	r3, [r2, #32]
 8004d6a:	4bb4      	ldr	r3, [pc, #720]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	4ab3      	ldr	r2, [pc, #716]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d70:	f043 0301 	orr.w	r3, r3, #1
 8004d74:	6213      	str	r3, [r2, #32]
 8004d76:	e00b      	b.n	8004d90 <HAL_RCC_OscConfig+0x9ac>
 8004d78:	4bb0      	ldr	r3, [pc, #704]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d7a:	6a1b      	ldr	r3, [r3, #32]
 8004d7c:	4aaf      	ldr	r2, [pc, #700]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d7e:	f023 0301 	bic.w	r3, r3, #1
 8004d82:	6213      	str	r3, [r2, #32]
 8004d84:	4bad      	ldr	r3, [pc, #692]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	4aac      	ldr	r2, [pc, #688]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004d8a:	f023 0304 	bic.w	r3, r3, #4
 8004d8e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004d94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f000 8081 	beq.w	8004ea4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004da2:	f7fc fbd9 	bl	8001558 <HAL_GetTick>
 8004da6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004daa:	e00b      	b.n	8004dc4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dac:	f7fc fbd4 	bl	8001558 <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004db6:	1ad3      	subs	r3, r2, r3
 8004db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e345      	b.n	8005450 <HAL_RCC_OscConfig+0x106c>
 8004dc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004dc8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004dcc:	2202      	movs	r2, #2
 8004dce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004dd4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	fa93 f2a3 	rbit	r2, r3
 8004dde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004de2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004dec:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004df0:	2202      	movs	r2, #2
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004df8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	fa93 f2a3 	rbit	r2, r3
 8004e02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e06:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004e0a:	601a      	str	r2, [r3, #0]
  return result;
 8004e0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e10:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004e14:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e16:	fab3 f383 	clz	r3, r3
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	095b      	lsrs	r3, r3, #5
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	f043 0302 	orr.w	r3, r3, #2
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d102      	bne.n	8004e30 <HAL_RCC_OscConfig+0xa4c>
 8004e2a:	4b84      	ldr	r3, [pc, #528]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	e013      	b.n	8004e58 <HAL_RCC_OscConfig+0xa74>
 8004e30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e34:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004e38:	2202      	movs	r2, #2
 8004e3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e40:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	fa93 f2a3 	rbit	r2, r3
 8004e4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004e4e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004e52:	601a      	str	r2, [r3, #0]
 8004e54:	4b79      	ldr	r3, [pc, #484]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e58:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004e5c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004e60:	2102      	movs	r1, #2
 8004e62:	6011      	str	r1, [r2, #0]
 8004e64:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004e68:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004e6c:	6812      	ldr	r2, [r2, #0]
 8004e6e:	fa92 f1a2 	rbit	r1, r2
 8004e72:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004e76:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004e7a:	6011      	str	r1, [r2, #0]
  return result;
 8004e7c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004e80:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004e84:	6812      	ldr	r2, [r2, #0]
 8004e86:	fab2 f282 	clz	r2, r2
 8004e8a:	b2d2      	uxtb	r2, r2
 8004e8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e90:	b2d2      	uxtb	r2, r2
 8004e92:	f002 021f 	and.w	r2, r2, #31
 8004e96:	2101      	movs	r1, #1
 8004e98:	fa01 f202 	lsl.w	r2, r1, r2
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d084      	beq.n	8004dac <HAL_RCC_OscConfig+0x9c8>
 8004ea2:	e07f      	b.n	8004fa4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ea4:	f7fc fb58 	bl	8001558 <HAL_GetTick>
 8004ea8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004eac:	e00b      	b.n	8004ec6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004eae:	f7fc fb53 	bl	8001558 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e2c4      	b.n	8005450 <HAL_RCC_OscConfig+0x106c>
 8004ec6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004eca:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004ece:	2202      	movs	r2, #2
 8004ed0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ed6:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	fa93 f2a3 	rbit	r2, r3
 8004ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ee4:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004ee8:	601a      	str	r2, [r3, #0]
 8004eea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004eee:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004ef2:	2202      	movs	r2, #2
 8004ef4:	601a      	str	r2, [r3, #0]
 8004ef6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004efa:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	fa93 f2a3 	rbit	r2, r3
 8004f04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f08:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004f0c:	601a      	str	r2, [r3, #0]
  return result;
 8004f0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f12:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004f16:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f18:	fab3 f383 	clz	r3, r3
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	095b      	lsrs	r3, r3, #5
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	f043 0302 	orr.w	r3, r3, #2
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d102      	bne.n	8004f32 <HAL_RCC_OscConfig+0xb4e>
 8004f2c:	4b43      	ldr	r3, [pc, #268]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	e013      	b.n	8004f5a <HAL_RCC_OscConfig+0xb76>
 8004f32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f36:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f42:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	fa93 f2a3 	rbit	r2, r3
 8004f4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004f50:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	4b39      	ldr	r3, [pc, #228]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004f5e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004f62:	2102      	movs	r1, #2
 8004f64:	6011      	str	r1, [r2, #0]
 8004f66:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004f6a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004f6e:	6812      	ldr	r2, [r2, #0]
 8004f70:	fa92 f1a2 	rbit	r1, r2
 8004f74:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004f78:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004f7c:	6011      	str	r1, [r2, #0]
  return result;
 8004f7e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004f82:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004f86:	6812      	ldr	r2, [r2, #0]
 8004f88:	fab2 f282 	clz	r2, r2
 8004f8c:	b2d2      	uxtb	r2, r2
 8004f8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f92:	b2d2      	uxtb	r2, r2
 8004f94:	f002 021f 	and.w	r2, r2, #31
 8004f98:	2101      	movs	r1, #1
 8004f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d184      	bne.n	8004eae <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004fa4:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d105      	bne.n	8004fb8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fac:	4b23      	ldr	r3, [pc, #140]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004fae:	69db      	ldr	r3, [r3, #28]
 8004fb0:	4a22      	ldr	r2, [pc, #136]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004fb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fb6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	f000 8242 	beq.w	800544e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fca:	4b1c      	ldr	r3, [pc, #112]	@ (800503c <HAL_RCC_OscConfig+0xc58>)
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	f003 030c 	and.w	r3, r3, #12
 8004fd2:	2b08      	cmp	r3, #8
 8004fd4:	f000 8213 	beq.w	80053fe <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fdc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	f040 8162 	bne.w	80052ae <HAL_RCC_OscConfig+0xeca>
 8004fea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004fee:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004ff2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004ff6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ffc:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	fa93 f2a3 	rbit	r2, r3
 8005006:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800500a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800500e:	601a      	str	r2, [r3, #0]
  return result;
 8005010:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005014:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8005018:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800501a:	fab3 f383 	clz	r3, r3
 800501e:	b2db      	uxtb	r3, r3
 8005020:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005024:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	461a      	mov	r2, r3
 800502c:	2300      	movs	r3, #0
 800502e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005030:	f7fc fa92 	bl	8001558 <HAL_GetTick>
 8005034:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005038:	e00c      	b.n	8005054 <HAL_RCC_OscConfig+0xc70>
 800503a:	bf00      	nop
 800503c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005040:	f7fc fa8a 	bl	8001558 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d901      	bls.n	8005054 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e1fd      	b.n	8005450 <HAL_RCC_OscConfig+0x106c>
 8005054:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005058:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800505c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005060:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005062:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005066:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	fa93 f2a3 	rbit	r2, r3
 8005070:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005074:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005078:	601a      	str	r2, [r3, #0]
  return result;
 800507a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800507e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8005082:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005084:	fab3 f383 	clz	r3, r3
 8005088:	b2db      	uxtb	r3, r3
 800508a:	095b      	lsrs	r3, r3, #5
 800508c:	b2db      	uxtb	r3, r3
 800508e:	f043 0301 	orr.w	r3, r3, #1
 8005092:	b2db      	uxtb	r3, r3
 8005094:	2b01      	cmp	r3, #1
 8005096:	d102      	bne.n	800509e <HAL_RCC_OscConfig+0xcba>
 8005098:	4bb0      	ldr	r3, [pc, #704]	@ (800535c <HAL_RCC_OscConfig+0xf78>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	e027      	b.n	80050ee <HAL_RCC_OscConfig+0xd0a>
 800509e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050a2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80050a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80050aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050b0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	fa93 f2a3 	rbit	r2, r3
 80050ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050be:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050c8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80050cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80050d0:	601a      	str	r2, [r3, #0]
 80050d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050d6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	fa93 f2a3 	rbit	r2, r3
 80050e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80050e4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80050e8:	601a      	str	r2, [r3, #0]
 80050ea:	4b9c      	ldr	r3, [pc, #624]	@ (800535c <HAL_RCC_OscConfig+0xf78>)
 80050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80050f2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80050f6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80050fa:	6011      	str	r1, [r2, #0]
 80050fc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005100:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8005104:	6812      	ldr	r2, [r2, #0]
 8005106:	fa92 f1a2 	rbit	r1, r2
 800510a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800510e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8005112:	6011      	str	r1, [r2, #0]
  return result;
 8005114:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005118:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800511c:	6812      	ldr	r2, [r2, #0]
 800511e:	fab2 f282 	clz	r2, r2
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	f042 0220 	orr.w	r2, r2, #32
 8005128:	b2d2      	uxtb	r2, r2
 800512a:	f002 021f 	and.w	r2, r2, #31
 800512e:	2101      	movs	r1, #1
 8005130:	fa01 f202 	lsl.w	r2, r1, r2
 8005134:	4013      	ands	r3, r2
 8005136:	2b00      	cmp	r3, #0
 8005138:	d182      	bne.n	8005040 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800513a:	4b88      	ldr	r3, [pc, #544]	@ (800535c <HAL_RCC_OscConfig+0xf78>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005142:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005146:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800514e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005152:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	430b      	orrs	r3, r1
 800515c:	497f      	ldr	r1, [pc, #508]	@ (800535c <HAL_RCC_OscConfig+0xf78>)
 800515e:	4313      	orrs	r3, r2
 8005160:	604b      	str	r3, [r1, #4]
 8005162:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005166:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800516a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800516e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005174:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	fa93 f2a3 	rbit	r2, r3
 800517e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005182:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005186:	601a      	str	r2, [r3, #0]
  return result;
 8005188:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800518c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005190:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005192:	fab3 f383 	clz	r3, r3
 8005196:	b2db      	uxtb	r3, r3
 8005198:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800519c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	461a      	mov	r2, r3
 80051a4:	2301      	movs	r3, #1
 80051a6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a8:	f7fc f9d6 	bl	8001558 <HAL_GetTick>
 80051ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051b0:	e009      	b.n	80051c6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051b2:	f7fc f9d1 	bl	8001558 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e144      	b.n	8005450 <HAL_RCC_OscConfig+0x106c>
 80051c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051ca:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80051ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80051d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051d8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	fa93 f2a3 	rbit	r2, r3
 80051e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051e6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051ea:	601a      	str	r2, [r3, #0]
  return result;
 80051ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80051f0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80051f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051f6:	fab3 f383 	clz	r3, r3
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	095b      	lsrs	r3, r3, #5
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	f043 0301 	orr.w	r3, r3, #1
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b01      	cmp	r3, #1
 8005208:	d102      	bne.n	8005210 <HAL_RCC_OscConfig+0xe2c>
 800520a:	4b54      	ldr	r3, [pc, #336]	@ (800535c <HAL_RCC_OscConfig+0xf78>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	e027      	b.n	8005260 <HAL_RCC_OscConfig+0xe7c>
 8005210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005214:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8005218:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800521c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005222:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	fa93 f2a3 	rbit	r2, r3
 800522c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005230:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800523a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800523e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005248:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	fa93 f2a3 	rbit	r2, r3
 8005252:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005256:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	4b3f      	ldr	r3, [pc, #252]	@ (800535c <HAL_RCC_OscConfig+0xf78>)
 800525e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005260:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005264:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8005268:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800526c:	6011      	str	r1, [r2, #0]
 800526e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005272:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8005276:	6812      	ldr	r2, [r2, #0]
 8005278:	fa92 f1a2 	rbit	r1, r2
 800527c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8005280:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8005284:	6011      	str	r1, [r2, #0]
  return result;
 8005286:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800528a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800528e:	6812      	ldr	r2, [r2, #0]
 8005290:	fab2 f282 	clz	r2, r2
 8005294:	b2d2      	uxtb	r2, r2
 8005296:	f042 0220 	orr.w	r2, r2, #32
 800529a:	b2d2      	uxtb	r2, r2
 800529c:	f002 021f 	and.w	r2, r2, #31
 80052a0:	2101      	movs	r1, #1
 80052a2:	fa01 f202 	lsl.w	r2, r1, r2
 80052a6:	4013      	ands	r3, r2
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d082      	beq.n	80051b2 <HAL_RCC_OscConfig+0xdce>
 80052ac:	e0cf      	b.n	800544e <HAL_RCC_OscConfig+0x106a>
 80052ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052b2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80052b6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80052ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052c0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	fa93 f2a3 	rbit	r2, r3
 80052ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052ce:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80052d2:	601a      	str	r2, [r3, #0]
  return result;
 80052d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80052d8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80052dc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052de:	fab3 f383 	clz	r3, r3
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80052e8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	461a      	mov	r2, r3
 80052f0:	2300      	movs	r3, #0
 80052f2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f4:	f7fc f930 	bl	8001558 <HAL_GetTick>
 80052f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052fc:	e009      	b.n	8005312 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052fe:	f7fc f92b 	bl	8001558 <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	2b02      	cmp	r3, #2
 800530c:	d901      	bls.n	8005312 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e09e      	b.n	8005450 <HAL_RCC_OscConfig+0x106c>
 8005312:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005316:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800531a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800531e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005324:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	fa93 f2a3 	rbit	r2, r3
 800532e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005332:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8005336:	601a      	str	r2, [r3, #0]
  return result;
 8005338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800533c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8005340:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005342:	fab3 f383 	clz	r3, r3
 8005346:	b2db      	uxtb	r3, r3
 8005348:	095b      	lsrs	r3, r3, #5
 800534a:	b2db      	uxtb	r3, r3
 800534c:	f043 0301 	orr.w	r3, r3, #1
 8005350:	b2db      	uxtb	r3, r3
 8005352:	2b01      	cmp	r3, #1
 8005354:	d104      	bne.n	8005360 <HAL_RCC_OscConfig+0xf7c>
 8005356:	4b01      	ldr	r3, [pc, #4]	@ (800535c <HAL_RCC_OscConfig+0xf78>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	e029      	b.n	80053b0 <HAL_RCC_OscConfig+0xfcc>
 800535c:	40021000 	.word	0x40021000
 8005360:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005364:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005368:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800536c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800536e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005372:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	fa93 f2a3 	rbit	r2, r3
 800537c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005380:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800538a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800538e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005392:	601a      	str	r2, [r3, #0]
 8005394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005398:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	fa93 f2a3 	rbit	r2, r3
 80053a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80053a6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80053aa:	601a      	str	r2, [r3, #0]
 80053ac:	4b2b      	ldr	r3, [pc, #172]	@ (800545c <HAL_RCC_OscConfig+0x1078>)
 80053ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80053b4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80053b8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80053bc:	6011      	str	r1, [r2, #0]
 80053be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80053c2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80053c6:	6812      	ldr	r2, [r2, #0]
 80053c8:	fa92 f1a2 	rbit	r1, r2
 80053cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80053d0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80053d4:	6011      	str	r1, [r2, #0]
  return result;
 80053d6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80053da:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80053de:	6812      	ldr	r2, [r2, #0]
 80053e0:	fab2 f282 	clz	r2, r2
 80053e4:	b2d2      	uxtb	r2, r2
 80053e6:	f042 0220 	orr.w	r2, r2, #32
 80053ea:	b2d2      	uxtb	r2, r2
 80053ec:	f002 021f 	and.w	r2, r2, #31
 80053f0:	2101      	movs	r1, #1
 80053f2:	fa01 f202 	lsl.w	r2, r1, r2
 80053f6:	4013      	ands	r3, r2
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d180      	bne.n	80052fe <HAL_RCC_OscConfig+0xf1a>
 80053fc:	e027      	b.n	800544e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005402:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d101      	bne.n	8005412 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e01e      	b.n	8005450 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005412:	4b12      	ldr	r3, [pc, #72]	@ (800545c <HAL_RCC_OscConfig+0x1078>)
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800541a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800541e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005426:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6a1b      	ldr	r3, [r3, #32]
 800542e:	429a      	cmp	r2, r3
 8005430:	d10b      	bne.n	800544a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005432:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8005436:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800543a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800543e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005446:	429a      	cmp	r2, r3
 8005448:	d001      	beq.n	800544e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e000      	b.n	8005450 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	40021000 	.word	0x40021000

08005460 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b09e      	sub	sp, #120	@ 0x78
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800546a:	2300      	movs	r3, #0
 800546c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d101      	bne.n	8005478 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e162      	b.n	800573e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005478:	4b90      	ldr	r3, [pc, #576]	@ (80056bc <HAL_RCC_ClockConfig+0x25c>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0307 	and.w	r3, r3, #7
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	429a      	cmp	r2, r3
 8005484:	d910      	bls.n	80054a8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005486:	4b8d      	ldr	r3, [pc, #564]	@ (80056bc <HAL_RCC_ClockConfig+0x25c>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f023 0207 	bic.w	r2, r3, #7
 800548e:	498b      	ldr	r1, [pc, #556]	@ (80056bc <HAL_RCC_ClockConfig+0x25c>)
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	4313      	orrs	r3, r2
 8005494:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005496:	4b89      	ldr	r3, [pc, #548]	@ (80056bc <HAL_RCC_ClockConfig+0x25c>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0307 	and.w	r3, r3, #7
 800549e:	683a      	ldr	r2, [r7, #0]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d001      	beq.n	80054a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e14a      	b.n	800573e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0302 	and.w	r3, r3, #2
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d008      	beq.n	80054c6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054b4:	4b82      	ldr	r3, [pc, #520]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	497f      	ldr	r1, [pc, #508]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f000 80dc 	beq.w	800568c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d13c      	bne.n	8005556 <HAL_RCC_ClockConfig+0xf6>
 80054dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80054e0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054e4:	fa93 f3a3 	rbit	r3, r3
 80054e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80054ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ec:	fab3 f383 	clz	r3, r3
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	095b      	lsrs	r3, r3, #5
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	f043 0301 	orr.w	r3, r3, #1
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d102      	bne.n	8005506 <HAL_RCC_ClockConfig+0xa6>
 8005500:	4b6f      	ldr	r3, [pc, #444]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	e00f      	b.n	8005526 <HAL_RCC_ClockConfig+0xc6>
 8005506:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800550a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800550c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800550e:	fa93 f3a3 	rbit	r3, r3
 8005512:	667b      	str	r3, [r7, #100]	@ 0x64
 8005514:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005518:	663b      	str	r3, [r7, #96]	@ 0x60
 800551a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800551c:	fa93 f3a3 	rbit	r3, r3
 8005520:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005522:	4b67      	ldr	r3, [pc, #412]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 8005524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005526:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800552a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800552c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800552e:	fa92 f2a2 	rbit	r2, r2
 8005532:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8005534:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005536:	fab2 f282 	clz	r2, r2
 800553a:	b2d2      	uxtb	r2, r2
 800553c:	f042 0220 	orr.w	r2, r2, #32
 8005540:	b2d2      	uxtb	r2, r2
 8005542:	f002 021f 	and.w	r2, r2, #31
 8005546:	2101      	movs	r1, #1
 8005548:	fa01 f202 	lsl.w	r2, r1, r2
 800554c:	4013      	ands	r3, r2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d17b      	bne.n	800564a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e0f3      	b.n	800573e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	2b02      	cmp	r3, #2
 800555c:	d13c      	bne.n	80055d8 <HAL_RCC_ClockConfig+0x178>
 800555e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005562:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005564:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005566:	fa93 f3a3 	rbit	r3, r3
 800556a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800556c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800556e:	fab3 f383 	clz	r3, r3
 8005572:	b2db      	uxtb	r3, r3
 8005574:	095b      	lsrs	r3, r3, #5
 8005576:	b2db      	uxtb	r3, r3
 8005578:	f043 0301 	orr.w	r3, r3, #1
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b01      	cmp	r3, #1
 8005580:	d102      	bne.n	8005588 <HAL_RCC_ClockConfig+0x128>
 8005582:	4b4f      	ldr	r3, [pc, #316]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	e00f      	b.n	80055a8 <HAL_RCC_ClockConfig+0x148>
 8005588:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800558c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800558e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005590:	fa93 f3a3 	rbit	r3, r3
 8005594:	647b      	str	r3, [r7, #68]	@ 0x44
 8005596:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800559a:	643b      	str	r3, [r7, #64]	@ 0x40
 800559c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800559e:	fa93 f3a3 	rbit	r3, r3
 80055a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055a4:	4b46      	ldr	r3, [pc, #280]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 80055a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80055ac:	63ba      	str	r2, [r7, #56]	@ 0x38
 80055ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80055b0:	fa92 f2a2 	rbit	r2, r2
 80055b4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80055b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055b8:	fab2 f282 	clz	r2, r2
 80055bc:	b2d2      	uxtb	r2, r2
 80055be:	f042 0220 	orr.w	r2, r2, #32
 80055c2:	b2d2      	uxtb	r2, r2
 80055c4:	f002 021f 	and.w	r2, r2, #31
 80055c8:	2101      	movs	r1, #1
 80055ca:	fa01 f202 	lsl.w	r2, r1, r2
 80055ce:	4013      	ands	r3, r2
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d13a      	bne.n	800564a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e0b2      	b.n	800573e <HAL_RCC_ClockConfig+0x2de>
 80055d8:	2302      	movs	r3, #2
 80055da:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055de:	fa93 f3a3 	rbit	r3, r3
 80055e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80055e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055e6:	fab3 f383 	clz	r3, r3
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	095b      	lsrs	r3, r3, #5
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	f043 0301 	orr.w	r3, r3, #1
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d102      	bne.n	8005600 <HAL_RCC_ClockConfig+0x1a0>
 80055fa:	4b31      	ldr	r3, [pc, #196]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	e00d      	b.n	800561c <HAL_RCC_ClockConfig+0x1bc>
 8005600:	2302      	movs	r3, #2
 8005602:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005606:	fa93 f3a3 	rbit	r3, r3
 800560a:	627b      	str	r3, [r7, #36]	@ 0x24
 800560c:	2302      	movs	r3, #2
 800560e:	623b      	str	r3, [r7, #32]
 8005610:	6a3b      	ldr	r3, [r7, #32]
 8005612:	fa93 f3a3 	rbit	r3, r3
 8005616:	61fb      	str	r3, [r7, #28]
 8005618:	4b29      	ldr	r3, [pc, #164]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 800561a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561c:	2202      	movs	r2, #2
 800561e:	61ba      	str	r2, [r7, #24]
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	fa92 f2a2 	rbit	r2, r2
 8005626:	617a      	str	r2, [r7, #20]
  return result;
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	fab2 f282 	clz	r2, r2
 800562e:	b2d2      	uxtb	r2, r2
 8005630:	f042 0220 	orr.w	r2, r2, #32
 8005634:	b2d2      	uxtb	r2, r2
 8005636:	f002 021f 	and.w	r2, r2, #31
 800563a:	2101      	movs	r1, #1
 800563c:	fa01 f202 	lsl.w	r2, r1, r2
 8005640:	4013      	ands	r3, r2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e079      	b.n	800573e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800564a:	4b1d      	ldr	r3, [pc, #116]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f023 0203 	bic.w	r2, r3, #3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	491a      	ldr	r1, [pc, #104]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 8005658:	4313      	orrs	r3, r2
 800565a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800565c:	f7fb ff7c 	bl	8001558 <HAL_GetTick>
 8005660:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005662:	e00a      	b.n	800567a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005664:	f7fb ff78 	bl	8001558 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005672:	4293      	cmp	r3, r2
 8005674:	d901      	bls.n	800567a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e061      	b.n	800573e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800567a:	4b11      	ldr	r3, [pc, #68]	@ (80056c0 <HAL_RCC_ClockConfig+0x260>)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f003 020c 	and.w	r2, r3, #12
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	429a      	cmp	r2, r3
 800568a:	d1eb      	bne.n	8005664 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800568c:	4b0b      	ldr	r3, [pc, #44]	@ (80056bc <HAL_RCC_ClockConfig+0x25c>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0307 	and.w	r3, r3, #7
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	429a      	cmp	r2, r3
 8005698:	d214      	bcs.n	80056c4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800569a:	4b08      	ldr	r3, [pc, #32]	@ (80056bc <HAL_RCC_ClockConfig+0x25c>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f023 0207 	bic.w	r2, r3, #7
 80056a2:	4906      	ldr	r1, [pc, #24]	@ (80056bc <HAL_RCC_ClockConfig+0x25c>)
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056aa:	4b04      	ldr	r3, [pc, #16]	@ (80056bc <HAL_RCC_ClockConfig+0x25c>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0307 	and.w	r3, r3, #7
 80056b2:	683a      	ldr	r2, [r7, #0]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d005      	beq.n	80056c4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e040      	b.n	800573e <HAL_RCC_ClockConfig+0x2de>
 80056bc:	40022000 	.word	0x40022000
 80056c0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0304 	and.w	r3, r3, #4
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d008      	beq.n	80056e2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005748 <HAL_RCC_ClockConfig+0x2e8>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	491a      	ldr	r1, [pc, #104]	@ (8005748 <HAL_RCC_ClockConfig+0x2e8>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d009      	beq.n	8005702 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80056ee:	4b16      	ldr	r3, [pc, #88]	@ (8005748 <HAL_RCC_ClockConfig+0x2e8>)
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	00db      	lsls	r3, r3, #3
 80056fc:	4912      	ldr	r1, [pc, #72]	@ (8005748 <HAL_RCC_ClockConfig+0x2e8>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005702:	f000 f829 	bl	8005758 <HAL_RCC_GetSysClockFreq>
 8005706:	4601      	mov	r1, r0
 8005708:	4b0f      	ldr	r3, [pc, #60]	@ (8005748 <HAL_RCC_ClockConfig+0x2e8>)
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005710:	22f0      	movs	r2, #240	@ 0xf0
 8005712:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	fa92 f2a2 	rbit	r2, r2
 800571a:	60fa      	str	r2, [r7, #12]
  return result;
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	fab2 f282 	clz	r2, r2
 8005722:	b2d2      	uxtb	r2, r2
 8005724:	40d3      	lsrs	r3, r2
 8005726:	4a09      	ldr	r2, [pc, #36]	@ (800574c <HAL_RCC_ClockConfig+0x2ec>)
 8005728:	5cd3      	ldrb	r3, [r2, r3]
 800572a:	fa21 f303 	lsr.w	r3, r1, r3
 800572e:	4a08      	ldr	r2, [pc, #32]	@ (8005750 <HAL_RCC_ClockConfig+0x2f0>)
 8005730:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005732:	4b08      	ldr	r3, [pc, #32]	@ (8005754 <HAL_RCC_ClockConfig+0x2f4>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4618      	mov	r0, r3
 8005738:	f7fb feca 	bl	80014d0 <HAL_InitTick>
  
  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3778      	adds	r7, #120	@ 0x78
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	40021000 	.word	0x40021000
 800574c:	08006b3c 	.word	0x08006b3c
 8005750:	20000000 	.word	0x20000000
 8005754:	20000004 	.word	0x20000004

08005758 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005758:	b480      	push	{r7}
 800575a:	b087      	sub	sp, #28
 800575c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800575e:	2300      	movs	r3, #0
 8005760:	60fb      	str	r3, [r7, #12]
 8005762:	2300      	movs	r3, #0
 8005764:	60bb      	str	r3, [r7, #8]
 8005766:	2300      	movs	r3, #0
 8005768:	617b      	str	r3, [r7, #20]
 800576a:	2300      	movs	r3, #0
 800576c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800576e:	2300      	movs	r3, #0
 8005770:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005772:	4b1e      	ldr	r3, [pc, #120]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x94>)
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f003 030c 	and.w	r3, r3, #12
 800577e:	2b04      	cmp	r3, #4
 8005780:	d002      	beq.n	8005788 <HAL_RCC_GetSysClockFreq+0x30>
 8005782:	2b08      	cmp	r3, #8
 8005784:	d003      	beq.n	800578e <HAL_RCC_GetSysClockFreq+0x36>
 8005786:	e026      	b.n	80057d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005788:	4b19      	ldr	r3, [pc, #100]	@ (80057f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800578a:	613b      	str	r3, [r7, #16]
      break;
 800578c:	e026      	b.n	80057dc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	0c9b      	lsrs	r3, r3, #18
 8005792:	f003 030f 	and.w	r3, r3, #15
 8005796:	4a17      	ldr	r2, [pc, #92]	@ (80057f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005798:	5cd3      	ldrb	r3, [r2, r3]
 800579a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800579c:	4b13      	ldr	r3, [pc, #76]	@ (80057ec <HAL_RCC_GetSysClockFreq+0x94>)
 800579e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a0:	f003 030f 	and.w	r3, r3, #15
 80057a4:	4a14      	ldr	r2, [pc, #80]	@ (80057f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80057a6:	5cd3      	ldrb	r3, [r2, r3]
 80057a8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d008      	beq.n	80057c6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80057b4:	4a0e      	ldr	r2, [pc, #56]	@ (80057f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	fb02 f303 	mul.w	r3, r2, r3
 80057c2:	617b      	str	r3, [r7, #20]
 80057c4:	e004      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a0c      	ldr	r2, [pc, #48]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80057ca:	fb02 f303 	mul.w	r3, r2, r3
 80057ce:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	613b      	str	r3, [r7, #16]
      break;
 80057d4:	e002      	b.n	80057dc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80057d6:	4b06      	ldr	r3, [pc, #24]	@ (80057f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80057d8:	613b      	str	r3, [r7, #16]
      break;
 80057da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057dc:	693b      	ldr	r3, [r7, #16]
}
 80057de:	4618      	mov	r0, r3
 80057e0:	371c      	adds	r7, #28
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
 80057ea:	bf00      	nop
 80057ec:	40021000 	.word	0x40021000
 80057f0:	007a1200 	.word	0x007a1200
 80057f4:	08006b4c 	.word	0x08006b4c
 80057f8:	08006b5c 	.word	0x08006b5c
 80057fc:	003d0900 	.word	0x003d0900

08005800 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b092      	sub	sp, #72	@ 0x48
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005808:	2300      	movs	r3, #0
 800580a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800580c:	2300      	movs	r3, #0
 800580e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005810:	2300      	movs	r3, #0
 8005812:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 80cd 	beq.w	80059be <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005824:	4b8e      	ldr	r3, [pc, #568]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005826:	69db      	ldr	r3, [r3, #28]
 8005828:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10e      	bne.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005830:	4b8b      	ldr	r3, [pc, #556]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005832:	69db      	ldr	r3, [r3, #28]
 8005834:	4a8a      	ldr	r2, [pc, #552]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800583a:	61d3      	str	r3, [r2, #28]
 800583c:	4b88      	ldr	r3, [pc, #544]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800583e:	69db      	ldr	r3, [r3, #28]
 8005840:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005844:	60bb      	str	r3, [r7, #8]
 8005846:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005848:	2301      	movs	r3, #1
 800584a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800584e:	4b85      	ldr	r3, [pc, #532]	@ (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005856:	2b00      	cmp	r3, #0
 8005858:	d118      	bne.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800585a:	4b82      	ldr	r3, [pc, #520]	@ (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a81      	ldr	r2, [pc, #516]	@ (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005860:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005864:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005866:	f7fb fe77 	bl	8001558 <HAL_GetTick>
 800586a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800586c:	e008      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800586e:	f7fb fe73 	bl	8001558 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	2b64      	cmp	r3, #100	@ 0x64
 800587a:	d901      	bls.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e0ea      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005880:	4b78      	ldr	r3, [pc, #480]	@ (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005888:	2b00      	cmp	r3, #0
 800588a:	d0f0      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800588c:	4b74      	ldr	r3, [pc, #464]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005894:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005898:	2b00      	cmp	r3, #0
 800589a:	d07d      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d076      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80058aa:	4b6d      	ldr	r3, [pc, #436]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058ac:	6a1b      	ldr	r3, [r3, #32]
 80058ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80058b8:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058bc:	fa93 f3a3 	rbit	r3, r3
 80058c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80058c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80058c4:	fab3 f383 	clz	r3, r3
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	461a      	mov	r2, r3
 80058cc:	4b66      	ldr	r3, [pc, #408]	@ (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058ce:	4413      	add	r3, r2
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	461a      	mov	r2, r3
 80058d4:	2301      	movs	r3, #1
 80058d6:	6013      	str	r3, [r2, #0]
 80058d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80058dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058e0:	fa93 f3a3 	rbit	r3, r3
 80058e4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80058e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80058e8:	fab3 f383 	clz	r3, r3
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	461a      	mov	r2, r3
 80058f0:	4b5d      	ldr	r3, [pc, #372]	@ (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80058f2:	4413      	add	r3, r2
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	461a      	mov	r2, r3
 80058f8:	2300      	movs	r3, #0
 80058fa:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80058fc:	4a58      	ldr	r2, [pc, #352]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005900:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005902:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005904:	f003 0301 	and.w	r3, r3, #1
 8005908:	2b00      	cmp	r3, #0
 800590a:	d045      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800590c:	f7fb fe24 	bl	8001558 <HAL_GetTick>
 8005910:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005912:	e00a      	b.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005914:	f7fb fe20 	bl	8001558 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005922:	4293      	cmp	r3, r2
 8005924:	d901      	bls.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e095      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x256>
 800592a:	2302      	movs	r3, #2
 800592c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800592e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005930:	fa93 f3a3 	rbit	r3, r3
 8005934:	627b      	str	r3, [r7, #36]	@ 0x24
 8005936:	2302      	movs	r3, #2
 8005938:	623b      	str	r3, [r7, #32]
 800593a:	6a3b      	ldr	r3, [r7, #32]
 800593c:	fa93 f3a3 	rbit	r3, r3
 8005940:	61fb      	str	r3, [r7, #28]
  return result;
 8005942:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005944:	fab3 f383 	clz	r3, r3
 8005948:	b2db      	uxtb	r3, r3
 800594a:	095b      	lsrs	r3, r3, #5
 800594c:	b2db      	uxtb	r3, r3
 800594e:	f043 0302 	orr.w	r3, r3, #2
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d102      	bne.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005958:	4b41      	ldr	r3, [pc, #260]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800595a:	6a1b      	ldr	r3, [r3, #32]
 800595c:	e007      	b.n	800596e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800595e:	2302      	movs	r3, #2
 8005960:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005962:	69bb      	ldr	r3, [r7, #24]
 8005964:	fa93 f3a3 	rbit	r3, r3
 8005968:	617b      	str	r3, [r7, #20]
 800596a:	4b3d      	ldr	r3, [pc, #244]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800596c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596e:	2202      	movs	r2, #2
 8005970:	613a      	str	r2, [r7, #16]
 8005972:	693a      	ldr	r2, [r7, #16]
 8005974:	fa92 f2a2 	rbit	r2, r2
 8005978:	60fa      	str	r2, [r7, #12]
  return result;
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	fab2 f282 	clz	r2, r2
 8005980:	b2d2      	uxtb	r2, r2
 8005982:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005986:	b2d2      	uxtb	r2, r2
 8005988:	f002 021f 	and.w	r2, r2, #31
 800598c:	2101      	movs	r1, #1
 800598e:	fa01 f202 	lsl.w	r2, r1, r2
 8005992:	4013      	ands	r3, r2
 8005994:	2b00      	cmp	r3, #0
 8005996:	d0bd      	beq.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005998:	4b31      	ldr	r3, [pc, #196]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	492e      	ldr	r1, [pc, #184]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80059aa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d105      	bne.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059b2:	4b2b      	ldr	r3, [pc, #172]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059b4:	69db      	ldr	r3, [r3, #28]
 80059b6:	4a2a      	ldr	r2, [pc, #168]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059bc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0301 	and.w	r3, r3, #1
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d008      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059ca:	4b25      	ldr	r3, [pc, #148]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ce:	f023 0203 	bic.w	r2, r3, #3
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	4922      	ldr	r1, [pc, #136]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0320 	and.w	r3, r3, #32
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d008      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ec:	f023 0210 	bic.w	r2, r3, #16
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	491a      	ldr	r1, [pc, #104]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d008      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005a06:	4b16      	ldr	r3, [pc, #88]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0a:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	4913      	ldr	r1, [pc, #76]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a14:	4313      	orrs	r3, r2
 8005a16:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d008      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005a24:	4b0e      	ldr	r3, [pc, #56]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	490b      	ldr	r1, [pc, #44]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d008      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005a42:	4b07      	ldr	r3, [pc, #28]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a46:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	4904      	ldr	r1, [pc, #16]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3748      	adds	r7, #72	@ 0x48
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	40021000 	.word	0x40021000
 8005a64:	40007000 	.word	0x40007000
 8005a68:	10908100 	.word	0x10908100

08005a6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e049      	b.n	8005b12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d106      	bne.n	8005a98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f7fb fbf2 	bl	800127c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2202      	movs	r2, #2
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	3304      	adds	r3, #4
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	4610      	mov	r0, r2
 8005aac:	f000 fbb6 	bl	800621c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
	...

08005b1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d001      	beq.n	8005b34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e038      	b.n	8005ba6 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2202      	movs	r2, #2
 8005b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a1c      	ldr	r2, [pc, #112]	@ (8005bb4 <HAL_TIM_Base_Start+0x98>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d00e      	beq.n	8005b64 <HAL_TIM_Base_Start+0x48>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b4e:	d009      	beq.n	8005b64 <HAL_TIM_Base_Start+0x48>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a18      	ldr	r2, [pc, #96]	@ (8005bb8 <HAL_TIM_Base_Start+0x9c>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d004      	beq.n	8005b64 <HAL_TIM_Base_Start+0x48>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a17      	ldr	r2, [pc, #92]	@ (8005bbc <HAL_TIM_Base_Start+0xa0>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d115      	bne.n	8005b90 <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689a      	ldr	r2, [r3, #8]
 8005b6a:	4b15      	ldr	r3, [pc, #84]	@ (8005bc0 <HAL_TIM_Base_Start+0xa4>)
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2b06      	cmp	r3, #6
 8005b74:	d015      	beq.n	8005ba2 <HAL_TIM_Base_Start+0x86>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b7c:	d011      	beq.n	8005ba2 <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f042 0201 	orr.w	r2, r2, #1
 8005b8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b8e:	e008      	b.n	8005ba2 <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f042 0201 	orr.w	r2, r2, #1
 8005b9e:	601a      	str	r2, [r3, #0]
 8005ba0:	e000      	b.n	8005ba4 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ba2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3714      	adds	r7, #20
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr
 8005bb2:	bf00      	nop
 8005bb4:	40012c00 	.word	0x40012c00
 8005bb8:	40000400 	.word	0x40000400
 8005bbc:	40014000 	.word	0x40014000
 8005bc0:	00010007 	.word	0x00010007

08005bc4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e049      	b.n	8005c6a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d106      	bne.n	8005bf0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f841 	bl	8005c72 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	3304      	adds	r3, #4
 8005c00:	4619      	mov	r1, r3
 8005c02:	4610      	mov	r0, r2
 8005c04:	f000 fb0a 	bl	800621c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3708      	adds	r7, #8
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}

08005c72 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b083      	sub	sp, #12
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
	...

08005c88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d109      	bne.n	8005cac <HAL_TIM_PWM_Start+0x24>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	bf14      	ite	ne
 8005ca4:	2301      	movne	r3, #1
 8005ca6:	2300      	moveq	r3, #0
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	e03c      	b.n	8005d26 <HAL_TIM_PWM_Start+0x9e>
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	2b04      	cmp	r3, #4
 8005cb0:	d109      	bne.n	8005cc6 <HAL_TIM_PWM_Start+0x3e>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	bf14      	ite	ne
 8005cbe:	2301      	movne	r3, #1
 8005cc0:	2300      	moveq	r3, #0
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	e02f      	b.n	8005d26 <HAL_TIM_PWM_Start+0x9e>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d109      	bne.n	8005ce0 <HAL_TIM_PWM_Start+0x58>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	bf14      	ite	ne
 8005cd8:	2301      	movne	r3, #1
 8005cda:	2300      	moveq	r3, #0
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	e022      	b.n	8005d26 <HAL_TIM_PWM_Start+0x9e>
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	2b0c      	cmp	r3, #12
 8005ce4:	d109      	bne.n	8005cfa <HAL_TIM_PWM_Start+0x72>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	bf14      	ite	ne
 8005cf2:	2301      	movne	r3, #1
 8005cf4:	2300      	moveq	r3, #0
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	e015      	b.n	8005d26 <HAL_TIM_PWM_Start+0x9e>
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	2b10      	cmp	r3, #16
 8005cfe:	d109      	bne.n	8005d14 <HAL_TIM_PWM_Start+0x8c>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	bf14      	ite	ne
 8005d0c:	2301      	movne	r3, #1
 8005d0e:	2300      	moveq	r3, #0
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	e008      	b.n	8005d26 <HAL_TIM_PWM_Start+0x9e>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	bf14      	ite	ne
 8005d20:	2301      	movne	r3, #1
 8005d22:	2300      	moveq	r3, #0
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d001      	beq.n	8005d2e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e088      	b.n	8005e40 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d104      	bne.n	8005d3e <HAL_TIM_PWM_Start+0xb6>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2202      	movs	r2, #2
 8005d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d3c:	e023      	b.n	8005d86 <HAL_TIM_PWM_Start+0xfe>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	2b04      	cmp	r3, #4
 8005d42:	d104      	bne.n	8005d4e <HAL_TIM_PWM_Start+0xc6>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2202      	movs	r2, #2
 8005d48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d4c:	e01b      	b.n	8005d86 <HAL_TIM_PWM_Start+0xfe>
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	2b08      	cmp	r3, #8
 8005d52:	d104      	bne.n	8005d5e <HAL_TIM_PWM_Start+0xd6>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d5c:	e013      	b.n	8005d86 <HAL_TIM_PWM_Start+0xfe>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b0c      	cmp	r3, #12
 8005d62:	d104      	bne.n	8005d6e <HAL_TIM_PWM_Start+0xe6>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2202      	movs	r2, #2
 8005d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d6c:	e00b      	b.n	8005d86 <HAL_TIM_PWM_Start+0xfe>
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	2b10      	cmp	r3, #16
 8005d72:	d104      	bne.n	8005d7e <HAL_TIM_PWM_Start+0xf6>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d7c:	e003      	b.n	8005d86 <HAL_TIM_PWM_Start+0xfe>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2202      	movs	r2, #2
 8005d82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	6839      	ldr	r1, [r7, #0]
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f000 fe08 	bl	80069a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a2b      	ldr	r2, [pc, #172]	@ (8005e48 <HAL_TIM_PWM_Start+0x1c0>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d00e      	beq.n	8005dbc <HAL_TIM_PWM_Start+0x134>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a2a      	ldr	r2, [pc, #168]	@ (8005e4c <HAL_TIM_PWM_Start+0x1c4>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d009      	beq.n	8005dbc <HAL_TIM_PWM_Start+0x134>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a28      	ldr	r2, [pc, #160]	@ (8005e50 <HAL_TIM_PWM_Start+0x1c8>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d004      	beq.n	8005dbc <HAL_TIM_PWM_Start+0x134>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a27      	ldr	r2, [pc, #156]	@ (8005e54 <HAL_TIM_PWM_Start+0x1cc>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d101      	bne.n	8005dc0 <HAL_TIM_PWM_Start+0x138>
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e000      	b.n	8005dc2 <HAL_TIM_PWM_Start+0x13a>
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d007      	beq.n	8005dd6 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005dd4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a1b      	ldr	r2, [pc, #108]	@ (8005e48 <HAL_TIM_PWM_Start+0x1c0>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d00e      	beq.n	8005dfe <HAL_TIM_PWM_Start+0x176>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de8:	d009      	beq.n	8005dfe <HAL_TIM_PWM_Start+0x176>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a1a      	ldr	r2, [pc, #104]	@ (8005e58 <HAL_TIM_PWM_Start+0x1d0>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d004      	beq.n	8005dfe <HAL_TIM_PWM_Start+0x176>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a14      	ldr	r2, [pc, #80]	@ (8005e4c <HAL_TIM_PWM_Start+0x1c4>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d115      	bne.n	8005e2a <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	689a      	ldr	r2, [r3, #8]
 8005e04:	4b15      	ldr	r3, [pc, #84]	@ (8005e5c <HAL_TIM_PWM_Start+0x1d4>)
 8005e06:	4013      	ands	r3, r2
 8005e08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2b06      	cmp	r3, #6
 8005e0e:	d015      	beq.n	8005e3c <HAL_TIM_PWM_Start+0x1b4>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e16:	d011      	beq.n	8005e3c <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f042 0201 	orr.w	r2, r2, #1
 8005e26:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e28:	e008      	b.n	8005e3c <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f042 0201 	orr.w	r2, r2, #1
 8005e38:	601a      	str	r2, [r3, #0]
 8005e3a:	e000      	b.n	8005e3e <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e3c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3710      	adds	r7, #16
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	40012c00 	.word	0x40012c00
 8005e4c:	40014000 	.word	0x40014000
 8005e50:	40014400 	.word	0x40014400
 8005e54:	40014800 	.word	0x40014800
 8005e58:	40000400 	.word	0x40000400
 8005e5c:	00010007 	.word	0x00010007

08005e60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b086      	sub	sp, #24
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d101      	bne.n	8005e7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005e7a:	2302      	movs	r3, #2
 8005e7c:	e0ff      	b.n	800607e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2b14      	cmp	r3, #20
 8005e8a:	f200 80f0 	bhi.w	800606e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8005e94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e94:	08005ee9 	.word	0x08005ee9
 8005e98:	0800606f 	.word	0x0800606f
 8005e9c:	0800606f 	.word	0x0800606f
 8005ea0:	0800606f 	.word	0x0800606f
 8005ea4:	08005f29 	.word	0x08005f29
 8005ea8:	0800606f 	.word	0x0800606f
 8005eac:	0800606f 	.word	0x0800606f
 8005eb0:	0800606f 	.word	0x0800606f
 8005eb4:	08005f6b 	.word	0x08005f6b
 8005eb8:	0800606f 	.word	0x0800606f
 8005ebc:	0800606f 	.word	0x0800606f
 8005ec0:	0800606f 	.word	0x0800606f
 8005ec4:	08005fab 	.word	0x08005fab
 8005ec8:	0800606f 	.word	0x0800606f
 8005ecc:	0800606f 	.word	0x0800606f
 8005ed0:	0800606f 	.word	0x0800606f
 8005ed4:	08005fed 	.word	0x08005fed
 8005ed8:	0800606f 	.word	0x0800606f
 8005edc:	0800606f 	.word	0x0800606f
 8005ee0:	0800606f 	.word	0x0800606f
 8005ee4:	0800602d 	.word	0x0800602d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68b9      	ldr	r1, [r7, #8]
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f000 fa18 	bl	8006324 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	699a      	ldr	r2, [r3, #24]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 0208 	orr.w	r2, r2, #8
 8005f02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	699a      	ldr	r2, [r3, #24]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f022 0204 	bic.w	r2, r2, #4
 8005f12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	6999      	ldr	r1, [r3, #24]
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	691a      	ldr	r2, [r3, #16]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	430a      	orrs	r2, r1
 8005f24:	619a      	str	r2, [r3, #24]
      break;
 8005f26:	e0a5      	b.n	8006074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68b9      	ldr	r1, [r7, #8]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f000 fa7e 	bl	8006430 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	699a      	ldr	r2, [r3, #24]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	699a      	ldr	r2, [r3, #24]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6999      	ldr	r1, [r3, #24]
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	021a      	lsls	r2, r3, #8
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	430a      	orrs	r2, r1
 8005f66:	619a      	str	r2, [r3, #24]
      break;
 8005f68:	e084      	b.n	8006074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68b9      	ldr	r1, [r7, #8]
 8005f70:	4618      	mov	r0, r3
 8005f72:	f000 fadd 	bl	8006530 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	69da      	ldr	r2, [r3, #28]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f042 0208 	orr.w	r2, r2, #8
 8005f84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	69da      	ldr	r2, [r3, #28]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0204 	bic.w	r2, r2, #4
 8005f94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	69d9      	ldr	r1, [r3, #28]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	691a      	ldr	r2, [r3, #16]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	61da      	str	r2, [r3, #28]
      break;
 8005fa8:	e064      	b.n	8006074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68b9      	ldr	r1, [r7, #8]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f000 fb3b 	bl	800662c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	69da      	ldr	r2, [r3, #28]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	69da      	ldr	r2, [r3, #28]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	69d9      	ldr	r1, [r3, #28]
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	021a      	lsls	r2, r3, #8
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	430a      	orrs	r2, r1
 8005fe8:	61da      	str	r2, [r3, #28]
      break;
 8005fea:	e043      	b.n	8006074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68b9      	ldr	r1, [r7, #8]
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f000 fb7e 	bl	80066f4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f042 0208 	orr.w	r2, r2, #8
 8006006:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f022 0204 	bic.w	r2, r2, #4
 8006016:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	691a      	ldr	r2, [r3, #16]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800602a:	e023      	b.n	8006074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68b9      	ldr	r1, [r7, #8]
 8006032:	4618      	mov	r0, r3
 8006034:	f000 fbbc 	bl	80067b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006046:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006056:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	691b      	ldr	r3, [r3, #16]
 8006062:	021a      	lsls	r2, r3, #8
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800606c:	e002      	b.n	8006074 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	75fb      	strb	r3, [r7, #23]
      break;
 8006072:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800607c:	7dfb      	ldrb	r3, [r7, #23]
}
 800607e:	4618      	mov	r0, r3
 8006080:	3718      	adds	r7, #24
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop

08006088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006092:	2300      	movs	r3, #0
 8006094:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800609c:	2b01      	cmp	r3, #1
 800609e:	d101      	bne.n	80060a4 <HAL_TIM_ConfigClockSource+0x1c>
 80060a0:	2302      	movs	r3, #2
 80060a2:	e0b6      	b.n	8006212 <HAL_TIM_ConfigClockSource+0x18a>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2202      	movs	r2, #2
 80060b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80060c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060e0:	d03e      	beq.n	8006160 <HAL_TIM_ConfigClockSource+0xd8>
 80060e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80060e6:	f200 8087 	bhi.w	80061f8 <HAL_TIM_ConfigClockSource+0x170>
 80060ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060ee:	f000 8086 	beq.w	80061fe <HAL_TIM_ConfigClockSource+0x176>
 80060f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060f6:	d87f      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x170>
 80060f8:	2b70      	cmp	r3, #112	@ 0x70
 80060fa:	d01a      	beq.n	8006132 <HAL_TIM_ConfigClockSource+0xaa>
 80060fc:	2b70      	cmp	r3, #112	@ 0x70
 80060fe:	d87b      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x170>
 8006100:	2b60      	cmp	r3, #96	@ 0x60
 8006102:	d050      	beq.n	80061a6 <HAL_TIM_ConfigClockSource+0x11e>
 8006104:	2b60      	cmp	r3, #96	@ 0x60
 8006106:	d877      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x170>
 8006108:	2b50      	cmp	r3, #80	@ 0x50
 800610a:	d03c      	beq.n	8006186 <HAL_TIM_ConfigClockSource+0xfe>
 800610c:	2b50      	cmp	r3, #80	@ 0x50
 800610e:	d873      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x170>
 8006110:	2b40      	cmp	r3, #64	@ 0x40
 8006112:	d058      	beq.n	80061c6 <HAL_TIM_ConfigClockSource+0x13e>
 8006114:	2b40      	cmp	r3, #64	@ 0x40
 8006116:	d86f      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x170>
 8006118:	2b30      	cmp	r3, #48	@ 0x30
 800611a:	d064      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x15e>
 800611c:	2b30      	cmp	r3, #48	@ 0x30
 800611e:	d86b      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x170>
 8006120:	2b20      	cmp	r3, #32
 8006122:	d060      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x15e>
 8006124:	2b20      	cmp	r3, #32
 8006126:	d867      	bhi.n	80061f8 <HAL_TIM_ConfigClockSource+0x170>
 8006128:	2b00      	cmp	r3, #0
 800612a:	d05c      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x15e>
 800612c:	2b10      	cmp	r3, #16
 800612e:	d05a      	beq.n	80061e6 <HAL_TIM_ConfigClockSource+0x15e>
 8006130:	e062      	b.n	80061f8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006142:	f000 fc0f 	bl	8006964 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006154:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	609a      	str	r2, [r3, #8]
      break;
 800615e:	e04f      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006170:	f000 fbf8 	bl	8006964 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	689a      	ldr	r2, [r3, #8]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006182:	609a      	str	r2, [r3, #8]
      break;
 8006184:	e03c      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006192:	461a      	mov	r2, r3
 8006194:	f000 fb6c 	bl	8006870 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2150      	movs	r1, #80	@ 0x50
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 fbc5 	bl	800692e <TIM_ITRx_SetConfig>
      break;
 80061a4:	e02c      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80061b2:	461a      	mov	r2, r3
 80061b4:	f000 fb8b 	bl	80068ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	2160      	movs	r1, #96	@ 0x60
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 fbb5 	bl	800692e <TIM_ITRx_SetConfig>
      break;
 80061c4:	e01c      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80061d2:	461a      	mov	r2, r3
 80061d4:	f000 fb4c 	bl	8006870 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2140      	movs	r1, #64	@ 0x40
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 fba5 	bl	800692e <TIM_ITRx_SetConfig>
      break;
 80061e4:	e00c      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4619      	mov	r1, r3
 80061f0:	4610      	mov	r0, r2
 80061f2:	f000 fb9c 	bl	800692e <TIM_ITRx_SetConfig>
      break;
 80061f6:	e003      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	73fb      	strb	r3, [r7, #15]
      break;
 80061fc:	e000      	b.n	8006200 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80061fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006210:	7bfb      	ldrb	r3, [r7, #15]
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
	...

0800621c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800621c:	b480      	push	{r7}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a38      	ldr	r2, [pc, #224]	@ (8006310 <TIM_Base_SetConfig+0xf4>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d007      	beq.n	8006244 <TIM_Base_SetConfig+0x28>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800623a:	d003      	beq.n	8006244 <TIM_Base_SetConfig+0x28>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a35      	ldr	r2, [pc, #212]	@ (8006314 <TIM_Base_SetConfig+0xf8>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d108      	bne.n	8006256 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800624a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a2d      	ldr	r2, [pc, #180]	@ (8006310 <TIM_Base_SetConfig+0xf4>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d013      	beq.n	8006286 <TIM_Base_SetConfig+0x6a>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006264:	d00f      	beq.n	8006286 <TIM_Base_SetConfig+0x6a>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a2a      	ldr	r2, [pc, #168]	@ (8006314 <TIM_Base_SetConfig+0xf8>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d00b      	beq.n	8006286 <TIM_Base_SetConfig+0x6a>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a29      	ldr	r2, [pc, #164]	@ (8006318 <TIM_Base_SetConfig+0xfc>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d007      	beq.n	8006286 <TIM_Base_SetConfig+0x6a>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a28      	ldr	r2, [pc, #160]	@ (800631c <TIM_Base_SetConfig+0x100>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d003      	beq.n	8006286 <TIM_Base_SetConfig+0x6a>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a27      	ldr	r2, [pc, #156]	@ (8006320 <TIM_Base_SetConfig+0x104>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d108      	bne.n	8006298 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800628c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	68fa      	ldr	r2, [r7, #12]
 8006294:	4313      	orrs	r3, r2
 8006296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	689a      	ldr	r2, [r3, #8]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a14      	ldr	r2, [pc, #80]	@ (8006310 <TIM_Base_SetConfig+0xf4>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d00b      	beq.n	80062dc <TIM_Base_SetConfig+0xc0>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a14      	ldr	r2, [pc, #80]	@ (8006318 <TIM_Base_SetConfig+0xfc>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d007      	beq.n	80062dc <TIM_Base_SetConfig+0xc0>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a13      	ldr	r2, [pc, #76]	@ (800631c <TIM_Base_SetConfig+0x100>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d003      	beq.n	80062dc <TIM_Base_SetConfig+0xc0>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a12      	ldr	r2, [pc, #72]	@ (8006320 <TIM_Base_SetConfig+0x104>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d103      	bne.n	80062e4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	691a      	ldr	r2, [r3, #16]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d105      	bne.n	8006302 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	f023 0201 	bic.w	r2, r3, #1
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	611a      	str	r2, [r3, #16]
  }
}
 8006302:	bf00      	nop
 8006304:	3714      	adds	r7, #20
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	40012c00 	.word	0x40012c00
 8006314:	40000400 	.word	0x40000400
 8006318:	40014000 	.word	0x40014000
 800631c:	40014400 	.word	0x40014400
 8006320:	40014800 	.word	0x40014800

08006324 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006324:	b480      	push	{r7}
 8006326:	b087      	sub	sp, #28
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a1b      	ldr	r3, [r3, #32]
 8006338:	f023 0201 	bic.w	r2, r3, #1
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f023 0303 	bic.w	r3, r3, #3
 800635e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68fa      	ldr	r2, [r7, #12]
 8006366:	4313      	orrs	r3, r2
 8006368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	f023 0302 	bic.w	r3, r3, #2
 8006370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	697a      	ldr	r2, [r7, #20]
 8006378:	4313      	orrs	r3, r2
 800637a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a28      	ldr	r2, [pc, #160]	@ (8006420 <TIM_OC1_SetConfig+0xfc>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d00b      	beq.n	800639c <TIM_OC1_SetConfig+0x78>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4a27      	ldr	r2, [pc, #156]	@ (8006424 <TIM_OC1_SetConfig+0x100>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d007      	beq.n	800639c <TIM_OC1_SetConfig+0x78>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4a26      	ldr	r2, [pc, #152]	@ (8006428 <TIM_OC1_SetConfig+0x104>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d003      	beq.n	800639c <TIM_OC1_SetConfig+0x78>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a25      	ldr	r2, [pc, #148]	@ (800642c <TIM_OC1_SetConfig+0x108>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d10c      	bne.n	80063b6 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	f023 0308 	bic.w	r3, r3, #8
 80063a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	f023 0304 	bic.w	r3, r3, #4
 80063b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a19      	ldr	r2, [pc, #100]	@ (8006420 <TIM_OC1_SetConfig+0xfc>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d00b      	beq.n	80063d6 <TIM_OC1_SetConfig+0xb2>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a18      	ldr	r2, [pc, #96]	@ (8006424 <TIM_OC1_SetConfig+0x100>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d007      	beq.n	80063d6 <TIM_OC1_SetConfig+0xb2>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a17      	ldr	r2, [pc, #92]	@ (8006428 <TIM_OC1_SetConfig+0x104>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d003      	beq.n	80063d6 <TIM_OC1_SetConfig+0xb2>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a16      	ldr	r2, [pc, #88]	@ (800642c <TIM_OC1_SetConfig+0x108>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d111      	bne.n	80063fa <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	693a      	ldr	r2, [r7, #16]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	699b      	ldr	r3, [r3, #24]
 80063f4:	693a      	ldr	r2, [r7, #16]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	685a      	ldr	r2, [r3, #4]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	697a      	ldr	r2, [r7, #20]
 8006412:	621a      	str	r2, [r3, #32]
}
 8006414:	bf00      	nop
 8006416:	371c      	adds	r7, #28
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr
 8006420:	40012c00 	.word	0x40012c00
 8006424:	40014000 	.word	0x40014000
 8006428:	40014400 	.word	0x40014400
 800642c:	40014800 	.word	0x40014800

08006430 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006430:	b480      	push	{r7}
 8006432:	b087      	sub	sp, #28
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a1b      	ldr	r3, [r3, #32]
 800643e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a1b      	ldr	r3, [r3, #32]
 8006444:	f023 0210 	bic.w	r2, r3, #16
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	699b      	ldr	r3, [r3, #24]
 8006456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800645e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800646a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	021b      	lsls	r3, r3, #8
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	4313      	orrs	r3, r2
 8006476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	f023 0320 	bic.w	r3, r3, #32
 800647e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	011b      	lsls	r3, r3, #4
 8006486:	697a      	ldr	r2, [r7, #20]
 8006488:	4313      	orrs	r3, r2
 800648a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a24      	ldr	r2, [pc, #144]	@ (8006520 <TIM_OC2_SetConfig+0xf0>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d10d      	bne.n	80064b0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800649a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	011b      	lsls	r3, r3, #4
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a1b      	ldr	r2, [pc, #108]	@ (8006520 <TIM_OC2_SetConfig+0xf0>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d00b      	beq.n	80064d0 <TIM_OC2_SetConfig+0xa0>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006524 <TIM_OC2_SetConfig+0xf4>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d007      	beq.n	80064d0 <TIM_OC2_SetConfig+0xa0>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a19      	ldr	r2, [pc, #100]	@ (8006528 <TIM_OC2_SetConfig+0xf8>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d003      	beq.n	80064d0 <TIM_OC2_SetConfig+0xa0>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a18      	ldr	r2, [pc, #96]	@ (800652c <TIM_OC2_SetConfig+0xfc>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d113      	bne.n	80064f8 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064d6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80064de:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	695b      	ldr	r3, [r3, #20]
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	693a      	ldr	r2, [r7, #16]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	693a      	ldr	r2, [r7, #16]
 80064fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	68fa      	ldr	r2, [r7, #12]
 8006502:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	685a      	ldr	r2, [r3, #4]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	697a      	ldr	r2, [r7, #20]
 8006510:	621a      	str	r2, [r3, #32]
}
 8006512:	bf00      	nop
 8006514:	371c      	adds	r7, #28
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	40012c00 	.word	0x40012c00
 8006524:	40014000 	.word	0x40014000
 8006528:	40014400 	.word	0x40014400
 800652c:	40014800 	.word	0x40014800

08006530 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006530:	b480      	push	{r7}
 8006532:	b087      	sub	sp, #28
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a1b      	ldr	r3, [r3, #32]
 800653e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a1b      	ldr	r3, [r3, #32]
 8006544:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	69db      	ldr	r3, [r3, #28]
 8006556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800655e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006562:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f023 0303 	bic.w	r3, r3, #3
 800656a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68fa      	ldr	r2, [r7, #12]
 8006572:	4313      	orrs	r3, r2
 8006574:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800657c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	021b      	lsls	r3, r3, #8
 8006584:	697a      	ldr	r2, [r7, #20]
 8006586:	4313      	orrs	r3, r2
 8006588:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a23      	ldr	r2, [pc, #140]	@ (800661c <TIM_OC3_SetConfig+0xec>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d10d      	bne.n	80065ae <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006598:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	021b      	lsls	r3, r3, #8
 80065a0:	697a      	ldr	r2, [r7, #20]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065ac:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a1a      	ldr	r2, [pc, #104]	@ (800661c <TIM_OC3_SetConfig+0xec>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d00b      	beq.n	80065ce <TIM_OC3_SetConfig+0x9e>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a19      	ldr	r2, [pc, #100]	@ (8006620 <TIM_OC3_SetConfig+0xf0>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d007      	beq.n	80065ce <TIM_OC3_SetConfig+0x9e>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a18      	ldr	r2, [pc, #96]	@ (8006624 <TIM_OC3_SetConfig+0xf4>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d003      	beq.n	80065ce <TIM_OC3_SetConfig+0x9e>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a17      	ldr	r2, [pc, #92]	@ (8006628 <TIM_OC3_SetConfig+0xf8>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d113      	bne.n	80065f6 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	695b      	ldr	r3, [r3, #20]
 80065e2:	011b      	lsls	r3, r3, #4
 80065e4:	693a      	ldr	r2, [r7, #16]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	011b      	lsls	r3, r3, #4
 80065f0:	693a      	ldr	r2, [r7, #16]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	693a      	ldr	r2, [r7, #16]
 80065fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	685a      	ldr	r2, [r3, #4]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	621a      	str	r2, [r3, #32]
}
 8006610:	bf00      	nop
 8006612:	371c      	adds	r7, #28
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	40012c00 	.word	0x40012c00
 8006620:	40014000 	.word	0x40014000
 8006624:	40014400 	.word	0x40014400
 8006628:	40014800 	.word	0x40014800

0800662c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800662c:	b480      	push	{r7}
 800662e:	b087      	sub	sp, #28
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800665a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800665e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006666:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	021b      	lsls	r3, r3, #8
 800666e:	68fa      	ldr	r2, [r7, #12]
 8006670:	4313      	orrs	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800667a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	031b      	lsls	r3, r3, #12
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	4313      	orrs	r3, r2
 8006686:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a16      	ldr	r2, [pc, #88]	@ (80066e4 <TIM_OC4_SetConfig+0xb8>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d00b      	beq.n	80066a8 <TIM_OC4_SetConfig+0x7c>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a15      	ldr	r2, [pc, #84]	@ (80066e8 <TIM_OC4_SetConfig+0xbc>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d007      	beq.n	80066a8 <TIM_OC4_SetConfig+0x7c>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a14      	ldr	r2, [pc, #80]	@ (80066ec <TIM_OC4_SetConfig+0xc0>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d003      	beq.n	80066a8 <TIM_OC4_SetConfig+0x7c>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a13      	ldr	r2, [pc, #76]	@ (80066f0 <TIM_OC4_SetConfig+0xc4>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d109      	bne.n	80066bc <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	695b      	ldr	r3, [r3, #20]
 80066b4:	019b      	lsls	r3, r3, #6
 80066b6:	697a      	ldr	r2, [r7, #20]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	697a      	ldr	r2, [r7, #20]
 80066c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	693a      	ldr	r2, [r7, #16]
 80066d4:	621a      	str	r2, [r3, #32]
}
 80066d6:	bf00      	nop
 80066d8:	371c      	adds	r7, #28
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
 80066e2:	bf00      	nop
 80066e4:	40012c00 	.word	0x40012c00
 80066e8:	40014000 	.word	0x40014000
 80066ec:	40014400 	.word	0x40014400
 80066f0:	40014800 	.word	0x40014800

080066f4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b087      	sub	sp, #28
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6a1b      	ldr	r3, [r3, #32]
 8006702:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a1b      	ldr	r3, [r3, #32]
 8006708:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800671a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006726:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	4313      	orrs	r3, r2
 8006730:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006738:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	041b      	lsls	r3, r3, #16
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	4313      	orrs	r3, r2
 8006744:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	4a15      	ldr	r2, [pc, #84]	@ (80067a0 <TIM_OC5_SetConfig+0xac>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d00b      	beq.n	8006766 <TIM_OC5_SetConfig+0x72>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4a14      	ldr	r2, [pc, #80]	@ (80067a4 <TIM_OC5_SetConfig+0xb0>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d007      	beq.n	8006766 <TIM_OC5_SetConfig+0x72>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a13      	ldr	r2, [pc, #76]	@ (80067a8 <TIM_OC5_SetConfig+0xb4>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d003      	beq.n	8006766 <TIM_OC5_SetConfig+0x72>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a12      	ldr	r2, [pc, #72]	@ (80067ac <TIM_OC5_SetConfig+0xb8>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d109      	bne.n	800677a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800676c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	695b      	ldr	r3, [r3, #20]
 8006772:	021b      	lsls	r3, r3, #8
 8006774:	697a      	ldr	r2, [r7, #20]
 8006776:	4313      	orrs	r3, r2
 8006778:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	697a      	ldr	r2, [r7, #20]
 800677e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	685a      	ldr	r2, [r3, #4]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	621a      	str	r2, [r3, #32]
}
 8006794:	bf00      	nop
 8006796:	371c      	adds	r7, #28
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr
 80067a0:	40012c00 	.word	0x40012c00
 80067a4:	40014000 	.word	0x40014000
 80067a8:	40014400 	.word	0x40014400
 80067ac:	40014800 	.word	0x40014800

080067b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b087      	sub	sp, #28
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6a1b      	ldr	r3, [r3, #32]
 80067c4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	021b      	lsls	r3, r3, #8
 80067ea:	68fa      	ldr	r2, [r7, #12]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80067f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	051b      	lsls	r3, r3, #20
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	4313      	orrs	r3, r2
 8006802:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a16      	ldr	r2, [pc, #88]	@ (8006860 <TIM_OC6_SetConfig+0xb0>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d00b      	beq.n	8006824 <TIM_OC6_SetConfig+0x74>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a15      	ldr	r2, [pc, #84]	@ (8006864 <TIM_OC6_SetConfig+0xb4>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d007      	beq.n	8006824 <TIM_OC6_SetConfig+0x74>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a14      	ldr	r2, [pc, #80]	@ (8006868 <TIM_OC6_SetConfig+0xb8>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d003      	beq.n	8006824 <TIM_OC6_SetConfig+0x74>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a13      	ldr	r2, [pc, #76]	@ (800686c <TIM_OC6_SetConfig+0xbc>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d109      	bne.n	8006838 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800682a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	029b      	lsls	r3, r3, #10
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	4313      	orrs	r3, r2
 8006836:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	693a      	ldr	r2, [r7, #16]
 8006850:	621a      	str	r2, [r3, #32]
}
 8006852:	bf00      	nop
 8006854:	371c      	adds	r7, #28
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	40012c00 	.word	0x40012c00
 8006864:	40014000 	.word	0x40014000
 8006868:	40014400 	.word	0x40014400
 800686c:	40014800 	.word	0x40014800

08006870 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006870:	b480      	push	{r7}
 8006872:	b087      	sub	sp, #28
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	f023 0201 	bic.w	r2, r3, #1
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800689a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	011b      	lsls	r3, r3, #4
 80068a0:	693a      	ldr	r2, [r7, #16]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	f023 030a 	bic.w	r3, r3, #10
 80068ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	693a      	ldr	r2, [r7, #16]
 80068ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	697a      	ldr	r2, [r7, #20]
 80068c0:	621a      	str	r2, [r3, #32]
}
 80068c2:	bf00      	nop
 80068c4:	371c      	adds	r7, #28
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr

080068ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068ce:	b480      	push	{r7}
 80068d0:	b087      	sub	sp, #28
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	60f8      	str	r0, [r7, #12]
 80068d6:	60b9      	str	r1, [r7, #8]
 80068d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6a1b      	ldr	r3, [r3, #32]
 80068e4:	f023 0210 	bic.w	r2, r3, #16
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	031b      	lsls	r3, r3, #12
 80068fe:	693a      	ldr	r2, [r7, #16]
 8006900:	4313      	orrs	r3, r2
 8006902:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800690a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	011b      	lsls	r3, r3, #4
 8006910:	697a      	ldr	r2, [r7, #20]
 8006912:	4313      	orrs	r3, r2
 8006914:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	693a      	ldr	r2, [r7, #16]
 800691a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	697a      	ldr	r2, [r7, #20]
 8006920:	621a      	str	r2, [r3, #32]
}
 8006922:	bf00      	nop
 8006924:	371c      	adds	r7, #28
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr

0800692e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800692e:	b480      	push	{r7}
 8006930:	b085      	sub	sp, #20
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
 8006936:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006944:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006946:	683a      	ldr	r2, [r7, #0]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	4313      	orrs	r3, r2
 800694c:	f043 0307 	orr.w	r3, r3, #7
 8006950:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	609a      	str	r2, [r3, #8]
}
 8006958:	bf00      	nop
 800695a:	3714      	adds	r7, #20
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006964:	b480      	push	{r7}
 8006966:	b087      	sub	sp, #28
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
 8006970:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800697e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	021a      	lsls	r2, r3, #8
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	431a      	orrs	r2, r3
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	4313      	orrs	r3, r2
 800698c:	697a      	ldr	r2, [r7, #20]
 800698e:	4313      	orrs	r3, r2
 8006990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	697a      	ldr	r2, [r7, #20]
 8006996:	609a      	str	r2, [r3, #8]
}
 8006998:	bf00      	nop
 800699a:	371c      	adds	r7, #28
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f003 031f 	and.w	r3, r3, #31
 80069b6:	2201      	movs	r2, #1
 80069b8:	fa02 f303 	lsl.w	r3, r2, r3
 80069bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6a1a      	ldr	r2, [r3, #32]
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	43db      	mvns	r3, r3
 80069c6:	401a      	ands	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6a1a      	ldr	r2, [r3, #32]
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	f003 031f 	and.w	r3, r3, #31
 80069d6:	6879      	ldr	r1, [r7, #4]
 80069d8:	fa01 f303 	lsl.w	r3, r1, r3
 80069dc:	431a      	orrs	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	621a      	str	r2, [r3, #32]
}
 80069e2:	bf00      	nop
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
	...

080069f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b085      	sub	sp, #20
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d101      	bne.n	8006a08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a04:	2302      	movs	r3, #2
 8006a06:	e054      	b.n	8006ab2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2202      	movs	r2, #2
 8006a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a24      	ldr	r2, [pc, #144]	@ (8006ac0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d108      	bne.n	8006a44 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006a38:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	68fa      	ldr	r2, [r7, #12]
 8006a5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a17      	ldr	r2, [pc, #92]	@ (8006ac0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d00e      	beq.n	8006a86 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a70:	d009      	beq.n	8006a86 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a13      	ldr	r2, [pc, #76]	@ (8006ac4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d004      	beq.n	8006a86 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a11      	ldr	r2, [pc, #68]	@ (8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d10c      	bne.n	8006aa0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68ba      	ldr	r2, [r7, #8]
 8006a9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3714      	adds	r7, #20
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	40012c00 	.word	0x40012c00
 8006ac4:	40000400 	.word	0x40000400
 8006ac8:	40014000 	.word	0x40014000

08006acc <memset>:
 8006acc:	4402      	add	r2, r0
 8006ace:	4603      	mov	r3, r0
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d100      	bne.n	8006ad6 <memset+0xa>
 8006ad4:	4770      	bx	lr
 8006ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8006ada:	e7f9      	b.n	8006ad0 <memset+0x4>

08006adc <__libc_init_array>:
 8006adc:	b570      	push	{r4, r5, r6, lr}
 8006ade:	4d0d      	ldr	r5, [pc, #52]	@ (8006b14 <__libc_init_array+0x38>)
 8006ae0:	4c0d      	ldr	r4, [pc, #52]	@ (8006b18 <__libc_init_array+0x3c>)
 8006ae2:	1b64      	subs	r4, r4, r5
 8006ae4:	10a4      	asrs	r4, r4, #2
 8006ae6:	2600      	movs	r6, #0
 8006ae8:	42a6      	cmp	r6, r4
 8006aea:	d109      	bne.n	8006b00 <__libc_init_array+0x24>
 8006aec:	4d0b      	ldr	r5, [pc, #44]	@ (8006b1c <__libc_init_array+0x40>)
 8006aee:	4c0c      	ldr	r4, [pc, #48]	@ (8006b20 <__libc_init_array+0x44>)
 8006af0:	f000 f818 	bl	8006b24 <_init>
 8006af4:	1b64      	subs	r4, r4, r5
 8006af6:	10a4      	asrs	r4, r4, #2
 8006af8:	2600      	movs	r6, #0
 8006afa:	42a6      	cmp	r6, r4
 8006afc:	d105      	bne.n	8006b0a <__libc_init_array+0x2e>
 8006afe:	bd70      	pop	{r4, r5, r6, pc}
 8006b00:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b04:	4798      	blx	r3
 8006b06:	3601      	adds	r6, #1
 8006b08:	e7ee      	b.n	8006ae8 <__libc_init_array+0xc>
 8006b0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b0e:	4798      	blx	r3
 8006b10:	3601      	adds	r6, #1
 8006b12:	e7f2      	b.n	8006afa <__libc_init_array+0x1e>
 8006b14:	08006b6c 	.word	0x08006b6c
 8006b18:	08006b6c 	.word	0x08006b6c
 8006b1c:	08006b6c 	.word	0x08006b6c
 8006b20:	08006b70 	.word	0x08006b70

08006b24 <_init>:
 8006b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b26:	bf00      	nop
 8006b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b2a:	bc08      	pop	{r3}
 8006b2c:	469e      	mov	lr, r3
 8006b2e:	4770      	bx	lr

08006b30 <_fini>:
 8006b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b32:	bf00      	nop
 8006b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b36:	bc08      	pop	{r3}
 8006b38:	469e      	mov	lr, r3
 8006b3a:	4770      	bx	lr
