# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Build 145 04/22/2015 SJ Full Version
# Date created = 21:06:05  November 19, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		sim_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Arria V"
set_global_assignment -name DEVICE 5AGXFB3H4F35C5
set_global_assignment -name TOP_LEVEL_ENTITY sim
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:06:05  NOVEMBER 19, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE true_ram_sclk.v
set_global_assignment -name VHDL_FILE data_split.vhd
set_global_assignment -name VHDL_FILE mem_read_control_v2.vhd
set_global_assignment -name VERILOG_FILE pulse_generator_falledge.v
set_global_assignment -name VERILOG_FILE pulse_generator.v
set_global_assignment -name SOURCE_FILE mem_read_control.vhd.bak
set_global_assignment -name VHDL_FILE mem_read_control.vhd
set_global_assignment -name BSF_FILE mem_read_control.bsf
set_global_assignment -name SOURCE_FILE ram_L1A.cmp
set_global_assignment -name SOURCE_FILE ram_es.cmp
set_global_assignment -name QIP_FILE ram_L1A.qip
set_global_assignment -name QIP_FILE ram_es.qip
set_global_assignment -name BDF_FILE ADC_manager.bdf
set_global_assignment -name VERILOG_FILE tx_manager.v
set_global_assignment -name VERILOG_FILE special_dram_sclk.v
set_global_assignment -name VERILOG_FILE rx_manager.v
set_global_assignment -name VERILOG_FILE mem_write_control_v4.v
set_global_assignment -name VERILOG_FILE LIVE_cnt.v
set_global_assignment -name VERILOG_FILE L1A_checker_part3.v
set_global_assignment -name VERILOG_FILE L1A_checker_part2.v
set_global_assignment -name VERILOG_FILE L1A_checker_part1.v
set_global_assignment -name VHDL_FILE ram_L1A.vhd
set_global_assignment -name VHDL_FILE ram_es.vhd
set_global_assignment -name VHDL_FILE data_packer.vhd
set_global_assignment -name BDF_FILE sim.bdf
set_global_assignment -name VHDL_FILE data_packer_v2.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE sim.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE sim_start_read_pulse.vwf
set_global_assignment -name QIP_FILE const_25000.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE ADC_manager.vwf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top