#ifndef _PR_H_
#define _PR_H_

#include <hthread.h>
#include "config.h"

#ifdef PR

#define MB_0_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X00000 
#define MB_0_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X00004 
#define MB_1_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X00400 
#define MB_1_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X00404 
#define MB_2_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X00800 
#define MB_2_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X00804 
#define MB_3_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X00C00 
#define MB_3_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X00C04 
#define MB_4_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X01000 
#define MB_4_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X01004 
#define MB_5_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X01400 
#define MB_5_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X01404 
#define MB_6_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X01800 
#define MB_6_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X01804 
#define MB_7_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X01C00 
#define MB_7_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X01C04 
#define MB_8_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X02000 
#define MB_8_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X02004 
#define MB_9_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X02400 
#define MB_9_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X02404 
#define MB_10_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X02800 
#define MB_10_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X02804 
#define MB_11_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X02C00 
#define MB_11_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X02C04 
#define MB_12_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X03000 
#define MB_12_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X03004 
#define MB_13_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X03400 
#define MB_13_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X03404 
#define MB_14_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X03800 
#define MB_14_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X03804 
#define MB_15_STATUS        XPAR_PERIPHERALS_PRC_0_BASEADDR+0X03C00 
#define MB_15_SW_TRIGGER    XPAR_PERIPHERALS_PRC_0_BASEADDR+0X03C04 



Huint SW_triggers[] = {
   MB_0_SW_TRIGGER, 
   MB_1_SW_TRIGGER, 
   MB_2_SW_TRIGGER, 
   MB_3_SW_TRIGGER, 
   MB_4_SW_TRIGGER, 
   MB_5_SW_TRIGGER, 
   MB_6_SW_TRIGGER, 
   MB_7_SW_TRIGGER, 
   MB_8_SW_TRIGGER, 
   MB_9_SW_TRIGGER, 
   MB_10_SW_TRIGGER, 
   MB_11_SW_TRIGGER, 
   MB_12_SW_TRIGGER, 
   MB_13_SW_TRIGGER, 
   MB_14_SW_TRIGGER, 
   MB_15_SW_TRIGGER
};

Huint MB_status[] = {
   MB_0_STATUS,
   MB_1_STATUS,
   MB_2_STATUS,
   MB_3_STATUS,
   MB_4_STATUS,
   MB_5_STATUS,
   MB_6_STATUS,
   MB_7_STATUS,
   MB_8_STATUS,
   MB_9_STATUS,
   MB_10_STATUS,
   MB_11_STATUS,
   MB_12_STATUS,
   MB_13_STATUS,
   MB_14_STATUS,
   MB_15_STATUS
};

#if 0
Huint MB_control[] = {
   MB_0_CONTROL,
   MB_1_CONTROL,
   MB_2_CONTROL,
   MB_3_CONTROL,
   MB_4_CONTROL,
   MB_5_CONTROL,
   MB_6_CONTROL,
   MB_7_CONTROL,
   MB_8_CONTROL,
   MB_9_CONTROL,
   MB_10_CONTROL,
   MB_11_CONTROL,
   MB_12_CONTROL,
   MB_13_CONTROL,
   MB_14_CONTROL,
   MB_15_CONTROL
};

Huint MB_BankSelect[16][5][2] = {
   {{MB_0_BS_ADDRESS0, MB_0_BS_SIZE0},{MB_0_BS_ADDRESS1, MB_0_BS_SIZE1},{MB_0_BS_ADDRESS2, MB_0_BS_SIZE2},{MB_0_BS_ADDRESS3, MB_0_BS_SIZE3},{MB_0_BS_ADDRESS4, MB_0_BS_SIZE4},
   {{MB_1_BS_ADDRESS0, MB_1_BS_SIZE0},{MB_1_BS_ADDRESS1, MB_1_BS_SIZE1},{MB_1_BS_ADDRESS2, MB_1_BS_SIZE2},{MB_1_BS_ADDRESS3, MB_1_BS_SIZE3},{MB_1_BS_ADDRESS4, MB_1_BS_SIZE4},
   {{MB_2_BS_ADDRESS0, MB_2_BS_SIZE0},{MB_2_BS_ADDRESS1, MB_2_BS_SIZE1},{MB_2_BS_ADDRESS2, MB_2_BS_SIZE2},{MB_2_BS_ADDRESS3, MB_2_BS_SIZE3},{MB_2_BS_ADDRESS4, MB_2_BS_SIZE4},
   {{MB_3_BS_ADDRESS0, MB_3_BS_SIZE0},{MB_3_BS_ADDRESS1, MB_3_BS_SIZE1},{MB_3_BS_ADDRESS2, MB_3_BS_SIZE2},{MB_3_BS_ADDRESS3, MB_3_BS_SIZE3},{MB_3_BS_ADDRESS4, MB_3_BS_SIZE4},
   {{MB_4_BS_ADDRESS0, MB_4_BS_SIZE0},{MB_4_BS_ADDRESS1, MB_4_BS_SIZE1},{MB_4_BS_ADDRESS2, MB_4_BS_SIZE2},{MB_4_BS_ADDRESS3, MB_4_BS_SIZE3},{MB_4_BS_ADDRESS4, MB_4_BS_SIZE4},
   {{MB_5_BS_ADDRESS0, MB_5_BS_SIZE0},{MB_5_BS_ADDRESS1, MB_5_BS_SIZE1},{MB_5_BS_ADDRESS2, MB_5_BS_SIZE2},{MB_5_BS_ADDRESS3, MB_5_BS_SIZE3},{MB_5_BS_ADDRESS4, MB_5_BS_SIZE4},
   {{MB_6_BS_ADDRESS0, MB_6_BS_SIZE0},{MB_6_BS_ADDRESS1, MB_6_BS_SIZE1},{MB_6_BS_ADDRESS2, MB_6_BS_SIZE2},{MB_6_BS_ADDRESS3, MB_6_BS_SIZE3},{MB_6_BS_ADDRESS4, MB_6_BS_SIZE4},
   {{MB_7_BS_ADDRESS0, MB_7_BS_SIZE0},{MB_7_BS_ADDRESS1, MB_7_BS_SIZE1},{MB_7_BS_ADDRESS2, MB_7_BS_SIZE2},{MB_7_BS_ADDRESS3, MB_7_BS_SIZE3},{MB_7_BS_ADDRESS4, MB_7_BS_SIZE4},
   {{MB_8_BS_ADDRESS0, MB_8_BS_SIZE0},{MB_8_BS_ADDRESS1, MB_8_BS_SIZE1},{MB_8_BS_ADDRESS2, MB_8_BS_SIZE2},{MB_8_BS_ADDRESS3, MB_8_BS_SIZE3},{MB_8_BS_ADDRESS4, MB_8_BS_SIZE4},
   {{MB_9_BS_ADDRESS0, MB_9_BS_SIZE0},{MB_9_BS_ADDRESS1, MB_9_BS_SIZE1},{MB_9_BS_ADDRESS2, MB_9_BS_SIZE2},{MB_9_BS_ADDRESS3, MB_9_BS_SIZE3},{MB_9_BS_ADDRESS4, MB_9_BS_SIZE4},
   {{MB_10_BS_ADDRESS0, MB_10_BS_SIZE0},{MB_10_BS_ADDRESS1, MB_10_BS_SIZE1},{MB_10_BS_ADDRESS2, MB_10_BS_SIZE2},{MB_10_BS_ADDRESS3, MB_10_BS_SIZE3},{MB_10_BS_ADDRESS4, MB_10_BS_SIZE4},
   {{MB_11_BS_ADDRESS0, MB_11_BS_SIZE0},{MB_11_BS_ADDRESS1, MB_11_BS_SIZE1},{MB_11_BS_ADDRESS2, MB_11_BS_SIZE2},{MB_11_BS_ADDRESS3, MB_11_BS_SIZE3},{MB_11_BS_ADDRESS4, MB_11_BS_SIZE4},
   {{MB_12_BS_ADDRESS0, MB_12_BS_SIZE0},{MB_12_BS_ADDRESS1, MB_12_BS_SIZE1},{MB_12_BS_ADDRESS2, MB_12_BS_SIZE2},{MB_12_BS_ADDRESS3, MB_12_BS_SIZE3},{MB_12_BS_ADDRESS4, MB_12_BS_SIZE4},
   {{MB_13_BS_ADDRESS0, MB_13_BS_SIZE0},{MB_13_BS_ADDRESS1, MB_13_BS_SIZE1},{MB_13_BS_ADDRESS2, MB_13_BS_SIZE2},{MB_13_BS_ADDRESS3, MB_13_BS_SIZE3},{MB_13_BS_ADDRESS4, MB_13_BS_SIZE4},
   {{MB_14_BS_ADDRESS0, MB_14_BS_SIZE0},{MB_14_BS_ADDRESS1, MB_14_BS_SIZE1},{MB_14_BS_ADDRESS2, MB_14_BS_SIZE2},{MB_14_BS_ADDRESS3, MB_14_BS_SIZE3},{MB_14_BS_ADDRESS4, MB_14_BS_SIZE4},
   {{MB_15_BS_ADDRESS0, MB_15_BS_SIZE0},{MB_15_BS_ADDRESS1, MB_15_BS_SIZE1},{MB_15_BS_ADDRESS2, MB_15_BS_SIZE2},{MB_15_BS_ADDRESS3, MB_15_BS_SIZE3},{MB_15_BS_ADDRESS4, MB_15_BS_SIZE4},
};
#endif

extern Hint perform_PR(Huint mb, Huint accelerator_type);

#endif
#endif
