four-way set-associative memory
two-level cmos cache memory
cache memory	architecture
wordline/bitline-oriented tag-compare
sense	wordline/bitline amplifiers
tag-sense amplifiers
eight-transistor tag	cell
ten-transistor memory cell
shrunk logic swing memory cell
ground/floating data sense amplifier
high-speed operation
low-voltage	vlsi system applications
low-power vlsi system applications
0.8 v
128 kbit
50 mhz
0.77 mw
1.8 v
0.18 micron
11.6 ns
20.5 ns