#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Connection Block cby_0__1_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Mon Sep 30 17:03:23 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time ns

set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[0] -to fpga_top/cby_0__1_/chany_bottom_out[0] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[0] -to fpga_top/cby_0__1_/chany_top_out[0] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[1] -to fpga_top/cby_0__1_/chany_bottom_out[1] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[1] -to fpga_top/cby_0__1_/chany_top_out[1] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[2] -to fpga_top/cby_0__1_/chany_bottom_out[2] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[2] -to fpga_top/cby_0__1_/chany_top_out[2] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[3] -to fpga_top/cby_0__1_/chany_bottom_out[3] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[3] -to fpga_top/cby_0__1_/chany_top_out[3] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[4] -to fpga_top/cby_0__1_/chany_bottom_out[4] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[4] -to fpga_top/cby_0__1_/chany_top_out[4] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[5] -to fpga_top/cby_0__1_/chany_bottom_out[5] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[5] -to fpga_top/cby_0__1_/chany_top_out[5] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[6] -to fpga_top/cby_0__1_/chany_bottom_out[6] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[6] -to fpga_top/cby_0__1_/chany_top_out[6] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[7] -to fpga_top/cby_0__1_/chany_bottom_out[7] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[7] -to fpga_top/cby_0__1_/chany_top_out[7] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[8] -to fpga_top/cby_0__1_/chany_bottom_out[8] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[8] -to fpga_top/cby_0__1_/chany_top_out[8] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[9] -to fpga_top/cby_0__1_/chany_bottom_out[9] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[9] -to fpga_top/cby_0__1_/chany_top_out[9] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[10] -to fpga_top/cby_0__1_/chany_bottom_out[10] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[10] -to fpga_top/cby_0__1_/chany_top_out[10] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[11] -to fpga_top/cby_0__1_/chany_bottom_out[11] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[11] -to fpga_top/cby_0__1_/chany_top_out[11] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[12] -to fpga_top/cby_0__1_/chany_bottom_out[12] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[12] -to fpga_top/cby_0__1_/chany_top_out[12] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[13] -to fpga_top/cby_0__1_/chany_bottom_out[13] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[13] -to fpga_top/cby_0__1_/chany_top_out[13] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[14] -to fpga_top/cby_0__1_/chany_bottom_out[14] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[14] -to fpga_top/cby_0__1_/chany_top_out[14] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[15] -to fpga_top/cby_0__1_/chany_bottom_out[15] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[15] -to fpga_top/cby_0__1_/chany_top_out[15] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[16] -to fpga_top/cby_0__1_/chany_bottom_out[16] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[16] -to fpga_top/cby_0__1_/chany_top_out[16] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[17] -to fpga_top/cby_0__1_/chany_bottom_out[17] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[17] -to fpga_top/cby_0__1_/chany_top_out[17] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[18] -to fpga_top/cby_0__1_/chany_bottom_out[18] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[18] -to fpga_top/cby_0__1_/chany_top_out[18] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[19] -to fpga_top/cby_0__1_/chany_bottom_out[19] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[19] -to fpga_top/cby_0__1_/chany_top_out[19] 0.002272500191
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[0] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[0] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[6] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[6] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[12] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[12] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[18] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[18] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[1] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[1] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[7] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[7] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[13] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[13] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[19] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[19] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[0] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[0] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[2] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[2] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[8] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[8] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[14] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[14] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[1] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[1] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[3] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[3] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[9] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[9] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[15] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[15] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[2] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[2] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[4] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[4] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[10] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[10] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[16] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[16] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[3] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[3] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[5] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[5] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[11] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[11] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[17] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[17] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[4] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[4] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[6] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[6] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[12] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[12] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[18] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[18] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[5] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[5] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[7] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[7] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[13] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[13] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[19] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[19] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[0] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[0] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[6] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[6] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[8] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[8] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[14] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[14] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[1] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[1] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[7] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[7] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[9] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[9] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[15] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[15] -to fpga_top/cby_0__1_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[2] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[2] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[8] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[8] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[10] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[10] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[16] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[16] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[3] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[3] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[9] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[9] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[11] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[11] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[17] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[17] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[4] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[4] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[10] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[10] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[12] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[12] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[18] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[18] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[5] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[5] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[11] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[11] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[13] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[13] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[19] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[19] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[0] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[0] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[6] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[6] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[12] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[12] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[14] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[14] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[1] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[1] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[7] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[7] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[13] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[13] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[15] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[15] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[2] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[2] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[8] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[8] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[14] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[14] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[16] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[16] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[3] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[3] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[9] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[9] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[15] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[15] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_bottom_in[17] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0] 0.07247000188
set_max_delay -from fpga_top/cby_0__1_/chany_top_in[17] -to fpga_top/cby_0__1_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0] 0.07247000188
