<!doctype html>
<html>
<head>
<title>PMOVSCLR (SMMU500) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___smmu500.html")>SMMU500 Module</a> &gt; PMOVSCLR (SMMU500) Register</p><h1>PMOVSCLR (SMMU500) Register</h1>
<h2>PMOVSCLR (SMMU500) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PMOVSCLR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000003C80</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD803C80 (SMMU_GPV)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">wo<span class="tooltiptext">Write-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Performance Monitor Overflow Status Clear registers are used to clear the overflow status of the event registers.</td></tr>
</table>
<p></p>
<h2>PMOVSCLR (SMMU500) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>P23</td><td class="center">23</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P22</td><td class="center">22</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P21</td><td class="center">21</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P20</td><td class="center">20</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P19</td><td class="center">19</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P18</td><td class="center">18</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P17</td><td class="center">17</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P16</td><td class="center">16</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P15</td><td class="center">15</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P14</td><td class="center">14</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P13</td><td class="center">13</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P12</td><td class="center">12</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P11</td><td class="center">11</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P10</td><td class="center">10</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P9</td><td class="center"> 9</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P8</td><td class="center"> 8</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P7</td><td class="center"> 7</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P6</td><td class="center"> 6</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P5</td><td class="center"> 5</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P4</td><td class="center"> 4</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P3</td><td class="center"> 3</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P2</td><td class="center"> 2</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P1</td><td class="center"> 1</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>P0</td><td class="center"> 0</td><td class="tooltip">wo<span class="tooltiptext">Write-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>