// Seed: 1261807478
module module_0 (
    input wand id_0
    , id_12,
    input uwire id_1,
    output supply1 id_2,
    output wor id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input wire id_10
);
  wire id_13, id_14, id_15;
  wire id_16;
  wire id_17, id_18;
  logic id_19;
  ;
endmodule
module module_0 #(
    parameter id_11 = 32'd39
) (
    input wor id_0,
    input tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    output uwire id_4,
    input wire id_5,
    output wire id_6,
    output uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 _id_11
    , id_20 = 1 == -1'b0,
    output tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    input supply0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    input wor id_18
);
  logic id_21;
  ;
  logic id_22;
  initial id_22 <= module_1;
  tri1 id_23 = 1, id_24 = id_8;
  assign id_17 = id_9 == -1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_12,
      id_6,
      id_1,
      id_12,
      id_14,
      id_18,
      id_10,
      id_9,
      id_15
  );
  assign id_7 = id_18;
  wire id_25[1 : id_11];
endmodule
