INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_work/sol2_work.hlsrun_csim_summary, at Mon Jul 29 15:19:17 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_work -config /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg -cmdlineconfig /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_work/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.1 (64-bit)
  **** SW Build 5090947 on Jun 13 2024
  **** IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
  **** SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
  **** Start of session at: Mon Jul 29 15:19:18 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'kesel' on host 'frank-ThinkPad-P14s-Gen-2a' (Linux_x86_64 version 6.5.0-45-generic) on Mon Jul 29 15:19:20 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2'
INFO: [HLS 200-2005] Using work_dir /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_work 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/fir.c' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/src/fir.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../src/fir_test.c' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/src/fir_test.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../src/out.gold.dat' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/src/out.gold.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fir' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7a35tcpg236-1' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=10%' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/Data/Design/hls/02_hls_seminar_demos_v24_1/demo01_ws/sol2/sol2_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [SIM 211-200] Compiling source code ../src/fir.c as hardware code with instrumentation
INFO: [SIM 211-200] Compiling source code ../src/fir_test.c as test bench code with instrumentation
INFO: [SIM 211-200] Compiling source code ../src/fir.c as test bench code with instrumentation
INFO: [SIM 211-200] Linking hardware code
INFO: [SIM 211-200] Transforming hardware bitcode
INFO: [SIM 211-200] Linking executable
INFO: [SIM 211-200] Determining source code dependencies
INFO: [SIM 211-200] Generating static call graph
INFO: [SIM 211-200] Analyzing Interfaces
INFO: [SIM 211-200] Running executable
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 4.74 seconds. Total CPU system time: 0.84 seconds. Total elapsed time: 6.47 seconds; peak allocated memory: 303.371 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 10s
