
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46691500                       # Number of ticks simulated
final_tick                                   46691500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134102                       # Simulator instruction rate (inst/s)
host_op_rate                                   141190                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39897232                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665892                       # Number of bytes of host memory used
host_seconds                                     1.17                       # Real time elapsed on the host
sim_insts                                      156933                       # Number of instructions simulated
sim_ops                                        165231                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 895                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         699056573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         478374008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          20560487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           6853496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           5482797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5482797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           4112097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6853496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1226775751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    699056573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     20560487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      5482797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      4112097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        729211955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        699056573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        478374008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         20560487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          6853496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          5482797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5482797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          4112097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6853496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1226775751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         895                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       895                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  57280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      46652000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   895                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    309.152542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.608760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.656024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           64     36.16%     36.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     23.73%     59.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     11.86%     71.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      5.08%     76.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.39%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      5.08%     85.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.26%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.13%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20     11.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          177                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9284750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                26066000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4475000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10374.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29124.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1226.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1226.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      707                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      52125.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   960120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   523875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5070000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26381880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               379500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               35858175                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            914.691027                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       479500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37436250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   173880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1014000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24295680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2202750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30323985                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            773.743757                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      8959750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34373750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9450                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7315                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1043                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                7325                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4154                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            56.709898                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    821                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 104                       # Number of system calls
system.cpu0.numCycles                           93384                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             20736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         62316                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9450                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4975                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        29414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2209                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7887                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  619                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             51256                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.387018                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.784490                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   39390     76.85%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     841      1.64%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1032      2.01%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     631      1.23%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     882      1.72%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     503      0.98%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     802      1.56%     86.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1960      3.82%     89.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5215     10.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               51256                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.101195                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.667309                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16793                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                23203                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     9710                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  751                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   799                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 886                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 64462                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1143                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   799                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17566                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2494                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8287                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     9639                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                12471                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 62176                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    88                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   100                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 11988                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              71473                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               297794                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           85556                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                52298                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   19175                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               130                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           131                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3510                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               10297                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7880                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              696                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             578                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     58427                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                265                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    52915                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               53                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        34711                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            76                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        51256                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.032367                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.894379                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34801     67.90%     67.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               4314      8.42%     76.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2590      5.05%     81.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               3433      6.70%     88.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2449      4.78%     92.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1283      2.50%     95.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                843      1.64%     96.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                491      0.96%     97.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1052      2.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          51256                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    122      9.15%      9.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   840     62.97%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   172     12.89%     85.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  200     14.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                32333     61.10%     61.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3664      6.92%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                9808     18.54%     86.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7107     13.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 52915                       # Type of FU issued
system.cpu0.iq.rate                          0.566639                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1334                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.025210                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            158411                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            72035                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        50666                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 62                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 54215                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             106                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2823                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1320                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   799                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1994                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  488                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              58699                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              239                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                10297                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7880                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               121                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  471                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           226                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          588                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 814                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                51859                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 9417                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1056                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       16374                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6097                       # Number of branches executed
system.cpu0.iew.exec_stores                      6957                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.555331                       # Inst execution rate
system.cpu0.iew.wb_sent                         50935                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        50694                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    31804                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    61512                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.542855                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.517037                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13317                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              738                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        49182                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.922797                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.988979                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        35696     72.58%     72.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4816      9.79%     82.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2269      4.61%     86.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          660      1.34%     88.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1325      2.69%     91.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1703      3.46%     94.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          612      1.24%     95.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          244      0.50%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1857      3.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        49182                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               39903                       # Number of instructions committed
system.cpu0.commit.committedOps                 45385                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         14034                       # Number of memory references committed
system.cpu0.commit.loads                         7474                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      5140                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    40760                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 296                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           27738     61.12%     61.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      7.95%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           7474     16.47%     85.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6560     14.45%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            45385                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1857                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      105766                       # The number of ROB reads
system.cpu0.rob.rob_writes                     119488                       # The number of ROB writes
system.cpu0.timesIdled                            404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      39903                       # Number of Instructions Simulated
system.cpu0.committedOps                        45385                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.340275                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.340275                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.427300                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.427300                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   69373                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  34845                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   181074                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   23504                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  17141                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               28                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          193.215904                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              12267                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.887399                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   193.215904                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.188687                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.188687                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.336914                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            31435                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           31435                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         8721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           8721                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3445                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        12166                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           12166                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        12171                       # number of overall hits
system.cpu0.dcache.overall_hits::total          12171                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          271                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2963                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2963                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3234                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3234                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3235                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3235                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     17014715                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     17014715                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    212720008                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    212720008                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    229734723                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    229734723                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    229734723                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    229734723                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         8992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6408                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6408                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        15400                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        15400                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        15406                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        15406                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.030138                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030138                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.462391                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.462391                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.210000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.210000                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.209983                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.209983                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 62784.926199                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62784.926199                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 71792.105299                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71792.105299                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 71037.329314                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71037.329314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 71015.370325                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71015.370325                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          694                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.571429                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu0.dcache.writebacks::total               12                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          105                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2716                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2716                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2821                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2821                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2821                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          247                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          247                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          414                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          414                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11035020                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11035020                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     18604738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     18604738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     29639758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29639758                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     29716008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29716008                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.018461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.018461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038546                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038546                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.026818                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026818                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.026873                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.026873                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 66476.024096                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66476.024096                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 75322.825911                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75322.825911                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 71766.968523                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71766.968523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 71777.797101                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71777.797101                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          242.216937                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               7094                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              600                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.823333                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   242.216937                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.473080                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.473080                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            16374                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           16374                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         7094                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           7094                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         7094                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            7094                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         7094                       # number of overall hits
system.cpu0.icache.overall_hits::total           7094                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          793                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          793                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          793                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           793                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          793                       # number of overall misses
system.cpu0.icache.overall_misses::total          793                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53816736                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53816736                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53816736                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53816736                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53816736                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53816736                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7887                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7887                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7887                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7887                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.100545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.100545                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.100545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.100545                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.100545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.100545                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67864.736444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67864.736444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67864.736444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67864.736444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67864.736444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67864.736444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          191                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          191                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          191                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          191                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          191                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          191                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          602                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42085514                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42085514                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42085514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42085514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42085514                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42085514                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.076328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.076328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.076328                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.076328                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.076328                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.076328                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69909.491694                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69909.491694                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69909.491694                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69909.491694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69909.491694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69909.491694                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   8148                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7671                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              203                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                7841                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4536                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            57.849764                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    194                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           14768                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         46841                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       8148                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4730                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         8275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    479                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     3146                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             12918                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.767998                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.803159                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    6157     47.66%     47.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     229      1.77%     49.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     100      0.77%     50.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     139      1.08%     51.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     184      1.42%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     139      1.08%     53.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     145      1.12%     54.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1072      8.30%     63.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4753     36.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               12918                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.551733                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.171790                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    3967                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2438                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     5853                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  449                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   210                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 200                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 46231                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  116                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   210                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4330                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    339                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1669                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     5913                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  456                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 45086                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   233                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                     6                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              70686                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               220121                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           65856                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                62979                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    7701                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                41                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            41                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2031                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                8536                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1025                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              422                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             159                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     43580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 84                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    42006                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued                9                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        11178                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        12918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.251742                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.968172                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3861     29.89%     29.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1427     11.05%     40.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                758      5.87%     46.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1907     14.76%     61.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                213      1.65%     63.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                350      2.71%     65.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1012      7.83%     73.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2452     18.98%     92.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                938      7.26%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          12918                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1801     63.98%     63.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   827     29.38%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   125      4.44%     97.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   62      2.20%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                29590     70.44%     70.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3076      7.32%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                8505     20.25%     98.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                835      1.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 42006                       # Type of FU issued
system.cpu1.iq.rate                          2.844393                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2815                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.067014                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             99754                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            47532                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        41234                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 44821                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          883                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          237                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   210                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    339                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              43667                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               58                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 8536                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1025                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            96                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 179                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                41697                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 8355                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              309                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        9185                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6874                       # Number of branches executed
system.cpu1.iew.exec_stores                       830                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.823470                       # Inst execution rate
system.cpu1.iew.wb_sent                         41350                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        41234                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    31364                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    54188                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.792118                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.578800                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3746                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              174                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        12368                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.218548                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.388586                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3957     31.99%     31.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2809     22.71%     54.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          482      3.90%     58.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          242      1.96%     60.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           67      0.54%     61.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          955      7.72%     68.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          112      0.91%     69.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          359      2.90%     72.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         3385     27.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        12368                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               38859                       # Number of instructions committed
system.cpu1.commit.committedOps                 39807                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          8441                       # Number of memory references committed
system.cpu1.commit.loads                         7653                       # Number of loads committed
system.cpu1.commit.membars                         37                       # Number of memory barriers committed
system.cpu1.commit.branches                      6651                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    33309                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  95                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           28291     71.07%     71.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075      7.72%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           7653     19.23%     98.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           788      1.98%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            39807                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 3385                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       52159                       # The number of ROB reads
system.cpu1.rob.rob_writes                      87777                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       78615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      38859                       # Number of Instructions Simulated
system.cpu1.committedOps                        39807                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.380041                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.380041                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.631297                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.631297                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   60761                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  25724                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   149130                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   39659                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   9536                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            9.800624                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               8883                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               82                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           108.329268                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     9.800624                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.009571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.009571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           82                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.080078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            18254                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           18254                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         8136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8136                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          738                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           738                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         8874                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            8874                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         8876                       # number of overall hits
system.cpu1.dcache.overall_hits::total           8876                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          146                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          146                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           38                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            7                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          184                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           184                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          188                       # number of overall misses
system.cpu1.dcache.overall_misses::total          188                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1510493                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1510493                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1632250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1632250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        48500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        48500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3142743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3142743                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3142743                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3142743                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         8282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8282                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          776                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          776                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         9058                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         9058                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         9064                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         9064                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.017629                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017629                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.048969                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.048969                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.020314                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020314                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020741                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020741                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 10345.842466                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 10345.842466                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 42953.947368                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42953.947368                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  6928.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  6928.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         3000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17080.125000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17080.125000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16716.718085                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16716.718085                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           72                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           92                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           92                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           74                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           92                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           95                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       503504                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       503504                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       545250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       545250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        38000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        38000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1048754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1048754                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1065254                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1065254                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008935                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008935                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.023196                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.023196                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.010157                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010157                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010481                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010481                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  6804.108108                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6804.108108                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 30291.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30291.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         5500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         1875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11399.500000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11399.500000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11213.200000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11213.200000                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.680285                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3079                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            57.018519                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.680285                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013047                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             6346                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            6346                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3079                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3079                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3079                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3079                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3079                       # number of overall hits
system.cpu1.icache.overall_hits::total           3079                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           67                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           67                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           67                       # number of overall misses
system.cpu1.icache.overall_misses::total           67                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2831219                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2831219                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2831219                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2831219                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2831219                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2831219                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3146                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3146                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3146                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3146                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3146                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3146                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.021297                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.021297                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.021297                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.021297                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.021297                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.021297                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst        42257                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        42257                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst        42257                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        42257                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst        42257                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        42257                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2197522                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2197522                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2197522                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2197522                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2197522                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2197522                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.017165                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.017165                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.017165                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.017165                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.017165                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.017165                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 40694.851852                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40694.851852                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 40694.851852                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40694.851852                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 40694.851852                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40694.851852                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   8323                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             7818                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              213                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4845                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   4611                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.170279                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    211                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           14246                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4334                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         47524                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       8323                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4822                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    495                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     3178                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             12676                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.907226                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.802552                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    5801     45.76%     45.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     231      1.82%     47.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      92      0.73%     48.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     155      1.22%     49.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     179      1.41%     50.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     141      1.11%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     157      1.24%     53.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1075      8.48%     61.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4845     38.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               12676                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.584234                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.335954                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    3929                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2109                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     5964                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  455                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   218                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 217                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   32                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 47144                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   218                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    4295                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    392                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1298                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     6026                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  446                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 45968                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                   232                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              71947                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               224303                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           66978                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                63921                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    8011                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2020                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                8666                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1129                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              433                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             139                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     44445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 72                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    42726                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               21                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4223                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        12069                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        12676                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.370622                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.961433                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3519     27.76%     27.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               1414     11.15%     38.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                752      5.93%     44.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1919     15.14%     59.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                204      1.61%     61.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                362      2.86%     64.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1064      8.39%     72.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2495     19.68%     92.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                947      7.47%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          12676                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1838     64.13%     64.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   838     29.24%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     93.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   122      4.26%     97.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   68      2.37%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                30142     70.55%     70.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3076      7.20%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.75% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                8599     20.13%     97.87% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                909      2.13%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 42726                       # Type of FU issued
system.cpu2.iq.rate                          2.999158                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2866                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.067079                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            101015                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            48751                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        41914                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 45592                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          951                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          357                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   218                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    392                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              44520                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 8666                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1129                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           100                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 189                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                42381                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 8447                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              345                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        9316                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    7043                       # Number of branches executed
system.cpu2.iew.exec_stores                       869                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.974940                       # Inst execution rate
system.cpu2.iew.wb_sent                         42019                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        41914                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    31859                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    55146                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.942159                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.577721                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4161                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             67                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              184                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        12065                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.339743                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.395225                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3567     29.56%     29.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2829     23.45%     53.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          485      4.02%     57.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          250      2.07%     59.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           65      0.54%     59.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          957      7.93%     67.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          114      0.94%     68.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          368      3.05%     71.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3430     28.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        12065                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               39354                       # Number of instructions committed
system.cpu2.commit.committedOps                 40294                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          8487                       # Number of memory references committed
system.cpu2.commit.loads                         7715                       # Number of loads committed
system.cpu2.commit.membars                         37                       # Number of memory barriers committed
system.cpu2.commit.branches                      6783                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    33664                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  95                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           28732     71.31%     71.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075      7.63%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.94% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           7715     19.15%     98.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           772      1.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            40294                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 3430                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       52739                       # The number of ROB reads
system.cpu2.rob.rob_writes                      89594                       # The number of ROB writes
system.cpu2.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       79137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      39354                       # Number of Instructions Simulated
system.cpu2.committedOps                        40294                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.361996                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.361996                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.762460                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.762460                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   61605                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  26019                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   151398                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   40440                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   9613                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            9.546867                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               8965                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               78                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           114.935897                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     9.546867                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.009323                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.009323                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.076172                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            18405                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           18405                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         8238                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           8238                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          726                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           726                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         8964                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            8964                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         8966                       # number of overall hits
system.cpu2.dcache.overall_hits::total           8966                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          140                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          140                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           40                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          180                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           180                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          184                       # number of overall misses
system.cpu2.dcache.overall_misses::total          184                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      1989238                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      1989238                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1722250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1722250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        12000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3711488                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3711488                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3711488                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3711488                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         8378                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         8378                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          766                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          766                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         9144                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         9144                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         9150                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         9150                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.016710                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016710                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.052219                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.052219                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.019685                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019685                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020109                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020109                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 14208.842857                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14208.842857                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 43056.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 43056.250000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 20619.377778                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 20619.377778                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 20171.130435                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 20171.130435                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           68                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           92                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           92                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           72                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           88                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           91                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       456260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       456260                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       481750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       481750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data       938010                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       938010                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data       954510                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       954510                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008594                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008594                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.020888                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020888                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.009624                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009624                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.009945                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009945                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  6336.944444                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6336.944444                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 30109.375000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30109.375000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 10659.204545                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10659.204545                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 10489.120879                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10489.120879                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.733469                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3108                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            56.509091                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.733469                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013151                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013151                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             6411                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            6411                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3108                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3108                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3108                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3108                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3108                       # number of overall hits
system.cpu2.icache.overall_hits::total           3108                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           70                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           70                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           70                       # number of overall misses
system.cpu2.icache.overall_misses::total           70                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2462460                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2462460                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2462460                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2462460                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2462460                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2462460                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3178                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3178                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3178                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3178                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.022026                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022026                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.022026                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022026                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.022026                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022026                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst        35178                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        35178                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst        35178                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        35178                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst        35178                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        35178                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      1891778                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1891778                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      1891778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1891778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      1891778                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1891778                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.017306                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.017306                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.017306                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.017306                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.017306                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.017306                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 34395.963636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34395.963636                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 34395.963636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34395.963636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 34395.963636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34395.963636                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   8163                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             7646                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              220                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4761                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   4538                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.316110                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    209                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           13906                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              4111                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         46930                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       8163                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4747                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    507                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     3196                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   77                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             12640                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.873734                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.799868                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    5839     46.19%     46.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     221      1.75%     47.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      87      0.69%     48.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     164      1.30%     49.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     182      1.44%     51.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     150      1.19%     52.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     154      1.22%     53.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1069      8.46%     62.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4774     37.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               12640                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.587013                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.374802                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    3863                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2208                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     5899                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  445                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   224                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 219                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 46579                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   224                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    4227                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    386                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1413                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     5953                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  436                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 45370                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   227                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              70749                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               221419                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           66192                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                62930                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    7819                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                36                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     1978                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                8559                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1137                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              403                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             129                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     43807                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    42191                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               17                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        11673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        12640                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.337896                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.962218                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3562     28.18%     28.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               1428     11.30%     39.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                739      5.85%     45.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1925     15.23%     60.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                202      1.60%     62.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                348      2.75%     64.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1039      8.22%     73.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2448     19.37%     92.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                949      7.51%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          12640                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1757     63.18%     63.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   839     30.17%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.35% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   118      4.24%     97.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   67      2.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                29676     70.34%     70.34% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3076      7.29%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                8513     20.18%     97.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                926      2.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 42191                       # Type of FU issued
system.cpu3.iq.rate                          3.034014                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2781                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.065915                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             99820                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            48028                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        41351                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 44972                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          922                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          369                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   224                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    387                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              43884                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 8559                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1137                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           102                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 196                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                41831                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 8363                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              360                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        9238                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    6908                       # Number of branches executed
system.cpu3.iew.exec_stores                       875                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.008126                       # Inst execution rate
system.cpu3.iew.wb_sent                         41466                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        41351                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    31448                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    54301                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.973609                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.579142                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4138                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             67                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              191                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        12028                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.304373                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.388371                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3606     29.98%     29.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2832     23.55%     53.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          477      3.97%     57.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          244      2.03%     59.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           61      0.51%     60.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          963      8.01%     68.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          114      0.95%     68.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          364      3.03%     72.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3367     27.99%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        12028                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               38817                       # Number of instructions committed
system.cpu3.commit.committedOps                 39745                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          8405                       # Number of memory references committed
system.cpu3.commit.loads                         7637                       # Number of loads committed
system.cpu3.commit.membars                         36                       # Number of memory barriers committed
system.cpu3.commit.branches                      6650                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    33246                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  94                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           28265     71.12%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075      7.74%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           7637     19.21%     98.07% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           768      1.93%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            39745                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 3367                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       52202                       # The number of ROB reads
system.cpu3.rob.rob_writes                      88380                       # The number of ROB writes
system.cpu3.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       79477                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      38817                       # Number of Instructions Simulated
system.cpu3.committedOps                        39745                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.358245                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.358245                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.791385                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.791385                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   60853                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  25794                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   149487                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   39612                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   9514                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            9.791205                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               8865                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           112.215190                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     9.791205                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.009562                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.009562                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.077148                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            18218                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           18218                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         8142                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           8142                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          721                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           721                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         8863                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            8863                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         8865                       # number of overall hits
system.cpu3.dcache.overall_hits::total           8865                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          144                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           40                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          184                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           184                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          188                       # number of overall misses
system.cpu3.dcache.overall_misses::total          188                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1661987                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1661987                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1429000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1429000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        12000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        41501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        41501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3090987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3090987                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3090987                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3090987                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         8286                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         8286                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          761                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          761                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         9047                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         9047                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         9053                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         9053                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.017379                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017379                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.052562                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.052562                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.020338                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020338                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.020767                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020767                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 11541.576389                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 11541.576389                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data        35725                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        35725                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 10375.250000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10375.250000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 16798.842391                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 16798.842391                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16441.420213                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 16441.420213                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           72                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           96                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           96                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           72                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           88                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           91                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       435261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       435261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       378250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       378250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data       813511                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total       813511                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data       830011                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total       830011                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008689                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008689                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.021025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.021025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.009727                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.009727                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.010052                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010052                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  6045.291667                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6045.291667                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 23640.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23640.625000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9249.750000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  9244.443182                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9244.443182                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data         9121                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total         9121                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.675284                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3124                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            56.800000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.675284                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.013038                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.013038                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             6447                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            6447                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3124                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3124                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3124                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3124                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3124                       # number of overall hits
system.cpu3.icache.overall_hits::total           3124                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total           72                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2199707                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2199707                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2199707                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2199707                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2199707                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2199707                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3196                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3196                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3196                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3196                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3196                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3196                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.022528                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022528                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.022528                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022528                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.022528                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022528                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 30551.486111                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 30551.486111                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 30551.486111                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 30551.486111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 30551.486111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 30551.486111                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1602029                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1602029                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1602029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1602029                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1602029                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1602029                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.017209                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.017209                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.017209                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.017209                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.017209                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.017209                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 29127.800000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 29127.800000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 29127.800000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 29127.800000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 29127.800000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 29127.800000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   382.806063                       # Cycle average of tags in use
system.l2.tags.total_refs                         244                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       655                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.372519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.177977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       300.074777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.465851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         2.020464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.061050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.456036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.411199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.138708                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.011682                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           655                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019989                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10850                       # Number of tag accesses
system.l2.tags.data_accesses                    10850                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  84                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     247                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               12                       # number of Writeback hits
system.l2.Writeback_hits::total                    12                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   84                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                      249                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  84                       # number of overall hits
system.l2.overall_hits::cpu0.data                  38                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  29                       # number of overall hits
system.l2.overall_hits::cpu1.data                  12                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu2.data                   9                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  35                       # number of overall hits
system.l2.overall_hits::cpu3.data                   9                       # number of overall hits
system.l2.overall_hits::total                     249                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               518                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               131                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   724                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  7                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 247                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                366                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::total                    971                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               518                       # number of overall misses
system.l2.overall_misses::cpu0.data               366                       # number of overall misses
system.l2.overall_misses::cpu1.inst                25                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                22                       # number of overall misses
system.l2.overall_misses::cpu2.data                 7                       # number of overall misses
system.l2.overall_misses::cpu3.inst                20                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::total                   971                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40597000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10723250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1827500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       159000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      1479750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       175750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1173000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       163750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56299000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     18088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       503750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       442750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       341250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19376250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     28811750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1827500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       662750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      1479750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       618500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       505000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         75675250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40597000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     28811750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1827500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       662750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      1479750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       618500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1173000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       505000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        75675250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             602                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 971                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           12                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                12                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               249                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              602                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              404                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               18                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1220                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             602                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             404                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              18                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1220                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.860465                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.784431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.462963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.400000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.363636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.745623                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.777778                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991968                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.860465                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.905941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.462963                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.363636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795902                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.860465                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.905941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.462963                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.363636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795902                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78372.586873                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 81856.870229                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        73100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        79500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 67261.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 58583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst        58650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 54583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77761.049724                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 76972.340426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 125937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 110687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 85312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78446.356275                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78372.586873                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 78720.628415                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        73100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 110458.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 67261.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 88357.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst        58650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 72142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77935.375901                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78372.586873                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 78720.628415                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        73100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 110458.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 67261.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 88357.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst        58650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 72142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77935.375901                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 75                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  75                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 75                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          511                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              649                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             7                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            247                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               896                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              896                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33814750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8193250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1018000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        59500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       226500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       217000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43592500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       124007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       124007                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     15160500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       452750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       391250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       291250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16295750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33814750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     23353750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1018000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       512250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       391250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       354750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59888250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33814750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     23353750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1018000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       512250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       391250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       354750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59888250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.848837                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.682635                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.277778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.071429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.072727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.054545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.668383                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991968                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.848837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.863861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.277778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.277778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.072727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.054545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.734426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.848837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.863861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.277778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.277778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.072727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.054545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.734426                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66173.679061                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 71870.614035                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 67866.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        59500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst        56625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 72333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67168.721109                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17715.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17715.285714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 64512.765957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 72812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65974.696356                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66173.679061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 66916.189112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 67866.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       102450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst        56625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 72333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        70950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66839.564732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66173.679061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 66916.189112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 67866.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       102450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst        56625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 72333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        70950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66839.564732                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 648                       # Transaction distribution
system.membus.trans_dist::ReadResp                647                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               247                       # Transaction distribution
system.membus.trans_dist::ReadExResp              247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               13                       # Total snoops (count)
system.membus.snoop_fanout::samples               917                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     917    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 917                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1103000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4750741                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1175                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1173                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        26624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  78720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             253                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1496    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1496                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             760000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            999486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            684238                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             86478                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            155246                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             89722                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            144490                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            87471                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           145990                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
