<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>aic79xx_reg.h source code [netbsd/sys/dev/microcode/aic7xxx/aic79xx_reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ahd_reg_parse_entry "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/microcode/aic7xxx/aic79xx_reg.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>dev</a>/<a href='..'>microcode</a>/<a href='./'>aic7xxx</a>/<a href='aic79xx_reg.h.html'>aic79xx_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * DO NOT EDIT - This file is automatically generated</i></td></tr>
<tr><th id="3">3</th><td><i> *		 from the following source files:</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Id: //depot/aic7xxx/aic7xxx/aic79xx.seq#96 $</i></td></tr>
<tr><th id="6">6</th><td><i> * Id: //depot/aic7xxx/aic7xxx/aic79xx.reg#70 $</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td><b>typedef</b> <em>int</em> (<dfn class="typedef" id="ahd_reg_print_t" title='ahd_reg_print_t' data-type='int (u_int, u_int *, u_int)' data-ref="ahd_reg_print_t" data-ref-filename="ahd_reg_print_t">ahd_reg_print_t</dfn>)(<a class="typedef" href="../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>, <a class="typedef" href="../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> *, <a class="typedef" href="../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>);</td></tr>
<tr><th id="9">9</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="ahd_reg_parse_entry" title='ahd_reg_parse_entry' data-ref="ahd_reg_parse_entry" data-ref-filename="ahd_reg_parse_entry"><a class="type" href="#ahd_reg_parse_entry" title='ahd_reg_parse_entry' data-ref="ahd_reg_parse_entry" data-ref-filename="ahd_reg_parse_entry">ahd_reg_parse_entry</a></dfn> {</td></tr>
<tr><th id="10">10</th><td>	<em>char</em>	*<dfn class="decl field" id="ahd_reg_parse_entry::name" title='ahd_reg_parse_entry::name' data-ref="ahd_reg_parse_entry::name" data-ref-filename="ahd_reg_parse_entry..name">name</dfn>;</td></tr>
<tr><th id="11">11</th><td>	<a class="typedef" href="../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	 <dfn class="decl field" id="ahd_reg_parse_entry::value" title='ahd_reg_parse_entry::value' data-ref="ahd_reg_parse_entry::value" data-ref-filename="ahd_reg_parse_entry..value">value</dfn>;</td></tr>
<tr><th id="12">12</th><td>	<a class="typedef" href="../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	 <dfn class="decl field" id="ahd_reg_parse_entry::mask" title='ahd_reg_parse_entry::mask' data-ref="ahd_reg_parse_entry::mask" data-ref-filename="ahd_reg_parse_entry..mask">mask</dfn>;</td></tr>
<tr><th id="13">13</th><td>} <dfn class="typedef" id="ahd_reg_parse_entry_t" title='ahd_reg_parse_entry_t' data-type='struct ahd_reg_parse_entry' data-ref="ahd_reg_parse_entry_t" data-ref-filename="ahd_reg_parse_entry_t">ahd_reg_parse_entry_t</dfn>;</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="16">16</th><td>ahd_reg_print_t ahd_mode_ptr_print;</td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="15">else</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/ahd_mode_ptr_print" data-ref="_M/ahd_mode_ptr_print">ahd_mode_ptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="19">19</th><td><u>    ahd_print_register(NULL, 0, "MODE_PTR", 0x00, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="23">23</th><td>ahd_reg_print_t ahd_intstat_print;</td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="22">else</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/ahd_intstat_print" data-ref="_M/ahd_intstat_print">ahd_intstat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="26">26</th><td><u>    ahd_print_register(NULL, 0, "INTSTAT", 0x01, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="22">endif</span></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="30">30</th><td>ahd_reg_print_t ahd_seqintcode_print;</td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="29">else</span></u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/ahd_seqintcode_print" data-ref="_M/ahd_seqintcode_print">ahd_seqintcode_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="33">33</th><td><u>    ahd_print_register(NULL, 0, "SEQINTCODE", 0x02, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#<span data-ppcond="36">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="37">37</th><td>ahd_reg_print_t ahd_clrint_print;</td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="36">else</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/ahd_clrint_print" data-ref="_M/ahd_clrint_print">ahd_clrint_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="40">40</th><td><u>    ahd_print_register(NULL, 0, "CLRINT", 0x03, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="36">endif</span></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="43">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="44">44</th><td>ahd_reg_print_t ahd_error_print;</td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="43">else</span></u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/ahd_error_print" data-ref="_M/ahd_error_print">ahd_error_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="47">47</th><td><u>    ahd_print_register(NULL, 0, "ERROR", 0x04, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="48">48</th><td><u>#<span data-ppcond="43">endif</span></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="50">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="51">51</th><td>ahd_reg_print_t ahd_clrerr_print;</td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="50">else</span></u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/ahd_clrerr_print" data-ref="_M/ahd_clrerr_print">ahd_clrerr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="54">54</th><td><u>    ahd_print_register(NULL, 0, "CLRERR", 0x04, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="50">endif</span></u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#<span data-ppcond="57">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="58">58</th><td>ahd_reg_print_t ahd_hcntrl_print;</td></tr>
<tr><th id="59">59</th><td><u>#<span data-ppcond="57">else</span></u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ahd_hcntrl_print" data-ref="_M/ahd_hcntrl_print">ahd_hcntrl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="61">61</th><td><u>    ahd_print_register(NULL, 0, "HCNTRL", 0x05, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="62">62</th><td><u>#<span data-ppcond="57">endif</span></u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#<span data-ppcond="64">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="65">65</th><td>ahd_reg_print_t ahd_hnscb_qoff_print;</td></tr>
<tr><th id="66">66</th><td><u>#<span data-ppcond="64">else</span></u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ahd_hnscb_qoff_print" data-ref="_M/ahd_hnscb_qoff_print">ahd_hnscb_qoff_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="68">68</th><td><u>    ahd_print_register(NULL, 0, "HNSCB_QOFF", 0x06, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="64">endif</span></u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#<span data-ppcond="71">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="72">72</th><td>ahd_reg_print_t ahd_hescb_qoff_print;</td></tr>
<tr><th id="73">73</th><td><u>#<span data-ppcond="71">else</span></u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ahd_hescb_qoff_print" data-ref="_M/ahd_hescb_qoff_print">ahd_hescb_qoff_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="75">75</th><td><u>    ahd_print_register(NULL, 0, "HESCB_QOFF", 0x08, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="76">76</th><td><u>#<span data-ppcond="71">endif</span></u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#<span data-ppcond="78">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="79">79</th><td>ahd_reg_print_t ahd_hs_mailbox_print;</td></tr>
<tr><th id="80">80</th><td><u>#<span data-ppcond="78">else</span></u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ahd_hs_mailbox_print" data-ref="_M/ahd_hs_mailbox_print">ahd_hs_mailbox_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="82">82</th><td><u>    ahd_print_register(NULL, 0, "HS_MAILBOX", 0x0b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="78">endif</span></u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="85">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="86">86</th><td>ahd_reg_print_t ahd_seqintstat_print;</td></tr>
<tr><th id="87">87</th><td><u>#<span data-ppcond="85">else</span></u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ahd_seqintstat_print" data-ref="_M/ahd_seqintstat_print">ahd_seqintstat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="89">89</th><td><u>    ahd_print_register(NULL, 0, "SEQINTSTAT", 0x0c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="90">90</th><td><u>#<span data-ppcond="85">endif</span></u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#<span data-ppcond="92">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="93">93</th><td>ahd_reg_print_t ahd_clrseqintstat_print;</td></tr>
<tr><th id="94">94</th><td><u>#<span data-ppcond="92">else</span></u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ahd_clrseqintstat_print" data-ref="_M/ahd_clrseqintstat_print">ahd_clrseqintstat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="96">96</th><td><u>    ahd_print_register(NULL, 0, "CLRSEQINTSTAT", 0x0c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="97">97</th><td><u>#<span data-ppcond="92">endif</span></u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#<span data-ppcond="99">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="100">100</th><td>ahd_reg_print_t ahd_swtimer_print;</td></tr>
<tr><th id="101">101</th><td><u>#<span data-ppcond="99">else</span></u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/ahd_swtimer_print" data-ref="_M/ahd_swtimer_print">ahd_swtimer_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="103">103</th><td><u>    ahd_print_register(NULL, 0, "SWTIMER", 0x0e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="104">104</th><td><u>#<span data-ppcond="99">endif</span></u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="106">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="107">107</th><td>ahd_reg_print_t ahd_snscb_qoff_print;</td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="106">else</span></u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/ahd_snscb_qoff_print" data-ref="_M/ahd_snscb_qoff_print">ahd_snscb_qoff_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="110">110</th><td><u>    ahd_print_register(NULL, 0, "SNSCB_QOFF", 0x10, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="111">111</th><td><u>#<span data-ppcond="106">endif</span></u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#<span data-ppcond="113">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="114">114</th><td>ahd_reg_print_t ahd_sescb_qoff_print;</td></tr>
<tr><th id="115">115</th><td><u>#<span data-ppcond="113">else</span></u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ahd_sescb_qoff_print" data-ref="_M/ahd_sescb_qoff_print">ahd_sescb_qoff_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="117">117</th><td><u>    ahd_print_register(NULL, 0, "SESCB_QOFF", 0x12, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="118">118</th><td><u>#<span data-ppcond="113">endif</span></u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#<span data-ppcond="120">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="121">121</th><td>ahd_reg_print_t ahd_sdscb_qoff_print;</td></tr>
<tr><th id="122">122</th><td><u>#<span data-ppcond="120">else</span></u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ahd_sdscb_qoff_print" data-ref="_M/ahd_sdscb_qoff_print">ahd_sdscb_qoff_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="124">124</th><td><u>    ahd_print_register(NULL, 0, "SDSCB_QOFF", 0x14, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="125">125</th><td><u>#<span data-ppcond="120">endif</span></u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#<span data-ppcond="127">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="128">128</th><td>ahd_reg_print_t ahd_qoff_ctlsta_print;</td></tr>
<tr><th id="129">129</th><td><u>#<span data-ppcond="127">else</span></u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ahd_qoff_ctlsta_print" data-ref="_M/ahd_qoff_ctlsta_print">ahd_qoff_ctlsta_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="131">131</th><td><u>    ahd_print_register(NULL, 0, "QOFF_CTLSTA", 0x16, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="132">132</th><td><u>#<span data-ppcond="127">endif</span></u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#<span data-ppcond="134">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="135">135</th><td>ahd_reg_print_t ahd_intctl_print;</td></tr>
<tr><th id="136">136</th><td><u>#<span data-ppcond="134">else</span></u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ahd_intctl_print" data-ref="_M/ahd_intctl_print">ahd_intctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="138">138</th><td><u>    ahd_print_register(NULL, 0, "INTCTL", 0x18, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="139">139</th><td><u>#<span data-ppcond="134">endif</span></u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#<span data-ppcond="141">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="142">142</th><td>ahd_reg_print_t ahd_dfcntrl_print;</td></tr>
<tr><th id="143">143</th><td><u>#<span data-ppcond="141">else</span></u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/ahd_dfcntrl_print" data-ref="_M/ahd_dfcntrl_print">ahd_dfcntrl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="145">145</th><td><u>    ahd_print_register(NULL, 0, "DFCNTRL", 0x19, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="146">146</th><td><u>#<span data-ppcond="141">endif</span></u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#<span data-ppcond="148">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="149">149</th><td>ahd_reg_print_t ahd_dscommand0_print;</td></tr>
<tr><th id="150">150</th><td><u>#<span data-ppcond="148">else</span></u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ahd_dscommand0_print" data-ref="_M/ahd_dscommand0_print">ahd_dscommand0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="152">152</th><td><u>    ahd_print_register(NULL, 0, "DSCOMMAND0", 0x19, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="153">153</th><td><u>#<span data-ppcond="148">endif</span></u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#<span data-ppcond="155">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="156">156</th><td>ahd_reg_print_t ahd_dfstatus_print;</td></tr>
<tr><th id="157">157</th><td><u>#<span data-ppcond="155">else</span></u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ahd_dfstatus_print" data-ref="_M/ahd_dfstatus_print">ahd_dfstatus_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="159">159</th><td><u>    ahd_print_register(NULL, 0, "DFSTATUS", 0x1a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="160">160</th><td><u>#<span data-ppcond="155">endif</span></u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#<span data-ppcond="162">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="163">163</th><td>ahd_reg_print_t ahd_arbctl_print;</td></tr>
<tr><th id="164">164</th><td><u>#<span data-ppcond="162">else</span></u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/ahd_arbctl_print" data-ref="_M/ahd_arbctl_print">ahd_arbctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="166">166</th><td><u>    ahd_print_register(NULL, 0, "ARBCTL", 0x1b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="167">167</th><td><u>#<span data-ppcond="162">endif</span></u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#<span data-ppcond="169">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="170">170</th><td>ahd_reg_print_t ahd_sg_cache_shadow_print;</td></tr>
<tr><th id="171">171</th><td><u>#<span data-ppcond="169">else</span></u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/ahd_sg_cache_shadow_print" data-ref="_M/ahd_sg_cache_shadow_print">ahd_sg_cache_shadow_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="173">173</th><td><u>    ahd_print_register(NULL, 0, "SG_CACHE_SHADOW", 0x1b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="174">174</th><td><u>#<span data-ppcond="169">endif</span></u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#<span data-ppcond="176">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="177">177</th><td>ahd_reg_print_t ahd_sg_cache_pre_print;</td></tr>
<tr><th id="178">178</th><td><u>#<span data-ppcond="176">else</span></u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/ahd_sg_cache_pre_print" data-ref="_M/ahd_sg_cache_pre_print">ahd_sg_cache_pre_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="180">180</th><td><u>    ahd_print_register(NULL, 0, "SG_CACHE_PRE", 0x1b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="181">181</th><td><u>#<span data-ppcond="176">endif</span></u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#<span data-ppcond="183">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="184">184</th><td>ahd_reg_print_t ahd_typeptr_print;</td></tr>
<tr><th id="185">185</th><td><u>#<span data-ppcond="183">else</span></u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/ahd_typeptr_print" data-ref="_M/ahd_typeptr_print">ahd_typeptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="187">187</th><td><u>    ahd_print_register(NULL, 0, "TYPEPTR", 0x20, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="188">188</th><td><u>#<span data-ppcond="183">endif</span></u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#<span data-ppcond="190">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="191">191</th><td>ahd_reg_print_t ahd_lqin_print;</td></tr>
<tr><th id="192">192</th><td><u>#<span data-ppcond="190">else</span></u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/ahd_lqin_print" data-ref="_M/ahd_lqin_print">ahd_lqin_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="194">194</th><td><u>    ahd_print_register(NULL, 0, "LQIN", 0x20, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="195">195</th><td><u>#<span data-ppcond="190">endif</span></u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#<span data-ppcond="197">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="198">198</th><td>ahd_reg_print_t ahd_tagptr_print;</td></tr>
<tr><th id="199">199</th><td><u>#<span data-ppcond="197">else</span></u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ahd_tagptr_print" data-ref="_M/ahd_tagptr_print">ahd_tagptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="201">201</th><td><u>    ahd_print_register(NULL, 0, "TAGPTR", 0x21, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="202">202</th><td><u>#<span data-ppcond="197">endif</span></u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#<span data-ppcond="204">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="205">205</th><td>ahd_reg_print_t ahd_lunptr_print;</td></tr>
<tr><th id="206">206</th><td><u>#<span data-ppcond="204">else</span></u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/ahd_lunptr_print" data-ref="_M/ahd_lunptr_print">ahd_lunptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="208">208</th><td><u>    ahd_print_register(NULL, 0, "LUNPTR", 0x22, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="209">209</th><td><u>#<span data-ppcond="204">endif</span></u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#<span data-ppcond="211">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="212">212</th><td>ahd_reg_print_t ahd_datalenptr_print;</td></tr>
<tr><th id="213">213</th><td><u>#<span data-ppcond="211">else</span></u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/ahd_datalenptr_print" data-ref="_M/ahd_datalenptr_print">ahd_datalenptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="215">215</th><td><u>    ahd_print_register(NULL, 0, "DATALENPTR", 0x23, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="216">216</th><td><u>#<span data-ppcond="211">endif</span></u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#<span data-ppcond="218">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="219">219</th><td>ahd_reg_print_t ahd_statlenptr_print;</td></tr>
<tr><th id="220">220</th><td><u>#<span data-ppcond="218">else</span></u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/ahd_statlenptr_print" data-ref="_M/ahd_statlenptr_print">ahd_statlenptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="222">222</th><td><u>    ahd_print_register(NULL, 0, "STATLENPTR", 0x24, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="223">223</th><td><u>#<span data-ppcond="218">endif</span></u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#<span data-ppcond="225">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="226">226</th><td>ahd_reg_print_t ahd_cmdlenptr_print;</td></tr>
<tr><th id="227">227</th><td><u>#<span data-ppcond="225">else</span></u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/ahd_cmdlenptr_print" data-ref="_M/ahd_cmdlenptr_print">ahd_cmdlenptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="229">229</th><td><u>    ahd_print_register(NULL, 0, "CMDLENPTR", 0x25, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="230">230</th><td><u>#<span data-ppcond="225">endif</span></u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#<span data-ppcond="232">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="233">233</th><td>ahd_reg_print_t ahd_attrptr_print;</td></tr>
<tr><th id="234">234</th><td><u>#<span data-ppcond="232">else</span></u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/ahd_attrptr_print" data-ref="_M/ahd_attrptr_print">ahd_attrptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="236">236</th><td><u>    ahd_print_register(NULL, 0, "ATTRPTR", 0x26, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="237">237</th><td><u>#<span data-ppcond="232">endif</span></u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#<span data-ppcond="239">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="240">240</th><td>ahd_reg_print_t ahd_flagptr_print;</td></tr>
<tr><th id="241">241</th><td><u>#<span data-ppcond="239">else</span></u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/ahd_flagptr_print" data-ref="_M/ahd_flagptr_print">ahd_flagptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="243">243</th><td><u>    ahd_print_register(NULL, 0, "FLAGPTR", 0x27, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="244">244</th><td><u>#<span data-ppcond="239">endif</span></u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#<span data-ppcond="246">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="247">247</th><td>ahd_reg_print_t ahd_cmdptr_print;</td></tr>
<tr><th id="248">248</th><td><u>#<span data-ppcond="246">else</span></u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/ahd_cmdptr_print" data-ref="_M/ahd_cmdptr_print">ahd_cmdptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="250">250</th><td><u>    ahd_print_register(NULL, 0, "CMDPTR", 0x28, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="251">251</th><td><u>#<span data-ppcond="246">endif</span></u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#<span data-ppcond="253">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="254">254</th><td>ahd_reg_print_t ahd_qnextptr_print;</td></tr>
<tr><th id="255">255</th><td><u>#<span data-ppcond="253">else</span></u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/ahd_qnextptr_print" data-ref="_M/ahd_qnextptr_print">ahd_qnextptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="257">257</th><td><u>    ahd_print_register(NULL, 0, "QNEXTPTR", 0x29, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="258">258</th><td><u>#<span data-ppcond="253">endif</span></u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#<span data-ppcond="260">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="261">261</th><td>ahd_reg_print_t ahd_idptr_print;</td></tr>
<tr><th id="262">262</th><td><u>#<span data-ppcond="260">else</span></u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/ahd_idptr_print" data-ref="_M/ahd_idptr_print">ahd_idptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="264">264</th><td><u>    ahd_print_register(NULL, 0, "IDPTR", 0x2a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="265">265</th><td><u>#<span data-ppcond="260">endif</span></u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#<span data-ppcond="267">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="268">268</th><td>ahd_reg_print_t ahd_abrtbyteptr_print;</td></tr>
<tr><th id="269">269</th><td><u>#<span data-ppcond="267">else</span></u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/ahd_abrtbyteptr_print" data-ref="_M/ahd_abrtbyteptr_print">ahd_abrtbyteptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="271">271</th><td><u>    ahd_print_register(NULL, 0, "ABRTBYTEPTR", 0x2b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="272">272</th><td><u>#<span data-ppcond="267">endif</span></u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#<span data-ppcond="274">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="275">275</th><td>ahd_reg_print_t ahd_abrtbitptr_print;</td></tr>
<tr><th id="276">276</th><td><u>#<span data-ppcond="274">else</span></u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/ahd_abrtbitptr_print" data-ref="_M/ahd_abrtbitptr_print">ahd_abrtbitptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="278">278</th><td><u>    ahd_print_register(NULL, 0, "ABRTBITPTR", 0x2c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="279">279</th><td><u>#<span data-ppcond="274">endif</span></u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#<span data-ppcond="281">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="282">282</th><td>ahd_reg_print_t ahd_maxcmdbytes_print;</td></tr>
<tr><th id="283">283</th><td><u>#<span data-ppcond="281">else</span></u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/ahd_maxcmdbytes_print" data-ref="_M/ahd_maxcmdbytes_print">ahd_maxcmdbytes_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="285">285</th><td><u>    ahd_print_register(NULL, 0, "MAXCMDBYTES", 0x2d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="286">286</th><td><u>#<span data-ppcond="281">endif</span></u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#<span data-ppcond="288">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="289">289</th><td>ahd_reg_print_t ahd_maxcmd2rcv_print;</td></tr>
<tr><th id="290">290</th><td><u>#<span data-ppcond="288">else</span></u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/ahd_maxcmd2rcv_print" data-ref="_M/ahd_maxcmd2rcv_print">ahd_maxcmd2rcv_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="292">292</th><td><u>    ahd_print_register(NULL, 0, "MAXCMD2RCV", 0x2e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="293">293</th><td><u>#<span data-ppcond="288">endif</span></u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#<span data-ppcond="295">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="296">296</th><td>ahd_reg_print_t ahd_shortthresh_print;</td></tr>
<tr><th id="297">297</th><td><u>#<span data-ppcond="295">else</span></u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/ahd_shortthresh_print" data-ref="_M/ahd_shortthresh_print">ahd_shortthresh_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="299">299</th><td><u>    ahd_print_register(NULL, 0, "SHORTTHRESH", 0x2f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="300">300</th><td><u>#<span data-ppcond="295">endif</span></u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#<span data-ppcond="302">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="303">303</th><td>ahd_reg_print_t ahd_lunlen_print;</td></tr>
<tr><th id="304">304</th><td><u>#<span data-ppcond="302">else</span></u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/ahd_lunlen_print" data-ref="_M/ahd_lunlen_print">ahd_lunlen_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="306">306</th><td><u>    ahd_print_register(NULL, 0, "LUNLEN", 0x30, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="307">307</th><td><u>#<span data-ppcond="302">endif</span></u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#<span data-ppcond="309">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="310">310</th><td>ahd_reg_print_t ahd_cdblimit_print;</td></tr>
<tr><th id="311">311</th><td><u>#<span data-ppcond="309">else</span></u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/ahd_cdblimit_print" data-ref="_M/ahd_cdblimit_print">ahd_cdblimit_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="313">313</th><td><u>    ahd_print_register(NULL, 0, "CDBLIMIT", 0x31, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="314">314</th><td><u>#<span data-ppcond="309">endif</span></u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><u>#<span data-ppcond="316">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="317">317</th><td>ahd_reg_print_t ahd_maxcmd_print;</td></tr>
<tr><th id="318">318</th><td><u>#<span data-ppcond="316">else</span></u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/ahd_maxcmd_print" data-ref="_M/ahd_maxcmd_print">ahd_maxcmd_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="320">320</th><td><u>    ahd_print_register(NULL, 0, "MAXCMD", 0x32, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="321">321</th><td><u>#<span data-ppcond="316">endif</span></u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><u>#<span data-ppcond="323">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="324">324</th><td>ahd_reg_print_t ahd_maxcmdcnt_print;</td></tr>
<tr><th id="325">325</th><td><u>#<span data-ppcond="323">else</span></u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/ahd_maxcmdcnt_print" data-ref="_M/ahd_maxcmdcnt_print">ahd_maxcmdcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="327">327</th><td><u>    ahd_print_register(NULL, 0, "MAXCMDCNT", 0x33, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="328">328</th><td><u>#<span data-ppcond="323">endif</span></u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#<span data-ppcond="330">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="331">331</th><td>ahd_reg_print_t ahd_lqrsvd01_print;</td></tr>
<tr><th id="332">332</th><td><u>#<span data-ppcond="330">else</span></u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/ahd_lqrsvd01_print" data-ref="_M/ahd_lqrsvd01_print">ahd_lqrsvd01_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="334">334</th><td><u>    ahd_print_register(NULL, 0, "LQRSVD01", 0x34, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="335">335</th><td><u>#<span data-ppcond="330">endif</span></u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#<span data-ppcond="337">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="338">338</th><td>ahd_reg_print_t ahd_lqrsvd16_print;</td></tr>
<tr><th id="339">339</th><td><u>#<span data-ppcond="337">else</span></u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/ahd_lqrsvd16_print" data-ref="_M/ahd_lqrsvd16_print">ahd_lqrsvd16_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="341">341</th><td><u>    ahd_print_register(NULL, 0, "LQRSVD16", 0x35, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="342">342</th><td><u>#<span data-ppcond="337">endif</span></u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#<span data-ppcond="344">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="345">345</th><td>ahd_reg_print_t ahd_lqrsvd17_print;</td></tr>
<tr><th id="346">346</th><td><u>#<span data-ppcond="344">else</span></u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/ahd_lqrsvd17_print" data-ref="_M/ahd_lqrsvd17_print">ahd_lqrsvd17_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="348">348</th><td><u>    ahd_print_register(NULL, 0, "LQRSVD17", 0x36, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="349">349</th><td><u>#<span data-ppcond="344">endif</span></u></td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><u>#<span data-ppcond="351">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="352">352</th><td>ahd_reg_print_t ahd_cmdrsvd0_print;</td></tr>
<tr><th id="353">353</th><td><u>#<span data-ppcond="351">else</span></u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/ahd_cmdrsvd0_print" data-ref="_M/ahd_cmdrsvd0_print">ahd_cmdrsvd0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="355">355</th><td><u>    ahd_print_register(NULL, 0, "CMDRSVD0", 0x37, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="356">356</th><td><u>#<span data-ppcond="351">endif</span></u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#<span data-ppcond="358">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="359">359</th><td>ahd_reg_print_t ahd_lqctl0_print;</td></tr>
<tr><th id="360">360</th><td><u>#<span data-ppcond="358">else</span></u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/ahd_lqctl0_print" data-ref="_M/ahd_lqctl0_print">ahd_lqctl0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="362">362</th><td><u>    ahd_print_register(NULL, 0, "LQCTL0", 0x38, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="363">363</th><td><u>#<span data-ppcond="358">endif</span></u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><u>#<span data-ppcond="365">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="366">366</th><td>ahd_reg_print_t ahd_lqctl1_print;</td></tr>
<tr><th id="367">367</th><td><u>#<span data-ppcond="365">else</span></u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/ahd_lqctl1_print" data-ref="_M/ahd_lqctl1_print">ahd_lqctl1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="369">369</th><td><u>    ahd_print_register(NULL, 0, "LQCTL1", 0x38, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="370">370</th><td><u>#<span data-ppcond="365">endif</span></u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#<span data-ppcond="372">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="373">373</th><td>ahd_reg_print_t ahd_lqctl2_print;</td></tr>
<tr><th id="374">374</th><td><u>#<span data-ppcond="372">else</span></u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/ahd_lqctl2_print" data-ref="_M/ahd_lqctl2_print">ahd_lqctl2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="376">376</th><td><u>    ahd_print_register(NULL, 0, "LQCTL2", 0x39, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="377">377</th><td><u>#<span data-ppcond="372">endif</span></u></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#<span data-ppcond="379">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="380">380</th><td>ahd_reg_print_t ahd_scsbist0_print;</td></tr>
<tr><th id="381">381</th><td><u>#<span data-ppcond="379">else</span></u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/ahd_scsbist0_print" data-ref="_M/ahd_scsbist0_print">ahd_scsbist0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="383">383</th><td><u>    ahd_print_register(NULL, 0, "SCSBIST0", 0x39, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="384">384</th><td><u>#<span data-ppcond="379">endif</span></u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#<span data-ppcond="386">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="387">387</th><td>ahd_reg_print_t ahd_scsiseq0_print;</td></tr>
<tr><th id="388">388</th><td><u>#<span data-ppcond="386">else</span></u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/ahd_scsiseq0_print" data-ref="_M/ahd_scsiseq0_print">ahd_scsiseq0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="390">390</th><td><u>    ahd_print_register(NULL, 0, "SCSISEQ0", 0x3a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="391">391</th><td><u>#<span data-ppcond="386">endif</span></u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><u>#<span data-ppcond="393">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="394">394</th><td>ahd_reg_print_t ahd_scsbist1_print;</td></tr>
<tr><th id="395">395</th><td><u>#<span data-ppcond="393">else</span></u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/ahd_scsbist1_print" data-ref="_M/ahd_scsbist1_print">ahd_scsbist1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="397">397</th><td><u>    ahd_print_register(NULL, 0, "SCSBIST1", 0x3a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="398">398</th><td><u>#<span data-ppcond="393">endif</span></u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><u>#<span data-ppcond="400">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="401">401</th><td>ahd_reg_print_t ahd_scsiseq1_print;</td></tr>
<tr><th id="402">402</th><td><u>#<span data-ppcond="400">else</span></u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/ahd_scsiseq1_print" data-ref="_M/ahd_scsiseq1_print">ahd_scsiseq1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="404">404</th><td><u>    ahd_print_register(NULL, 0, "SCSISEQ1", 0x3b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="405">405</th><td><u>#<span data-ppcond="400">endif</span></u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><u>#<span data-ppcond="407">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="408">408</th><td>ahd_reg_print_t ahd_dlcount_print;</td></tr>
<tr><th id="409">409</th><td><u>#<span data-ppcond="407">else</span></u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/ahd_dlcount_print" data-ref="_M/ahd_dlcount_print">ahd_dlcount_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="411">411</th><td><u>    ahd_print_register(NULL, 0, "DLCOUNT", 0x3c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="412">412</th><td><u>#<span data-ppcond="407">endif</span></u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><u>#<span data-ppcond="414">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="415">415</th><td>ahd_reg_print_t ahd_businitid_print;</td></tr>
<tr><th id="416">416</th><td><u>#<span data-ppcond="414">else</span></u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/ahd_businitid_print" data-ref="_M/ahd_businitid_print">ahd_businitid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="418">418</th><td><u>    ahd_print_register(NULL, 0, "BUSINITID", 0x3c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="419">419</th><td><u>#<span data-ppcond="414">endif</span></u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><u>#<span data-ppcond="421">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="422">422</th><td>ahd_reg_print_t ahd_sxfrctl0_print;</td></tr>
<tr><th id="423">423</th><td><u>#<span data-ppcond="421">else</span></u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/ahd_sxfrctl0_print" data-ref="_M/ahd_sxfrctl0_print">ahd_sxfrctl0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="425">425</th><td><u>    ahd_print_register(NULL, 0, "SXFRCTL0", 0x3c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="426">426</th><td><u>#<span data-ppcond="421">endif</span></u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#<span data-ppcond="428">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="429">429</th><td>ahd_reg_print_t ahd_sxfrctl1_print;</td></tr>
<tr><th id="430">430</th><td><u>#<span data-ppcond="428">else</span></u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/ahd_sxfrctl1_print" data-ref="_M/ahd_sxfrctl1_print">ahd_sxfrctl1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="432">432</th><td><u>    ahd_print_register(NULL, 0, "SXFRCTL1", 0x3d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="433">433</th><td><u>#<span data-ppcond="428">endif</span></u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><u>#<span data-ppcond="435">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="436">436</th><td>ahd_reg_print_t ahd_sxfrctl2_print;</td></tr>
<tr><th id="437">437</th><td><u>#<span data-ppcond="435">else</span></u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/ahd_sxfrctl2_print" data-ref="_M/ahd_sxfrctl2_print">ahd_sxfrctl2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="439">439</th><td><u>    ahd_print_register(NULL, 0, "SXFRCTL2", 0x3e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="440">440</th><td><u>#<span data-ppcond="435">endif</span></u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#<span data-ppcond="442">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="443">443</th><td>ahd_reg_print_t ahd_bustargid_print;</td></tr>
<tr><th id="444">444</th><td><u>#<span data-ppcond="442">else</span></u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/ahd_bustargid_print" data-ref="_M/ahd_bustargid_print">ahd_bustargid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="446">446</th><td><u>    ahd_print_register(NULL, 0, "BUSTARGID", 0x3e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="447">447</th><td><u>#<span data-ppcond="442">endif</span></u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#<span data-ppcond="449">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="450">450</th><td>ahd_reg_print_t ahd_dffstat_print;</td></tr>
<tr><th id="451">451</th><td><u>#<span data-ppcond="449">else</span></u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/ahd_dffstat_print" data-ref="_M/ahd_dffstat_print">ahd_dffstat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="453">453</th><td><u>    ahd_print_register(NULL, 0, "DFFSTAT", 0x3f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="454">454</th><td><u>#<span data-ppcond="449">endif</span></u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#<span data-ppcond="456">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="457">457</th><td>ahd_reg_print_t ahd_multargid_print;</td></tr>
<tr><th id="458">458</th><td><u>#<span data-ppcond="456">else</span></u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/ahd_multargid_print" data-ref="_M/ahd_multargid_print">ahd_multargid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="460">460</th><td><u>    ahd_print_register(NULL, 0, "MULTARGID", 0x40, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="461">461</th><td><u>#<span data-ppcond="456">endif</span></u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#<span data-ppcond="463">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="464">464</th><td>ahd_reg_print_t ahd_scsisigo_print;</td></tr>
<tr><th id="465">465</th><td><u>#<span data-ppcond="463">else</span></u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/ahd_scsisigo_print" data-ref="_M/ahd_scsisigo_print">ahd_scsisigo_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="467">467</th><td><u>    ahd_print_register(NULL, 0, "SCSISIGO", 0x40, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="468">468</th><td><u>#<span data-ppcond="463">endif</span></u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#<span data-ppcond="470">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="471">471</th><td>ahd_reg_print_t ahd_scsisigi_print;</td></tr>
<tr><th id="472">472</th><td><u>#<span data-ppcond="470">else</span></u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/ahd_scsisigi_print" data-ref="_M/ahd_scsisigi_print">ahd_scsisigi_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="474">474</th><td><u>    ahd_print_register(NULL, 0, "SCSISIGI", 0x41, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="475">475</th><td><u>#<span data-ppcond="470">endif</span></u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><u>#<span data-ppcond="477">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="478">478</th><td>ahd_reg_print_t ahd_scsiphase_print;</td></tr>
<tr><th id="479">479</th><td><u>#<span data-ppcond="477">else</span></u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/ahd_scsiphase_print" data-ref="_M/ahd_scsiphase_print">ahd_scsiphase_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="481">481</th><td><u>    ahd_print_register(NULL, 0, "SCSIPHASE", 0x42, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="482">482</th><td><u>#<span data-ppcond="477">endif</span></u></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><u>#<span data-ppcond="484">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="485">485</th><td>ahd_reg_print_t ahd_scsidat0_img_print;</td></tr>
<tr><th id="486">486</th><td><u>#<span data-ppcond="484">else</span></u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/ahd_scsidat0_img_print" data-ref="_M/ahd_scsidat0_img_print">ahd_scsidat0_img_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="488">488</th><td><u>    ahd_print_register(NULL, 0, "SCSIDAT0_IMG", 0x43, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="489">489</th><td><u>#<span data-ppcond="484">endif</span></u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><u>#<span data-ppcond="491">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="492">492</th><td>ahd_reg_print_t ahd_scsidat_print;</td></tr>
<tr><th id="493">493</th><td><u>#<span data-ppcond="491">else</span></u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/ahd_scsidat_print" data-ref="_M/ahd_scsidat_print">ahd_scsidat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="495">495</th><td><u>    ahd_print_register(NULL, 0, "SCSIDAT", 0x44, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="496">496</th><td><u>#<span data-ppcond="491">endif</span></u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#<span data-ppcond="498">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="499">499</th><td>ahd_reg_print_t ahd_scsibus_print;</td></tr>
<tr><th id="500">500</th><td><u>#<span data-ppcond="498">else</span></u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/ahd_scsibus_print" data-ref="_M/ahd_scsibus_print">ahd_scsibus_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="502">502</th><td><u>    ahd_print_register(NULL, 0, "SCSIBUS", 0x46, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="503">503</th><td><u>#<span data-ppcond="498">endif</span></u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#<span data-ppcond="505">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="506">506</th><td>ahd_reg_print_t ahd_targidin_print;</td></tr>
<tr><th id="507">507</th><td><u>#<span data-ppcond="505">else</span></u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/ahd_targidin_print" data-ref="_M/ahd_targidin_print">ahd_targidin_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="509">509</th><td><u>    ahd_print_register(NULL, 0, "TARGIDIN", 0x48, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="510">510</th><td><u>#<span data-ppcond="505">endif</span></u></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><u>#<span data-ppcond="512">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="513">513</th><td>ahd_reg_print_t ahd_selid_print;</td></tr>
<tr><th id="514">514</th><td><u>#<span data-ppcond="512">else</span></u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/ahd_selid_print" data-ref="_M/ahd_selid_print">ahd_selid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="516">516</th><td><u>    ahd_print_register(NULL, 0, "SELID", 0x49, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="517">517</th><td><u>#<span data-ppcond="512">endif</span></u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#<span data-ppcond="519">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="520">520</th><td>ahd_reg_print_t ahd_sblkctl_print;</td></tr>
<tr><th id="521">521</th><td><u>#<span data-ppcond="519">else</span></u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/ahd_sblkctl_print" data-ref="_M/ahd_sblkctl_print">ahd_sblkctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="523">523</th><td><u>    ahd_print_register(NULL, 0, "SBLKCTL", 0x4a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="524">524</th><td><u>#<span data-ppcond="519">endif</span></u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><u>#<span data-ppcond="526">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="527">527</th><td>ahd_reg_print_t ahd_optionmode_print;</td></tr>
<tr><th id="528">528</th><td><u>#<span data-ppcond="526">else</span></u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/ahd_optionmode_print" data-ref="_M/ahd_optionmode_print">ahd_optionmode_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="530">530</th><td><u>    ahd_print_register(NULL, 0, "OPTIONMODE", 0x4a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="531">531</th><td><u>#<span data-ppcond="526">endif</span></u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><u>#<span data-ppcond="533">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="534">534</th><td>ahd_reg_print_t ahd_simode0_print;</td></tr>
<tr><th id="535">535</th><td><u>#<span data-ppcond="533">else</span></u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/ahd_simode0_print" data-ref="_M/ahd_simode0_print">ahd_simode0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="537">537</th><td><u>    ahd_print_register(NULL, 0, "SIMODE0", 0x4b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="538">538</th><td><u>#<span data-ppcond="533">endif</span></u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><u>#<span data-ppcond="540">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="541">541</th><td>ahd_reg_print_t ahd_sstat0_print;</td></tr>
<tr><th id="542">542</th><td><u>#<span data-ppcond="540">else</span></u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/ahd_sstat0_print" data-ref="_M/ahd_sstat0_print">ahd_sstat0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="544">544</th><td><u>    ahd_print_register(NULL, 0, "SSTAT0", 0x4b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="545">545</th><td><u>#<span data-ppcond="540">endif</span></u></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><u>#<span data-ppcond="547">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="548">548</th><td>ahd_reg_print_t ahd_clrsint0_print;</td></tr>
<tr><th id="549">549</th><td><u>#<span data-ppcond="547">else</span></u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/ahd_clrsint0_print" data-ref="_M/ahd_clrsint0_print">ahd_clrsint0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="551">551</th><td><u>    ahd_print_register(NULL, 0, "CLRSINT0", 0x4b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="552">552</th><td><u>#<span data-ppcond="547">endif</span></u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#<span data-ppcond="554">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="555">555</th><td>ahd_reg_print_t ahd_sstat1_print;</td></tr>
<tr><th id="556">556</th><td><u>#<span data-ppcond="554">else</span></u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/ahd_sstat1_print" data-ref="_M/ahd_sstat1_print">ahd_sstat1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="558">558</th><td><u>    ahd_print_register(NULL, 0, "SSTAT1", 0x4c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="559">559</th><td><u>#<span data-ppcond="554">endif</span></u></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><u>#<span data-ppcond="561">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="562">562</th><td>ahd_reg_print_t ahd_clrsint1_print;</td></tr>
<tr><th id="563">563</th><td><u>#<span data-ppcond="561">else</span></u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/ahd_clrsint1_print" data-ref="_M/ahd_clrsint1_print">ahd_clrsint1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="565">565</th><td><u>    ahd_print_register(NULL, 0, "CLRSINT1", 0x4c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="566">566</th><td><u>#<span data-ppcond="561">endif</span></u></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><u>#<span data-ppcond="568">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="569">569</th><td>ahd_reg_print_t ahd_sstat2_print;</td></tr>
<tr><th id="570">570</th><td><u>#<span data-ppcond="568">else</span></u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/ahd_sstat2_print" data-ref="_M/ahd_sstat2_print">ahd_sstat2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="572">572</th><td><u>    ahd_print_register(NULL, 0, "SSTAT2", 0x4d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="573">573</th><td><u>#<span data-ppcond="568">endif</span></u></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><u>#<span data-ppcond="575">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="576">576</th><td>ahd_reg_print_t ahd_clrsint2_print;</td></tr>
<tr><th id="577">577</th><td><u>#<span data-ppcond="575">else</span></u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/ahd_clrsint2_print" data-ref="_M/ahd_clrsint2_print">ahd_clrsint2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="579">579</th><td><u>    ahd_print_register(NULL, 0, "CLRSINT2", 0x4d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="580">580</th><td><u>#<span data-ppcond="575">endif</span></u></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><u>#<span data-ppcond="582">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="583">583</th><td>ahd_reg_print_t ahd_simode2_print;</td></tr>
<tr><th id="584">584</th><td><u>#<span data-ppcond="582">else</span></u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/ahd_simode2_print" data-ref="_M/ahd_simode2_print">ahd_simode2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="586">586</th><td><u>    ahd_print_register(NULL, 0, "SIMODE2", 0x4d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="587">587</th><td><u>#<span data-ppcond="582">endif</span></u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><u>#<span data-ppcond="589">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="590">590</th><td>ahd_reg_print_t ahd_lqistate_print;</td></tr>
<tr><th id="591">591</th><td><u>#<span data-ppcond="589">else</span></u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/ahd_lqistate_print" data-ref="_M/ahd_lqistate_print">ahd_lqistate_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="593">593</th><td><u>    ahd_print_register(NULL, 0, "LQISTATE", 0x4e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="594">594</th><td><u>#<span data-ppcond="589">endif</span></u></td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><u>#<span data-ppcond="596">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="597">597</th><td>ahd_reg_print_t ahd_perrdiag_print;</td></tr>
<tr><th id="598">598</th><td><u>#<span data-ppcond="596">else</span></u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/ahd_perrdiag_print" data-ref="_M/ahd_perrdiag_print">ahd_perrdiag_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="600">600</th><td><u>    ahd_print_register(NULL, 0, "PERRDIAG", 0x4e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="601">601</th><td><u>#<span data-ppcond="596">endif</span></u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#<span data-ppcond="603">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="604">604</th><td>ahd_reg_print_t ahd_soffcnt_print;</td></tr>
<tr><th id="605">605</th><td><u>#<span data-ppcond="603">else</span></u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/ahd_soffcnt_print" data-ref="_M/ahd_soffcnt_print">ahd_soffcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="607">607</th><td><u>    ahd_print_register(NULL, 0, "SOFFCNT", 0x4f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="608">608</th><td><u>#<span data-ppcond="603">endif</span></u></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><u>#<span data-ppcond="610">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="611">611</th><td>ahd_reg_print_t ahd_lqostate_print;</td></tr>
<tr><th id="612">612</th><td><u>#<span data-ppcond="610">else</span></u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/ahd_lqostate_print" data-ref="_M/ahd_lqostate_print">ahd_lqostate_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="614">614</th><td><u>    ahd_print_register(NULL, 0, "LQOSTATE", 0x4f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="615">615</th><td><u>#<span data-ppcond="610">endif</span></u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><u>#<span data-ppcond="617">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="618">618</th><td>ahd_reg_print_t ahd_lqistat0_print;</td></tr>
<tr><th id="619">619</th><td><u>#<span data-ppcond="617">else</span></u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/ahd_lqistat0_print" data-ref="_M/ahd_lqistat0_print">ahd_lqistat0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="621">621</th><td><u>    ahd_print_register(NULL, 0, "LQISTAT0", 0x50, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="622">622</th><td><u>#<span data-ppcond="617">endif</span></u></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><u>#<span data-ppcond="624">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="625">625</th><td>ahd_reg_print_t ahd_clrlqiint0_print;</td></tr>
<tr><th id="626">626</th><td><u>#<span data-ppcond="624">else</span></u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/ahd_clrlqiint0_print" data-ref="_M/ahd_clrlqiint0_print">ahd_clrlqiint0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="628">628</th><td><u>    ahd_print_register(NULL, 0, "CLRLQIINT0", 0x50, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="629">629</th><td><u>#<span data-ppcond="624">endif</span></u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><u>#<span data-ppcond="631">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="632">632</th><td>ahd_reg_print_t ahd_lqimode0_print;</td></tr>
<tr><th id="633">633</th><td><u>#<span data-ppcond="631">else</span></u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/ahd_lqimode0_print" data-ref="_M/ahd_lqimode0_print">ahd_lqimode0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="635">635</th><td><u>    ahd_print_register(NULL, 0, "LQIMODE0", 0x50, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="636">636</th><td><u>#<span data-ppcond="631">endif</span></u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><u>#<span data-ppcond="638">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="639">639</th><td>ahd_reg_print_t ahd_lqistat1_print;</td></tr>
<tr><th id="640">640</th><td><u>#<span data-ppcond="638">else</span></u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/ahd_lqistat1_print" data-ref="_M/ahd_lqistat1_print">ahd_lqistat1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="642">642</th><td><u>    ahd_print_register(NULL, 0, "LQISTAT1", 0x51, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="643">643</th><td><u>#<span data-ppcond="638">endif</span></u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#<span data-ppcond="645">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="646">646</th><td>ahd_reg_print_t ahd_clrlqiint1_print;</td></tr>
<tr><th id="647">647</th><td><u>#<span data-ppcond="645">else</span></u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/ahd_clrlqiint1_print" data-ref="_M/ahd_clrlqiint1_print">ahd_clrlqiint1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="649">649</th><td><u>    ahd_print_register(NULL, 0, "CLRLQIINT1", 0x51, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="650">650</th><td><u>#<span data-ppcond="645">endif</span></u></td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><u>#<span data-ppcond="652">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="653">653</th><td>ahd_reg_print_t ahd_lqimode1_print;</td></tr>
<tr><th id="654">654</th><td><u>#<span data-ppcond="652">else</span></u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/ahd_lqimode1_print" data-ref="_M/ahd_lqimode1_print">ahd_lqimode1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="656">656</th><td><u>    ahd_print_register(NULL, 0, "LQIMODE1", 0x51, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="657">657</th><td><u>#<span data-ppcond="652">endif</span></u></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><u>#<span data-ppcond="659">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="660">660</th><td>ahd_reg_print_t ahd_lqistat2_print;</td></tr>
<tr><th id="661">661</th><td><u>#<span data-ppcond="659">else</span></u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/ahd_lqistat2_print" data-ref="_M/ahd_lqistat2_print">ahd_lqistat2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="663">663</th><td><u>    ahd_print_register(NULL, 0, "LQISTAT2", 0x52, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="664">664</th><td><u>#<span data-ppcond="659">endif</span></u></td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><u>#<span data-ppcond="666">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="667">667</th><td>ahd_reg_print_t ahd_sstat3_print;</td></tr>
<tr><th id="668">668</th><td><u>#<span data-ppcond="666">else</span></u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/ahd_sstat3_print" data-ref="_M/ahd_sstat3_print">ahd_sstat3_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="670">670</th><td><u>    ahd_print_register(NULL, 0, "SSTAT3", 0x53, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="671">671</th><td><u>#<span data-ppcond="666">endif</span></u></td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><u>#<span data-ppcond="673">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="674">674</th><td>ahd_reg_print_t ahd_clrsint3_print;</td></tr>
<tr><th id="675">675</th><td><u>#<span data-ppcond="673">else</span></u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/ahd_clrsint3_print" data-ref="_M/ahd_clrsint3_print">ahd_clrsint3_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="677">677</th><td><u>    ahd_print_register(NULL, 0, "CLRSINT3", 0x53, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="678">678</th><td><u>#<span data-ppcond="673">endif</span></u></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><u>#<span data-ppcond="680">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="681">681</th><td>ahd_reg_print_t ahd_simode3_print;</td></tr>
<tr><th id="682">682</th><td><u>#<span data-ppcond="680">else</span></u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/ahd_simode3_print" data-ref="_M/ahd_simode3_print">ahd_simode3_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="684">684</th><td><u>    ahd_print_register(NULL, 0, "SIMODE3", 0x53, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="685">685</th><td><u>#<span data-ppcond="680">endif</span></u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#<span data-ppcond="687">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="688">688</th><td>ahd_reg_print_t ahd_lqostat0_print;</td></tr>
<tr><th id="689">689</th><td><u>#<span data-ppcond="687">else</span></u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/ahd_lqostat0_print" data-ref="_M/ahd_lqostat0_print">ahd_lqostat0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="691">691</th><td><u>    ahd_print_register(NULL, 0, "LQOSTAT0", 0x54, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="692">692</th><td><u>#<span data-ppcond="687">endif</span></u></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><u>#<span data-ppcond="694">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="695">695</th><td>ahd_reg_print_t ahd_clrlqoint0_print;</td></tr>
<tr><th id="696">696</th><td><u>#<span data-ppcond="694">else</span></u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/ahd_clrlqoint0_print" data-ref="_M/ahd_clrlqoint0_print">ahd_clrlqoint0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="698">698</th><td><u>    ahd_print_register(NULL, 0, "CLRLQOINT0", 0x54, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="699">699</th><td><u>#<span data-ppcond="694">endif</span></u></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><u>#<span data-ppcond="701">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="702">702</th><td>ahd_reg_print_t ahd_lqomode0_print;</td></tr>
<tr><th id="703">703</th><td><u>#<span data-ppcond="701">else</span></u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/ahd_lqomode0_print" data-ref="_M/ahd_lqomode0_print">ahd_lqomode0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="705">705</th><td><u>    ahd_print_register(NULL, 0, "LQOMODE0", 0x54, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="706">706</th><td><u>#<span data-ppcond="701">endif</span></u></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><u>#<span data-ppcond="708">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="709">709</th><td>ahd_reg_print_t ahd_lqostat1_print;</td></tr>
<tr><th id="710">710</th><td><u>#<span data-ppcond="708">else</span></u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/ahd_lqostat1_print" data-ref="_M/ahd_lqostat1_print">ahd_lqostat1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="712">712</th><td><u>    ahd_print_register(NULL, 0, "LQOSTAT1", 0x55, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="713">713</th><td><u>#<span data-ppcond="708">endif</span></u></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><u>#<span data-ppcond="715">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="716">716</th><td>ahd_reg_print_t ahd_clrlqoint1_print;</td></tr>
<tr><th id="717">717</th><td><u>#<span data-ppcond="715">else</span></u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/ahd_clrlqoint1_print" data-ref="_M/ahd_clrlqoint1_print">ahd_clrlqoint1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="719">719</th><td><u>    ahd_print_register(NULL, 0, "CLRLQOINT1", 0x55, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="720">720</th><td><u>#<span data-ppcond="715">endif</span></u></td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><u>#<span data-ppcond="722">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="723">723</th><td>ahd_reg_print_t ahd_lqomode1_print;</td></tr>
<tr><th id="724">724</th><td><u>#<span data-ppcond="722">else</span></u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/ahd_lqomode1_print" data-ref="_M/ahd_lqomode1_print">ahd_lqomode1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="726">726</th><td><u>    ahd_print_register(NULL, 0, "LQOMODE1", 0x55, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="727">727</th><td><u>#<span data-ppcond="722">endif</span></u></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><u>#<span data-ppcond="729">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="730">730</th><td>ahd_reg_print_t ahd_os_space_cnt_print;</td></tr>
<tr><th id="731">731</th><td><u>#<span data-ppcond="729">else</span></u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/ahd_os_space_cnt_print" data-ref="_M/ahd_os_space_cnt_print">ahd_os_space_cnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="733">733</th><td><u>    ahd_print_register(NULL, 0, "OS_SPACE_CNT", 0x56, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="734">734</th><td><u>#<span data-ppcond="729">endif</span></u></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><u>#<span data-ppcond="736">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="737">737</th><td>ahd_reg_print_t ahd_lqostat2_print;</td></tr>
<tr><th id="738">738</th><td><u>#<span data-ppcond="736">else</span></u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/ahd_lqostat2_print" data-ref="_M/ahd_lqostat2_print">ahd_lqostat2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="740">740</th><td><u>    ahd_print_register(NULL, 0, "LQOSTAT2", 0x56, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="741">741</th><td><u>#<span data-ppcond="736">endif</span></u></td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><u>#<span data-ppcond="743">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="744">744</th><td>ahd_reg_print_t ahd_simode1_print;</td></tr>
<tr><th id="745">745</th><td><u>#<span data-ppcond="743">else</span></u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/ahd_simode1_print" data-ref="_M/ahd_simode1_print">ahd_simode1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="747">747</th><td><u>    ahd_print_register(NULL, 0, "SIMODE1", 0x57, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="748">748</th><td><u>#<span data-ppcond="743">endif</span></u></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><u>#<span data-ppcond="750">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="751">751</th><td>ahd_reg_print_t ahd_gsfifo_print;</td></tr>
<tr><th id="752">752</th><td><u>#<span data-ppcond="750">else</span></u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/ahd_gsfifo_print" data-ref="_M/ahd_gsfifo_print">ahd_gsfifo_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="754">754</th><td><u>    ahd_print_register(NULL, 0, "GSFIFO", 0x58, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="755">755</th><td><u>#<span data-ppcond="750">endif</span></u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><u>#<span data-ppcond="757">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="758">758</th><td>ahd_reg_print_t ahd_lqoscsctl_print;</td></tr>
<tr><th id="759">759</th><td><u>#<span data-ppcond="757">else</span></u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/ahd_lqoscsctl_print" data-ref="_M/ahd_lqoscsctl_print">ahd_lqoscsctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="761">761</th><td><u>    ahd_print_register(NULL, 0, "LQOSCSCTL", 0x5a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="762">762</th><td><u>#<span data-ppcond="757">endif</span></u></td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><u>#<span data-ppcond="764">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="765">765</th><td>ahd_reg_print_t ahd_nextscb_print;</td></tr>
<tr><th id="766">766</th><td><u>#<span data-ppcond="764">else</span></u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/ahd_nextscb_print" data-ref="_M/ahd_nextscb_print">ahd_nextscb_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="768">768</th><td><u>    ahd_print_register(NULL, 0, "NEXTSCB", 0x5a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="769">769</th><td><u>#<span data-ppcond="764">endif</span></u></td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><u>#<span data-ppcond="771">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="772">772</th><td>ahd_reg_print_t ahd_dffsxfrctl_print;</td></tr>
<tr><th id="773">773</th><td><u>#<span data-ppcond="771">else</span></u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/ahd_dffsxfrctl_print" data-ref="_M/ahd_dffsxfrctl_print">ahd_dffsxfrctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="775">775</th><td><u>    ahd_print_register(NULL, 0, "DFFSXFRCTL", 0x5a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="776">776</th><td><u>#<span data-ppcond="771">endif</span></u></td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><u>#<span data-ppcond="778">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="779">779</th><td>ahd_reg_print_t ahd_seqintsrc_print;</td></tr>
<tr><th id="780">780</th><td><u>#<span data-ppcond="778">else</span></u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/ahd_seqintsrc_print" data-ref="_M/ahd_seqintsrc_print">ahd_seqintsrc_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="782">782</th><td><u>    ahd_print_register(NULL, 0, "SEQINTSRC", 0x5b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="783">783</th><td><u>#<span data-ppcond="778">endif</span></u></td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td><u>#<span data-ppcond="785">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="786">786</th><td>ahd_reg_print_t ahd_clrseqintsrc_print;</td></tr>
<tr><th id="787">787</th><td><u>#<span data-ppcond="785">else</span></u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/ahd_clrseqintsrc_print" data-ref="_M/ahd_clrseqintsrc_print">ahd_clrseqintsrc_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="789">789</th><td><u>    ahd_print_register(NULL, 0, "CLRSEQINTSRC", 0x5b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="790">790</th><td><u>#<span data-ppcond="785">endif</span></u></td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><u>#<span data-ppcond="792">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="793">793</th><td>ahd_reg_print_t ahd_seqimode_print;</td></tr>
<tr><th id="794">794</th><td><u>#<span data-ppcond="792">else</span></u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/ahd_seqimode_print" data-ref="_M/ahd_seqimode_print">ahd_seqimode_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="796">796</th><td><u>    ahd_print_register(NULL, 0, "SEQIMODE", 0x5c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="797">797</th><td><u>#<span data-ppcond="792">endif</span></u></td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><u>#<span data-ppcond="799">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="800">800</th><td>ahd_reg_print_t ahd_currscb_print;</td></tr>
<tr><th id="801">801</th><td><u>#<span data-ppcond="799">else</span></u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/ahd_currscb_print" data-ref="_M/ahd_currscb_print">ahd_currscb_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="803">803</th><td><u>    ahd_print_register(NULL, 0, "CURRSCB", 0x5c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="804">804</th><td><u>#<span data-ppcond="799">endif</span></u></td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td><u>#<span data-ppcond="806">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="807">807</th><td>ahd_reg_print_t ahd_mdffstat_print;</td></tr>
<tr><th id="808">808</th><td><u>#<span data-ppcond="806">else</span></u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/ahd_mdffstat_print" data-ref="_M/ahd_mdffstat_print">ahd_mdffstat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="810">810</th><td><u>    ahd_print_register(NULL, 0, "MDFFSTAT", 0x5d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="811">811</th><td><u>#<span data-ppcond="806">endif</span></u></td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><u>#<span data-ppcond="813">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="814">814</th><td>ahd_reg_print_t ahd_crccontrol_print;</td></tr>
<tr><th id="815">815</th><td><u>#<span data-ppcond="813">else</span></u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/ahd_crccontrol_print" data-ref="_M/ahd_crccontrol_print">ahd_crccontrol_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="817">817</th><td><u>    ahd_print_register(NULL, 0, "CRCCONTROL", 0x5d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="818">818</th><td><u>#<span data-ppcond="813">endif</span></u></td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><u>#<span data-ppcond="820">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="821">821</th><td>ahd_reg_print_t ahd_scsitest_print;</td></tr>
<tr><th id="822">822</th><td><u>#<span data-ppcond="820">else</span></u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/ahd_scsitest_print" data-ref="_M/ahd_scsitest_print">ahd_scsitest_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="824">824</th><td><u>    ahd_print_register(NULL, 0, "SCSITEST", 0x5e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="825">825</th><td><u>#<span data-ppcond="820">endif</span></u></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><u>#<span data-ppcond="827">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="828">828</th><td>ahd_reg_print_t ahd_dfftag_print;</td></tr>
<tr><th id="829">829</th><td><u>#<span data-ppcond="827">else</span></u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/ahd_dfftag_print" data-ref="_M/ahd_dfftag_print">ahd_dfftag_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="831">831</th><td><u>    ahd_print_register(NULL, 0, "DFFTAG", 0x5e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="832">832</th><td><u>#<span data-ppcond="827">endif</span></u></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><u>#<span data-ppcond="834">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="835">835</th><td>ahd_reg_print_t ahd_lastscb_print;</td></tr>
<tr><th id="836">836</th><td><u>#<span data-ppcond="834">else</span></u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/ahd_lastscb_print" data-ref="_M/ahd_lastscb_print">ahd_lastscb_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="838">838</th><td><u>    ahd_print_register(NULL, 0, "LASTSCB", 0x5e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="839">839</th><td><u>#<span data-ppcond="834">endif</span></u></td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td><u>#<span data-ppcond="841">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="842">842</th><td>ahd_reg_print_t ahd_iopdnctl_print;</td></tr>
<tr><th id="843">843</th><td><u>#<span data-ppcond="841">else</span></u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/ahd_iopdnctl_print" data-ref="_M/ahd_iopdnctl_print">ahd_iopdnctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="845">845</th><td><u>    ahd_print_register(NULL, 0, "IOPDNCTL", 0x5f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="846">846</th><td><u>#<span data-ppcond="841">endif</span></u></td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><u>#<span data-ppcond="848">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="849">849</th><td>ahd_reg_print_t ahd_negoaddr_print;</td></tr>
<tr><th id="850">850</th><td><u>#<span data-ppcond="848">else</span></u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/ahd_negoaddr_print" data-ref="_M/ahd_negoaddr_print">ahd_negoaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="852">852</th><td><u>    ahd_print_register(NULL, 0, "NEGOADDR", 0x60, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="853">853</th><td><u>#<span data-ppcond="848">endif</span></u></td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><u>#<span data-ppcond="855">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="856">856</th><td>ahd_reg_print_t ahd_shaddr_print;</td></tr>
<tr><th id="857">857</th><td><u>#<span data-ppcond="855">else</span></u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/ahd_shaddr_print" data-ref="_M/ahd_shaddr_print">ahd_shaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="859">859</th><td><u>    ahd_print_register(NULL, 0, "SHADDR", 0x60, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="860">860</th><td><u>#<span data-ppcond="855">endif</span></u></td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><u>#<span data-ppcond="862">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="863">863</th><td>ahd_reg_print_t ahd_dgrpcrci_print;</td></tr>
<tr><th id="864">864</th><td><u>#<span data-ppcond="862">else</span></u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/ahd_dgrpcrci_print" data-ref="_M/ahd_dgrpcrci_print">ahd_dgrpcrci_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="866">866</th><td><u>    ahd_print_register(NULL, 0, "DGRPCRCI", 0x60, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="867">867</th><td><u>#<span data-ppcond="862">endif</span></u></td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td><u>#<span data-ppcond="869">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="870">870</th><td>ahd_reg_print_t ahd_negperiod_print;</td></tr>
<tr><th id="871">871</th><td><u>#<span data-ppcond="869">else</span></u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/ahd_negperiod_print" data-ref="_M/ahd_negperiod_print">ahd_negperiod_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="873">873</th><td><u>    ahd_print_register(NULL, 0, "NEGPERIOD", 0x61, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="874">874</th><td><u>#<span data-ppcond="869">endif</span></u></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><u>#<span data-ppcond="876">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="877">877</th><td>ahd_reg_print_t ahd_packcrci_print;</td></tr>
<tr><th id="878">878</th><td><u>#<span data-ppcond="876">else</span></u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/ahd_packcrci_print" data-ref="_M/ahd_packcrci_print">ahd_packcrci_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="880">880</th><td><u>    ahd_print_register(NULL, 0, "PACKCRCI", 0x62, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="881">881</th><td><u>#<span data-ppcond="876">endif</span></u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><u>#<span data-ppcond="883">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="884">884</th><td>ahd_reg_print_t ahd_negoffset_print;</td></tr>
<tr><th id="885">885</th><td><u>#<span data-ppcond="883">else</span></u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/ahd_negoffset_print" data-ref="_M/ahd_negoffset_print">ahd_negoffset_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="887">887</th><td><u>    ahd_print_register(NULL, 0, "NEGOFFSET", 0x62, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="888">888</th><td><u>#<span data-ppcond="883">endif</span></u></td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td><u>#<span data-ppcond="890">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="891">891</th><td>ahd_reg_print_t ahd_negppropts_print;</td></tr>
<tr><th id="892">892</th><td><u>#<span data-ppcond="890">else</span></u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/ahd_negppropts_print" data-ref="_M/ahd_negppropts_print">ahd_negppropts_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="894">894</th><td><u>    ahd_print_register(NULL, 0, "NEGPPROPTS", 0x63, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="895">895</th><td><u>#<span data-ppcond="890">endif</span></u></td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><u>#<span data-ppcond="897">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="898">898</th><td>ahd_reg_print_t ahd_negconopts_print;</td></tr>
<tr><th id="899">899</th><td><u>#<span data-ppcond="897">else</span></u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/ahd_negconopts_print" data-ref="_M/ahd_negconopts_print">ahd_negconopts_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="901">901</th><td><u>    ahd_print_register(NULL, 0, "NEGCONOPTS", 0x64, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="902">902</th><td><u>#<span data-ppcond="897">endif</span></u></td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><u>#<span data-ppcond="904">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="905">905</th><td>ahd_reg_print_t ahd_annexcol_print;</td></tr>
<tr><th id="906">906</th><td><u>#<span data-ppcond="904">else</span></u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/ahd_annexcol_print" data-ref="_M/ahd_annexcol_print">ahd_annexcol_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="908">908</th><td><u>    ahd_print_register(NULL, 0, "ANNEXCOL", 0x65, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="909">909</th><td><u>#<span data-ppcond="904">endif</span></u></td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><u>#<span data-ppcond="911">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="912">912</th><td>ahd_reg_print_t ahd_annexdat_print;</td></tr>
<tr><th id="913">913</th><td><u>#<span data-ppcond="911">else</span></u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/ahd_annexdat_print" data-ref="_M/ahd_annexdat_print">ahd_annexdat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="915">915</th><td><u>    ahd_print_register(NULL, 0, "ANNEXDAT", 0x66, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="916">916</th><td><u>#<span data-ppcond="911">endif</span></u></td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><u>#<span data-ppcond="918">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="919">919</th><td>ahd_reg_print_t ahd_scschkn_print;</td></tr>
<tr><th id="920">920</th><td><u>#<span data-ppcond="918">else</span></u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/ahd_scschkn_print" data-ref="_M/ahd_scschkn_print">ahd_scschkn_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="922">922</th><td><u>    ahd_print_register(NULL, 0, "SCSCHKN", 0x66, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="923">923</th><td><u>#<span data-ppcond="918">endif</span></u></td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><u>#<span data-ppcond="925">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="926">926</th><td>ahd_reg_print_t ahd_iownid_print;</td></tr>
<tr><th id="927">927</th><td><u>#<span data-ppcond="925">else</span></u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/ahd_iownid_print" data-ref="_M/ahd_iownid_print">ahd_iownid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="929">929</th><td><u>    ahd_print_register(NULL, 0, "IOWNID", 0x67, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="930">930</th><td><u>#<span data-ppcond="925">endif</span></u></td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><u>#<span data-ppcond="932">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="933">933</th><td>ahd_reg_print_t ahd_shcnt_print;</td></tr>
<tr><th id="934">934</th><td><u>#<span data-ppcond="932">else</span></u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/ahd_shcnt_print" data-ref="_M/ahd_shcnt_print">ahd_shcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="936">936</th><td><u>    ahd_print_register(NULL, 0, "SHCNT", 0x68, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="937">937</th><td><u>#<span data-ppcond="932">endif</span></u></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><u>#<span data-ppcond="939">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="940">940</th><td>ahd_reg_print_t ahd_pll960ctl0_print;</td></tr>
<tr><th id="941">941</th><td><u>#<span data-ppcond="939">else</span></u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/ahd_pll960ctl0_print" data-ref="_M/ahd_pll960ctl0_print">ahd_pll960ctl0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="943">943</th><td><u>    ahd_print_register(NULL, 0, "PLL960CTL0", 0x68, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="944">944</th><td><u>#<span data-ppcond="939">endif</span></u></td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><u>#<span data-ppcond="946">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="947">947</th><td>ahd_reg_print_t ahd_pll960ctl1_print;</td></tr>
<tr><th id="948">948</th><td><u>#<span data-ppcond="946">else</span></u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/ahd_pll960ctl1_print" data-ref="_M/ahd_pll960ctl1_print">ahd_pll960ctl1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="950">950</th><td><u>    ahd_print_register(NULL, 0, "PLL960CTL1", 0x69, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="951">951</th><td><u>#<span data-ppcond="946">endif</span></u></td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><u>#<span data-ppcond="953">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="954">954</th><td>ahd_reg_print_t ahd_townid_print;</td></tr>
<tr><th id="955">955</th><td><u>#<span data-ppcond="953">else</span></u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/ahd_townid_print" data-ref="_M/ahd_townid_print">ahd_townid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="957">957</th><td><u>    ahd_print_register(NULL, 0, "TOWNID", 0x69, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="958">958</th><td><u>#<span data-ppcond="953">endif</span></u></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><u>#<span data-ppcond="960">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="961">961</th><td>ahd_reg_print_t ahd_xsig_print;</td></tr>
<tr><th id="962">962</th><td><u>#<span data-ppcond="960">else</span></u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/ahd_xsig_print" data-ref="_M/ahd_xsig_print">ahd_xsig_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="964">964</th><td><u>    ahd_print_register(NULL, 0, "XSIG", 0x6a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="965">965</th><td><u>#<span data-ppcond="960">endif</span></u></td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><u>#<span data-ppcond="967">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="968">968</th><td>ahd_reg_print_t ahd_pll960cnt0_print;</td></tr>
<tr><th id="969">969</th><td><u>#<span data-ppcond="967">else</span></u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/ahd_pll960cnt0_print" data-ref="_M/ahd_pll960cnt0_print">ahd_pll960cnt0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="971">971</th><td><u>    ahd_print_register(NULL, 0, "PLL960CNT0", 0x6a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="972">972</th><td><u>#<span data-ppcond="967">endif</span></u></td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td><u>#<span data-ppcond="974">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="975">975</th><td>ahd_reg_print_t ahd_seloid_print;</td></tr>
<tr><th id="976">976</th><td><u>#<span data-ppcond="974">else</span></u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/ahd_seloid_print" data-ref="_M/ahd_seloid_print">ahd_seloid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="978">978</th><td><u>    ahd_print_register(NULL, 0, "SELOID", 0x6b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="979">979</th><td><u>#<span data-ppcond="974">endif</span></u></td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><u>#<span data-ppcond="981">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="982">982</th><td>ahd_reg_print_t ahd_pll400ctl0_print;</td></tr>
<tr><th id="983">983</th><td><u>#<span data-ppcond="981">else</span></u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/ahd_pll400ctl0_print" data-ref="_M/ahd_pll400ctl0_print">ahd_pll400ctl0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="985">985</th><td><u>    ahd_print_register(NULL, 0, "PLL400CTL0", 0x6c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="986">986</th><td><u>#<span data-ppcond="981">endif</span></u></td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><u>#<span data-ppcond="988">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="989">989</th><td>ahd_reg_print_t ahd_fairness_print;</td></tr>
<tr><th id="990">990</th><td><u>#<span data-ppcond="988">else</span></u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/ahd_fairness_print" data-ref="_M/ahd_fairness_print">ahd_fairness_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="992">992</th><td><u>    ahd_print_register(NULL, 0, "FAIRNESS", 0x6c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="993">993</th><td><u>#<span data-ppcond="988">endif</span></u></td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><u>#<span data-ppcond="995">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="996">996</th><td>ahd_reg_print_t ahd_pll400ctl1_print;</td></tr>
<tr><th id="997">997</th><td><u>#<span data-ppcond="995">else</span></u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/ahd_pll400ctl1_print" data-ref="_M/ahd_pll400ctl1_print">ahd_pll400ctl1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="999">999</th><td><u>    ahd_print_register(NULL, 0, "PLL400CTL1", 0x6d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1000">1000</th><td><u>#<span data-ppcond="995">endif</span></u></td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td><u>#<span data-ppcond="1002">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1003">1003</th><td>ahd_reg_print_t ahd_pll400cnt0_print;</td></tr>
<tr><th id="1004">1004</th><td><u>#<span data-ppcond="1002">else</span></u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/ahd_pll400cnt0_print" data-ref="_M/ahd_pll400cnt0_print">ahd_pll400cnt0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1006">1006</th><td><u>    ahd_print_register(NULL, 0, "PLL400CNT0", 0x6e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1007">1007</th><td><u>#<span data-ppcond="1002">endif</span></u></td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><u>#<span data-ppcond="1009">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1010">1010</th><td>ahd_reg_print_t ahd_unfairness_print;</td></tr>
<tr><th id="1011">1011</th><td><u>#<span data-ppcond="1009">else</span></u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/ahd_unfairness_print" data-ref="_M/ahd_unfairness_print">ahd_unfairness_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1013">1013</th><td><u>    ahd_print_register(NULL, 0, "UNFAIRNESS", 0x6e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1014">1014</th><td><u>#<span data-ppcond="1009">endif</span></u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><u>#<span data-ppcond="1016">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1017">1017</th><td>ahd_reg_print_t ahd_hodmaadr_print;</td></tr>
<tr><th id="1018">1018</th><td><u>#<span data-ppcond="1016">else</span></u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/ahd_hodmaadr_print" data-ref="_M/ahd_hodmaadr_print">ahd_hodmaadr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1020">1020</th><td><u>    ahd_print_register(NULL, 0, "HODMAADR", 0x70, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1021">1021</th><td><u>#<span data-ppcond="1016">endif</span></u></td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><u>#<span data-ppcond="1023">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1024">1024</th><td>ahd_reg_print_t ahd_haddr_print;</td></tr>
<tr><th id="1025">1025</th><td><u>#<span data-ppcond="1023">else</span></u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/ahd_haddr_print" data-ref="_M/ahd_haddr_print">ahd_haddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1027">1027</th><td><u>    ahd_print_register(NULL, 0, "HADDR", 0x70, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1028">1028</th><td><u>#<span data-ppcond="1023">endif</span></u></td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><u>#<span data-ppcond="1030">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1031">1031</th><td>ahd_reg_print_t ahd_plldelay_print;</td></tr>
<tr><th id="1032">1032</th><td><u>#<span data-ppcond="1030">else</span></u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/ahd_plldelay_print" data-ref="_M/ahd_plldelay_print">ahd_plldelay_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1034">1034</th><td><u>    ahd_print_register(NULL, 0, "PLLDELAY", 0x70, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1035">1035</th><td><u>#<span data-ppcond="1030">endif</span></u></td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td><u>#<span data-ppcond="1037">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1038">1038</th><td>ahd_reg_print_t ahd_hcnt_print;</td></tr>
<tr><th id="1039">1039</th><td><u>#<span data-ppcond="1037">else</span></u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/ahd_hcnt_print" data-ref="_M/ahd_hcnt_print">ahd_hcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1041">1041</th><td><u>    ahd_print_register(NULL, 0, "HCNT", 0x78, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1042">1042</th><td><u>#<span data-ppcond="1037">endif</span></u></td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td><u>#<span data-ppcond="1044">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1045">1045</th><td>ahd_reg_print_t ahd_hodmacnt_print;</td></tr>
<tr><th id="1046">1046</th><td><u>#<span data-ppcond="1044">else</span></u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/ahd_hodmacnt_print" data-ref="_M/ahd_hodmacnt_print">ahd_hodmacnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1048">1048</th><td><u>    ahd_print_register(NULL, 0, "HODMACNT", 0x78, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1049">1049</th><td><u>#<span data-ppcond="1044">endif</span></u></td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td><u>#<span data-ppcond="1051">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1052">1052</th><td>ahd_reg_print_t ahd_hodmaen_print;</td></tr>
<tr><th id="1053">1053</th><td><u>#<span data-ppcond="1051">else</span></u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/ahd_hodmaen_print" data-ref="_M/ahd_hodmaen_print">ahd_hodmaen_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1055">1055</th><td><u>    ahd_print_register(NULL, 0, "HODMAEN", 0x7a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1056">1056</th><td><u>#<span data-ppcond="1051">endif</span></u></td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td><u>#<span data-ppcond="1058">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1059">1059</th><td>ahd_reg_print_t ahd_scbhaddr_print;</td></tr>
<tr><th id="1060">1060</th><td><u>#<span data-ppcond="1058">else</span></u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/ahd_scbhaddr_print" data-ref="_M/ahd_scbhaddr_print">ahd_scbhaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1062">1062</th><td><u>    ahd_print_register(NULL, 0, "SCBHADDR", 0x7c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1063">1063</th><td><u>#<span data-ppcond="1058">endif</span></u></td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><u>#<span data-ppcond="1065">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1066">1066</th><td>ahd_reg_print_t ahd_sghaddr_print;</td></tr>
<tr><th id="1067">1067</th><td><u>#<span data-ppcond="1065">else</span></u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/ahd_sghaddr_print" data-ref="_M/ahd_sghaddr_print">ahd_sghaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1069">1069</th><td><u>    ahd_print_register(NULL, 0, "SGHADDR", 0x7c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1070">1070</th><td><u>#<span data-ppcond="1065">endif</span></u></td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td><u>#<span data-ppcond="1072">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1073">1073</th><td>ahd_reg_print_t ahd_sghcnt_print;</td></tr>
<tr><th id="1074">1074</th><td><u>#<span data-ppcond="1072">else</span></u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/ahd_sghcnt_print" data-ref="_M/ahd_sghcnt_print">ahd_sghcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1076">1076</th><td><u>    ahd_print_register(NULL, 0, "SGHCNT", 0x84, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1077">1077</th><td><u>#<span data-ppcond="1072">endif</span></u></td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td><u>#<span data-ppcond="1079">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1080">1080</th><td>ahd_reg_print_t ahd_scbhcnt_print;</td></tr>
<tr><th id="1081">1081</th><td><u>#<span data-ppcond="1079">else</span></u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/ahd_scbhcnt_print" data-ref="_M/ahd_scbhcnt_print">ahd_scbhcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1083">1083</th><td><u>    ahd_print_register(NULL, 0, "SCBHCNT", 0x84, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1084">1084</th><td><u>#<span data-ppcond="1079">endif</span></u></td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><u>#<span data-ppcond="1086">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1087">1087</th><td>ahd_reg_print_t ahd_dff_thrsh_print;</td></tr>
<tr><th id="1088">1088</th><td><u>#<span data-ppcond="1086">else</span></u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/ahd_dff_thrsh_print" data-ref="_M/ahd_dff_thrsh_print">ahd_dff_thrsh_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1090">1090</th><td><u>    ahd_print_register(NULL, 0, "DFF_THRSH", 0x88, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1091">1091</th><td><u>#<span data-ppcond="1086">endif</span></u></td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td><u>#<span data-ppcond="1093">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1094">1094</th><td>ahd_reg_print_t ahd_romaddr_print;</td></tr>
<tr><th id="1095">1095</th><td><u>#<span data-ppcond="1093">else</span></u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/ahd_romaddr_print" data-ref="_M/ahd_romaddr_print">ahd_romaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1097">1097</th><td><u>    ahd_print_register(NULL, 0, "ROMADDR", 0x8a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1098">1098</th><td><u>#<span data-ppcond="1093">endif</span></u></td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td><u>#<span data-ppcond="1100">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1101">1101</th><td>ahd_reg_print_t ahd_romcntrl_print;</td></tr>
<tr><th id="1102">1102</th><td><u>#<span data-ppcond="1100">else</span></u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/ahd_romcntrl_print" data-ref="_M/ahd_romcntrl_print">ahd_romcntrl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1104">1104</th><td><u>    ahd_print_register(NULL, 0, "ROMCNTRL", 0x8d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1105">1105</th><td><u>#<span data-ppcond="1100">endif</span></u></td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td><u>#<span data-ppcond="1107">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1108">1108</th><td>ahd_reg_print_t ahd_romdata_print;</td></tr>
<tr><th id="1109">1109</th><td><u>#<span data-ppcond="1107">else</span></u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/ahd_romdata_print" data-ref="_M/ahd_romdata_print">ahd_romdata_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1111">1111</th><td><u>    ahd_print_register(NULL, 0, "ROMDATA", 0x8e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1112">1112</th><td><u>#<span data-ppcond="1107">endif</span></u></td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td><u>#<span data-ppcond="1114">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1115">1115</th><td>ahd_reg_print_t ahd_dchrxmsg0_print;</td></tr>
<tr><th id="1116">1116</th><td><u>#<span data-ppcond="1114">else</span></u></td></tr>
<tr><th id="1117">1117</th><td><u>#define <dfn class="macro" id="_M/ahd_dchrxmsg0_print" data-ref="_M/ahd_dchrxmsg0_print">ahd_dchrxmsg0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1118">1118</th><td><u>    ahd_print_register(NULL, 0, "DCHRXMSG0", 0x90, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1119">1119</th><td><u>#<span data-ppcond="1114">endif</span></u></td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td><u>#<span data-ppcond="1121">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1122">1122</th><td>ahd_reg_print_t ahd_roenable_print;</td></tr>
<tr><th id="1123">1123</th><td><u>#<span data-ppcond="1121">else</span></u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/ahd_roenable_print" data-ref="_M/ahd_roenable_print">ahd_roenable_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1125">1125</th><td><u>    ahd_print_register(NULL, 0, "ROENABLE", 0x90, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1126">1126</th><td><u>#<span data-ppcond="1121">endif</span></u></td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><u>#<span data-ppcond="1128">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1129">1129</th><td>ahd_reg_print_t ahd_ovlyrxmsg0_print;</td></tr>
<tr><th id="1130">1130</th><td><u>#<span data-ppcond="1128">else</span></u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/ahd_ovlyrxmsg0_print" data-ref="_M/ahd_ovlyrxmsg0_print">ahd_ovlyrxmsg0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1132">1132</th><td><u>    ahd_print_register(NULL, 0, "OVLYRXMSG0", 0x90, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1133">1133</th><td><u>#<span data-ppcond="1128">endif</span></u></td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td><u>#<span data-ppcond="1135">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1136">1136</th><td>ahd_reg_print_t ahd_cmcrxmsg0_print;</td></tr>
<tr><th id="1137">1137</th><td><u>#<span data-ppcond="1135">else</span></u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/ahd_cmcrxmsg0_print" data-ref="_M/ahd_cmcrxmsg0_print">ahd_cmcrxmsg0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1139">1139</th><td><u>    ahd_print_register(NULL, 0, "CMCRXMSG0", 0x90, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1140">1140</th><td><u>#<span data-ppcond="1135">endif</span></u></td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td><u>#<span data-ppcond="1142">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1143">1143</th><td>ahd_reg_print_t ahd_nsenable_print;</td></tr>
<tr><th id="1144">1144</th><td><u>#<span data-ppcond="1142">else</span></u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/ahd_nsenable_print" data-ref="_M/ahd_nsenable_print">ahd_nsenable_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1146">1146</th><td><u>    ahd_print_register(NULL, 0, "NSENABLE", 0x91, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1147">1147</th><td><u>#<span data-ppcond="1142">endif</span></u></td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td><u>#<span data-ppcond="1149">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1150">1150</th><td>ahd_reg_print_t ahd_dchrxmsg1_print;</td></tr>
<tr><th id="1151">1151</th><td><u>#<span data-ppcond="1149">else</span></u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/ahd_dchrxmsg1_print" data-ref="_M/ahd_dchrxmsg1_print">ahd_dchrxmsg1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1153">1153</th><td><u>    ahd_print_register(NULL, 0, "DCHRXMSG1", 0x91, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1154">1154</th><td><u>#<span data-ppcond="1149">endif</span></u></td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><u>#<span data-ppcond="1156">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1157">1157</th><td>ahd_reg_print_t ahd_ovlyrxmsg1_print;</td></tr>
<tr><th id="1158">1158</th><td><u>#<span data-ppcond="1156">else</span></u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/ahd_ovlyrxmsg1_print" data-ref="_M/ahd_ovlyrxmsg1_print">ahd_ovlyrxmsg1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1160">1160</th><td><u>    ahd_print_register(NULL, 0, "OVLYRXMSG1", 0x91, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1161">1161</th><td><u>#<span data-ppcond="1156">endif</span></u></td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td><u>#<span data-ppcond="1163">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1164">1164</th><td>ahd_reg_print_t ahd_cmcrxmsg1_print;</td></tr>
<tr><th id="1165">1165</th><td><u>#<span data-ppcond="1163">else</span></u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/ahd_cmcrxmsg1_print" data-ref="_M/ahd_cmcrxmsg1_print">ahd_cmcrxmsg1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1167">1167</th><td><u>    ahd_print_register(NULL, 0, "CMCRXMSG1", 0x91, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1168">1168</th><td><u>#<span data-ppcond="1163">endif</span></u></td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td><u>#<span data-ppcond="1170">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1171">1171</th><td>ahd_reg_print_t ahd_dchrxmsg2_print;</td></tr>
<tr><th id="1172">1172</th><td><u>#<span data-ppcond="1170">else</span></u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/ahd_dchrxmsg2_print" data-ref="_M/ahd_dchrxmsg2_print">ahd_dchrxmsg2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1174">1174</th><td><u>    ahd_print_register(NULL, 0, "DCHRXMSG2", 0x92, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1175">1175</th><td><u>#<span data-ppcond="1170">endif</span></u></td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td><u>#<span data-ppcond="1177">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1178">1178</th><td>ahd_reg_print_t ahd_ovlyrxmsg2_print;</td></tr>
<tr><th id="1179">1179</th><td><u>#<span data-ppcond="1177">else</span></u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/ahd_ovlyrxmsg2_print" data-ref="_M/ahd_ovlyrxmsg2_print">ahd_ovlyrxmsg2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1181">1181</th><td><u>    ahd_print_register(NULL, 0, "OVLYRXMSG2", 0x92, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1182">1182</th><td><u>#<span data-ppcond="1177">endif</span></u></td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td><u>#<span data-ppcond="1184">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1185">1185</th><td>ahd_reg_print_t ahd_cmcrxmsg2_print;</td></tr>
<tr><th id="1186">1186</th><td><u>#<span data-ppcond="1184">else</span></u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/ahd_cmcrxmsg2_print" data-ref="_M/ahd_cmcrxmsg2_print">ahd_cmcrxmsg2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1188">1188</th><td><u>    ahd_print_register(NULL, 0, "CMCRXMSG2", 0x92, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1189">1189</th><td><u>#<span data-ppcond="1184">endif</span></u></td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td><u>#<span data-ppcond="1191">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1192">1192</th><td>ahd_reg_print_t ahd_ost_print;</td></tr>
<tr><th id="1193">1193</th><td><u>#<span data-ppcond="1191">else</span></u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/ahd_ost_print" data-ref="_M/ahd_ost_print">ahd_ost_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1195">1195</th><td><u>    ahd_print_register(NULL, 0, "OST", 0x92, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1196">1196</th><td><u>#<span data-ppcond="1191">endif</span></u></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><u>#<span data-ppcond="1198">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1199">1199</th><td>ahd_reg_print_t ahd_dchrxmsg3_print;</td></tr>
<tr><th id="1200">1200</th><td><u>#<span data-ppcond="1198">else</span></u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/ahd_dchrxmsg3_print" data-ref="_M/ahd_dchrxmsg3_print">ahd_dchrxmsg3_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1202">1202</th><td><u>    ahd_print_register(NULL, 0, "DCHRXMSG3", 0x93, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1203">1203</th><td><u>#<span data-ppcond="1198">endif</span></u></td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><u>#<span data-ppcond="1205">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1206">1206</th><td>ahd_reg_print_t ahd_cmcrxmsg3_print;</td></tr>
<tr><th id="1207">1207</th><td><u>#<span data-ppcond="1205">else</span></u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/ahd_cmcrxmsg3_print" data-ref="_M/ahd_cmcrxmsg3_print">ahd_cmcrxmsg3_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1209">1209</th><td><u>    ahd_print_register(NULL, 0, "CMCRXMSG3", 0x93, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1210">1210</th><td><u>#<span data-ppcond="1205">endif</span></u></td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td><u>#<span data-ppcond="1212">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1213">1213</th><td>ahd_reg_print_t ahd_pcixctl_print;</td></tr>
<tr><th id="1214">1214</th><td><u>#<span data-ppcond="1212">else</span></u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/ahd_pcixctl_print" data-ref="_M/ahd_pcixctl_print">ahd_pcixctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1216">1216</th><td><u>    ahd_print_register(NULL, 0, "PCIXCTL", 0x93, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1217">1217</th><td><u>#<span data-ppcond="1212">endif</span></u></td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td><u>#<span data-ppcond="1219">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1220">1220</th><td>ahd_reg_print_t ahd_ovlyrxmsg3_print;</td></tr>
<tr><th id="1221">1221</th><td><u>#<span data-ppcond="1219">else</span></u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/ahd_ovlyrxmsg3_print" data-ref="_M/ahd_ovlyrxmsg3_print">ahd_ovlyrxmsg3_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1223">1223</th><td><u>    ahd_print_register(NULL, 0, "OVLYRXMSG3", 0x93, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1224">1224</th><td><u>#<span data-ppcond="1219">endif</span></u></td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><u>#<span data-ppcond="1226">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1227">1227</th><td>ahd_reg_print_t ahd_ovlyseqbcnt_print;</td></tr>
<tr><th id="1228">1228</th><td><u>#<span data-ppcond="1226">else</span></u></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/ahd_ovlyseqbcnt_print" data-ref="_M/ahd_ovlyseqbcnt_print">ahd_ovlyseqbcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1230">1230</th><td><u>    ahd_print_register(NULL, 0, "OVLYSEQBCNT", 0x94, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1231">1231</th><td><u>#<span data-ppcond="1226">endif</span></u></td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td><u>#<span data-ppcond="1233">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1234">1234</th><td>ahd_reg_print_t ahd_cmcseqbcnt_print;</td></tr>
<tr><th id="1235">1235</th><td><u>#<span data-ppcond="1233">else</span></u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/ahd_cmcseqbcnt_print" data-ref="_M/ahd_cmcseqbcnt_print">ahd_cmcseqbcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1237">1237</th><td><u>    ahd_print_register(NULL, 0, "CMCSEQBCNT", 0x94, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1238">1238</th><td><u>#<span data-ppcond="1233">endif</span></u></td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td><u>#<span data-ppcond="1240">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1241">1241</th><td>ahd_reg_print_t ahd_dchseqbcnt_print;</td></tr>
<tr><th id="1242">1242</th><td><u>#<span data-ppcond="1240">else</span></u></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/ahd_dchseqbcnt_print" data-ref="_M/ahd_dchseqbcnt_print">ahd_dchseqbcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1244">1244</th><td><u>    ahd_print_register(NULL, 0, "DCHSEQBCNT", 0x94, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1245">1245</th><td><u>#<span data-ppcond="1240">endif</span></u></td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td><u>#<span data-ppcond="1247">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1248">1248</th><td>ahd_reg_print_t ahd_ovlyspltstat0_print;</td></tr>
<tr><th id="1249">1249</th><td><u>#<span data-ppcond="1247">else</span></u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/ahd_ovlyspltstat0_print" data-ref="_M/ahd_ovlyspltstat0_print">ahd_ovlyspltstat0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1251">1251</th><td><u>    ahd_print_register(NULL, 0, "OVLYSPLTSTAT0", 0x96, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1252">1252</th><td><u>#<span data-ppcond="1247">endif</span></u></td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td><u>#<span data-ppcond="1254">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1255">1255</th><td>ahd_reg_print_t ahd_cmcspltstat0_print;</td></tr>
<tr><th id="1256">1256</th><td><u>#<span data-ppcond="1254">else</span></u></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/ahd_cmcspltstat0_print" data-ref="_M/ahd_cmcspltstat0_print">ahd_cmcspltstat0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1258">1258</th><td><u>    ahd_print_register(NULL, 0, "CMCSPLTSTAT0", 0x96, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1259">1259</th><td><u>#<span data-ppcond="1254">endif</span></u></td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td><u>#<span data-ppcond="1261">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1262">1262</th><td>ahd_reg_print_t ahd_dchspltstat0_print;</td></tr>
<tr><th id="1263">1263</th><td><u>#<span data-ppcond="1261">else</span></u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/ahd_dchspltstat0_print" data-ref="_M/ahd_dchspltstat0_print">ahd_dchspltstat0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1265">1265</th><td><u>    ahd_print_register(NULL, 0, "DCHSPLTSTAT0", 0x96, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1266">1266</th><td><u>#<span data-ppcond="1261">endif</span></u></td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td><u>#<span data-ppcond="1268">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1269">1269</th><td>ahd_reg_print_t ahd_ovlyspltstat1_print;</td></tr>
<tr><th id="1270">1270</th><td><u>#<span data-ppcond="1268">else</span></u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/ahd_ovlyspltstat1_print" data-ref="_M/ahd_ovlyspltstat1_print">ahd_ovlyspltstat1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1272">1272</th><td><u>    ahd_print_register(NULL, 0, "OVLYSPLTSTAT1", 0x97, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1273">1273</th><td><u>#<span data-ppcond="1268">endif</span></u></td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td><u>#<span data-ppcond="1275">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1276">1276</th><td>ahd_reg_print_t ahd_dchspltstat1_print;</td></tr>
<tr><th id="1277">1277</th><td><u>#<span data-ppcond="1275">else</span></u></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/ahd_dchspltstat1_print" data-ref="_M/ahd_dchspltstat1_print">ahd_dchspltstat1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1279">1279</th><td><u>    ahd_print_register(NULL, 0, "DCHSPLTSTAT1", 0x97, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1280">1280</th><td><u>#<span data-ppcond="1275">endif</span></u></td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td><u>#<span data-ppcond="1282">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1283">1283</th><td>ahd_reg_print_t ahd_cmcspltstat1_print;</td></tr>
<tr><th id="1284">1284</th><td><u>#<span data-ppcond="1282">else</span></u></td></tr>
<tr><th id="1285">1285</th><td><u>#define <dfn class="macro" id="_M/ahd_cmcspltstat1_print" data-ref="_M/ahd_cmcspltstat1_print">ahd_cmcspltstat1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1286">1286</th><td><u>    ahd_print_register(NULL, 0, "CMCSPLTSTAT1", 0x97, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1287">1287</th><td><u>#<span data-ppcond="1282">endif</span></u></td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td><u>#<span data-ppcond="1289">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1290">1290</th><td>ahd_reg_print_t ahd_sgrxmsg0_print;</td></tr>
<tr><th id="1291">1291</th><td><u>#<span data-ppcond="1289">else</span></u></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/ahd_sgrxmsg0_print" data-ref="_M/ahd_sgrxmsg0_print">ahd_sgrxmsg0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1293">1293</th><td><u>    ahd_print_register(NULL, 0, "SGRXMSG0", 0x98, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1294">1294</th><td><u>#<span data-ppcond="1289">endif</span></u></td></tr>
<tr><th id="1295">1295</th><td></td></tr>
<tr><th id="1296">1296</th><td><u>#<span data-ppcond="1296">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1297">1297</th><td>ahd_reg_print_t ahd_slvspltoutadr0_print;</td></tr>
<tr><th id="1298">1298</th><td><u>#<span data-ppcond="1296">else</span></u></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/ahd_slvspltoutadr0_print" data-ref="_M/ahd_slvspltoutadr0_print">ahd_slvspltoutadr0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1300">1300</th><td><u>    ahd_print_register(NULL, 0, "SLVSPLTOUTADR0", 0x98, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1301">1301</th><td><u>#<span data-ppcond="1296">endif</span></u></td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td><u>#<span data-ppcond="1303">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1304">1304</th><td>ahd_reg_print_t ahd_slvspltoutadr1_print;</td></tr>
<tr><th id="1305">1305</th><td><u>#<span data-ppcond="1303">else</span></u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/ahd_slvspltoutadr1_print" data-ref="_M/ahd_slvspltoutadr1_print">ahd_slvspltoutadr1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1307">1307</th><td><u>    ahd_print_register(NULL, 0, "SLVSPLTOUTADR1", 0x99, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1308">1308</th><td><u>#<span data-ppcond="1303">endif</span></u></td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td><u>#<span data-ppcond="1310">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1311">1311</th><td>ahd_reg_print_t ahd_sgrxmsg1_print;</td></tr>
<tr><th id="1312">1312</th><td><u>#<span data-ppcond="1310">else</span></u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/ahd_sgrxmsg1_print" data-ref="_M/ahd_sgrxmsg1_print">ahd_sgrxmsg1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1314">1314</th><td><u>    ahd_print_register(NULL, 0, "SGRXMSG1", 0x99, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1315">1315</th><td><u>#<span data-ppcond="1310">endif</span></u></td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td><u>#<span data-ppcond="1317">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1318">1318</th><td>ahd_reg_print_t ahd_slvspltoutadr2_print;</td></tr>
<tr><th id="1319">1319</th><td><u>#<span data-ppcond="1317">else</span></u></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/ahd_slvspltoutadr2_print" data-ref="_M/ahd_slvspltoutadr2_print">ahd_slvspltoutadr2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1321">1321</th><td><u>    ahd_print_register(NULL, 0, "SLVSPLTOUTADR2", 0x9a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1322">1322</th><td><u>#<span data-ppcond="1317">endif</span></u></td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td><u>#<span data-ppcond="1324">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1325">1325</th><td>ahd_reg_print_t ahd_sgrxmsg2_print;</td></tr>
<tr><th id="1326">1326</th><td><u>#<span data-ppcond="1324">else</span></u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/ahd_sgrxmsg2_print" data-ref="_M/ahd_sgrxmsg2_print">ahd_sgrxmsg2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1328">1328</th><td><u>    ahd_print_register(NULL, 0, "SGRXMSG2", 0x9a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1329">1329</th><td><u>#<span data-ppcond="1324">endif</span></u></td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><u>#<span data-ppcond="1331">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1332">1332</th><td>ahd_reg_print_t ahd_slvspltoutadr3_print;</td></tr>
<tr><th id="1333">1333</th><td><u>#<span data-ppcond="1331">else</span></u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/ahd_slvspltoutadr3_print" data-ref="_M/ahd_slvspltoutadr3_print">ahd_slvspltoutadr3_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1335">1335</th><td><u>    ahd_print_register(NULL, 0, "SLVSPLTOUTADR3", 0x9b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1336">1336</th><td><u>#<span data-ppcond="1331">endif</span></u></td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><u>#<span data-ppcond="1338">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1339">1339</th><td>ahd_reg_print_t ahd_sgrxmsg3_print;</td></tr>
<tr><th id="1340">1340</th><td><u>#<span data-ppcond="1338">else</span></u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/ahd_sgrxmsg3_print" data-ref="_M/ahd_sgrxmsg3_print">ahd_sgrxmsg3_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1342">1342</th><td><u>    ahd_print_register(NULL, 0, "SGRXMSG3", 0x9b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1343">1343</th><td><u>#<span data-ppcond="1338">endif</span></u></td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td><u>#<span data-ppcond="1345">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1346">1346</th><td>ahd_reg_print_t ahd_sgseqbcnt_print;</td></tr>
<tr><th id="1347">1347</th><td><u>#<span data-ppcond="1345">else</span></u></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/ahd_sgseqbcnt_print" data-ref="_M/ahd_sgseqbcnt_print">ahd_sgseqbcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1349">1349</th><td><u>    ahd_print_register(NULL, 0, "SGSEQBCNT", 0x9c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1350">1350</th><td><u>#<span data-ppcond="1345">endif</span></u></td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td><u>#<span data-ppcond="1352">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1353">1353</th><td>ahd_reg_print_t ahd_slvspltoutattr0_print;</td></tr>
<tr><th id="1354">1354</th><td><u>#<span data-ppcond="1352">else</span></u></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/ahd_slvspltoutattr0_print" data-ref="_M/ahd_slvspltoutattr0_print">ahd_slvspltoutattr0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1356">1356</th><td><u>    ahd_print_register(NULL, 0, "SLVSPLTOUTATTR0", 0x9c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1357">1357</th><td><u>#<span data-ppcond="1352">endif</span></u></td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><u>#<span data-ppcond="1359">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1360">1360</th><td>ahd_reg_print_t ahd_slvspltoutattr1_print;</td></tr>
<tr><th id="1361">1361</th><td><u>#<span data-ppcond="1359">else</span></u></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/ahd_slvspltoutattr1_print" data-ref="_M/ahd_slvspltoutattr1_print">ahd_slvspltoutattr1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1363">1363</th><td><u>    ahd_print_register(NULL, 0, "SLVSPLTOUTATTR1", 0x9d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1364">1364</th><td><u>#<span data-ppcond="1359">endif</span></u></td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><u>#<span data-ppcond="1366">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1367">1367</th><td>ahd_reg_print_t ahd_sgspltstat0_print;</td></tr>
<tr><th id="1368">1368</th><td><u>#<span data-ppcond="1366">else</span></u></td></tr>
<tr><th id="1369">1369</th><td><u>#define <dfn class="macro" id="_M/ahd_sgspltstat0_print" data-ref="_M/ahd_sgspltstat0_print">ahd_sgspltstat0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1370">1370</th><td><u>    ahd_print_register(NULL, 0, "SGSPLTSTAT0", 0x9e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1371">1371</th><td><u>#<span data-ppcond="1366">endif</span></u></td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td><u>#<span data-ppcond="1373">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1374">1374</th><td>ahd_reg_print_t ahd_slvspltoutattr2_print;</td></tr>
<tr><th id="1375">1375</th><td><u>#<span data-ppcond="1373">else</span></u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/ahd_slvspltoutattr2_print" data-ref="_M/ahd_slvspltoutattr2_print">ahd_slvspltoutattr2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1377">1377</th><td><u>    ahd_print_register(NULL, 0, "SLVSPLTOUTATTR2", 0x9e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1378">1378</th><td><u>#<span data-ppcond="1373">endif</span></u></td></tr>
<tr><th id="1379">1379</th><td></td></tr>
<tr><th id="1380">1380</th><td><u>#<span data-ppcond="1380">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1381">1381</th><td>ahd_reg_print_t ahd_sgspltstat1_print;</td></tr>
<tr><th id="1382">1382</th><td><u>#<span data-ppcond="1380">else</span></u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/ahd_sgspltstat1_print" data-ref="_M/ahd_sgspltstat1_print">ahd_sgspltstat1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1384">1384</th><td><u>    ahd_print_register(NULL, 0, "SGSPLTSTAT1", 0x9f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1385">1385</th><td><u>#<span data-ppcond="1380">endif</span></u></td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td><u>#<span data-ppcond="1387">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1388">1388</th><td>ahd_reg_print_t ahd_sfunct_print;</td></tr>
<tr><th id="1389">1389</th><td><u>#<span data-ppcond="1387">else</span></u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/ahd_sfunct_print" data-ref="_M/ahd_sfunct_print">ahd_sfunct_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1391">1391</th><td><u>    ahd_print_register(NULL, 0, "SFUNCT", 0x9f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1392">1392</th><td><u>#<span data-ppcond="1387">endif</span></u></td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td><u>#<span data-ppcond="1394">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1395">1395</th><td>ahd_reg_print_t ahd_df0pcistat_print;</td></tr>
<tr><th id="1396">1396</th><td><u>#<span data-ppcond="1394">else</span></u></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/ahd_df0pcistat_print" data-ref="_M/ahd_df0pcistat_print">ahd_df0pcistat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1398">1398</th><td><u>    ahd_print_register(NULL, 0, "DF0PCISTAT", 0xa0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1399">1399</th><td><u>#<span data-ppcond="1394">endif</span></u></td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td><u>#<span data-ppcond="1401">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1402">1402</th><td>ahd_reg_print_t ahd_reg0_print;</td></tr>
<tr><th id="1403">1403</th><td><u>#<span data-ppcond="1401">else</span></u></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/ahd_reg0_print" data-ref="_M/ahd_reg0_print">ahd_reg0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1405">1405</th><td><u>    ahd_print_register(NULL, 0, "REG0", 0xa0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1406">1406</th><td><u>#<span data-ppcond="1401">endif</span></u></td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td><u>#<span data-ppcond="1408">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1409">1409</th><td>ahd_reg_print_t ahd_df1pcistat_print;</td></tr>
<tr><th id="1410">1410</th><td><u>#<span data-ppcond="1408">else</span></u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/ahd_df1pcistat_print" data-ref="_M/ahd_df1pcistat_print">ahd_df1pcistat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1412">1412</th><td><u>    ahd_print_register(NULL, 0, "DF1PCISTAT", 0xa1, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1413">1413</th><td><u>#<span data-ppcond="1408">endif</span></u></td></tr>
<tr><th id="1414">1414</th><td></td></tr>
<tr><th id="1415">1415</th><td><u>#<span data-ppcond="1415">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1416">1416</th><td>ahd_reg_print_t ahd_sgpcistat_print;</td></tr>
<tr><th id="1417">1417</th><td><u>#<span data-ppcond="1415">else</span></u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/ahd_sgpcistat_print" data-ref="_M/ahd_sgpcistat_print">ahd_sgpcistat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1419">1419</th><td><u>    ahd_print_register(NULL, 0, "SGPCISTAT", 0xa2, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1420">1420</th><td><u>#<span data-ppcond="1415">endif</span></u></td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><u>#<span data-ppcond="1422">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1423">1423</th><td>ahd_reg_print_t ahd_reg1_print;</td></tr>
<tr><th id="1424">1424</th><td><u>#<span data-ppcond="1422">else</span></u></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/ahd_reg1_print" data-ref="_M/ahd_reg1_print">ahd_reg1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1426">1426</th><td><u>    ahd_print_register(NULL, 0, "REG1", 0xa2, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1427">1427</th><td><u>#<span data-ppcond="1422">endif</span></u></td></tr>
<tr><th id="1428">1428</th><td></td></tr>
<tr><th id="1429">1429</th><td><u>#<span data-ppcond="1429">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1430">1430</th><td>ahd_reg_print_t ahd_cmcpcistat_print;</td></tr>
<tr><th id="1431">1431</th><td><u>#<span data-ppcond="1429">else</span></u></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/ahd_cmcpcistat_print" data-ref="_M/ahd_cmcpcistat_print">ahd_cmcpcistat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1433">1433</th><td><u>    ahd_print_register(NULL, 0, "CMCPCISTAT", 0xa3, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1434">1434</th><td><u>#<span data-ppcond="1429">endif</span></u></td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td><u>#<span data-ppcond="1436">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1437">1437</th><td>ahd_reg_print_t ahd_ovlypcistat_print;</td></tr>
<tr><th id="1438">1438</th><td><u>#<span data-ppcond="1436">else</span></u></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/ahd_ovlypcistat_print" data-ref="_M/ahd_ovlypcistat_print">ahd_ovlypcistat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1440">1440</th><td><u>    ahd_print_register(NULL, 0, "OVLYPCISTAT", 0xa4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1441">1441</th><td><u>#<span data-ppcond="1436">endif</span></u></td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td><u>#<span data-ppcond="1443">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1444">1444</th><td>ahd_reg_print_t ahd_reg_isr_print;</td></tr>
<tr><th id="1445">1445</th><td><u>#<span data-ppcond="1443">else</span></u></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/ahd_reg_isr_print" data-ref="_M/ahd_reg_isr_print">ahd_reg_isr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1447">1447</th><td><u>    ahd_print_register(NULL, 0, "REG_ISR", 0xa4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1448">1448</th><td><u>#<span data-ppcond="1443">endif</span></u></td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td><u>#<span data-ppcond="1450">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1451">1451</th><td>ahd_reg_print_t ahd_msipcistat_print;</td></tr>
<tr><th id="1452">1452</th><td><u>#<span data-ppcond="1450">else</span></u></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/ahd_msipcistat_print" data-ref="_M/ahd_msipcistat_print">ahd_msipcistat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1454">1454</th><td><u>    ahd_print_register(NULL, 0, "MSIPCISTAT", 0xa6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1455">1455</th><td><u>#<span data-ppcond="1450">endif</span></u></td></tr>
<tr><th id="1456">1456</th><td></td></tr>
<tr><th id="1457">1457</th><td><u>#<span data-ppcond="1457">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1458">1458</th><td>ahd_reg_print_t ahd_sg_state_print;</td></tr>
<tr><th id="1459">1459</th><td><u>#<span data-ppcond="1457">else</span></u></td></tr>
<tr><th id="1460">1460</th><td><u>#define <dfn class="macro" id="_M/ahd_sg_state_print" data-ref="_M/ahd_sg_state_print">ahd_sg_state_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1461">1461</th><td><u>    ahd_print_register(NULL, 0, "SG_STATE", 0xa6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1462">1462</th><td><u>#<span data-ppcond="1457">endif</span></u></td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td><u>#<span data-ppcond="1464">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1465">1465</th><td>ahd_reg_print_t ahd_data_count_odd_print;</td></tr>
<tr><th id="1466">1466</th><td><u>#<span data-ppcond="1464">else</span></u></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/ahd_data_count_odd_print" data-ref="_M/ahd_data_count_odd_print">ahd_data_count_odd_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1468">1468</th><td><u>    ahd_print_register(NULL, 0, "DATA_COUNT_ODD", 0xa7, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1469">1469</th><td><u>#<span data-ppcond="1464">endif</span></u></td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td><u>#<span data-ppcond="1471">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1472">1472</th><td>ahd_reg_print_t ahd_targpcistat_print;</td></tr>
<tr><th id="1473">1473</th><td><u>#<span data-ppcond="1471">else</span></u></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/ahd_targpcistat_print" data-ref="_M/ahd_targpcistat_print">ahd_targpcistat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1475">1475</th><td><u>    ahd_print_register(NULL, 0, "TARGPCISTAT", 0xa7, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1476">1476</th><td><u>#<span data-ppcond="1471">endif</span></u></td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><u>#<span data-ppcond="1478">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1479">1479</th><td>ahd_reg_print_t ahd_scbptr_print;</td></tr>
<tr><th id="1480">1480</th><td><u>#<span data-ppcond="1478">else</span></u></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/ahd_scbptr_print" data-ref="_M/ahd_scbptr_print">ahd_scbptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1482">1482</th><td><u>    ahd_print_register(NULL, 0, "SCBPTR", 0xa8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1483">1483</th><td><u>#<span data-ppcond="1478">endif</span></u></td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td><u>#<span data-ppcond="1485">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1486">1486</th><td>ahd_reg_print_t ahd_scbautoptr_print;</td></tr>
<tr><th id="1487">1487</th><td><u>#<span data-ppcond="1485">else</span></u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/ahd_scbautoptr_print" data-ref="_M/ahd_scbautoptr_print">ahd_scbautoptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1489">1489</th><td><u>    ahd_print_register(NULL, 0, "SCBAUTOPTR", 0xab, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1490">1490</th><td><u>#<span data-ppcond="1485">endif</span></u></td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td><u>#<span data-ppcond="1492">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1493">1493</th><td>ahd_reg_print_t ahd_ccscbacnt_print;</td></tr>
<tr><th id="1494">1494</th><td><u>#<span data-ppcond="1492">else</span></u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/ahd_ccscbacnt_print" data-ref="_M/ahd_ccscbacnt_print">ahd_ccscbacnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1496">1496</th><td><u>    ahd_print_register(NULL, 0, "CCSCBACNT", 0xab, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1497">1497</th><td><u>#<span data-ppcond="1492">endif</span></u></td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td><u>#<span data-ppcond="1499">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1500">1500</th><td>ahd_reg_print_t ahd_ccscbaddr_print;</td></tr>
<tr><th id="1501">1501</th><td><u>#<span data-ppcond="1499">else</span></u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/ahd_ccscbaddr_print" data-ref="_M/ahd_ccscbaddr_print">ahd_ccscbaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1503">1503</th><td><u>    ahd_print_register(NULL, 0, "CCSCBADDR", 0xac, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1504">1504</th><td><u>#<span data-ppcond="1499">endif</span></u></td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td><u>#<span data-ppcond="1506">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1507">1507</th><td>ahd_reg_print_t ahd_ccscbadr_bk_print;</td></tr>
<tr><th id="1508">1508</th><td><u>#<span data-ppcond="1506">else</span></u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/ahd_ccscbadr_bk_print" data-ref="_M/ahd_ccscbadr_bk_print">ahd_ccscbadr_bk_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1510">1510</th><td><u>    ahd_print_register(NULL, 0, "CCSCBADR_BK", 0xac, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1511">1511</th><td><u>#<span data-ppcond="1506">endif</span></u></td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td><u>#<span data-ppcond="1513">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1514">1514</th><td>ahd_reg_print_t ahd_ccsgaddr_print;</td></tr>
<tr><th id="1515">1515</th><td><u>#<span data-ppcond="1513">else</span></u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/ahd_ccsgaddr_print" data-ref="_M/ahd_ccsgaddr_print">ahd_ccsgaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1517">1517</th><td><u>    ahd_print_register(NULL, 0, "CCSGADDR", 0xac, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1518">1518</th><td><u>#<span data-ppcond="1513">endif</span></u></td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td><u>#<span data-ppcond="1520">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1521">1521</th><td>ahd_reg_print_t ahd_ccscbctl_print;</td></tr>
<tr><th id="1522">1522</th><td><u>#<span data-ppcond="1520">else</span></u></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/ahd_ccscbctl_print" data-ref="_M/ahd_ccscbctl_print">ahd_ccscbctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1524">1524</th><td><u>    ahd_print_register(NULL, 0, "CCSCBCTL", 0xad, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1525">1525</th><td><u>#<span data-ppcond="1520">endif</span></u></td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td><u>#<span data-ppcond="1527">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1528">1528</th><td>ahd_reg_print_t ahd_ccsgctl_print;</td></tr>
<tr><th id="1529">1529</th><td><u>#<span data-ppcond="1527">else</span></u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/ahd_ccsgctl_print" data-ref="_M/ahd_ccsgctl_print">ahd_ccsgctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1531">1531</th><td><u>    ahd_print_register(NULL, 0, "CCSGCTL", 0xad, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1532">1532</th><td><u>#<span data-ppcond="1527">endif</span></u></td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td><u>#<span data-ppcond="1534">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1535">1535</th><td>ahd_reg_print_t ahd_cmc_rambist_print;</td></tr>
<tr><th id="1536">1536</th><td><u>#<span data-ppcond="1534">else</span></u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/ahd_cmc_rambist_print" data-ref="_M/ahd_cmc_rambist_print">ahd_cmc_rambist_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1538">1538</th><td><u>    ahd_print_register(NULL, 0, "CMC_RAMBIST", 0xad, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1539">1539</th><td><u>#<span data-ppcond="1534">endif</span></u></td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td><u>#<span data-ppcond="1541">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1542">1542</th><td>ahd_reg_print_t ahd_ccsgram_print;</td></tr>
<tr><th id="1543">1543</th><td><u>#<span data-ppcond="1541">else</span></u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/ahd_ccsgram_print" data-ref="_M/ahd_ccsgram_print">ahd_ccsgram_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1545">1545</th><td><u>    ahd_print_register(NULL, 0, "CCSGRAM", 0xb0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1546">1546</th><td><u>#<span data-ppcond="1541">endif</span></u></td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td><u>#<span data-ppcond="1548">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1549">1549</th><td>ahd_reg_print_t ahd_ccscbram_print;</td></tr>
<tr><th id="1550">1550</th><td><u>#<span data-ppcond="1548">else</span></u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/ahd_ccscbram_print" data-ref="_M/ahd_ccscbram_print">ahd_ccscbram_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1552">1552</th><td><u>    ahd_print_register(NULL, 0, "CCSCBRAM", 0xb0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1553">1553</th><td><u>#<span data-ppcond="1548">endif</span></u></td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td><u>#<span data-ppcond="1555">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1556">1556</th><td>ahd_reg_print_t ahd_flexadr_print;</td></tr>
<tr><th id="1557">1557</th><td><u>#<span data-ppcond="1555">else</span></u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/ahd_flexadr_print" data-ref="_M/ahd_flexadr_print">ahd_flexadr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1559">1559</th><td><u>    ahd_print_register(NULL, 0, "FLEXADR", 0xb0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1560">1560</th><td><u>#<span data-ppcond="1555">endif</span></u></td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td><u>#<span data-ppcond="1562">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1563">1563</th><td>ahd_reg_print_t ahd_flexcnt_print;</td></tr>
<tr><th id="1564">1564</th><td><u>#<span data-ppcond="1562">else</span></u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/ahd_flexcnt_print" data-ref="_M/ahd_flexcnt_print">ahd_flexcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1566">1566</th><td><u>    ahd_print_register(NULL, 0, "FLEXCNT", 0xb3, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1567">1567</th><td><u>#<span data-ppcond="1562">endif</span></u></td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td><u>#<span data-ppcond="1569">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1570">1570</th><td>ahd_reg_print_t ahd_flexdmastat_print;</td></tr>
<tr><th id="1571">1571</th><td><u>#<span data-ppcond="1569">else</span></u></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/ahd_flexdmastat_print" data-ref="_M/ahd_flexdmastat_print">ahd_flexdmastat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1573">1573</th><td><u>    ahd_print_register(NULL, 0, "FLEXDMASTAT", 0xb5, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#<span data-ppcond="1569">endif</span></u></td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td><u>#<span data-ppcond="1576">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1577">1577</th><td>ahd_reg_print_t ahd_flexdata_print;</td></tr>
<tr><th id="1578">1578</th><td><u>#<span data-ppcond="1576">else</span></u></td></tr>
<tr><th id="1579">1579</th><td><u>#define <dfn class="macro" id="_M/ahd_flexdata_print" data-ref="_M/ahd_flexdata_print">ahd_flexdata_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1580">1580</th><td><u>    ahd_print_register(NULL, 0, "FLEXDATA", 0xb6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1581">1581</th><td><u>#<span data-ppcond="1576">endif</span></u></td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td><u>#<span data-ppcond="1583">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1584">1584</th><td>ahd_reg_print_t ahd_brddat_print;</td></tr>
<tr><th id="1585">1585</th><td><u>#<span data-ppcond="1583">else</span></u></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/ahd_brddat_print" data-ref="_M/ahd_brddat_print">ahd_brddat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1587">1587</th><td><u>    ahd_print_register(NULL, 0, "BRDDAT", 0xb8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1588">1588</th><td><u>#<span data-ppcond="1583">endif</span></u></td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td><u>#<span data-ppcond="1590">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1591">1591</th><td>ahd_reg_print_t ahd_brdctl_print;</td></tr>
<tr><th id="1592">1592</th><td><u>#<span data-ppcond="1590">else</span></u></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/ahd_brdctl_print" data-ref="_M/ahd_brdctl_print">ahd_brdctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1594">1594</th><td><u>    ahd_print_register(NULL, 0, "BRDCTL", 0xb9, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1595">1595</th><td><u>#<span data-ppcond="1590">endif</span></u></td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td><u>#<span data-ppcond="1597">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1598">1598</th><td>ahd_reg_print_t ahd_seeadr_print;</td></tr>
<tr><th id="1599">1599</th><td><u>#<span data-ppcond="1597">else</span></u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/ahd_seeadr_print" data-ref="_M/ahd_seeadr_print">ahd_seeadr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1601">1601</th><td><u>    ahd_print_register(NULL, 0, "SEEADR", 0xba, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1602">1602</th><td><u>#<span data-ppcond="1597">endif</span></u></td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td><u>#<span data-ppcond="1604">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1605">1605</th><td>ahd_reg_print_t ahd_seedat_print;</td></tr>
<tr><th id="1606">1606</th><td><u>#<span data-ppcond="1604">else</span></u></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/ahd_seedat_print" data-ref="_M/ahd_seedat_print">ahd_seedat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1608">1608</th><td><u>    ahd_print_register(NULL, 0, "SEEDAT", 0xbc, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1609">1609</th><td><u>#<span data-ppcond="1604">endif</span></u></td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td><u>#<span data-ppcond="1611">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1612">1612</th><td>ahd_reg_print_t ahd_seectl_print;</td></tr>
<tr><th id="1613">1613</th><td><u>#<span data-ppcond="1611">else</span></u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/ahd_seectl_print" data-ref="_M/ahd_seectl_print">ahd_seectl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1615">1615</th><td><u>    ahd_print_register(NULL, 0, "SEECTL", 0xbe, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1616">1616</th><td><u>#<span data-ppcond="1611">endif</span></u></td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td><u>#<span data-ppcond="1618">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1619">1619</th><td>ahd_reg_print_t ahd_seestat_print;</td></tr>
<tr><th id="1620">1620</th><td><u>#<span data-ppcond="1618">else</span></u></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/ahd_seestat_print" data-ref="_M/ahd_seestat_print">ahd_seestat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1622">1622</th><td><u>    ahd_print_register(NULL, 0, "SEESTAT", 0xbe, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1623">1623</th><td><u>#<span data-ppcond="1618">endif</span></u></td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td><u>#<span data-ppcond="1625">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1626">1626</th><td>ahd_reg_print_t ahd_scbcnt_print;</td></tr>
<tr><th id="1627">1627</th><td><u>#<span data-ppcond="1625">else</span></u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/ahd_scbcnt_print" data-ref="_M/ahd_scbcnt_print">ahd_scbcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1629">1629</th><td><u>    ahd_print_register(NULL, 0, "SCBCNT", 0xbf, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1630">1630</th><td><u>#<span data-ppcond="1625">endif</span></u></td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td><u>#<span data-ppcond="1632">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1633">1633</th><td>ahd_reg_print_t ahd_dspfltrctl_print;</td></tr>
<tr><th id="1634">1634</th><td><u>#<span data-ppcond="1632">else</span></u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/ahd_dspfltrctl_print" data-ref="_M/ahd_dspfltrctl_print">ahd_dspfltrctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1636">1636</th><td><u>    ahd_print_register(NULL, 0, "DSPFLTRCTL", 0xc0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1637">1637</th><td><u>#<span data-ppcond="1632">endif</span></u></td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td><u>#<span data-ppcond="1639">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1640">1640</th><td>ahd_reg_print_t ahd_dfwaddr_print;</td></tr>
<tr><th id="1641">1641</th><td><u>#<span data-ppcond="1639">else</span></u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/ahd_dfwaddr_print" data-ref="_M/ahd_dfwaddr_print">ahd_dfwaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1643">1643</th><td><u>    ahd_print_register(NULL, 0, "DFWADDR", 0xc0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1644">1644</th><td><u>#<span data-ppcond="1639">endif</span></u></td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td><u>#<span data-ppcond="1646">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1647">1647</th><td>ahd_reg_print_t ahd_dspdatactl_print;</td></tr>
<tr><th id="1648">1648</th><td><u>#<span data-ppcond="1646">else</span></u></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/ahd_dspdatactl_print" data-ref="_M/ahd_dspdatactl_print">ahd_dspdatactl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1650">1650</th><td><u>    ahd_print_register(NULL, 0, "DSPDATACTL", 0xc1, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1651">1651</th><td><u>#<span data-ppcond="1646">endif</span></u></td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td><u>#<span data-ppcond="1653">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1654">1654</th><td>ahd_reg_print_t ahd_dspreqctl_print;</td></tr>
<tr><th id="1655">1655</th><td><u>#<span data-ppcond="1653">else</span></u></td></tr>
<tr><th id="1656">1656</th><td><u>#define <dfn class="macro" id="_M/ahd_dspreqctl_print" data-ref="_M/ahd_dspreqctl_print">ahd_dspreqctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1657">1657</th><td><u>    ahd_print_register(NULL, 0, "DSPREQCTL", 0xc2, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1658">1658</th><td><u>#<span data-ppcond="1653">endif</span></u></td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td><u>#<span data-ppcond="1660">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1661">1661</th><td>ahd_reg_print_t ahd_dfraddr_print;</td></tr>
<tr><th id="1662">1662</th><td><u>#<span data-ppcond="1660">else</span></u></td></tr>
<tr><th id="1663">1663</th><td><u>#define <dfn class="macro" id="_M/ahd_dfraddr_print" data-ref="_M/ahd_dfraddr_print">ahd_dfraddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1664">1664</th><td><u>    ahd_print_register(NULL, 0, "DFRADDR", 0xc2, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1665">1665</th><td><u>#<span data-ppcond="1660">endif</span></u></td></tr>
<tr><th id="1666">1666</th><td></td></tr>
<tr><th id="1667">1667</th><td><u>#<span data-ppcond="1667">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1668">1668</th><td>ahd_reg_print_t ahd_dspackctl_print;</td></tr>
<tr><th id="1669">1669</th><td><u>#<span data-ppcond="1667">else</span></u></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/ahd_dspackctl_print" data-ref="_M/ahd_dspackctl_print">ahd_dspackctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1671">1671</th><td><u>    ahd_print_register(NULL, 0, "DSPACKCTL", 0xc3, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1672">1672</th><td><u>#<span data-ppcond="1667">endif</span></u></td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td><u>#<span data-ppcond="1674">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1675">1675</th><td>ahd_reg_print_t ahd_dfdat_print;</td></tr>
<tr><th id="1676">1676</th><td><u>#<span data-ppcond="1674">else</span></u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/ahd_dfdat_print" data-ref="_M/ahd_dfdat_print">ahd_dfdat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1678">1678</th><td><u>    ahd_print_register(NULL, 0, "DFDAT", 0xc4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1679">1679</th><td><u>#<span data-ppcond="1674">endif</span></u></td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td><u>#<span data-ppcond="1681">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1682">1682</th><td>ahd_reg_print_t ahd_dspselect_print;</td></tr>
<tr><th id="1683">1683</th><td><u>#<span data-ppcond="1681">else</span></u></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/ahd_dspselect_print" data-ref="_M/ahd_dspselect_print">ahd_dspselect_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1685">1685</th><td><u>    ahd_print_register(NULL, 0, "DSPSELECT", 0xc4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1686">1686</th><td><u>#<span data-ppcond="1681">endif</span></u></td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td><u>#<span data-ppcond="1688">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1689">1689</th><td>ahd_reg_print_t ahd_wrtbiasctl_print;</td></tr>
<tr><th id="1690">1690</th><td><u>#<span data-ppcond="1688">else</span></u></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/ahd_wrtbiasctl_print" data-ref="_M/ahd_wrtbiasctl_print">ahd_wrtbiasctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1692">1692</th><td><u>    ahd_print_register(NULL, 0, "WRTBIASCTL", 0xc5, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1693">1693</th><td><u>#<span data-ppcond="1688">endif</span></u></td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td><u>#<span data-ppcond="1695">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1696">1696</th><td>ahd_reg_print_t ahd_rcvrbiosctl_print;</td></tr>
<tr><th id="1697">1697</th><td><u>#<span data-ppcond="1695">else</span></u></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/ahd_rcvrbiosctl_print" data-ref="_M/ahd_rcvrbiosctl_print">ahd_rcvrbiosctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1699">1699</th><td><u>    ahd_print_register(NULL, 0, "RCVRBIOSCTL", 0xc6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1700">1700</th><td><u>#<span data-ppcond="1695">endif</span></u></td></tr>
<tr><th id="1701">1701</th><td></td></tr>
<tr><th id="1702">1702</th><td><u>#<span data-ppcond="1702">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1703">1703</th><td>ahd_reg_print_t ahd_wrtbiascalc_print;</td></tr>
<tr><th id="1704">1704</th><td><u>#<span data-ppcond="1702">else</span></u></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/ahd_wrtbiascalc_print" data-ref="_M/ahd_wrtbiascalc_print">ahd_wrtbiascalc_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1706">1706</th><td><u>    ahd_print_register(NULL, 0, "WRTBIASCALC", 0xc7, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1707">1707</th><td><u>#<span data-ppcond="1702">endif</span></u></td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td><u>#<span data-ppcond="1709">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1710">1710</th><td>ahd_reg_print_t ahd_dfptrs_print;</td></tr>
<tr><th id="1711">1711</th><td><u>#<span data-ppcond="1709">else</span></u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/ahd_dfptrs_print" data-ref="_M/ahd_dfptrs_print">ahd_dfptrs_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1713">1713</th><td><u>    ahd_print_register(NULL, 0, "DFPTRS", 0xc8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1714">1714</th><td><u>#<span data-ppcond="1709">endif</span></u></td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td><u>#<span data-ppcond="1716">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1717">1717</th><td>ahd_reg_print_t ahd_rcvrbiascalc_print;</td></tr>
<tr><th id="1718">1718</th><td><u>#<span data-ppcond="1716">else</span></u></td></tr>
<tr><th id="1719">1719</th><td><u>#define <dfn class="macro" id="_M/ahd_rcvrbiascalc_print" data-ref="_M/ahd_rcvrbiascalc_print">ahd_rcvrbiascalc_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1720">1720</th><td><u>    ahd_print_register(NULL, 0, "RCVRBIASCALC", 0xc8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1721">1721</th><td><u>#<span data-ppcond="1716">endif</span></u></td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td><u>#<span data-ppcond="1723">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1724">1724</th><td>ahd_reg_print_t ahd_dfbkptr_print;</td></tr>
<tr><th id="1725">1725</th><td><u>#<span data-ppcond="1723">else</span></u></td></tr>
<tr><th id="1726">1726</th><td><u>#define <dfn class="macro" id="_M/ahd_dfbkptr_print" data-ref="_M/ahd_dfbkptr_print">ahd_dfbkptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1727">1727</th><td><u>    ahd_print_register(NULL, 0, "DFBKPTR", 0xc9, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1728">1728</th><td><u>#<span data-ppcond="1723">endif</span></u></td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td><u>#<span data-ppcond="1730">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1731">1731</th><td>ahd_reg_print_t ahd_skewcalc_print;</td></tr>
<tr><th id="1732">1732</th><td><u>#<span data-ppcond="1730">else</span></u></td></tr>
<tr><th id="1733">1733</th><td><u>#define <dfn class="macro" id="_M/ahd_skewcalc_print" data-ref="_M/ahd_skewcalc_print">ahd_skewcalc_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1734">1734</th><td><u>    ahd_print_register(NULL, 0, "SKEWCALC", 0xc9, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1735">1735</th><td><u>#<span data-ppcond="1730">endif</span></u></td></tr>
<tr><th id="1736">1736</th><td></td></tr>
<tr><th id="1737">1737</th><td><u>#<span data-ppcond="1737">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1738">1738</th><td>ahd_reg_print_t ahd_dfdbctl_print;</td></tr>
<tr><th id="1739">1739</th><td><u>#<span data-ppcond="1737">else</span></u></td></tr>
<tr><th id="1740">1740</th><td><u>#define <dfn class="macro" id="_M/ahd_dfdbctl_print" data-ref="_M/ahd_dfdbctl_print">ahd_dfdbctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1741">1741</th><td><u>    ahd_print_register(NULL, 0, "DFDBCTL", 0xcb, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1742">1742</th><td><u>#<span data-ppcond="1737">endif</span></u></td></tr>
<tr><th id="1743">1743</th><td></td></tr>
<tr><th id="1744">1744</th><td><u>#<span data-ppcond="1744">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1745">1745</th><td>ahd_reg_print_t ahd_dfscnt_print;</td></tr>
<tr><th id="1746">1746</th><td><u>#<span data-ppcond="1744">else</span></u></td></tr>
<tr><th id="1747">1747</th><td><u>#define <dfn class="macro" id="_M/ahd_dfscnt_print" data-ref="_M/ahd_dfscnt_print">ahd_dfscnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1748">1748</th><td><u>    ahd_print_register(NULL, 0, "DFSCNT", 0xcc, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1749">1749</th><td><u>#<span data-ppcond="1744">endif</span></u></td></tr>
<tr><th id="1750">1750</th><td></td></tr>
<tr><th id="1751">1751</th><td><u>#<span data-ppcond="1751">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1752">1752</th><td>ahd_reg_print_t ahd_dfbcnt_print;</td></tr>
<tr><th id="1753">1753</th><td><u>#<span data-ppcond="1751">else</span></u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/ahd_dfbcnt_print" data-ref="_M/ahd_dfbcnt_print">ahd_dfbcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1755">1755</th><td><u>    ahd_print_register(NULL, 0, "DFBCNT", 0xce, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1756">1756</th><td><u>#<span data-ppcond="1751">endif</span></u></td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td><u>#<span data-ppcond="1758">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1759">1759</th><td>ahd_reg_print_t ahd_ovlyaddr_print;</td></tr>
<tr><th id="1760">1760</th><td><u>#<span data-ppcond="1758">else</span></u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/ahd_ovlyaddr_print" data-ref="_M/ahd_ovlyaddr_print">ahd_ovlyaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1762">1762</th><td><u>    ahd_print_register(NULL, 0, "OVLYADDR", 0xd4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1763">1763</th><td><u>#<span data-ppcond="1758">endif</span></u></td></tr>
<tr><th id="1764">1764</th><td></td></tr>
<tr><th id="1765">1765</th><td><u>#<span data-ppcond="1765">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1766">1766</th><td>ahd_reg_print_t ahd_seqctl0_print;</td></tr>
<tr><th id="1767">1767</th><td><u>#<span data-ppcond="1765">else</span></u></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/ahd_seqctl0_print" data-ref="_M/ahd_seqctl0_print">ahd_seqctl0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1769">1769</th><td><u>    ahd_print_register(NULL, 0, "SEQCTL0", 0xd6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1770">1770</th><td><u>#<span data-ppcond="1765">endif</span></u></td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td><u>#<span data-ppcond="1772">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1773">1773</th><td>ahd_reg_print_t ahd_seqctl1_print;</td></tr>
<tr><th id="1774">1774</th><td><u>#<span data-ppcond="1772">else</span></u></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/ahd_seqctl1_print" data-ref="_M/ahd_seqctl1_print">ahd_seqctl1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1776">1776</th><td><u>    ahd_print_register(NULL, 0, "SEQCTL1", 0xd7, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1777">1777</th><td><u>#<span data-ppcond="1772">endif</span></u></td></tr>
<tr><th id="1778">1778</th><td></td></tr>
<tr><th id="1779">1779</th><td><u>#<span data-ppcond="1779">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1780">1780</th><td>ahd_reg_print_t ahd_flags_print;</td></tr>
<tr><th id="1781">1781</th><td><u>#<span data-ppcond="1779">else</span></u></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/ahd_flags_print" data-ref="_M/ahd_flags_print">ahd_flags_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1783">1783</th><td><u>    ahd_print_register(NULL, 0, "FLAGS", 0xd8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1784">1784</th><td><u>#<span data-ppcond="1779">endif</span></u></td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td><u>#<span data-ppcond="1786">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1787">1787</th><td>ahd_reg_print_t ahd_seqintctl_print;</td></tr>
<tr><th id="1788">1788</th><td><u>#<span data-ppcond="1786">else</span></u></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/ahd_seqintctl_print" data-ref="_M/ahd_seqintctl_print">ahd_seqintctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1790">1790</th><td><u>    ahd_print_register(NULL, 0, "SEQINTCTL", 0xd9, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1791">1791</th><td><u>#<span data-ppcond="1786">endif</span></u></td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td><u>#<span data-ppcond="1793">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1794">1794</th><td>ahd_reg_print_t ahd_seqram_print;</td></tr>
<tr><th id="1795">1795</th><td><u>#<span data-ppcond="1793">else</span></u></td></tr>
<tr><th id="1796">1796</th><td><u>#define <dfn class="macro" id="_M/ahd_seqram_print" data-ref="_M/ahd_seqram_print">ahd_seqram_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1797">1797</th><td><u>    ahd_print_register(NULL, 0, "SEQRAM", 0xda, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1798">1798</th><td><u>#<span data-ppcond="1793">endif</span></u></td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td><u>#<span data-ppcond="1800">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1801">1801</th><td>ahd_reg_print_t ahd_prgmcnt_print;</td></tr>
<tr><th id="1802">1802</th><td><u>#<span data-ppcond="1800">else</span></u></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/ahd_prgmcnt_print" data-ref="_M/ahd_prgmcnt_print">ahd_prgmcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1804">1804</th><td><u>    ahd_print_register(NULL, 0, "PRGMCNT", 0xde, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1805">1805</th><td><u>#<span data-ppcond="1800">endif</span></u></td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td><u>#<span data-ppcond="1807">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1808">1808</th><td>ahd_reg_print_t ahd_accum_print;</td></tr>
<tr><th id="1809">1809</th><td><u>#<span data-ppcond="1807">else</span></u></td></tr>
<tr><th id="1810">1810</th><td><u>#define <dfn class="macro" id="_M/ahd_accum_print" data-ref="_M/ahd_accum_print">ahd_accum_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1811">1811</th><td><u>    ahd_print_register(NULL, 0, "ACCUM", 0xe0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1812">1812</th><td><u>#<span data-ppcond="1807">endif</span></u></td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td><u>#<span data-ppcond="1814">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1815">1815</th><td>ahd_reg_print_t ahd_sindex_print;</td></tr>
<tr><th id="1816">1816</th><td><u>#<span data-ppcond="1814">else</span></u></td></tr>
<tr><th id="1817">1817</th><td><u>#define <dfn class="macro" id="_M/ahd_sindex_print" data-ref="_M/ahd_sindex_print">ahd_sindex_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1818">1818</th><td><u>    ahd_print_register(NULL, 0, "SINDEX", 0xe2, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1819">1819</th><td><u>#<span data-ppcond="1814">endif</span></u></td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td><u>#<span data-ppcond="1821">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1822">1822</th><td>ahd_reg_print_t ahd_dindex_print;</td></tr>
<tr><th id="1823">1823</th><td><u>#<span data-ppcond="1821">else</span></u></td></tr>
<tr><th id="1824">1824</th><td><u>#define <dfn class="macro" id="_M/ahd_dindex_print" data-ref="_M/ahd_dindex_print">ahd_dindex_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1825">1825</th><td><u>    ahd_print_register(NULL, 0, "DINDEX", 0xe4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1826">1826</th><td><u>#<span data-ppcond="1821">endif</span></u></td></tr>
<tr><th id="1827">1827</th><td></td></tr>
<tr><th id="1828">1828</th><td><u>#<span data-ppcond="1828">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1829">1829</th><td>ahd_reg_print_t ahd_brkaddr0_print;</td></tr>
<tr><th id="1830">1830</th><td><u>#<span data-ppcond="1828">else</span></u></td></tr>
<tr><th id="1831">1831</th><td><u>#define <dfn class="macro" id="_M/ahd_brkaddr0_print" data-ref="_M/ahd_brkaddr0_print">ahd_brkaddr0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1832">1832</th><td><u>    ahd_print_register(NULL, 0, "BRKADDR0", 0xe6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1833">1833</th><td><u>#<span data-ppcond="1828">endif</span></u></td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td><u>#<span data-ppcond="1835">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1836">1836</th><td>ahd_reg_print_t ahd_brkaddr1_print;</td></tr>
<tr><th id="1837">1837</th><td><u>#<span data-ppcond="1835">else</span></u></td></tr>
<tr><th id="1838">1838</th><td><u>#define <dfn class="macro" id="_M/ahd_brkaddr1_print" data-ref="_M/ahd_brkaddr1_print">ahd_brkaddr1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1839">1839</th><td><u>    ahd_print_register(NULL, 0, "BRKADDR1", 0xe6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1840">1840</th><td><u>#<span data-ppcond="1835">endif</span></u></td></tr>
<tr><th id="1841">1841</th><td></td></tr>
<tr><th id="1842">1842</th><td><u>#<span data-ppcond="1842">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1843">1843</th><td>ahd_reg_print_t ahd_allones_print;</td></tr>
<tr><th id="1844">1844</th><td><u>#<span data-ppcond="1842">else</span></u></td></tr>
<tr><th id="1845">1845</th><td><u>#define <dfn class="macro" id="_M/ahd_allones_print" data-ref="_M/ahd_allones_print">ahd_allones_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1846">1846</th><td><u>    ahd_print_register(NULL, 0, "ALLONES", 0xe8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1847">1847</th><td><u>#<span data-ppcond="1842">endif</span></u></td></tr>
<tr><th id="1848">1848</th><td></td></tr>
<tr><th id="1849">1849</th><td><u>#<span data-ppcond="1849">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1850">1850</th><td>ahd_reg_print_t ahd_none_print;</td></tr>
<tr><th id="1851">1851</th><td><u>#<span data-ppcond="1849">else</span></u></td></tr>
<tr><th id="1852">1852</th><td><u>#define <dfn class="macro" id="_M/ahd_none_print" data-ref="_M/ahd_none_print">ahd_none_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1853">1853</th><td><u>    ahd_print_register(NULL, 0, "NONE", 0xea, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1854">1854</th><td><u>#<span data-ppcond="1849">endif</span></u></td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td><u>#<span data-ppcond="1856">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1857">1857</th><td>ahd_reg_print_t ahd_allzeros_print;</td></tr>
<tr><th id="1858">1858</th><td><u>#<span data-ppcond="1856">else</span></u></td></tr>
<tr><th id="1859">1859</th><td><u>#define <dfn class="macro" id="_M/ahd_allzeros_print" data-ref="_M/ahd_allzeros_print">ahd_allzeros_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1860">1860</th><td><u>    ahd_print_register(NULL, 0, "ALLZEROS", 0xea, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1861">1861</th><td><u>#<span data-ppcond="1856">endif</span></u></td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td><u>#<span data-ppcond="1863">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1864">1864</th><td>ahd_reg_print_t ahd_sindir_print;</td></tr>
<tr><th id="1865">1865</th><td><u>#<span data-ppcond="1863">else</span></u></td></tr>
<tr><th id="1866">1866</th><td><u>#define <dfn class="macro" id="_M/ahd_sindir_print" data-ref="_M/ahd_sindir_print">ahd_sindir_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1867">1867</th><td><u>    ahd_print_register(NULL, 0, "SINDIR", 0xec, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1868">1868</th><td><u>#<span data-ppcond="1863">endif</span></u></td></tr>
<tr><th id="1869">1869</th><td></td></tr>
<tr><th id="1870">1870</th><td><u>#<span data-ppcond="1870">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1871">1871</th><td>ahd_reg_print_t ahd_dindir_print;</td></tr>
<tr><th id="1872">1872</th><td><u>#<span data-ppcond="1870">else</span></u></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/ahd_dindir_print" data-ref="_M/ahd_dindir_print">ahd_dindir_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1874">1874</th><td><u>    ahd_print_register(NULL, 0, "DINDIR", 0xed, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1875">1875</th><td><u>#<span data-ppcond="1870">endif</span></u></td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td><u>#<span data-ppcond="1877">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1878">1878</th><td>ahd_reg_print_t ahd_function1_print;</td></tr>
<tr><th id="1879">1879</th><td><u>#<span data-ppcond="1877">else</span></u></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/ahd_function1_print" data-ref="_M/ahd_function1_print">ahd_function1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1881">1881</th><td><u>    ahd_print_register(NULL, 0, "FUNCTION1", 0xf0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1882">1882</th><td><u>#<span data-ppcond="1877">endif</span></u></td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><u>#<span data-ppcond="1884">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1885">1885</th><td>ahd_reg_print_t ahd_stack_print;</td></tr>
<tr><th id="1886">1886</th><td><u>#<span data-ppcond="1884">else</span></u></td></tr>
<tr><th id="1887">1887</th><td><u>#define <dfn class="macro" id="_M/ahd_stack_print" data-ref="_M/ahd_stack_print">ahd_stack_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1888">1888</th><td><u>    ahd_print_register(NULL, 0, "STACK", 0xf2, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1889">1889</th><td><u>#<span data-ppcond="1884">endif</span></u></td></tr>
<tr><th id="1890">1890</th><td></td></tr>
<tr><th id="1891">1891</th><td><u>#<span data-ppcond="1891">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1892">1892</th><td>ahd_reg_print_t ahd_intvec1_addr_print;</td></tr>
<tr><th id="1893">1893</th><td><u>#<span data-ppcond="1891">else</span></u></td></tr>
<tr><th id="1894">1894</th><td><u>#define <dfn class="macro" id="_M/ahd_intvec1_addr_print" data-ref="_M/ahd_intvec1_addr_print">ahd_intvec1_addr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1895">1895</th><td><u>    ahd_print_register(NULL, 0, "INTVEC1_ADDR", 0xf4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1896">1896</th><td><u>#<span data-ppcond="1891">endif</span></u></td></tr>
<tr><th id="1897">1897</th><td></td></tr>
<tr><th id="1898">1898</th><td><u>#<span data-ppcond="1898">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1899">1899</th><td>ahd_reg_print_t ahd_curaddr_print;</td></tr>
<tr><th id="1900">1900</th><td><u>#<span data-ppcond="1898">else</span></u></td></tr>
<tr><th id="1901">1901</th><td><u>#define <dfn class="macro" id="_M/ahd_curaddr_print" data-ref="_M/ahd_curaddr_print">ahd_curaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1902">1902</th><td><u>    ahd_print_register(NULL, 0, "CURADDR", 0xf4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1903">1903</th><td><u>#<span data-ppcond="1898">endif</span></u></td></tr>
<tr><th id="1904">1904</th><td></td></tr>
<tr><th id="1905">1905</th><td><u>#<span data-ppcond="1905">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1906">1906</th><td>ahd_reg_print_t ahd_lastaddr_print;</td></tr>
<tr><th id="1907">1907</th><td><u>#<span data-ppcond="1905">else</span></u></td></tr>
<tr><th id="1908">1908</th><td><u>#define <dfn class="macro" id="_M/ahd_lastaddr_print" data-ref="_M/ahd_lastaddr_print">ahd_lastaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1909">1909</th><td><u>    ahd_print_register(NULL, 0, "LASTADDR", 0xf6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1910">1910</th><td><u>#<span data-ppcond="1905">endif</span></u></td></tr>
<tr><th id="1911">1911</th><td></td></tr>
<tr><th id="1912">1912</th><td><u>#<span data-ppcond="1912">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1913">1913</th><td>ahd_reg_print_t ahd_intvec2_addr_print;</td></tr>
<tr><th id="1914">1914</th><td><u>#<span data-ppcond="1912">else</span></u></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/ahd_intvec2_addr_print" data-ref="_M/ahd_intvec2_addr_print">ahd_intvec2_addr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1916">1916</th><td><u>    ahd_print_register(NULL, 0, "INTVEC2_ADDR", 0xf6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1917">1917</th><td><u>#<span data-ppcond="1912">endif</span></u></td></tr>
<tr><th id="1918">1918</th><td></td></tr>
<tr><th id="1919">1919</th><td><u>#<span data-ppcond="1919">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1920">1920</th><td>ahd_reg_print_t ahd_longjmp_addr_print;</td></tr>
<tr><th id="1921">1921</th><td><u>#<span data-ppcond="1919">else</span></u></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/ahd_longjmp_addr_print" data-ref="_M/ahd_longjmp_addr_print">ahd_longjmp_addr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1923">1923</th><td><u>    ahd_print_register(NULL, 0, "LONGJMP_ADDR", 0xf8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1924">1924</th><td><u>#<span data-ppcond="1919">endif</span></u></td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td><u>#<span data-ppcond="1926">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1927">1927</th><td>ahd_reg_print_t ahd_accum_save_print;</td></tr>
<tr><th id="1928">1928</th><td><u>#<span data-ppcond="1926">else</span></u></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/ahd_accum_save_print" data-ref="_M/ahd_accum_save_print">ahd_accum_save_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1930">1930</th><td><u>    ahd_print_register(NULL, 0, "ACCUM_SAVE", 0xfa, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1931">1931</th><td><u>#<span data-ppcond="1926">endif</span></u></td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td><u>#<span data-ppcond="1933">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1934">1934</th><td>ahd_reg_print_t ahd_ahd_pci_config_base_print;</td></tr>
<tr><th id="1935">1935</th><td><u>#<span data-ppcond="1933">else</span></u></td></tr>
<tr><th id="1936">1936</th><td><u>#define <dfn class="macro" id="_M/ahd_ahd_pci_config_base_print" data-ref="_M/ahd_ahd_pci_config_base_print">ahd_ahd_pci_config_base_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1937">1937</th><td><u>    ahd_print_register(NULL, 0, "AHD_PCI_CONFIG_BASE", 0x100, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1938">1938</th><td><u>#<span data-ppcond="1933">endif</span></u></td></tr>
<tr><th id="1939">1939</th><td></td></tr>
<tr><th id="1940">1940</th><td><u>#<span data-ppcond="1940">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1941">1941</th><td>ahd_reg_print_t ahd_sram_base_print;</td></tr>
<tr><th id="1942">1942</th><td><u>#<span data-ppcond="1940">else</span></u></td></tr>
<tr><th id="1943">1943</th><td><u>#define <dfn class="macro" id="_M/ahd_sram_base_print" data-ref="_M/ahd_sram_base_print">ahd_sram_base_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1944">1944</th><td><u>    ahd_print_register(NULL, 0, "SRAM_BASE", 0x100, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1945">1945</th><td><u>#<span data-ppcond="1940">endif</span></u></td></tr>
<tr><th id="1946">1946</th><td></td></tr>
<tr><th id="1947">1947</th><td><u>#<span data-ppcond="1947">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1948">1948</th><td>ahd_reg_print_t ahd_waiting_scb_tails_print;</td></tr>
<tr><th id="1949">1949</th><td><u>#<span data-ppcond="1947">else</span></u></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/ahd_waiting_scb_tails_print" data-ref="_M/ahd_waiting_scb_tails_print">ahd_waiting_scb_tails_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1951">1951</th><td><u>    ahd_print_register(NULL, 0, "WAITING_SCB_TAILS", 0x100, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1952">1952</th><td><u>#<span data-ppcond="1947">endif</span></u></td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td><u>#<span data-ppcond="1954">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1955">1955</th><td>ahd_reg_print_t ahd_waiting_tid_head_print;</td></tr>
<tr><th id="1956">1956</th><td><u>#<span data-ppcond="1954">else</span></u></td></tr>
<tr><th id="1957">1957</th><td><u>#define <dfn class="macro" id="_M/ahd_waiting_tid_head_print" data-ref="_M/ahd_waiting_tid_head_print">ahd_waiting_tid_head_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1958">1958</th><td><u>    ahd_print_register(NULL, 0, "WAITING_TID_HEAD", 0x120, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1959">1959</th><td><u>#<span data-ppcond="1954">endif</span></u></td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td><u>#<span data-ppcond="1961">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1962">1962</th><td>ahd_reg_print_t ahd_waiting_tid_tail_print;</td></tr>
<tr><th id="1963">1963</th><td><u>#<span data-ppcond="1961">else</span></u></td></tr>
<tr><th id="1964">1964</th><td><u>#define <dfn class="macro" id="_M/ahd_waiting_tid_tail_print" data-ref="_M/ahd_waiting_tid_tail_print">ahd_waiting_tid_tail_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1965">1965</th><td><u>    ahd_print_register(NULL, 0, "WAITING_TID_TAIL", 0x122, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1966">1966</th><td><u>#<span data-ppcond="1961">endif</span></u></td></tr>
<tr><th id="1967">1967</th><td></td></tr>
<tr><th id="1968">1968</th><td><u>#<span data-ppcond="1968">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1969">1969</th><td>ahd_reg_print_t ahd_next_queued_scb_addr_print;</td></tr>
<tr><th id="1970">1970</th><td><u>#<span data-ppcond="1968">else</span></u></td></tr>
<tr><th id="1971">1971</th><td><u>#define <dfn class="macro" id="_M/ahd_next_queued_scb_addr_print" data-ref="_M/ahd_next_queued_scb_addr_print">ahd_next_queued_scb_addr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1972">1972</th><td><u>    ahd_print_register(NULL, 0, "NEXT_QUEUED_SCB_ADDR", 0x124, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1973">1973</th><td><u>#<span data-ppcond="1968">endif</span></u></td></tr>
<tr><th id="1974">1974</th><td></td></tr>
<tr><th id="1975">1975</th><td><u>#<span data-ppcond="1975">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1976">1976</th><td>ahd_reg_print_t ahd_complete_scb_head_print;</td></tr>
<tr><th id="1977">1977</th><td><u>#<span data-ppcond="1975">else</span></u></td></tr>
<tr><th id="1978">1978</th><td><u>#define <dfn class="macro" id="_M/ahd_complete_scb_head_print" data-ref="_M/ahd_complete_scb_head_print">ahd_complete_scb_head_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1979">1979</th><td><u>    ahd_print_register(NULL, 0, "COMPLETE_SCB_HEAD", 0x128, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1980">1980</th><td><u>#<span data-ppcond="1975">endif</span></u></td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td><u>#<span data-ppcond="1982">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1983">1983</th><td>ahd_reg_print_t ahd_complete_scb_dmainprog_head_print;</td></tr>
<tr><th id="1984">1984</th><td><u>#<span data-ppcond="1982">else</span></u></td></tr>
<tr><th id="1985">1985</th><td><u>#define <dfn class="macro" id="_M/ahd_complete_scb_dmainprog_head_print" data-ref="_M/ahd_complete_scb_dmainprog_head_print">ahd_complete_scb_dmainprog_head_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1986">1986</th><td><u>    ahd_print_register(NULL, 0, "COMPLETE_SCB_DMAINPROG_HEAD", 0x12a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1987">1987</th><td><u>#<span data-ppcond="1982">endif</span></u></td></tr>
<tr><th id="1988">1988</th><td></td></tr>
<tr><th id="1989">1989</th><td><u>#<span data-ppcond="1989">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1990">1990</th><td>ahd_reg_print_t ahd_complete_dma_scb_head_print;</td></tr>
<tr><th id="1991">1991</th><td><u>#<span data-ppcond="1989">else</span></u></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/ahd_complete_dma_scb_head_print" data-ref="_M/ahd_complete_dma_scb_head_print">ahd_complete_dma_scb_head_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1993">1993</th><td><u>    ahd_print_register(NULL, 0, "COMPLETE_DMA_SCB_HEAD", 0x12c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1994">1994</th><td><u>#<span data-ppcond="1989">endif</span></u></td></tr>
<tr><th id="1995">1995</th><td></td></tr>
<tr><th id="1996">1996</th><td><u>#<span data-ppcond="1996">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1997">1997</th><td>ahd_reg_print_t ahd_qfreeze_count_print;</td></tr>
<tr><th id="1998">1998</th><td><u>#<span data-ppcond="1996">else</span></u></td></tr>
<tr><th id="1999">1999</th><td><u>#define <dfn class="macro" id="_M/ahd_qfreeze_count_print" data-ref="_M/ahd_qfreeze_count_print">ahd_qfreeze_count_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2000">2000</th><td><u>    ahd_print_register(NULL, 0, "QFREEZE_COUNT", 0x12e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2001">2001</th><td><u>#<span data-ppcond="1996">endif</span></u></td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td><u>#<span data-ppcond="2003">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2004">2004</th><td>ahd_reg_print_t ahd_saved_mode_print;</td></tr>
<tr><th id="2005">2005</th><td><u>#<span data-ppcond="2003">else</span></u></td></tr>
<tr><th id="2006">2006</th><td><u>#define <dfn class="macro" id="_M/ahd_saved_mode_print" data-ref="_M/ahd_saved_mode_print">ahd_saved_mode_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2007">2007</th><td><u>    ahd_print_register(NULL, 0, "SAVED_MODE", 0x130, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2008">2008</th><td><u>#<span data-ppcond="2003">endif</span></u></td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td><u>#<span data-ppcond="2010">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2011">2011</th><td>ahd_reg_print_t ahd_msg_out_print;</td></tr>
<tr><th id="2012">2012</th><td><u>#<span data-ppcond="2010">else</span></u></td></tr>
<tr><th id="2013">2013</th><td><u>#define <dfn class="macro" id="_M/ahd_msg_out_print" data-ref="_M/ahd_msg_out_print">ahd_msg_out_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2014">2014</th><td><u>    ahd_print_register(NULL, 0, "MSG_OUT", 0x131, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2015">2015</th><td><u>#<span data-ppcond="2010">endif</span></u></td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td><u>#<span data-ppcond="2017">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2018">2018</th><td>ahd_reg_print_t ahd_dmaparams_print;</td></tr>
<tr><th id="2019">2019</th><td><u>#<span data-ppcond="2017">else</span></u></td></tr>
<tr><th id="2020">2020</th><td><u>#define <dfn class="macro" id="_M/ahd_dmaparams_print" data-ref="_M/ahd_dmaparams_print">ahd_dmaparams_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2021">2021</th><td><u>    ahd_print_register(NULL, 0, "DMAPARAMS", 0x132, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2022">2022</th><td><u>#<span data-ppcond="2017">endif</span></u></td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td><u>#<span data-ppcond="2024">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2025">2025</th><td>ahd_reg_print_t ahd_seq_flags_print;</td></tr>
<tr><th id="2026">2026</th><td><u>#<span data-ppcond="2024">else</span></u></td></tr>
<tr><th id="2027">2027</th><td><u>#define <dfn class="macro" id="_M/ahd_seq_flags_print" data-ref="_M/ahd_seq_flags_print">ahd_seq_flags_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2028">2028</th><td><u>    ahd_print_register(NULL, 0, "SEQ_FLAGS", 0x133, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2029">2029</th><td><u>#<span data-ppcond="2024">endif</span></u></td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td><u>#<span data-ppcond="2031">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2032">2032</th><td>ahd_reg_print_t ahd_saved_scsiid_print;</td></tr>
<tr><th id="2033">2033</th><td><u>#<span data-ppcond="2031">else</span></u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/ahd_saved_scsiid_print" data-ref="_M/ahd_saved_scsiid_print">ahd_saved_scsiid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2035">2035</th><td><u>    ahd_print_register(NULL, 0, "SAVED_SCSIID", 0x134, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2036">2036</th><td><u>#<span data-ppcond="2031">endif</span></u></td></tr>
<tr><th id="2037">2037</th><td></td></tr>
<tr><th id="2038">2038</th><td><u>#<span data-ppcond="2038">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2039">2039</th><td>ahd_reg_print_t ahd_saved_lun_print;</td></tr>
<tr><th id="2040">2040</th><td><u>#<span data-ppcond="2038">else</span></u></td></tr>
<tr><th id="2041">2041</th><td><u>#define <dfn class="macro" id="_M/ahd_saved_lun_print" data-ref="_M/ahd_saved_lun_print">ahd_saved_lun_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2042">2042</th><td><u>    ahd_print_register(NULL, 0, "SAVED_LUN", 0x135, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2043">2043</th><td><u>#<span data-ppcond="2038">endif</span></u></td></tr>
<tr><th id="2044">2044</th><td></td></tr>
<tr><th id="2045">2045</th><td><u>#<span data-ppcond="2045">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2046">2046</th><td>ahd_reg_print_t ahd_lastphase_print;</td></tr>
<tr><th id="2047">2047</th><td><u>#<span data-ppcond="2045">else</span></u></td></tr>
<tr><th id="2048">2048</th><td><u>#define <dfn class="macro" id="_M/ahd_lastphase_print" data-ref="_M/ahd_lastphase_print">ahd_lastphase_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2049">2049</th><td><u>    ahd_print_register(NULL, 0, "LASTPHASE", 0x136, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2050">2050</th><td><u>#<span data-ppcond="2045">endif</span></u></td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td><u>#<span data-ppcond="2052">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2053">2053</th><td>ahd_reg_print_t ahd_qoutfifo_entry_valid_tag_print;</td></tr>
<tr><th id="2054">2054</th><td><u>#<span data-ppcond="2052">else</span></u></td></tr>
<tr><th id="2055">2055</th><td><u>#define <dfn class="macro" id="_M/ahd_qoutfifo_entry_valid_tag_print" data-ref="_M/ahd_qoutfifo_entry_valid_tag_print">ahd_qoutfifo_entry_valid_tag_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2056">2056</th><td><u>    ahd_print_register(NULL, 0, "QOUTFIFO_ENTRY_VALID_TAG", 0x137, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2057">2057</th><td><u>#<span data-ppcond="2052">endif</span></u></td></tr>
<tr><th id="2058">2058</th><td></td></tr>
<tr><th id="2059">2059</th><td><u>#<span data-ppcond="2059">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2060">2060</th><td>ahd_reg_print_t ahd_shared_data_addr_print;</td></tr>
<tr><th id="2061">2061</th><td><u>#<span data-ppcond="2059">else</span></u></td></tr>
<tr><th id="2062">2062</th><td><u>#define <dfn class="macro" id="_M/ahd_shared_data_addr_print" data-ref="_M/ahd_shared_data_addr_print">ahd_shared_data_addr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2063">2063</th><td><u>    ahd_print_register(NULL, 0, "SHARED_DATA_ADDR", 0x138, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2064">2064</th><td><u>#<span data-ppcond="2059">endif</span></u></td></tr>
<tr><th id="2065">2065</th><td></td></tr>
<tr><th id="2066">2066</th><td><u>#<span data-ppcond="2066">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2067">2067</th><td>ahd_reg_print_t ahd_qoutfifo_next_addr_print;</td></tr>
<tr><th id="2068">2068</th><td><u>#<span data-ppcond="2066">else</span></u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/ahd_qoutfifo_next_addr_print" data-ref="_M/ahd_qoutfifo_next_addr_print">ahd_qoutfifo_next_addr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2070">2070</th><td><u>    ahd_print_register(NULL, 0, "QOUTFIFO_NEXT_ADDR", 0x13c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2071">2071</th><td><u>#<span data-ppcond="2066">endif</span></u></td></tr>
<tr><th id="2072">2072</th><td></td></tr>
<tr><th id="2073">2073</th><td><u>#<span data-ppcond="2073">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2074">2074</th><td>ahd_reg_print_t ahd_kernel_tqinpos_print;</td></tr>
<tr><th id="2075">2075</th><td><u>#<span data-ppcond="2073">else</span></u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/ahd_kernel_tqinpos_print" data-ref="_M/ahd_kernel_tqinpos_print">ahd_kernel_tqinpos_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2077">2077</th><td><u>    ahd_print_register(NULL, 0, "KERNEL_TQINPOS", 0x140, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2078">2078</th><td><u>#<span data-ppcond="2073">endif</span></u></td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td><u>#<span data-ppcond="2080">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2081">2081</th><td>ahd_reg_print_t ahd_tqinpos_print;</td></tr>
<tr><th id="2082">2082</th><td><u>#<span data-ppcond="2080">else</span></u></td></tr>
<tr><th id="2083">2083</th><td><u>#define <dfn class="macro" id="_M/ahd_tqinpos_print" data-ref="_M/ahd_tqinpos_print">ahd_tqinpos_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2084">2084</th><td><u>    ahd_print_register(NULL, 0, "TQINPOS", 0x141, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2085">2085</th><td><u>#<span data-ppcond="2080">endif</span></u></td></tr>
<tr><th id="2086">2086</th><td></td></tr>
<tr><th id="2087">2087</th><td><u>#<span data-ppcond="2087">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2088">2088</th><td>ahd_reg_print_t ahd_arg_1_print;</td></tr>
<tr><th id="2089">2089</th><td><u>#<span data-ppcond="2087">else</span></u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/ahd_arg_1_print" data-ref="_M/ahd_arg_1_print">ahd_arg_1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2091">2091</th><td><u>    ahd_print_register(NULL, 0, "ARG_1", 0x142, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2092">2092</th><td><u>#<span data-ppcond="2087">endif</span></u></td></tr>
<tr><th id="2093">2093</th><td></td></tr>
<tr><th id="2094">2094</th><td><u>#<span data-ppcond="2094">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2095">2095</th><td>ahd_reg_print_t ahd_arg_2_print;</td></tr>
<tr><th id="2096">2096</th><td><u>#<span data-ppcond="2094">else</span></u></td></tr>
<tr><th id="2097">2097</th><td><u>#define <dfn class="macro" id="_M/ahd_arg_2_print" data-ref="_M/ahd_arg_2_print">ahd_arg_2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2098">2098</th><td><u>    ahd_print_register(NULL, 0, "ARG_2", 0x143, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2099">2099</th><td><u>#<span data-ppcond="2094">endif</span></u></td></tr>
<tr><th id="2100">2100</th><td></td></tr>
<tr><th id="2101">2101</th><td><u>#<span data-ppcond="2101">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2102">2102</th><td>ahd_reg_print_t ahd_last_msg_print;</td></tr>
<tr><th id="2103">2103</th><td><u>#<span data-ppcond="2101">else</span></u></td></tr>
<tr><th id="2104">2104</th><td><u>#define <dfn class="macro" id="_M/ahd_last_msg_print" data-ref="_M/ahd_last_msg_print">ahd_last_msg_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2105">2105</th><td><u>    ahd_print_register(NULL, 0, "LAST_MSG", 0x144, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2106">2106</th><td><u>#<span data-ppcond="2101">endif</span></u></td></tr>
<tr><th id="2107">2107</th><td></td></tr>
<tr><th id="2108">2108</th><td><u>#<span data-ppcond="2108">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2109">2109</th><td>ahd_reg_print_t ahd_scsiseq_template_print;</td></tr>
<tr><th id="2110">2110</th><td><u>#<span data-ppcond="2108">else</span></u></td></tr>
<tr><th id="2111">2111</th><td><u>#define <dfn class="macro" id="_M/ahd_scsiseq_template_print" data-ref="_M/ahd_scsiseq_template_print">ahd_scsiseq_template_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2112">2112</th><td><u>    ahd_print_register(NULL, 0, "SCSISEQ_TEMPLATE", 0x145, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2113">2113</th><td><u>#<span data-ppcond="2108">endif</span></u></td></tr>
<tr><th id="2114">2114</th><td></td></tr>
<tr><th id="2115">2115</th><td><u>#<span data-ppcond="2115">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2116">2116</th><td>ahd_reg_print_t ahd_initiator_tag_print;</td></tr>
<tr><th id="2117">2117</th><td><u>#<span data-ppcond="2115">else</span></u></td></tr>
<tr><th id="2118">2118</th><td><u>#define <dfn class="macro" id="_M/ahd_initiator_tag_print" data-ref="_M/ahd_initiator_tag_print">ahd_initiator_tag_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2119">2119</th><td><u>    ahd_print_register(NULL, 0, "INITIATOR_TAG", 0x146, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2120">2120</th><td><u>#<span data-ppcond="2115">endif</span></u></td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td><u>#<span data-ppcond="2122">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2123">2123</th><td>ahd_reg_print_t ahd_seq_flags2_print;</td></tr>
<tr><th id="2124">2124</th><td><u>#<span data-ppcond="2122">else</span></u></td></tr>
<tr><th id="2125">2125</th><td><u>#define <dfn class="macro" id="_M/ahd_seq_flags2_print" data-ref="_M/ahd_seq_flags2_print">ahd_seq_flags2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2126">2126</th><td><u>    ahd_print_register(NULL, 0, "SEQ_FLAGS2", 0x147, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2127">2127</th><td><u>#<span data-ppcond="2122">endif</span></u></td></tr>
<tr><th id="2128">2128</th><td></td></tr>
<tr><th id="2129">2129</th><td><u>#<span data-ppcond="2129">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2130">2130</th><td>ahd_reg_print_t ahd_allocfifo_scbptr_print;</td></tr>
<tr><th id="2131">2131</th><td><u>#<span data-ppcond="2129">else</span></u></td></tr>
<tr><th id="2132">2132</th><td><u>#define <dfn class="macro" id="_M/ahd_allocfifo_scbptr_print" data-ref="_M/ahd_allocfifo_scbptr_print">ahd_allocfifo_scbptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2133">2133</th><td><u>    ahd_print_register(NULL, 0, "ALLOCFIFO_SCBPTR", 0x148, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2134">2134</th><td><u>#<span data-ppcond="2129">endif</span></u></td></tr>
<tr><th id="2135">2135</th><td></td></tr>
<tr><th id="2136">2136</th><td><u>#<span data-ppcond="2136">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2137">2137</th><td>ahd_reg_print_t ahd_int_coalescing_timer_print;</td></tr>
<tr><th id="2138">2138</th><td><u>#<span data-ppcond="2136">else</span></u></td></tr>
<tr><th id="2139">2139</th><td><u>#define <dfn class="macro" id="_M/ahd_int_coalescing_timer_print" data-ref="_M/ahd_int_coalescing_timer_print">ahd_int_coalescing_timer_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2140">2140</th><td><u>    ahd_print_register(NULL, 0, "INT_COALESCING_TIMER", 0x14a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2141">2141</th><td><u>#<span data-ppcond="2136">endif</span></u></td></tr>
<tr><th id="2142">2142</th><td></td></tr>
<tr><th id="2143">2143</th><td><u>#<span data-ppcond="2143">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2144">2144</th><td>ahd_reg_print_t ahd_int_coalescing_maxcmds_print;</td></tr>
<tr><th id="2145">2145</th><td><u>#<span data-ppcond="2143">else</span></u></td></tr>
<tr><th id="2146">2146</th><td><u>#define <dfn class="macro" id="_M/ahd_int_coalescing_maxcmds_print" data-ref="_M/ahd_int_coalescing_maxcmds_print">ahd_int_coalescing_maxcmds_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2147">2147</th><td><u>    ahd_print_register(NULL, 0, "INT_COALESCING_MAXCMDS", 0x14c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2148">2148</th><td><u>#<span data-ppcond="2143">endif</span></u></td></tr>
<tr><th id="2149">2149</th><td></td></tr>
<tr><th id="2150">2150</th><td><u>#<span data-ppcond="2150">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2151">2151</th><td>ahd_reg_print_t ahd_int_coalescing_mincmds_print;</td></tr>
<tr><th id="2152">2152</th><td><u>#<span data-ppcond="2150">else</span></u></td></tr>
<tr><th id="2153">2153</th><td><u>#define <dfn class="macro" id="_M/ahd_int_coalescing_mincmds_print" data-ref="_M/ahd_int_coalescing_mincmds_print">ahd_int_coalescing_mincmds_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2154">2154</th><td><u>    ahd_print_register(NULL, 0, "INT_COALESCING_MINCMDS", 0x14d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2155">2155</th><td><u>#<span data-ppcond="2150">endif</span></u></td></tr>
<tr><th id="2156">2156</th><td></td></tr>
<tr><th id="2157">2157</th><td><u>#<span data-ppcond="2157">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2158">2158</th><td>ahd_reg_print_t ahd_cmds_pending_print;</td></tr>
<tr><th id="2159">2159</th><td><u>#<span data-ppcond="2157">else</span></u></td></tr>
<tr><th id="2160">2160</th><td><u>#define <dfn class="macro" id="_M/ahd_cmds_pending_print" data-ref="_M/ahd_cmds_pending_print">ahd_cmds_pending_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2161">2161</th><td><u>    ahd_print_register(NULL, 0, "CMDS_PENDING", 0x14e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2162">2162</th><td><u>#<span data-ppcond="2157">endif</span></u></td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td><u>#<span data-ppcond="2164">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2165">2165</th><td>ahd_reg_print_t ahd_int_coalescing_cmdcount_print;</td></tr>
<tr><th id="2166">2166</th><td><u>#<span data-ppcond="2164">else</span></u></td></tr>
<tr><th id="2167">2167</th><td><u>#define <dfn class="macro" id="_M/ahd_int_coalescing_cmdcount_print" data-ref="_M/ahd_int_coalescing_cmdcount_print">ahd_int_coalescing_cmdcount_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2168">2168</th><td><u>    ahd_print_register(NULL, 0, "INT_COALESCING_CMDCOUNT", 0x150, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2169">2169</th><td><u>#<span data-ppcond="2164">endif</span></u></td></tr>
<tr><th id="2170">2170</th><td></td></tr>
<tr><th id="2171">2171</th><td><u>#<span data-ppcond="2171">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2172">2172</th><td>ahd_reg_print_t ahd_local_hs_mailbox_print;</td></tr>
<tr><th id="2173">2173</th><td><u>#<span data-ppcond="2171">else</span></u></td></tr>
<tr><th id="2174">2174</th><td><u>#define <dfn class="macro" id="_M/ahd_local_hs_mailbox_print" data-ref="_M/ahd_local_hs_mailbox_print">ahd_local_hs_mailbox_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2175">2175</th><td><u>    ahd_print_register(NULL, 0, "LOCAL_HS_MAILBOX", 0x151, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2176">2176</th><td><u>#<span data-ppcond="2171">endif</span></u></td></tr>
<tr><th id="2177">2177</th><td></td></tr>
<tr><th id="2178">2178</th><td><u>#<span data-ppcond="2178">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2179">2179</th><td>ahd_reg_print_t ahd_cmdsize_table_print;</td></tr>
<tr><th id="2180">2180</th><td><u>#<span data-ppcond="2178">else</span></u></td></tr>
<tr><th id="2181">2181</th><td><u>#define <dfn class="macro" id="_M/ahd_cmdsize_table_print" data-ref="_M/ahd_cmdsize_table_print">ahd_cmdsize_table_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2182">2182</th><td><u>    ahd_print_register(NULL, 0, "CMDSIZE_TABLE", 0x152, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2183">2183</th><td><u>#<span data-ppcond="2178">endif</span></u></td></tr>
<tr><th id="2184">2184</th><td></td></tr>
<tr><th id="2185">2185</th><td><u>#<span data-ppcond="2185">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2186">2186</th><td>ahd_reg_print_t ahd_scb_base_print;</td></tr>
<tr><th id="2187">2187</th><td><u>#<span data-ppcond="2185">else</span></u></td></tr>
<tr><th id="2188">2188</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_base_print" data-ref="_M/ahd_scb_base_print">ahd_scb_base_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2189">2189</th><td><u>    ahd_print_register(NULL, 0, "SCB_BASE", 0x180, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2190">2190</th><td><u>#<span data-ppcond="2185">endif</span></u></td></tr>
<tr><th id="2191">2191</th><td></td></tr>
<tr><th id="2192">2192</th><td><u>#<span data-ppcond="2192">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2193">2193</th><td>ahd_reg_print_t ahd_scb_residual_datacnt_print;</td></tr>
<tr><th id="2194">2194</th><td><u>#<span data-ppcond="2192">else</span></u></td></tr>
<tr><th id="2195">2195</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_residual_datacnt_print" data-ref="_M/ahd_scb_residual_datacnt_print">ahd_scb_residual_datacnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2196">2196</th><td><u>    ahd_print_register(NULL, 0, "SCB_RESIDUAL_DATACNT", 0x180, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2197">2197</th><td><u>#<span data-ppcond="2192">endif</span></u></td></tr>
<tr><th id="2198">2198</th><td></td></tr>
<tr><th id="2199">2199</th><td><u>#<span data-ppcond="2199">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2200">2200</th><td>ahd_reg_print_t ahd_scb_residual_sgptr_print;</td></tr>
<tr><th id="2201">2201</th><td><u>#<span data-ppcond="2199">else</span></u></td></tr>
<tr><th id="2202">2202</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_residual_sgptr_print" data-ref="_M/ahd_scb_residual_sgptr_print">ahd_scb_residual_sgptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2203">2203</th><td><u>    ahd_print_register(NULL, 0, "SCB_RESIDUAL_SGPTR", 0x184, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2204">2204</th><td><u>#<span data-ppcond="2199">endif</span></u></td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td><u>#<span data-ppcond="2206">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2207">2207</th><td>ahd_reg_print_t ahd_scb_scsi_status_print;</td></tr>
<tr><th id="2208">2208</th><td><u>#<span data-ppcond="2206">else</span></u></td></tr>
<tr><th id="2209">2209</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_scsi_status_print" data-ref="_M/ahd_scb_scsi_status_print">ahd_scb_scsi_status_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2210">2210</th><td><u>    ahd_print_register(NULL, 0, "SCB_SCSI_STATUS", 0x188, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2211">2211</th><td><u>#<span data-ppcond="2206">endif</span></u></td></tr>
<tr><th id="2212">2212</th><td></td></tr>
<tr><th id="2213">2213</th><td><u>#<span data-ppcond="2213">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2214">2214</th><td>ahd_reg_print_t ahd_scb_target_phases_print;</td></tr>
<tr><th id="2215">2215</th><td><u>#<span data-ppcond="2213">else</span></u></td></tr>
<tr><th id="2216">2216</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_target_phases_print" data-ref="_M/ahd_scb_target_phases_print">ahd_scb_target_phases_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2217">2217</th><td><u>    ahd_print_register(NULL, 0, "SCB_TARGET_PHASES", 0x189, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2218">2218</th><td><u>#<span data-ppcond="2213">endif</span></u></td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td><u>#<span data-ppcond="2220">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2221">2221</th><td>ahd_reg_print_t ahd_scb_target_data_dir_print;</td></tr>
<tr><th id="2222">2222</th><td><u>#<span data-ppcond="2220">else</span></u></td></tr>
<tr><th id="2223">2223</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_target_data_dir_print" data-ref="_M/ahd_scb_target_data_dir_print">ahd_scb_target_data_dir_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2224">2224</th><td><u>    ahd_print_register(NULL, 0, "SCB_TARGET_DATA_DIR", 0x18a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2225">2225</th><td><u>#<span data-ppcond="2220">endif</span></u></td></tr>
<tr><th id="2226">2226</th><td></td></tr>
<tr><th id="2227">2227</th><td><u>#<span data-ppcond="2227">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2228">2228</th><td>ahd_reg_print_t ahd_scb_target_itag_print;</td></tr>
<tr><th id="2229">2229</th><td><u>#<span data-ppcond="2227">else</span></u></td></tr>
<tr><th id="2230">2230</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_target_itag_print" data-ref="_M/ahd_scb_target_itag_print">ahd_scb_target_itag_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2231">2231</th><td><u>    ahd_print_register(NULL, 0, "SCB_TARGET_ITAG", 0x18b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2232">2232</th><td><u>#<span data-ppcond="2227">endif</span></u></td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td><u>#<span data-ppcond="2234">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2235">2235</th><td>ahd_reg_print_t ahd_scb_sense_busaddr_print;</td></tr>
<tr><th id="2236">2236</th><td><u>#<span data-ppcond="2234">else</span></u></td></tr>
<tr><th id="2237">2237</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_sense_busaddr_print" data-ref="_M/ahd_scb_sense_busaddr_print">ahd_scb_sense_busaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2238">2238</th><td><u>    ahd_print_register(NULL, 0, "SCB_SENSE_BUSADDR", 0x18c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2239">2239</th><td><u>#<span data-ppcond="2234">endif</span></u></td></tr>
<tr><th id="2240">2240</th><td></td></tr>
<tr><th id="2241">2241</th><td><u>#<span data-ppcond="2241">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2242">2242</th><td>ahd_reg_print_t ahd_scb_tag_print;</td></tr>
<tr><th id="2243">2243</th><td><u>#<span data-ppcond="2241">else</span></u></td></tr>
<tr><th id="2244">2244</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_tag_print" data-ref="_M/ahd_scb_tag_print">ahd_scb_tag_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2245">2245</th><td><u>    ahd_print_register(NULL, 0, "SCB_TAG", 0x190, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2246">2246</th><td><u>#<span data-ppcond="2241">endif</span></u></td></tr>
<tr><th id="2247">2247</th><td></td></tr>
<tr><th id="2248">2248</th><td><u>#<span data-ppcond="2248">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2249">2249</th><td>ahd_reg_print_t ahd_scb_control_print;</td></tr>
<tr><th id="2250">2250</th><td><u>#<span data-ppcond="2248">else</span></u></td></tr>
<tr><th id="2251">2251</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_control_print" data-ref="_M/ahd_scb_control_print">ahd_scb_control_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2252">2252</th><td><u>    ahd_print_register(NULL, 0, "SCB_CONTROL", 0x192, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2253">2253</th><td><u>#<span data-ppcond="2248">endif</span></u></td></tr>
<tr><th id="2254">2254</th><td></td></tr>
<tr><th id="2255">2255</th><td><u>#<span data-ppcond="2255">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2256">2256</th><td>ahd_reg_print_t ahd_scb_scsiid_print;</td></tr>
<tr><th id="2257">2257</th><td><u>#<span data-ppcond="2255">else</span></u></td></tr>
<tr><th id="2258">2258</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_scsiid_print" data-ref="_M/ahd_scb_scsiid_print">ahd_scb_scsiid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2259">2259</th><td><u>    ahd_print_register(NULL, 0, "SCB_SCSIID", 0x193, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2260">2260</th><td><u>#<span data-ppcond="2255">endif</span></u></td></tr>
<tr><th id="2261">2261</th><td></td></tr>
<tr><th id="2262">2262</th><td><u>#<span data-ppcond="2262">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2263">2263</th><td>ahd_reg_print_t ahd_scb_lun_print;</td></tr>
<tr><th id="2264">2264</th><td><u>#<span data-ppcond="2262">else</span></u></td></tr>
<tr><th id="2265">2265</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_lun_print" data-ref="_M/ahd_scb_lun_print">ahd_scb_lun_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2266">2266</th><td><u>    ahd_print_register(NULL, 0, "SCB_LUN", 0x194, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2267">2267</th><td><u>#<span data-ppcond="2262">endif</span></u></td></tr>
<tr><th id="2268">2268</th><td></td></tr>
<tr><th id="2269">2269</th><td><u>#<span data-ppcond="2269">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2270">2270</th><td>ahd_reg_print_t ahd_scb_task_attribute_print;</td></tr>
<tr><th id="2271">2271</th><td><u>#<span data-ppcond="2269">else</span></u></td></tr>
<tr><th id="2272">2272</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_task_attribute_print" data-ref="_M/ahd_scb_task_attribute_print">ahd_scb_task_attribute_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2273">2273</th><td><u>    ahd_print_register(NULL, 0, "SCB_TASK_ATTRIBUTE", 0x195, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2274">2274</th><td><u>#<span data-ppcond="2269">endif</span></u></td></tr>
<tr><th id="2275">2275</th><td></td></tr>
<tr><th id="2276">2276</th><td><u>#<span data-ppcond="2276">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2277">2277</th><td>ahd_reg_print_t ahd_scb_cdb_len_print;</td></tr>
<tr><th id="2278">2278</th><td><u>#<span data-ppcond="2276">else</span></u></td></tr>
<tr><th id="2279">2279</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_cdb_len_print" data-ref="_M/ahd_scb_cdb_len_print">ahd_scb_cdb_len_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2280">2280</th><td><u>    ahd_print_register(NULL, 0, "SCB_CDB_LEN", 0x196, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2281">2281</th><td><u>#<span data-ppcond="2276">endif</span></u></td></tr>
<tr><th id="2282">2282</th><td></td></tr>
<tr><th id="2283">2283</th><td><u>#<span data-ppcond="2283">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2284">2284</th><td>ahd_reg_print_t ahd_scb_task_management_print;</td></tr>
<tr><th id="2285">2285</th><td><u>#<span data-ppcond="2283">else</span></u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_task_management_print" data-ref="_M/ahd_scb_task_management_print">ahd_scb_task_management_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2287">2287</th><td><u>    ahd_print_register(NULL, 0, "SCB_TASK_MANAGEMENT", 0x197, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2288">2288</th><td><u>#<span data-ppcond="2283">endif</span></u></td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td><u>#<span data-ppcond="2290">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2291">2291</th><td>ahd_reg_print_t ahd_scb_dataptr_print;</td></tr>
<tr><th id="2292">2292</th><td><u>#<span data-ppcond="2290">else</span></u></td></tr>
<tr><th id="2293">2293</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_dataptr_print" data-ref="_M/ahd_scb_dataptr_print">ahd_scb_dataptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2294">2294</th><td><u>    ahd_print_register(NULL, 0, "SCB_DATAPTR", 0x198, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2295">2295</th><td><u>#<span data-ppcond="2290">endif</span></u></td></tr>
<tr><th id="2296">2296</th><td></td></tr>
<tr><th id="2297">2297</th><td><u>#<span data-ppcond="2297">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2298">2298</th><td>ahd_reg_print_t ahd_scb_datacnt_print;</td></tr>
<tr><th id="2299">2299</th><td><u>#<span data-ppcond="2297">else</span></u></td></tr>
<tr><th id="2300">2300</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_datacnt_print" data-ref="_M/ahd_scb_datacnt_print">ahd_scb_datacnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2301">2301</th><td><u>    ahd_print_register(NULL, 0, "SCB_DATACNT", 0x1a0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2302">2302</th><td><u>#<span data-ppcond="2297">endif</span></u></td></tr>
<tr><th id="2303">2303</th><td></td></tr>
<tr><th id="2304">2304</th><td><u>#<span data-ppcond="2304">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2305">2305</th><td>ahd_reg_print_t ahd_scb_sgptr_print;</td></tr>
<tr><th id="2306">2306</th><td><u>#<span data-ppcond="2304">else</span></u></td></tr>
<tr><th id="2307">2307</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_sgptr_print" data-ref="_M/ahd_scb_sgptr_print">ahd_scb_sgptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2308">2308</th><td><u>    ahd_print_register(NULL, 0, "SCB_SGPTR", 0x1a4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2309">2309</th><td><u>#<span data-ppcond="2304">endif</span></u></td></tr>
<tr><th id="2310">2310</th><td></td></tr>
<tr><th id="2311">2311</th><td><u>#<span data-ppcond="2311">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2312">2312</th><td>ahd_reg_print_t ahd_scb_busaddr_print;</td></tr>
<tr><th id="2313">2313</th><td><u>#<span data-ppcond="2311">else</span></u></td></tr>
<tr><th id="2314">2314</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_busaddr_print" data-ref="_M/ahd_scb_busaddr_print">ahd_scb_busaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2315">2315</th><td><u>    ahd_print_register(NULL, 0, "SCB_BUSADDR", 0x1a8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2316">2316</th><td><u>#<span data-ppcond="2311">endif</span></u></td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td><u>#<span data-ppcond="2318">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2319">2319</th><td>ahd_reg_print_t ahd_scb_next_print;</td></tr>
<tr><th id="2320">2320</th><td><u>#<span data-ppcond="2318">else</span></u></td></tr>
<tr><th id="2321">2321</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_next_print" data-ref="_M/ahd_scb_next_print">ahd_scb_next_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2322">2322</th><td><u>    ahd_print_register(NULL, 0, "SCB_NEXT", 0x1ac, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2323">2323</th><td><u>#<span data-ppcond="2318">endif</span></u></td></tr>
<tr><th id="2324">2324</th><td></td></tr>
<tr><th id="2325">2325</th><td><u>#<span data-ppcond="2325">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2326">2326</th><td>ahd_reg_print_t ahd_scb_next2_print;</td></tr>
<tr><th id="2327">2327</th><td><u>#<span data-ppcond="2325">else</span></u></td></tr>
<tr><th id="2328">2328</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_next2_print" data-ref="_M/ahd_scb_next2_print">ahd_scb_next2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2329">2329</th><td><u>    ahd_print_register(NULL, 0, "SCB_NEXT2", 0x1ae, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2330">2330</th><td><u>#<span data-ppcond="2325">endif</span></u></td></tr>
<tr><th id="2331">2331</th><td></td></tr>
<tr><th id="2332">2332</th><td><u>#<span data-ppcond="2332">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2333">2333</th><td>ahd_reg_print_t ahd_scb_spare_print;</td></tr>
<tr><th id="2334">2334</th><td><u>#<span data-ppcond="2332">else</span></u></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_spare_print" data-ref="_M/ahd_scb_spare_print">ahd_scb_spare_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2336">2336</th><td><u>    ahd_print_register(NULL, 0, "SCB_SPARE", 0x1b0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2337">2337</th><td><u>#<span data-ppcond="2332">endif</span></u></td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td><u>#<span data-ppcond="2339">if</span> <a class="macro" href="../../ic/aic79xx_osm.h.html#184" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="2340">2340</th><td>ahd_reg_print_t ahd_scb_disconnected_lists_print;</td></tr>
<tr><th id="2341">2341</th><td><u>#<span data-ppcond="2339">else</span></u></td></tr>
<tr><th id="2342">2342</th><td><u>#define <dfn class="macro" id="_M/ahd_scb_disconnected_lists_print" data-ref="_M/ahd_scb_disconnected_lists_print">ahd_scb_disconnected_lists_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="2343">2343</th><td><u>    ahd_print_register(NULL, 0, "SCB_DISCONNECTED_LISTS", 0x1b8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="2344">2344</th><td><u>#<span data-ppcond="2339">endif</span></u></td></tr>
<tr><th id="2345">2345</th><td></td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td><u>#define	<dfn class="macro" id="_M/MODE_PTR" data-ref="_M/MODE_PTR">MODE_PTR</dfn>        		0x00</u></td></tr>
<tr><th id="2348">2348</th><td><u>#define		<dfn class="macro" id="_M/DST_MODE" data-ref="_M/DST_MODE">DST_MODE</dfn>        	0x70</u></td></tr>
<tr><th id="2349">2349</th><td><u>#define		<dfn class="macro" id="_M/SRC_MODE" data-ref="_M/SRC_MODE">SRC_MODE</dfn>        	0x07</u></td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT" data-ref="_M/INTSTAT">INTSTAT</dfn>         		0x01</u></td></tr>
<tr><th id="2352">2352</th><td><u>#define		<dfn class="macro" id="_M/INT_PEND" data-ref="_M/INT_PEND">INT_PEND</dfn>        	0xff</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define		<dfn class="macro" id="_M/HWERRINT" data-ref="_M/HWERRINT">HWERRINT</dfn>        	0x80</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define		<dfn class="macro" id="_M/BRKADRINT" data-ref="_M/BRKADRINT">BRKADRINT</dfn>       	0x40</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define		<dfn class="macro" id="_M/SWTMINT" data-ref="_M/SWTMINT">SWTMINT</dfn>         	0x20</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define		<dfn class="macro" id="_M/PCIINT" data-ref="_M/PCIINT">PCIINT</dfn>          	0x10</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define		<dfn class="macro" id="_M/SCSIINT" data-ref="_M/SCSIINT">SCSIINT</dfn>         	0x08</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define		<dfn class="macro" id="_M/SEQINT" data-ref="_M/SEQINT">SEQINT</dfn>          	0x04</u></td></tr>
<tr><th id="2359">2359</th><td><u>#define		<dfn class="macro" id="_M/CMDCMPLT" data-ref="_M/CMDCMPLT">CMDCMPLT</dfn>        	0x02</u></td></tr>
<tr><th id="2360">2360</th><td><u>#define		<dfn class="macro" id="_M/SPLTINT" data-ref="_M/SPLTINT">SPLTINT</dfn>         	0x01</u></td></tr>
<tr><th id="2361">2361</th><td></td></tr>
<tr><th id="2362">2362</th><td><u>#define	<dfn class="macro" id="_M/SEQINTCODE" data-ref="_M/SEQINTCODE">SEQINTCODE</dfn>      		0x02</u></td></tr>
<tr><th id="2363">2363</th><td><u>#define		<dfn class="macro" id="_M/BAD_SCB_STATUS" data-ref="_M/BAD_SCB_STATUS">BAD_SCB_STATUS</dfn>  	0x1a</u></td></tr>
<tr><th id="2364">2364</th><td><u>#define		<dfn class="macro" id="_M/SAW_HWERR" data-ref="_M/SAW_HWERR">SAW_HWERR</dfn>       	0x19</u></td></tr>
<tr><th id="2365">2365</th><td><u>#define		<dfn class="macro" id="_M/TRACEPOINT3" data-ref="_M/TRACEPOINT3">TRACEPOINT3</dfn>     	0x18</u></td></tr>
<tr><th id="2366">2366</th><td><u>#define		<dfn class="macro" id="_M/TRACEPOINT2" data-ref="_M/TRACEPOINT2">TRACEPOINT2</dfn>     	0x17</u></td></tr>
<tr><th id="2367">2367</th><td><u>#define		<dfn class="macro" id="_M/TRACEPOINT1" data-ref="_M/TRACEPOINT1">TRACEPOINT1</dfn>     	0x16</u></td></tr>
<tr><th id="2368">2368</th><td><u>#define		<dfn class="macro" id="_M/TRACEPOINT0" data-ref="_M/TRACEPOINT0">TRACEPOINT0</dfn>     	0x15</u></td></tr>
<tr><th id="2369">2369</th><td><u>#define		<dfn class="macro" id="_M/TASKMGMT_CMD_CMPLT_OKAY" data-ref="_M/TASKMGMT_CMD_CMPLT_OKAY">TASKMGMT_CMD_CMPLT_OKAY</dfn>	0x14</u></td></tr>
<tr><th id="2370">2370</th><td><u>#define		<dfn class="macro" id="_M/TASKMGMT_FUNC_COMPLETE" data-ref="_M/TASKMGMT_FUNC_COMPLETE">TASKMGMT_FUNC_COMPLETE</dfn>	0x13</u></td></tr>
<tr><th id="2371">2371</th><td><u>#define		<dfn class="macro" id="_M/ENTERING_NONPACK" data-ref="_M/ENTERING_NONPACK">ENTERING_NONPACK</dfn>	0x12</u></td></tr>
<tr><th id="2372">2372</th><td><u>#define		<dfn class="macro" id="_M/CFG4OVERRUN" data-ref="_M/CFG4OVERRUN">CFG4OVERRUN</dfn>     	0x11</u></td></tr>
<tr><th id="2373">2373</th><td><u>#define		<dfn class="macro" id="_M/STATUS_OVERRUN" data-ref="_M/STATUS_OVERRUN">STATUS_OVERRUN</dfn>  	0x10</u></td></tr>
<tr><th id="2374">2374</th><td><u>#define		<dfn class="macro" id="_M/CFG4ISTAT_INTR" data-ref="_M/CFG4ISTAT_INTR">CFG4ISTAT_INTR</dfn>  	0x0f</u></td></tr>
<tr><th id="2375">2375</th><td><u>#define		<dfn class="macro" id="_M/INVALID_SEQINT" data-ref="_M/INVALID_SEQINT">INVALID_SEQINT</dfn>  	0x0e</u></td></tr>
<tr><th id="2376">2376</th><td><u>#define		<dfn class="macro" id="_M/ILLEGAL_PHASE" data-ref="_M/ILLEGAL_PHASE">ILLEGAL_PHASE</dfn>   	0x0d</u></td></tr>
<tr><th id="2377">2377</th><td><u>#define		<dfn class="macro" id="_M/DUMP_CARD_STATE" data-ref="_M/DUMP_CARD_STATE">DUMP_CARD_STATE</dfn> 	0x0c</u></td></tr>
<tr><th id="2378">2378</th><td><u>#define		<dfn class="macro" id="_M/MISSED_BUSFREE" data-ref="_M/MISSED_BUSFREE">MISSED_BUSFREE</dfn>  	0x0b</u></td></tr>
<tr><th id="2379">2379</th><td><u>#define		<dfn class="macro" id="_M/MKMSG_FAILED" data-ref="_M/MKMSG_FAILED">MKMSG_FAILED</dfn>    	0x0a</u></td></tr>
<tr><th id="2380">2380</th><td><u>#define		<dfn class="macro" id="_M/DATA_OVERRUN" data-ref="_M/DATA_OVERRUN">DATA_OVERRUN</dfn>    	0x09</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define		<dfn class="macro" id="_M/BAD_STATUS" data-ref="_M/BAD_STATUS">BAD_STATUS</dfn>      	0x08</u></td></tr>
<tr><th id="2382">2382</th><td><u>#define		<dfn class="macro" id="_M/HOST_MSG_LOOP" data-ref="_M/HOST_MSG_LOOP">HOST_MSG_LOOP</dfn>   	0x07</u></td></tr>
<tr><th id="2383">2383</th><td><u>#define		<dfn class="macro" id="_M/PDATA_REINIT" data-ref="_M/PDATA_REINIT">PDATA_REINIT</dfn>    	0x06</u></td></tr>
<tr><th id="2384">2384</th><td><u>#define		<dfn class="macro" id="_M/IGN_WIDE_RES" data-ref="_M/IGN_WIDE_RES">IGN_WIDE_RES</dfn>    	0x05</u></td></tr>
<tr><th id="2385">2385</th><td><u>#define		<dfn class="macro" id="_M/NO_MATCH" data-ref="_M/NO_MATCH">NO_MATCH</dfn>        	0x04</u></td></tr>
<tr><th id="2386">2386</th><td><u>#define		<dfn class="macro" id="_M/PROTO_VIOLATION" data-ref="_M/PROTO_VIOLATION">PROTO_VIOLATION</dfn> 	0x03</u></td></tr>
<tr><th id="2387">2387</th><td><u>#define		<dfn class="macro" id="_M/SEND_REJECT" data-ref="_M/SEND_REJECT">SEND_REJECT</dfn>     	0x02</u></td></tr>
<tr><th id="2388">2388</th><td><u>#define		<dfn class="macro" id="_M/BAD_PHASE" data-ref="_M/BAD_PHASE">BAD_PHASE</dfn>       	0x01</u></td></tr>
<tr><th id="2389">2389</th><td><u>#define		<dfn class="macro" id="_M/NO_SEQINT" data-ref="_M/NO_SEQINT">NO_SEQINT</dfn>       	0x00</u></td></tr>
<tr><th id="2390">2390</th><td></td></tr>
<tr><th id="2391">2391</th><td><u>#define	<dfn class="macro" id="_M/CLRINT" data-ref="_M/CLRINT">CLRINT</dfn>          		0x03</u></td></tr>
<tr><th id="2392">2392</th><td><u>#define		<dfn class="macro" id="_M/CLRHWERRINT" data-ref="_M/CLRHWERRINT">CLRHWERRINT</dfn>     	0x80</u></td></tr>
<tr><th id="2393">2393</th><td><u>#define		<dfn class="macro" id="_M/CLRBRKADRINT" data-ref="_M/CLRBRKADRINT">CLRBRKADRINT</dfn>    	0x40</u></td></tr>
<tr><th id="2394">2394</th><td><u>#define		<dfn class="macro" id="_M/CLRSWTMINT" data-ref="_M/CLRSWTMINT">CLRSWTMINT</dfn>      	0x20</u></td></tr>
<tr><th id="2395">2395</th><td><u>#define		<dfn class="macro" id="_M/CLRPCIINT" data-ref="_M/CLRPCIINT">CLRPCIINT</dfn>       	0x10</u></td></tr>
<tr><th id="2396">2396</th><td><u>#define		<dfn class="macro" id="_M/CLRSCSIINT" data-ref="_M/CLRSCSIINT">CLRSCSIINT</dfn>      	0x08</u></td></tr>
<tr><th id="2397">2397</th><td><u>#define		<dfn class="macro" id="_M/CLRSEQINT" data-ref="_M/CLRSEQINT">CLRSEQINT</dfn>       	0x04</u></td></tr>
<tr><th id="2398">2398</th><td><u>#define		<dfn class="macro" id="_M/CLRCMDINT" data-ref="_M/CLRCMDINT">CLRCMDINT</dfn>       	0x02</u></td></tr>
<tr><th id="2399">2399</th><td><u>#define		<dfn class="macro" id="_M/CLRSPLTINT" data-ref="_M/CLRSPLTINT">CLRSPLTINT</dfn>      	0x01</u></td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td><u>#define	<dfn class="macro" id="_M/ERROR" data-ref="_M/ERROR">ERROR</dfn>           		0x04</u></td></tr>
<tr><th id="2402">2402</th><td><u>#define		<dfn class="macro" id="_M/CIOPARERR" data-ref="_M/CIOPARERR">CIOPARERR</dfn>       	0x80</u></td></tr>
<tr><th id="2403">2403</th><td><u>#define		<dfn class="macro" id="_M/CIOACCESFAIL" data-ref="_M/CIOACCESFAIL">CIOACCESFAIL</dfn>    	0x40</u></td></tr>
<tr><th id="2404">2404</th><td><u>#define		<dfn class="macro" id="_M/MPARERR" data-ref="_M/MPARERR">MPARERR</dfn>         	0x20</u></td></tr>
<tr><th id="2405">2405</th><td><u>#define		<dfn class="macro" id="_M/DPARERR" data-ref="_M/DPARERR">DPARERR</dfn>         	0x10</u></td></tr>
<tr><th id="2406">2406</th><td><u>#define		<dfn class="macro" id="_M/SQPARERR" data-ref="_M/SQPARERR">SQPARERR</dfn>        	0x08</u></td></tr>
<tr><th id="2407">2407</th><td><u>#define		<dfn class="macro" id="_M/ILLOPCODE" data-ref="_M/ILLOPCODE">ILLOPCODE</dfn>       	0x04</u></td></tr>
<tr><th id="2408">2408</th><td><u>#define		<dfn class="macro" id="_M/DSCTMOUT" data-ref="_M/DSCTMOUT">DSCTMOUT</dfn>        	0x02</u></td></tr>
<tr><th id="2409">2409</th><td></td></tr>
<tr><th id="2410">2410</th><td><u>#define	<dfn class="macro" id="_M/CLRERR" data-ref="_M/CLRERR">CLRERR</dfn>          		0x04</u></td></tr>
<tr><th id="2411">2411</th><td><u>#define		<dfn class="macro" id="_M/CLRCIOPARERR" data-ref="_M/CLRCIOPARERR">CLRCIOPARERR</dfn>    	0x80</u></td></tr>
<tr><th id="2412">2412</th><td><u>#define		<dfn class="macro" id="_M/CLRCIOACCESFAIL" data-ref="_M/CLRCIOACCESFAIL">CLRCIOACCESFAIL</dfn> 	0x40</u></td></tr>
<tr><th id="2413">2413</th><td><u>#define		<dfn class="macro" id="_M/CLRMPARERR" data-ref="_M/CLRMPARERR">CLRMPARERR</dfn>      	0x20</u></td></tr>
<tr><th id="2414">2414</th><td><u>#define		<dfn class="macro" id="_M/CLRDPARERR" data-ref="_M/CLRDPARERR">CLRDPARERR</dfn>      	0x10</u></td></tr>
<tr><th id="2415">2415</th><td><u>#define		<dfn class="macro" id="_M/CLRSQPARERR" data-ref="_M/CLRSQPARERR">CLRSQPARERR</dfn>     	0x08</u></td></tr>
<tr><th id="2416">2416</th><td><u>#define		<dfn class="macro" id="_M/CLRILLOPCODE" data-ref="_M/CLRILLOPCODE">CLRILLOPCODE</dfn>    	0x04</u></td></tr>
<tr><th id="2417">2417</th><td><u>#define		<dfn class="macro" id="_M/CLRDSCTMOUT" data-ref="_M/CLRDSCTMOUT">CLRDSCTMOUT</dfn>     	0x02</u></td></tr>
<tr><th id="2418">2418</th><td></td></tr>
<tr><th id="2419">2419</th><td><u>#define	<dfn class="macro" id="_M/HCNTRL" data-ref="_M/HCNTRL">HCNTRL</dfn>          		0x05</u></td></tr>
<tr><th id="2420">2420</th><td><u>#define		<dfn class="macro" id="_M/SEQ_RESET" data-ref="_M/SEQ_RESET">SEQ_RESET</dfn>       	0x80</u></td></tr>
<tr><th id="2421">2421</th><td><u>#define		<dfn class="macro" id="_M/POWRDN" data-ref="_M/POWRDN">POWRDN</dfn>          	0x40</u></td></tr>
<tr><th id="2422">2422</th><td><u>#define		<dfn class="macro" id="_M/SWINT" data-ref="_M/SWINT">SWINT</dfn>           	0x10</u></td></tr>
<tr><th id="2423">2423</th><td><u>#define		<dfn class="macro" id="_M/SWTIMER_START_B" data-ref="_M/SWTIMER_START_B">SWTIMER_START_B</dfn> 	0x08</u></td></tr>
<tr><th id="2424">2424</th><td><u>#define		<dfn class="macro" id="_M/PAUSE" data-ref="_M/PAUSE">PAUSE</dfn>           	0x04</u></td></tr>
<tr><th id="2425">2425</th><td><u>#define		<dfn class="macro" id="_M/INTEN" data-ref="_M/INTEN">INTEN</dfn>           	0x02</u></td></tr>
<tr><th id="2426">2426</th><td><u>#define		<dfn class="macro" id="_M/CHIPRST" data-ref="_M/CHIPRST">CHIPRST</dfn>         	0x01</u></td></tr>
<tr><th id="2427">2427</th><td><u>#define		<dfn class="macro" id="_M/CHIPRSTACK" data-ref="_M/CHIPRSTACK">CHIPRSTACK</dfn>      	0x01</u></td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td><u>#define	<dfn class="macro" id="_M/HNSCB_QOFF" data-ref="_M/HNSCB_QOFF">HNSCB_QOFF</dfn>      		0x06</u></td></tr>
<tr><th id="2430">2430</th><td></td></tr>
<tr><th id="2431">2431</th><td><u>#define	<dfn class="macro" id="_M/HESCB_QOFF" data-ref="_M/HESCB_QOFF">HESCB_QOFF</dfn>      		0x08</u></td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td><u>#define	<dfn class="macro" id="_M/HS_MAILBOX" data-ref="_M/HS_MAILBOX">HS_MAILBOX</dfn>      		0x0b</u></td></tr>
<tr><th id="2434">2434</th><td><u>#define		<dfn class="macro" id="_M/HOST_TQINPOS" data-ref="_M/HOST_TQINPOS">HOST_TQINPOS</dfn>    	0x80</u></td></tr>
<tr><th id="2435">2435</th><td><u>#define		<dfn class="macro" id="_M/ENINT_COALESCE" data-ref="_M/ENINT_COALESCE">ENINT_COALESCE</dfn>  	0x40</u></td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td><u>#define	<dfn class="macro" id="_M/SEQINTSTAT" data-ref="_M/SEQINTSTAT">SEQINTSTAT</dfn>      		0x0c</u></td></tr>
<tr><th id="2438">2438</th><td><u>#define		<dfn class="macro" id="_M/SEQ_SWTMRTO" data-ref="_M/SEQ_SWTMRTO">SEQ_SWTMRTO</dfn>     	0x10</u></td></tr>
<tr><th id="2439">2439</th><td><u>#define		<dfn class="macro" id="_M/SEQ_SEQINT" data-ref="_M/SEQ_SEQINT">SEQ_SEQINT</dfn>      	0x08</u></td></tr>
<tr><th id="2440">2440</th><td><u>#define		<dfn class="macro" id="_M/SEQ_SCSIINT" data-ref="_M/SEQ_SCSIINT">SEQ_SCSIINT</dfn>     	0x04</u></td></tr>
<tr><th id="2441">2441</th><td><u>#define		<dfn class="macro" id="_M/SEQ_PCIINT" data-ref="_M/SEQ_PCIINT">SEQ_PCIINT</dfn>      	0x02</u></td></tr>
<tr><th id="2442">2442</th><td><u>#define		<dfn class="macro" id="_M/SEQ_SPLTINT" data-ref="_M/SEQ_SPLTINT">SEQ_SPLTINT</dfn>     	0x01</u></td></tr>
<tr><th id="2443">2443</th><td></td></tr>
<tr><th id="2444">2444</th><td><u>#define	<dfn class="macro" id="_M/CLRSEQINTSTAT" data-ref="_M/CLRSEQINTSTAT">CLRSEQINTSTAT</dfn>   		0x0c</u></td></tr>
<tr><th id="2445">2445</th><td><u>#define		<dfn class="macro" id="_M/CLRSEQ_SWTMRTO" data-ref="_M/CLRSEQ_SWTMRTO">CLRSEQ_SWTMRTO</dfn>  	0x10</u></td></tr>
<tr><th id="2446">2446</th><td><u>#define		<dfn class="macro" id="_M/CLRSEQ_SEQINT" data-ref="_M/CLRSEQ_SEQINT">CLRSEQ_SEQINT</dfn>   	0x08</u></td></tr>
<tr><th id="2447">2447</th><td><u>#define		<dfn class="macro" id="_M/CLRSEQ_SCSIINT" data-ref="_M/CLRSEQ_SCSIINT">CLRSEQ_SCSIINT</dfn>  	0x04</u></td></tr>
<tr><th id="2448">2448</th><td><u>#define		<dfn class="macro" id="_M/CLRSEQ_PCIINT" data-ref="_M/CLRSEQ_PCIINT">CLRSEQ_PCIINT</dfn>   	0x02</u></td></tr>
<tr><th id="2449">2449</th><td><u>#define		<dfn class="macro" id="_M/CLRSEQ_SPLTINT" data-ref="_M/CLRSEQ_SPLTINT">CLRSEQ_SPLTINT</dfn>  	0x01</u></td></tr>
<tr><th id="2450">2450</th><td></td></tr>
<tr><th id="2451">2451</th><td><u>#define	<dfn class="macro" id="_M/SWTIMER" data-ref="_M/SWTIMER">SWTIMER</dfn>         		0x0e</u></td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td><u>#define	<dfn class="macro" id="_M/SNSCB_QOFF" data-ref="_M/SNSCB_QOFF">SNSCB_QOFF</dfn>      		0x10</u></td></tr>
<tr><th id="2454">2454</th><td></td></tr>
<tr><th id="2455">2455</th><td><u>#define	<dfn class="macro" id="_M/SESCB_QOFF" data-ref="_M/SESCB_QOFF">SESCB_QOFF</dfn>      		0x12</u></td></tr>
<tr><th id="2456">2456</th><td></td></tr>
<tr><th id="2457">2457</th><td><u>#define	<dfn class="macro" id="_M/SDSCB_QOFF" data-ref="_M/SDSCB_QOFF">SDSCB_QOFF</dfn>      		0x14</u></td></tr>
<tr><th id="2458">2458</th><td></td></tr>
<tr><th id="2459">2459</th><td><u>#define	<dfn class="macro" id="_M/QOFF_CTLSTA" data-ref="_M/QOFF_CTLSTA">QOFF_CTLSTA</dfn>     		0x16</u></td></tr>
<tr><th id="2460">2460</th><td><u>#define		<dfn class="macro" id="_M/EMPTY_SCB_AVAIL" data-ref="_M/EMPTY_SCB_AVAIL">EMPTY_SCB_AVAIL</dfn> 	0x80</u></td></tr>
<tr><th id="2461">2461</th><td><u>#define		<dfn class="macro" id="_M/NEW_SCB_AVAIL" data-ref="_M/NEW_SCB_AVAIL">NEW_SCB_AVAIL</dfn>   	0x40</u></td></tr>
<tr><th id="2462">2462</th><td><u>#define		<dfn class="macro" id="_M/SDSCB_ROLLOVR" data-ref="_M/SDSCB_ROLLOVR">SDSCB_ROLLOVR</dfn>   	0x20</u></td></tr>
<tr><th id="2463">2463</th><td><u>#define		<dfn class="macro" id="_M/HS_MAILBOX_ACT" data-ref="_M/HS_MAILBOX_ACT">HS_MAILBOX_ACT</dfn>  	0x10</u></td></tr>
<tr><th id="2464">2464</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE" data-ref="_M/SCB_QSIZE">SCB_QSIZE</dfn>       	0x0f</u></td></tr>
<tr><th id="2465">2465</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_16384" data-ref="_M/SCB_QSIZE_16384">SCB_QSIZE_16384</dfn> 	0x0c</u></td></tr>
<tr><th id="2466">2466</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_8192" data-ref="_M/SCB_QSIZE_8192">SCB_QSIZE_8192</dfn>  	0x0b</u></td></tr>
<tr><th id="2467">2467</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_4096" data-ref="_M/SCB_QSIZE_4096">SCB_QSIZE_4096</dfn>  	0x0a</u></td></tr>
<tr><th id="2468">2468</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_2048" data-ref="_M/SCB_QSIZE_2048">SCB_QSIZE_2048</dfn>  	0x09</u></td></tr>
<tr><th id="2469">2469</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_1024" data-ref="_M/SCB_QSIZE_1024">SCB_QSIZE_1024</dfn>  	0x08</u></td></tr>
<tr><th id="2470">2470</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_512" data-ref="_M/SCB_QSIZE_512">SCB_QSIZE_512</dfn>   	0x07</u></td></tr>
<tr><th id="2471">2471</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_256" data-ref="_M/SCB_QSIZE_256">SCB_QSIZE_256</dfn>   	0x06</u></td></tr>
<tr><th id="2472">2472</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_128" data-ref="_M/SCB_QSIZE_128">SCB_QSIZE_128</dfn>   	0x05</u></td></tr>
<tr><th id="2473">2473</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_64" data-ref="_M/SCB_QSIZE_64">SCB_QSIZE_64</dfn>    	0x04</u></td></tr>
<tr><th id="2474">2474</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_32" data-ref="_M/SCB_QSIZE_32">SCB_QSIZE_32</dfn>    	0x03</u></td></tr>
<tr><th id="2475">2475</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_16" data-ref="_M/SCB_QSIZE_16">SCB_QSIZE_16</dfn>    	0x02</u></td></tr>
<tr><th id="2476">2476</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_8" data-ref="_M/SCB_QSIZE_8">SCB_QSIZE_8</dfn>     	0x01</u></td></tr>
<tr><th id="2477">2477</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_4" data-ref="_M/SCB_QSIZE_4">SCB_QSIZE_4</dfn>     	0x00</u></td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td><u>#define	<dfn class="macro" id="_M/INTCTL" data-ref="_M/INTCTL">INTCTL</dfn>          		0x18</u></td></tr>
<tr><th id="2480">2480</th><td><u>#define		<dfn class="macro" id="_M/SWTMINTMASK" data-ref="_M/SWTMINTMASK">SWTMINTMASK</dfn>     	0x80</u></td></tr>
<tr><th id="2481">2481</th><td><u>#define		<dfn class="macro" id="_M/SWTMINTEN" data-ref="_M/SWTMINTEN">SWTMINTEN</dfn>       	0x40</u></td></tr>
<tr><th id="2482">2482</th><td><u>#define		<dfn class="macro" id="_M/SWTIMER_START" data-ref="_M/SWTIMER_START">SWTIMER_START</dfn>   	0x20</u></td></tr>
<tr><th id="2483">2483</th><td><u>#define		<dfn class="macro" id="_M/AUTOCLRCMDINT" data-ref="_M/AUTOCLRCMDINT">AUTOCLRCMDINT</dfn>   	0x10</u></td></tr>
<tr><th id="2484">2484</th><td><u>#define		<dfn class="macro" id="_M/PCIINTEN" data-ref="_M/PCIINTEN">PCIINTEN</dfn>        	0x08</u></td></tr>
<tr><th id="2485">2485</th><td><u>#define		<dfn class="macro" id="_M/SCSIINTEN" data-ref="_M/SCSIINTEN">SCSIINTEN</dfn>       	0x04</u></td></tr>
<tr><th id="2486">2486</th><td><u>#define		<dfn class="macro" id="_M/SEQINTEN" data-ref="_M/SEQINTEN">SEQINTEN</dfn>        	0x02</u></td></tr>
<tr><th id="2487">2487</th><td><u>#define		<dfn class="macro" id="_M/SPLTINTEN" data-ref="_M/SPLTINTEN">SPLTINTEN</dfn>       	0x01</u></td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td><u>#define	<dfn class="macro" id="_M/DFCNTRL" data-ref="_M/DFCNTRL">DFCNTRL</dfn>         		0x19</u></td></tr>
<tr><th id="2490">2490</th><td><u>#define		<dfn class="macro" id="_M/SCSIENWRDIS" data-ref="_M/SCSIENWRDIS">SCSIENWRDIS</dfn>     	0x40</u></td></tr>
<tr><th id="2491">2491</th><td><u>#define		<dfn class="macro" id="_M/SCSIENACK" data-ref="_M/SCSIENACK">SCSIENACK</dfn>       	0x20</u></td></tr>
<tr><th id="2492">2492</th><td><u>#define		<dfn class="macro" id="_M/DIRECTIONACK" data-ref="_M/DIRECTIONACK">DIRECTIONACK</dfn>    	0x04</u></td></tr>
<tr><th id="2493">2493</th><td><u>#define		<dfn class="macro" id="_M/FIFOFLUSHACK" data-ref="_M/FIFOFLUSHACK">FIFOFLUSHACK</dfn>    	0x02</u></td></tr>
<tr><th id="2494">2494</th><td><u>#define		<dfn class="macro" id="_M/DIRECTIONEN" data-ref="_M/DIRECTIONEN">DIRECTIONEN</dfn>     	0x01</u></td></tr>
<tr><th id="2495">2495</th><td></td></tr>
<tr><th id="2496">2496</th><td><u>#define	<dfn class="macro" id="_M/DSCOMMAND0" data-ref="_M/DSCOMMAND0">DSCOMMAND0</dfn>      		0x19</u></td></tr>
<tr><th id="2497">2497</th><td><u>#define		<dfn class="macro" id="_M/CACHETHEN" data-ref="_M/CACHETHEN">CACHETHEN</dfn>       	0x80</u></td></tr>
<tr><th id="2498">2498</th><td><u>#define		<dfn class="macro" id="_M/DPARCKEN" data-ref="_M/DPARCKEN">DPARCKEN</dfn>        	0x40</u></td></tr>
<tr><th id="2499">2499</th><td><u>#define		<dfn class="macro" id="_M/MPARCKEN" data-ref="_M/MPARCKEN">MPARCKEN</dfn>        	0x20</u></td></tr>
<tr><th id="2500">2500</th><td><u>#define		<dfn class="macro" id="_M/EXTREQLCK" data-ref="_M/EXTREQLCK">EXTREQLCK</dfn>       	0x10</u></td></tr>
<tr><th id="2501">2501</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_TWATE" data-ref="_M/DISABLE_TWATE">DISABLE_TWATE</dfn>   	0x02</u></td></tr>
<tr><th id="2502">2502</th><td><u>#define		<dfn class="macro" id="_M/CIOPARCKEN" data-ref="_M/CIOPARCKEN">CIOPARCKEN</dfn>      	0x01</u></td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td><u>#define	<dfn class="macro" id="_M/DFSTATUS" data-ref="_M/DFSTATUS">DFSTATUS</dfn>        		0x1a</u></td></tr>
<tr><th id="2505">2505</th><td><u>#define		<dfn class="macro" id="_M/PRELOAD_AVAIL" data-ref="_M/PRELOAD_AVAIL">PRELOAD_AVAIL</dfn>   	0x80</u></td></tr>
<tr><th id="2506">2506</th><td><u>#define		<dfn class="macro" id="_M/PKT_PRELOAD_AVAIL" data-ref="_M/PKT_PRELOAD_AVAIL">PKT_PRELOAD_AVAIL</dfn>	0x40</u></td></tr>
<tr><th id="2507">2507</th><td><u>#define		<dfn class="macro" id="_M/MREQPEND" data-ref="_M/MREQPEND">MREQPEND</dfn>        	0x10</u></td></tr>
<tr><th id="2508">2508</th><td><u>#define		<dfn class="macro" id="_M/HDONE" data-ref="_M/HDONE">HDONE</dfn>           	0x08</u></td></tr>
<tr><th id="2509">2509</th><td><u>#define		<dfn class="macro" id="_M/DFTHRESH" data-ref="_M/DFTHRESH">DFTHRESH</dfn>        	0x04</u></td></tr>
<tr><th id="2510">2510</th><td><u>#define		<dfn class="macro" id="_M/FIFOFULL" data-ref="_M/FIFOFULL">FIFOFULL</dfn>        	0x02</u></td></tr>
<tr><th id="2511">2511</th><td><u>#define		<dfn class="macro" id="_M/FIFOEMP" data-ref="_M/FIFOEMP">FIFOEMP</dfn>         	0x01</u></td></tr>
<tr><th id="2512">2512</th><td></td></tr>
<tr><th id="2513">2513</th><td><u>#define	<dfn class="macro" id="_M/ARBCTL" data-ref="_M/ARBCTL">ARBCTL</dfn>          		0x1b</u></td></tr>
<tr><th id="2514">2514</th><td><u>#define		<dfn class="macro" id="_M/RESET_HARB" data-ref="_M/RESET_HARB">RESET_HARB</dfn>      	0x80</u></td></tr>
<tr><th id="2515">2515</th><td><u>#define		<dfn class="macro" id="_M/RETRY_SWEN" data-ref="_M/RETRY_SWEN">RETRY_SWEN</dfn>      	0x08</u></td></tr>
<tr><th id="2516">2516</th><td><u>#define		<dfn class="macro" id="_M/USE_TIME" data-ref="_M/USE_TIME">USE_TIME</dfn>        	0x07</u></td></tr>
<tr><th id="2517">2517</th><td></td></tr>
<tr><th id="2518">2518</th><td><u>#define	<dfn class="macro" id="_M/SG_CACHE_SHADOW" data-ref="_M/SG_CACHE_SHADOW">SG_CACHE_SHADOW</dfn> 		0x1b</u></td></tr>
<tr><th id="2519">2519</th><td><u>#define		<dfn class="macro" id="_M/ODD_SEG" data-ref="_M/ODD_SEG">ODD_SEG</dfn>         	0x04</u></td></tr>
<tr><th id="2520">2520</th><td><u>#define		<dfn class="macro" id="_M/LAST_SEG" data-ref="_M/LAST_SEG">LAST_SEG</dfn>        	0x02</u></td></tr>
<tr><th id="2521">2521</th><td><u>#define		<dfn class="macro" id="_M/LAST_SEG_DONE" data-ref="_M/LAST_SEG_DONE">LAST_SEG_DONE</dfn>   	0x01</u></td></tr>
<tr><th id="2522">2522</th><td></td></tr>
<tr><th id="2523">2523</th><td><u>#define	<dfn class="macro" id="_M/SG_CACHE_PRE" data-ref="_M/SG_CACHE_PRE">SG_CACHE_PRE</dfn>    		0x1b</u></td></tr>
<tr><th id="2524">2524</th><td></td></tr>
<tr><th id="2525">2525</th><td><u>#define	<dfn class="macro" id="_M/TYPEPTR" data-ref="_M/TYPEPTR">TYPEPTR</dfn>         		0x20</u></td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td><u>#define	<dfn class="macro" id="_M/LQIN" data-ref="_M/LQIN">LQIN</dfn>            		0x20</u></td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td><u>#define	<dfn class="macro" id="_M/TAGPTR" data-ref="_M/TAGPTR">TAGPTR</dfn>          		0x21</u></td></tr>
<tr><th id="2530">2530</th><td></td></tr>
<tr><th id="2531">2531</th><td><u>#define	<dfn class="macro" id="_M/LUNPTR" data-ref="_M/LUNPTR">LUNPTR</dfn>          		0x22</u></td></tr>
<tr><th id="2532">2532</th><td></td></tr>
<tr><th id="2533">2533</th><td><u>#define	<dfn class="macro" id="_M/DATALENPTR" data-ref="_M/DATALENPTR">DATALENPTR</dfn>      		0x23</u></td></tr>
<tr><th id="2534">2534</th><td></td></tr>
<tr><th id="2535">2535</th><td><u>#define	<dfn class="macro" id="_M/STATLENPTR" data-ref="_M/STATLENPTR">STATLENPTR</dfn>      		0x24</u></td></tr>
<tr><th id="2536">2536</th><td></td></tr>
<tr><th id="2537">2537</th><td><u>#define	<dfn class="macro" id="_M/CMDLENPTR" data-ref="_M/CMDLENPTR">CMDLENPTR</dfn>       		0x25</u></td></tr>
<tr><th id="2538">2538</th><td></td></tr>
<tr><th id="2539">2539</th><td><u>#define	<dfn class="macro" id="_M/ATTRPTR" data-ref="_M/ATTRPTR">ATTRPTR</dfn>         		0x26</u></td></tr>
<tr><th id="2540">2540</th><td></td></tr>
<tr><th id="2541">2541</th><td><u>#define	<dfn class="macro" id="_M/FLAGPTR" data-ref="_M/FLAGPTR">FLAGPTR</dfn>         		0x27</u></td></tr>
<tr><th id="2542">2542</th><td></td></tr>
<tr><th id="2543">2543</th><td><u>#define	<dfn class="macro" id="_M/CMDPTR" data-ref="_M/CMDPTR">CMDPTR</dfn>          		0x28</u></td></tr>
<tr><th id="2544">2544</th><td></td></tr>
<tr><th id="2545">2545</th><td><u>#define	<dfn class="macro" id="_M/QNEXTPTR" data-ref="_M/QNEXTPTR">QNEXTPTR</dfn>        		0x29</u></td></tr>
<tr><th id="2546">2546</th><td></td></tr>
<tr><th id="2547">2547</th><td><u>#define	<dfn class="macro" id="_M/IDPTR" data-ref="_M/IDPTR">IDPTR</dfn>           		0x2a</u></td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td><u>#define	<dfn class="macro" id="_M/ABRTBYTEPTR" data-ref="_M/ABRTBYTEPTR">ABRTBYTEPTR</dfn>     		0x2b</u></td></tr>
<tr><th id="2550">2550</th><td></td></tr>
<tr><th id="2551">2551</th><td><u>#define	<dfn class="macro" id="_M/ABRTBITPTR" data-ref="_M/ABRTBITPTR">ABRTBITPTR</dfn>      		0x2c</u></td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td><u>#define	<dfn class="macro" id="_M/MAXCMDBYTES" data-ref="_M/MAXCMDBYTES">MAXCMDBYTES</dfn>     		0x2d</u></td></tr>
<tr><th id="2554">2554</th><td></td></tr>
<tr><th id="2555">2555</th><td><u>#define	<dfn class="macro" id="_M/MAXCMD2RCV" data-ref="_M/MAXCMD2RCV">MAXCMD2RCV</dfn>      		0x2e</u></td></tr>
<tr><th id="2556">2556</th><td></td></tr>
<tr><th id="2557">2557</th><td><u>#define	<dfn class="macro" id="_M/SHORTTHRESH" data-ref="_M/SHORTTHRESH">SHORTTHRESH</dfn>     		0x2f</u></td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td><u>#define	<dfn class="macro" id="_M/LUNLEN" data-ref="_M/LUNLEN">LUNLEN</dfn>          		0x30</u></td></tr>
<tr><th id="2560">2560</th><td><u>#define		<dfn class="macro" id="_M/TLUNLEN" data-ref="_M/TLUNLEN">TLUNLEN</dfn>         	0xf0</u></td></tr>
<tr><th id="2561">2561</th><td><u>#define		<dfn class="macro" id="_M/ILUNLEN" data-ref="_M/ILUNLEN">ILUNLEN</dfn>         	0x0f</u></td></tr>
<tr><th id="2562">2562</th><td></td></tr>
<tr><th id="2563">2563</th><td><u>#define	<dfn class="macro" id="_M/CDBLIMIT" data-ref="_M/CDBLIMIT">CDBLIMIT</dfn>        		0x31</u></td></tr>
<tr><th id="2564">2564</th><td></td></tr>
<tr><th id="2565">2565</th><td><u>#define	<dfn class="macro" id="_M/MAXCMD" data-ref="_M/MAXCMD">MAXCMD</dfn>          		0x32</u></td></tr>
<tr><th id="2566">2566</th><td></td></tr>
<tr><th id="2567">2567</th><td><u>#define	<dfn class="macro" id="_M/MAXCMDCNT" data-ref="_M/MAXCMDCNT">MAXCMDCNT</dfn>       		0x33</u></td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td><u>#define	<dfn class="macro" id="_M/LQRSVD01" data-ref="_M/LQRSVD01">LQRSVD01</dfn>        		0x34</u></td></tr>
<tr><th id="2570">2570</th><td></td></tr>
<tr><th id="2571">2571</th><td><u>#define	<dfn class="macro" id="_M/LQRSVD16" data-ref="_M/LQRSVD16">LQRSVD16</dfn>        		0x35</u></td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td><u>#define	<dfn class="macro" id="_M/LQRSVD17" data-ref="_M/LQRSVD17">LQRSVD17</dfn>        		0x36</u></td></tr>
<tr><th id="2574">2574</th><td></td></tr>
<tr><th id="2575">2575</th><td><u>#define	<dfn class="macro" id="_M/CMDRSVD0" data-ref="_M/CMDRSVD0">CMDRSVD0</dfn>        		0x37</u></td></tr>
<tr><th id="2576">2576</th><td></td></tr>
<tr><th id="2577">2577</th><td><u>#define	<dfn class="macro" id="_M/LQCTL0" data-ref="_M/LQCTL0">LQCTL0</dfn>          		0x38</u></td></tr>
<tr><th id="2578">2578</th><td><u>#define		<dfn class="macro" id="_M/LQITARGCLT" data-ref="_M/LQITARGCLT">LQITARGCLT</dfn>      	0xc0</u></td></tr>
<tr><th id="2579">2579</th><td><u>#define		<dfn class="macro" id="_M/LQIINITGCLT" data-ref="_M/LQIINITGCLT">LQIINITGCLT</dfn>     	0x30</u></td></tr>
<tr><th id="2580">2580</th><td><u>#define		<dfn class="macro" id="_M/LQ0TARGCLT" data-ref="_M/LQ0TARGCLT">LQ0TARGCLT</dfn>      	0x0c</u></td></tr>
<tr><th id="2581">2581</th><td><u>#define		<dfn class="macro" id="_M/LQ0INITGCLT" data-ref="_M/LQ0INITGCLT">LQ0INITGCLT</dfn>     	0x03</u></td></tr>
<tr><th id="2582">2582</th><td></td></tr>
<tr><th id="2583">2583</th><td><u>#define	<dfn class="macro" id="_M/LQCTL1" data-ref="_M/LQCTL1">LQCTL1</dfn>          		0x38</u></td></tr>
<tr><th id="2584">2584</th><td><u>#define		<dfn class="macro" id="_M/PCI2PCI" data-ref="_M/PCI2PCI">PCI2PCI</dfn>         	0x04</u></td></tr>
<tr><th id="2585">2585</th><td><u>#define		<dfn class="macro" id="_M/SINGLECMD" data-ref="_M/SINGLECMD">SINGLECMD</dfn>       	0x02</u></td></tr>
<tr><th id="2586">2586</th><td><u>#define		<dfn class="macro" id="_M/ABORTPENDING" data-ref="_M/ABORTPENDING">ABORTPENDING</dfn>    	0x01</u></td></tr>
<tr><th id="2587">2587</th><td></td></tr>
<tr><th id="2588">2588</th><td><u>#define	<dfn class="macro" id="_M/LQCTL2" data-ref="_M/LQCTL2">LQCTL2</dfn>          		0x39</u></td></tr>
<tr><th id="2589">2589</th><td><u>#define		<dfn class="macro" id="_M/LQIRETRY" data-ref="_M/LQIRETRY">LQIRETRY</dfn>        	0x80</u></td></tr>
<tr><th id="2590">2590</th><td><u>#define		<dfn class="macro" id="_M/LQICONTINUE" data-ref="_M/LQICONTINUE">LQICONTINUE</dfn>     	0x40</u></td></tr>
<tr><th id="2591">2591</th><td><u>#define		<dfn class="macro" id="_M/LQITOIDLE" data-ref="_M/LQITOIDLE">LQITOIDLE</dfn>       	0x20</u></td></tr>
<tr><th id="2592">2592</th><td><u>#define		<dfn class="macro" id="_M/LQIPAUSE" data-ref="_M/LQIPAUSE">LQIPAUSE</dfn>        	0x10</u></td></tr>
<tr><th id="2593">2593</th><td><u>#define		<dfn class="macro" id="_M/LQORETRY" data-ref="_M/LQORETRY">LQORETRY</dfn>        	0x08</u></td></tr>
<tr><th id="2594">2594</th><td><u>#define		<dfn class="macro" id="_M/LQOCONTINUE" data-ref="_M/LQOCONTINUE">LQOCONTINUE</dfn>     	0x04</u></td></tr>
<tr><th id="2595">2595</th><td><u>#define		<dfn class="macro" id="_M/LQOTOIDLE" data-ref="_M/LQOTOIDLE">LQOTOIDLE</dfn>       	0x02</u></td></tr>
<tr><th id="2596">2596</th><td><u>#define		<dfn class="macro" id="_M/LQOPAUSE" data-ref="_M/LQOPAUSE">LQOPAUSE</dfn>        	0x01</u></td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td><u>#define	<dfn class="macro" id="_M/SCSBIST0" data-ref="_M/SCSBIST0">SCSBIST0</dfn>        		0x39</u></td></tr>
<tr><th id="2599">2599</th><td><u>#define		<dfn class="macro" id="_M/GSBISTERR" data-ref="_M/GSBISTERR">GSBISTERR</dfn>       	0x40</u></td></tr>
<tr><th id="2600">2600</th><td><u>#define		<dfn class="macro" id="_M/GSBISTDONE" data-ref="_M/GSBISTDONE">GSBISTDONE</dfn>      	0x20</u></td></tr>
<tr><th id="2601">2601</th><td><u>#define		<dfn class="macro" id="_M/GSBISTRUN" data-ref="_M/GSBISTRUN">GSBISTRUN</dfn>       	0x10</u></td></tr>
<tr><th id="2602">2602</th><td><u>#define		<dfn class="macro" id="_M/OSBISTERR" data-ref="_M/OSBISTERR">OSBISTERR</dfn>       	0x04</u></td></tr>
<tr><th id="2603">2603</th><td><u>#define		<dfn class="macro" id="_M/OSBISTDONE" data-ref="_M/OSBISTDONE">OSBISTDONE</dfn>      	0x02</u></td></tr>
<tr><th id="2604">2604</th><td><u>#define		<dfn class="macro" id="_M/OSBISTRUN" data-ref="_M/OSBISTRUN">OSBISTRUN</dfn>       	0x01</u></td></tr>
<tr><th id="2605">2605</th><td></td></tr>
<tr><th id="2606">2606</th><td><u>#define	<dfn class="macro" id="_M/SCSISEQ0" data-ref="_M/SCSISEQ0">SCSISEQ0</dfn>        		0x3a</u></td></tr>
<tr><th id="2607">2607</th><td><u>#define		<dfn class="macro" id="_M/TEMODEO" data-ref="_M/TEMODEO">TEMODEO</dfn>         	0x80</u></td></tr>
<tr><th id="2608">2608</th><td><u>#define		<dfn class="macro" id="_M/ENSELO" data-ref="_M/ENSELO">ENSELO</dfn>          	0x40</u></td></tr>
<tr><th id="2609">2609</th><td><u>#define		<dfn class="macro" id="_M/ENARBO" data-ref="_M/ENARBO">ENARBO</dfn>          	0x20</u></td></tr>
<tr><th id="2610">2610</th><td><u>#define		<dfn class="macro" id="_M/FORCEBUSFREE" data-ref="_M/FORCEBUSFREE">FORCEBUSFREE</dfn>    	0x10</u></td></tr>
<tr><th id="2611">2611</th><td><u>#define		<dfn class="macro" id="_M/SCSIRSTO" data-ref="_M/SCSIRSTO">SCSIRSTO</dfn>        	0x01</u></td></tr>
<tr><th id="2612">2612</th><td></td></tr>
<tr><th id="2613">2613</th><td><u>#define	<dfn class="macro" id="_M/SCSBIST1" data-ref="_M/SCSBIST1">SCSBIST1</dfn>        		0x3a</u></td></tr>
<tr><th id="2614">2614</th><td><u>#define		<dfn class="macro" id="_M/NTBISTERR" data-ref="_M/NTBISTERR">NTBISTERR</dfn>       	0x04</u></td></tr>
<tr><th id="2615">2615</th><td><u>#define		<dfn class="macro" id="_M/NTBISTDONE" data-ref="_M/NTBISTDONE">NTBISTDONE</dfn>      	0x02</u></td></tr>
<tr><th id="2616">2616</th><td><u>#define		<dfn class="macro" id="_M/NTBISTRUN" data-ref="_M/NTBISTRUN">NTBISTRUN</dfn>       	0x01</u></td></tr>
<tr><th id="2617">2617</th><td></td></tr>
<tr><th id="2618">2618</th><td><u>#define	<dfn class="macro" id="_M/SCSISEQ1" data-ref="_M/SCSISEQ1">SCSISEQ1</dfn>        		0x3b</u></td></tr>
<tr><th id="2619">2619</th><td></td></tr>
<tr><th id="2620">2620</th><td><u>#define	<dfn class="macro" id="_M/DLCOUNT" data-ref="_M/DLCOUNT">DLCOUNT</dfn>         		0x3c</u></td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td><u>#define	<dfn class="macro" id="_M/BUSINITID" data-ref="_M/BUSINITID">BUSINITID</dfn>       		0x3c</u></td></tr>
<tr><th id="2623">2623</th><td></td></tr>
<tr><th id="2624">2624</th><td><u>#define	<dfn class="macro" id="_M/SXFRCTL0" data-ref="_M/SXFRCTL0">SXFRCTL0</dfn>        		0x3c</u></td></tr>
<tr><th id="2625">2625</th><td><u>#define		<dfn class="macro" id="_M/DFON" data-ref="_M/DFON">DFON</dfn>            	0x80</u></td></tr>
<tr><th id="2626">2626</th><td><u>#define		<dfn class="macro" id="_M/DFPEXP" data-ref="_M/DFPEXP">DFPEXP</dfn>          	0x40</u></td></tr>
<tr><th id="2627">2627</th><td><u>#define		<dfn class="macro" id="_M/BIOSCANCELEN" data-ref="_M/BIOSCANCELEN">BIOSCANCELEN</dfn>    	0x10</u></td></tr>
<tr><th id="2628">2628</th><td><u>#define		<dfn class="macro" id="_M/SPIOEN" data-ref="_M/SPIOEN">SPIOEN</dfn>          	0x08</u></td></tr>
<tr><th id="2629">2629</th><td></td></tr>
<tr><th id="2630">2630</th><td><u>#define	<dfn class="macro" id="_M/SXFRCTL1" data-ref="_M/SXFRCTL1">SXFRCTL1</dfn>        		0x3d</u></td></tr>
<tr><th id="2631">2631</th><td><u>#define		<dfn class="macro" id="_M/BITBUCKET" data-ref="_M/BITBUCKET">BITBUCKET</dfn>       	0x80</u></td></tr>
<tr><th id="2632">2632</th><td><u>#define		<dfn class="macro" id="_M/ENSACHK" data-ref="_M/ENSACHK">ENSACHK</dfn>         	0x40</u></td></tr>
<tr><th id="2633">2633</th><td><u>#define		<dfn class="macro" id="_M/ENSPCHK" data-ref="_M/ENSPCHK">ENSPCHK</dfn>         	0x20</u></td></tr>
<tr><th id="2634">2634</th><td><u>#define		<dfn class="macro" id="_M/STIMESEL" data-ref="_M/STIMESEL">STIMESEL</dfn>        	0x18</u></td></tr>
<tr><th id="2635">2635</th><td><u>#define		<dfn class="macro" id="_M/ENSTIMER" data-ref="_M/ENSTIMER">ENSTIMER</dfn>        	0x04</u></td></tr>
<tr><th id="2636">2636</th><td><u>#define		<dfn class="macro" id="_M/ACTNEGEN" data-ref="_M/ACTNEGEN">ACTNEGEN</dfn>        	0x02</u></td></tr>
<tr><th id="2637">2637</th><td><u>#define		<dfn class="macro" id="_M/STPWEN" data-ref="_M/STPWEN">STPWEN</dfn>          	0x01</u></td></tr>
<tr><th id="2638">2638</th><td></td></tr>
<tr><th id="2639">2639</th><td><u>#define	<dfn class="macro" id="_M/SXFRCTL2" data-ref="_M/SXFRCTL2">SXFRCTL2</dfn>        		0x3e</u></td></tr>
<tr><th id="2640">2640</th><td><u>#define		<dfn class="macro" id="_M/AUTORSTDIS" data-ref="_M/AUTORSTDIS">AUTORSTDIS</dfn>      	0x10</u></td></tr>
<tr><th id="2641">2641</th><td><u>#define		<dfn class="macro" id="_M/CMDDMAEN" data-ref="_M/CMDDMAEN">CMDDMAEN</dfn>        	0x08</u></td></tr>
<tr><th id="2642">2642</th><td><u>#define		<dfn class="macro" id="_M/ASU" data-ref="_M/ASU">ASU</dfn>             	0x07</u></td></tr>
<tr><th id="2643">2643</th><td></td></tr>
<tr><th id="2644">2644</th><td><u>#define	<dfn class="macro" id="_M/BUSTARGID" data-ref="_M/BUSTARGID">BUSTARGID</dfn>       		0x3e</u></td></tr>
<tr><th id="2645">2645</th><td></td></tr>
<tr><th id="2646">2646</th><td><u>#define	<dfn class="macro" id="_M/DFFSTAT" data-ref="_M/DFFSTAT">DFFSTAT</dfn>         		0x3f</u></td></tr>
<tr><th id="2647">2647</th><td><u>#define		<dfn class="macro" id="_M/CURRFIFO" data-ref="_M/CURRFIFO">CURRFIFO</dfn>        	0x03</u></td></tr>
<tr><th id="2648">2648</th><td><u>#define		<dfn class="macro" id="_M/FIFO1FREE" data-ref="_M/FIFO1FREE">FIFO1FREE</dfn>       	0x20</u></td></tr>
<tr><th id="2649">2649</th><td><u>#define		<dfn class="macro" id="_M/FIFO0FREE" data-ref="_M/FIFO0FREE">FIFO0FREE</dfn>       	0x10</u></td></tr>
<tr><th id="2650">2650</th><td><u>#define		<dfn class="macro" id="_M/CURRFIFO_NONE" data-ref="_M/CURRFIFO_NONE">CURRFIFO_NONE</dfn>   	0x03</u></td></tr>
<tr><th id="2651">2651</th><td><u>#define		<dfn class="macro" id="_M/CURRFIFO_1" data-ref="_M/CURRFIFO_1">CURRFIFO_1</dfn>      	0x01</u></td></tr>
<tr><th id="2652">2652</th><td><u>#define		<dfn class="macro" id="_M/CURRFIFO_0" data-ref="_M/CURRFIFO_0">CURRFIFO_0</dfn>      	0x00</u></td></tr>
<tr><th id="2653">2653</th><td></td></tr>
<tr><th id="2654">2654</th><td><u>#define	<dfn class="macro" id="_M/MULTARGID" data-ref="_M/MULTARGID">MULTARGID</dfn>       		0x40</u></td></tr>
<tr><th id="2655">2655</th><td></td></tr>
<tr><th id="2656">2656</th><td><u>#define	<dfn class="macro" id="_M/SCSISIGO" data-ref="_M/SCSISIGO">SCSISIGO</dfn>        		0x40</u></td></tr>
<tr><th id="2657">2657</th><td><u>#define		<dfn class="macro" id="_M/CDO" data-ref="_M/CDO">CDO</dfn>             	0x80</u></td></tr>
<tr><th id="2658">2658</th><td><u>#define		<dfn class="macro" id="_M/IOO" data-ref="_M/IOO">IOO</dfn>             	0x40</u></td></tr>
<tr><th id="2659">2659</th><td><u>#define		<dfn class="macro" id="_M/MSGO" data-ref="_M/MSGO">MSGO</dfn>            	0x20</u></td></tr>
<tr><th id="2660">2660</th><td><u>#define		<dfn class="macro" id="_M/ATNO" data-ref="_M/ATNO">ATNO</dfn>            	0x10</u></td></tr>
<tr><th id="2661">2661</th><td><u>#define		<dfn class="macro" id="_M/SELO" data-ref="_M/SELO">SELO</dfn>            	0x08</u></td></tr>
<tr><th id="2662">2662</th><td><u>#define		<dfn class="macro" id="_M/BSYO" data-ref="_M/BSYO">BSYO</dfn>            	0x04</u></td></tr>
<tr><th id="2663">2663</th><td><u>#define		<dfn class="macro" id="_M/REQO" data-ref="_M/REQO">REQO</dfn>            	0x02</u></td></tr>
<tr><th id="2664">2664</th><td><u>#define		<dfn class="macro" id="_M/ACKO" data-ref="_M/ACKO">ACKO</dfn>            	0x01</u></td></tr>
<tr><th id="2665">2665</th><td></td></tr>
<tr><th id="2666">2666</th><td><u>#define	<dfn class="macro" id="_M/SCSISIGI" data-ref="_M/SCSISIGI">SCSISIGI</dfn>        		0x41</u></td></tr>
<tr><th id="2667">2667</th><td><u>#define		<dfn class="macro" id="_M/ATNI" data-ref="_M/ATNI">ATNI</dfn>            	0x10</u></td></tr>
<tr><th id="2668">2668</th><td><u>#define		<dfn class="macro" id="_M/SELI" data-ref="_M/SELI">SELI</dfn>            	0x08</u></td></tr>
<tr><th id="2669">2669</th><td><u>#define		<dfn class="macro" id="_M/BSYI" data-ref="_M/BSYI">BSYI</dfn>            	0x04</u></td></tr>
<tr><th id="2670">2670</th><td><u>#define		<dfn class="macro" id="_M/REQI" data-ref="_M/REQI">REQI</dfn>            	0x02</u></td></tr>
<tr><th id="2671">2671</th><td><u>#define		<dfn class="macro" id="_M/ACKI" data-ref="_M/ACKI">ACKI</dfn>            	0x01</u></td></tr>
<tr><th id="2672">2672</th><td></td></tr>
<tr><th id="2673">2673</th><td><u>#define	<dfn class="macro" id="_M/SCSIPHASE" data-ref="_M/SCSIPHASE">SCSIPHASE</dfn>       		0x42</u></td></tr>
<tr><th id="2674">2674</th><td><u>#define		<dfn class="macro" id="_M/STATUS_PHASE" data-ref="_M/STATUS_PHASE">STATUS_PHASE</dfn>    	0x20</u></td></tr>
<tr><th id="2675">2675</th><td><u>#define		<dfn class="macro" id="_M/COMMAND_PHASE" data-ref="_M/COMMAND_PHASE">COMMAND_PHASE</dfn>   	0x10</u></td></tr>
<tr><th id="2676">2676</th><td><u>#define		<dfn class="macro" id="_M/MSG_IN_PHASE" data-ref="_M/MSG_IN_PHASE">MSG_IN_PHASE</dfn>    	0x08</u></td></tr>
<tr><th id="2677">2677</th><td><u>#define		<dfn class="macro" id="_M/MSG_OUT_PHASE" data-ref="_M/MSG_OUT_PHASE">MSG_OUT_PHASE</dfn>   	0x04</u></td></tr>
<tr><th id="2678">2678</th><td><u>#define		<dfn class="macro" id="_M/DATA_PHASE_MASK" data-ref="_M/DATA_PHASE_MASK">DATA_PHASE_MASK</dfn> 	0x03</u></td></tr>
<tr><th id="2679">2679</th><td><u>#define		<dfn class="macro" id="_M/DATA_IN_PHASE" data-ref="_M/DATA_IN_PHASE">DATA_IN_PHASE</dfn>   	0x02</u></td></tr>
<tr><th id="2680">2680</th><td><u>#define		<dfn class="macro" id="_M/DATA_OUT_PHASE" data-ref="_M/DATA_OUT_PHASE">DATA_OUT_PHASE</dfn>  	0x01</u></td></tr>
<tr><th id="2681">2681</th><td></td></tr>
<tr><th id="2682">2682</th><td><u>#define	<dfn class="macro" id="_M/SCSIDAT0_IMG" data-ref="_M/SCSIDAT0_IMG">SCSIDAT0_IMG</dfn>    		0x43</u></td></tr>
<tr><th id="2683">2683</th><td></td></tr>
<tr><th id="2684">2684</th><td><u>#define	<dfn class="macro" id="_M/SCSIDAT" data-ref="_M/SCSIDAT">SCSIDAT</dfn>         		0x44</u></td></tr>
<tr><th id="2685">2685</th><td></td></tr>
<tr><th id="2686">2686</th><td><u>#define	<dfn class="macro" id="_M/SCSIBUS" data-ref="_M/SCSIBUS">SCSIBUS</dfn>         		0x46</u></td></tr>
<tr><th id="2687">2687</th><td></td></tr>
<tr><th id="2688">2688</th><td><u>#define	<dfn class="macro" id="_M/TARGIDIN" data-ref="_M/TARGIDIN">TARGIDIN</dfn>        		0x48</u></td></tr>
<tr><th id="2689">2689</th><td><u>#define		<dfn class="macro" id="_M/CLKOUT" data-ref="_M/CLKOUT">CLKOUT</dfn>          	0x80</u></td></tr>
<tr><th id="2690">2690</th><td><u>#define		<dfn class="macro" id="_M/TARGID" data-ref="_M/TARGID">TARGID</dfn>          	0x0f</u></td></tr>
<tr><th id="2691">2691</th><td></td></tr>
<tr><th id="2692">2692</th><td><u>#define	<dfn class="macro" id="_M/SELID" data-ref="_M/SELID">SELID</dfn>           		0x49</u></td></tr>
<tr><th id="2693">2693</th><td><u>#define		<dfn class="macro" id="_M/SELID_MASK" data-ref="_M/SELID_MASK">SELID_MASK</dfn>      	0xf0</u></td></tr>
<tr><th id="2694">2694</th><td><u>#define		<dfn class="macro" id="_M/ONEBIT" data-ref="_M/ONEBIT">ONEBIT</dfn>          	0x08</u></td></tr>
<tr><th id="2695">2695</th><td></td></tr>
<tr><th id="2696">2696</th><td><u>#define	<dfn class="macro" id="_M/SBLKCTL" data-ref="_M/SBLKCTL">SBLKCTL</dfn>         		0x4a</u></td></tr>
<tr><th id="2697">2697</th><td><u>#define		<dfn class="macro" id="_M/DIAGLEDEN" data-ref="_M/DIAGLEDEN">DIAGLEDEN</dfn>       	0x80</u></td></tr>
<tr><th id="2698">2698</th><td><u>#define		<dfn class="macro" id="_M/DIAGLEDON" data-ref="_M/DIAGLEDON">DIAGLEDON</dfn>       	0x40</u></td></tr>
<tr><th id="2699">2699</th><td><u>#define		<dfn class="macro" id="_M/ENAB40" data-ref="_M/ENAB40">ENAB40</dfn>          	0x08</u></td></tr>
<tr><th id="2700">2700</th><td><u>#define		<dfn class="macro" id="_M/ENAB20" data-ref="_M/ENAB20">ENAB20</dfn>          	0x04</u></td></tr>
<tr><th id="2701">2701</th><td><u>#define		<dfn class="macro" id="_M/SELWIDE" data-ref="_M/SELWIDE">SELWIDE</dfn>         	0x02</u></td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td><u>#define	<dfn class="macro" id="_M/OPTIONMODE" data-ref="_M/OPTIONMODE">OPTIONMODE</dfn>      		0x4a</u></td></tr>
<tr><th id="2704">2704</th><td><u>#define		<dfn class="macro" id="_M/OPTIONMODE_DEFAULTS" data-ref="_M/OPTIONMODE_DEFAULTS">OPTIONMODE_DEFAULTS</dfn>	0x02</u></td></tr>
<tr><th id="2705">2705</th><td><u>#define		<dfn class="macro" id="_M/BIOSCANCTL" data-ref="_M/BIOSCANCTL">BIOSCANCTL</dfn>      	0x80</u></td></tr>
<tr><th id="2706">2706</th><td><u>#define		<dfn class="macro" id="_M/AUTOACKEN" data-ref="_M/AUTOACKEN">AUTOACKEN</dfn>       	0x40</u></td></tr>
<tr><th id="2707">2707</th><td><u>#define		<dfn class="macro" id="_M/BIASCANCTL" data-ref="_M/BIASCANCTL">BIASCANCTL</dfn>      	0x20</u></td></tr>
<tr><th id="2708">2708</th><td><u>#define		<dfn class="macro" id="_M/BUSFREEREV" data-ref="_M/BUSFREEREV">BUSFREEREV</dfn>      	0x10</u></td></tr>
<tr><th id="2709">2709</th><td><u>#define		<dfn class="macro" id="_M/ENDGFORMCHK" data-ref="_M/ENDGFORMCHK">ENDGFORMCHK</dfn>     	0x04</u></td></tr>
<tr><th id="2710">2710</th><td><u>#define		<dfn class="macro" id="_M/AUTO_MSGOUT_DE" data-ref="_M/AUTO_MSGOUT_DE">AUTO_MSGOUT_DE</dfn>  	0x02</u></td></tr>
<tr><th id="2711">2711</th><td></td></tr>
<tr><th id="2712">2712</th><td><u>#define	<dfn class="macro" id="_M/SIMODE0" data-ref="_M/SIMODE0">SIMODE0</dfn>         		0x4b</u></td></tr>
<tr><th id="2713">2713</th><td><u>#define		<dfn class="macro" id="_M/ENSELDO" data-ref="_M/ENSELDO">ENSELDO</dfn>         	0x40</u></td></tr>
<tr><th id="2714">2714</th><td><u>#define		<dfn class="macro" id="_M/ENSELDI" data-ref="_M/ENSELDI">ENSELDI</dfn>         	0x20</u></td></tr>
<tr><th id="2715">2715</th><td><u>#define		<dfn class="macro" id="_M/ENSELINGO" data-ref="_M/ENSELINGO">ENSELINGO</dfn>       	0x10</u></td></tr>
<tr><th id="2716">2716</th><td><u>#define		<dfn class="macro" id="_M/ENIOERR" data-ref="_M/ENIOERR">ENIOERR</dfn>         	0x08</u></td></tr>
<tr><th id="2717">2717</th><td><u>#define		<dfn class="macro" id="_M/ENOVERRUN" data-ref="_M/ENOVERRUN">ENOVERRUN</dfn>       	0x04</u></td></tr>
<tr><th id="2718">2718</th><td><u>#define		<dfn class="macro" id="_M/ENSPIORDY" data-ref="_M/ENSPIORDY">ENSPIORDY</dfn>       	0x02</u></td></tr>
<tr><th id="2719">2719</th><td><u>#define		<dfn class="macro" id="_M/ENARBDO" data-ref="_M/ENARBDO">ENARBDO</dfn>         	0x01</u></td></tr>
<tr><th id="2720">2720</th><td></td></tr>
<tr><th id="2721">2721</th><td><u>#define	<dfn class="macro" id="_M/SSTAT0" data-ref="_M/SSTAT0">SSTAT0</dfn>          		0x4b</u></td></tr>
<tr><th id="2722">2722</th><td><u>#define		<dfn class="macro" id="_M/TARGET" data-ref="_M/TARGET">TARGET</dfn>          	0x80</u></td></tr>
<tr><th id="2723">2723</th><td><u>#define		<dfn class="macro" id="_M/SELDO" data-ref="_M/SELDO">SELDO</dfn>           	0x40</u></td></tr>
<tr><th id="2724">2724</th><td><u>#define		<dfn class="macro" id="_M/SELDI" data-ref="_M/SELDI">SELDI</dfn>           	0x20</u></td></tr>
<tr><th id="2725">2725</th><td><u>#define		<dfn class="macro" id="_M/SELINGO" data-ref="_M/SELINGO">SELINGO</dfn>         	0x10</u></td></tr>
<tr><th id="2726">2726</th><td><u>#define		<dfn class="macro" id="_M/IOERR" data-ref="_M/IOERR">IOERR</dfn>           	0x08</u></td></tr>
<tr><th id="2727">2727</th><td><u>#define		<dfn class="macro" id="_M/OVERRUN" data-ref="_M/OVERRUN">OVERRUN</dfn>         	0x04</u></td></tr>
<tr><th id="2728">2728</th><td><u>#define		<dfn class="macro" id="_M/SPIORDY" data-ref="_M/SPIORDY">SPIORDY</dfn>         	0x02</u></td></tr>
<tr><th id="2729">2729</th><td><u>#define		<dfn class="macro" id="_M/ARBDO" data-ref="_M/ARBDO">ARBDO</dfn>           	0x01</u></td></tr>
<tr><th id="2730">2730</th><td></td></tr>
<tr><th id="2731">2731</th><td><u>#define	<dfn class="macro" id="_M/CLRSINT0" data-ref="_M/CLRSINT0">CLRSINT0</dfn>        		0x4b</u></td></tr>
<tr><th id="2732">2732</th><td><u>#define		<dfn class="macro" id="_M/CLRSELDO" data-ref="_M/CLRSELDO">CLRSELDO</dfn>        	0x40</u></td></tr>
<tr><th id="2733">2733</th><td><u>#define		<dfn class="macro" id="_M/CLRSELDI" data-ref="_M/CLRSELDI">CLRSELDI</dfn>        	0x20</u></td></tr>
<tr><th id="2734">2734</th><td><u>#define		<dfn class="macro" id="_M/CLRSELINGO" data-ref="_M/CLRSELINGO">CLRSELINGO</dfn>      	0x10</u></td></tr>
<tr><th id="2735">2735</th><td><u>#define		<dfn class="macro" id="_M/CLRIOERR" data-ref="_M/CLRIOERR">CLRIOERR</dfn>        	0x08</u></td></tr>
<tr><th id="2736">2736</th><td><u>#define		<dfn class="macro" id="_M/CLROVERRUN" data-ref="_M/CLROVERRUN">CLROVERRUN</dfn>      	0x04</u></td></tr>
<tr><th id="2737">2737</th><td><u>#define		<dfn class="macro" id="_M/CLRSPIORDY" data-ref="_M/CLRSPIORDY">CLRSPIORDY</dfn>      	0x02</u></td></tr>
<tr><th id="2738">2738</th><td><u>#define		<dfn class="macro" id="_M/CLRARBDO" data-ref="_M/CLRARBDO">CLRARBDO</dfn>        	0x01</u></td></tr>
<tr><th id="2739">2739</th><td></td></tr>
<tr><th id="2740">2740</th><td><u>#define	<dfn class="macro" id="_M/SSTAT1" data-ref="_M/SSTAT1">SSTAT1</dfn>          		0x4c</u></td></tr>
<tr><th id="2741">2741</th><td><u>#define		<dfn class="macro" id="_M/SELTO" data-ref="_M/SELTO">SELTO</dfn>           	0x80</u></td></tr>
<tr><th id="2742">2742</th><td><u>#define		<dfn class="macro" id="_M/ATNTARG" data-ref="_M/ATNTARG">ATNTARG</dfn>         	0x40</u></td></tr>
<tr><th id="2743">2743</th><td><u>#define		<dfn class="macro" id="_M/SCSIRSTI" data-ref="_M/SCSIRSTI">SCSIRSTI</dfn>        	0x20</u></td></tr>
<tr><th id="2744">2744</th><td><u>#define		<dfn class="macro" id="_M/PHASEMIS" data-ref="_M/PHASEMIS">PHASEMIS</dfn>        	0x10</u></td></tr>
<tr><th id="2745">2745</th><td><u>#define		<dfn class="macro" id="_M/BUSFREE" data-ref="_M/BUSFREE">BUSFREE</dfn>         	0x08</u></td></tr>
<tr><th id="2746">2746</th><td><u>#define		<dfn class="macro" id="_M/SCSIPERR" data-ref="_M/SCSIPERR">SCSIPERR</dfn>        	0x04</u></td></tr>
<tr><th id="2747">2747</th><td><u>#define		<dfn class="macro" id="_M/STRB2FAST" data-ref="_M/STRB2FAST">STRB2FAST</dfn>       	0x02</u></td></tr>
<tr><th id="2748">2748</th><td><u>#define		<dfn class="macro" id="_M/REQINIT" data-ref="_M/REQINIT">REQINIT</dfn>         	0x01</u></td></tr>
<tr><th id="2749">2749</th><td></td></tr>
<tr><th id="2750">2750</th><td><u>#define	<dfn class="macro" id="_M/CLRSINT1" data-ref="_M/CLRSINT1">CLRSINT1</dfn>        		0x4c</u></td></tr>
<tr><th id="2751">2751</th><td><u>#define		<dfn class="macro" id="_M/CLRSELTIMEO" data-ref="_M/CLRSELTIMEO">CLRSELTIMEO</dfn>     	0x80</u></td></tr>
<tr><th id="2752">2752</th><td><u>#define		<dfn class="macro" id="_M/CLRATNO" data-ref="_M/CLRATNO">CLRATNO</dfn>         	0x40</u></td></tr>
<tr><th id="2753">2753</th><td><u>#define		<dfn class="macro" id="_M/CLRSCSIRSTI" data-ref="_M/CLRSCSIRSTI">CLRSCSIRSTI</dfn>     	0x20</u></td></tr>
<tr><th id="2754">2754</th><td><u>#define		<dfn class="macro" id="_M/CLRBUSFREE" data-ref="_M/CLRBUSFREE">CLRBUSFREE</dfn>      	0x08</u></td></tr>
<tr><th id="2755">2755</th><td><u>#define		<dfn class="macro" id="_M/CLRSCSIPERR" data-ref="_M/CLRSCSIPERR">CLRSCSIPERR</dfn>     	0x04</u></td></tr>
<tr><th id="2756">2756</th><td><u>#define		<dfn class="macro" id="_M/CLRSTRB2FAST" data-ref="_M/CLRSTRB2FAST">CLRSTRB2FAST</dfn>    	0x02</u></td></tr>
<tr><th id="2757">2757</th><td><u>#define		<dfn class="macro" id="_M/CLRREQINIT" data-ref="_M/CLRREQINIT">CLRREQINIT</dfn>      	0x01</u></td></tr>
<tr><th id="2758">2758</th><td></td></tr>
<tr><th id="2759">2759</th><td><u>#define	<dfn class="macro" id="_M/SSTAT2" data-ref="_M/SSTAT2">SSTAT2</dfn>          		0x4d</u></td></tr>
<tr><th id="2760">2760</th><td><u>#define		<dfn class="macro" id="_M/BUSFREETIME" data-ref="_M/BUSFREETIME">BUSFREETIME</dfn>     	0xc0</u></td></tr>
<tr><th id="2761">2761</th><td><u>#define		<dfn class="macro" id="_M/NONPACKREQ" data-ref="_M/NONPACKREQ">NONPACKREQ</dfn>      	0x20</u></td></tr>
<tr><th id="2762">2762</th><td><u>#define		<dfn class="macro" id="_M/EXP_ACTIVE" data-ref="_M/EXP_ACTIVE">EXP_ACTIVE</dfn>      	0x10</u></td></tr>
<tr><th id="2763">2763</th><td><u>#define		<dfn class="macro" id="_M/BSYX" data-ref="_M/BSYX">BSYX</dfn>            	0x08</u></td></tr>
<tr><th id="2764">2764</th><td><u>#define		<dfn class="macro" id="_M/WIDE_RES" data-ref="_M/WIDE_RES">WIDE_RES</dfn>        	0x04</u></td></tr>
<tr><th id="2765">2765</th><td><u>#define		<dfn class="macro" id="_M/SDONE" data-ref="_M/SDONE">SDONE</dfn>           	0x02</u></td></tr>
<tr><th id="2766">2766</th><td><u>#define		<dfn class="macro" id="_M/DMADONE" data-ref="_M/DMADONE">DMADONE</dfn>         	0x01</u></td></tr>
<tr><th id="2767">2767</th><td><u>#define		<dfn class="macro" id="_M/BUSFREE_DFF1" data-ref="_M/BUSFREE_DFF1">BUSFREE_DFF1</dfn>    	0xc0</u></td></tr>
<tr><th id="2768">2768</th><td><u>#define		<dfn class="macro" id="_M/BUSFREE_DFF0" data-ref="_M/BUSFREE_DFF0">BUSFREE_DFF0</dfn>    	0x80</u></td></tr>
<tr><th id="2769">2769</th><td><u>#define		<dfn class="macro" id="_M/BUSFREE_LQO" data-ref="_M/BUSFREE_LQO">BUSFREE_LQO</dfn>     	0x40</u></td></tr>
<tr><th id="2770">2770</th><td></td></tr>
<tr><th id="2771">2771</th><td><u>#define	<dfn class="macro" id="_M/CLRSINT2" data-ref="_M/CLRSINT2">CLRSINT2</dfn>        		0x4d</u></td></tr>
<tr><th id="2772">2772</th><td><u>#define		<dfn class="macro" id="_M/CLRNONPACKREQ" data-ref="_M/CLRNONPACKREQ">CLRNONPACKREQ</dfn>   	0x20</u></td></tr>
<tr><th id="2773">2773</th><td><u>#define		<dfn class="macro" id="_M/CLRWIDE_RES" data-ref="_M/CLRWIDE_RES">CLRWIDE_RES</dfn>     	0x04</u></td></tr>
<tr><th id="2774">2774</th><td><u>#define		<dfn class="macro" id="_M/CLRSDONE" data-ref="_M/CLRSDONE">CLRSDONE</dfn>        	0x02</u></td></tr>
<tr><th id="2775">2775</th><td><u>#define		<dfn class="macro" id="_M/CLRDMADONE" data-ref="_M/CLRDMADONE">CLRDMADONE</dfn>      	0x01</u></td></tr>
<tr><th id="2776">2776</th><td></td></tr>
<tr><th id="2777">2777</th><td><u>#define	<dfn class="macro" id="_M/SIMODE2" data-ref="_M/SIMODE2">SIMODE2</dfn>         		0x4d</u></td></tr>
<tr><th id="2778">2778</th><td><u>#define		<dfn class="macro" id="_M/ENWIDE_RES" data-ref="_M/ENWIDE_RES">ENWIDE_RES</dfn>      	0x04</u></td></tr>
<tr><th id="2779">2779</th><td><u>#define		<dfn class="macro" id="_M/ENSDONE" data-ref="_M/ENSDONE">ENSDONE</dfn>         	0x02</u></td></tr>
<tr><th id="2780">2780</th><td><u>#define		<dfn class="macro" id="_M/ENDMADONE" data-ref="_M/ENDMADONE">ENDMADONE</dfn>       	0x01</u></td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td><u>#define	<dfn class="macro" id="_M/LQISTATE" data-ref="_M/LQISTATE">LQISTATE</dfn>        		0x4e</u></td></tr>
<tr><th id="2783">2783</th><td></td></tr>
<tr><th id="2784">2784</th><td><u>#define	<dfn class="macro" id="_M/PERRDIAG" data-ref="_M/PERRDIAG">PERRDIAG</dfn>        		0x4e</u></td></tr>
<tr><th id="2785">2785</th><td><u>#define		<dfn class="macro" id="_M/HIZERO" data-ref="_M/HIZERO">HIZERO</dfn>          	0x80</u></td></tr>
<tr><th id="2786">2786</th><td><u>#define		<dfn class="macro" id="_M/HIPERR" data-ref="_M/HIPERR">HIPERR</dfn>          	0x40</u></td></tr>
<tr><th id="2787">2787</th><td><u>#define		<dfn class="macro" id="_M/PREVPHASE" data-ref="_M/PREVPHASE">PREVPHASE</dfn>       	0x20</u></td></tr>
<tr><th id="2788">2788</th><td><u>#define		<dfn class="macro" id="_M/PARITYERR" data-ref="_M/PARITYERR">PARITYERR</dfn>       	0x10</u></td></tr>
<tr><th id="2789">2789</th><td><u>#define		<dfn class="macro" id="_M/AIPERR" data-ref="_M/AIPERR">AIPERR</dfn>          	0x08</u></td></tr>
<tr><th id="2790">2790</th><td><u>#define		<dfn class="macro" id="_M/CRCERR" data-ref="_M/CRCERR">CRCERR</dfn>          	0x04</u></td></tr>
<tr><th id="2791">2791</th><td><u>#define		<dfn class="macro" id="_M/DGFORMERR" data-ref="_M/DGFORMERR">DGFORMERR</dfn>       	0x02</u></td></tr>
<tr><th id="2792">2792</th><td><u>#define		<dfn class="macro" id="_M/DTERR" data-ref="_M/DTERR">DTERR</dfn>           	0x01</u></td></tr>
<tr><th id="2793">2793</th><td></td></tr>
<tr><th id="2794">2794</th><td><u>#define	<dfn class="macro" id="_M/SOFFCNT" data-ref="_M/SOFFCNT">SOFFCNT</dfn>         		0x4f</u></td></tr>
<tr><th id="2795">2795</th><td></td></tr>
<tr><th id="2796">2796</th><td><u>#define	<dfn class="macro" id="_M/LQOSTATE" data-ref="_M/LQOSTATE">LQOSTATE</dfn>        		0x4f</u></td></tr>
<tr><th id="2797">2797</th><td></td></tr>
<tr><th id="2798">2798</th><td><u>#define	<dfn class="macro" id="_M/LQISTAT0" data-ref="_M/LQISTAT0">LQISTAT0</dfn>        		0x50</u></td></tr>
<tr><th id="2799">2799</th><td><u>#define		<dfn class="macro" id="_M/LQIATNQAS" data-ref="_M/LQIATNQAS">LQIATNQAS</dfn>       	0x20</u></td></tr>
<tr><th id="2800">2800</th><td><u>#define		<dfn class="macro" id="_M/LQICRCT1" data-ref="_M/LQICRCT1">LQICRCT1</dfn>        	0x10</u></td></tr>
<tr><th id="2801">2801</th><td><u>#define		<dfn class="macro" id="_M/LQICRCT2" data-ref="_M/LQICRCT2">LQICRCT2</dfn>        	0x08</u></td></tr>
<tr><th id="2802">2802</th><td><u>#define		<dfn class="macro" id="_M/LQIBADLQT" data-ref="_M/LQIBADLQT">LQIBADLQT</dfn>       	0x04</u></td></tr>
<tr><th id="2803">2803</th><td><u>#define		<dfn class="macro" id="_M/LQIATNLQ" data-ref="_M/LQIATNLQ">LQIATNLQ</dfn>        	0x02</u></td></tr>
<tr><th id="2804">2804</th><td><u>#define		<dfn class="macro" id="_M/LQIATNCMD" data-ref="_M/LQIATNCMD">LQIATNCMD</dfn>       	0x01</u></td></tr>
<tr><th id="2805">2805</th><td></td></tr>
<tr><th id="2806">2806</th><td><u>#define	<dfn class="macro" id="_M/CLRLQIINT0" data-ref="_M/CLRLQIINT0">CLRLQIINT0</dfn>      		0x50</u></td></tr>
<tr><th id="2807">2807</th><td><u>#define		<dfn class="macro" id="_M/CLRLQIATNQAS" data-ref="_M/CLRLQIATNQAS">CLRLQIATNQAS</dfn>    	0x20</u></td></tr>
<tr><th id="2808">2808</th><td><u>#define		<dfn class="macro" id="_M/CLRLQICRCT1" data-ref="_M/CLRLQICRCT1">CLRLQICRCT1</dfn>     	0x10</u></td></tr>
<tr><th id="2809">2809</th><td><u>#define		<dfn class="macro" id="_M/CLRLQICRCT2" data-ref="_M/CLRLQICRCT2">CLRLQICRCT2</dfn>     	0x08</u></td></tr>
<tr><th id="2810">2810</th><td><u>#define		<dfn class="macro" id="_M/CLRLQIBADLQT" data-ref="_M/CLRLQIBADLQT">CLRLQIBADLQT</dfn>    	0x04</u></td></tr>
<tr><th id="2811">2811</th><td><u>#define		<dfn class="macro" id="_M/CLRLQIATNLQ" data-ref="_M/CLRLQIATNLQ">CLRLQIATNLQ</dfn>     	0x02</u></td></tr>
<tr><th id="2812">2812</th><td><u>#define		<dfn class="macro" id="_M/CLRLQIATNCMD" data-ref="_M/CLRLQIATNCMD">CLRLQIATNCMD</dfn>    	0x01</u></td></tr>
<tr><th id="2813">2813</th><td></td></tr>
<tr><th id="2814">2814</th><td><u>#define	<dfn class="macro" id="_M/LQIMODE0" data-ref="_M/LQIMODE0">LQIMODE0</dfn>        		0x50</u></td></tr>
<tr><th id="2815">2815</th><td><u>#define		<dfn class="macro" id="_M/ENLQIATNQASK" data-ref="_M/ENLQIATNQASK">ENLQIATNQASK</dfn>    	0x20</u></td></tr>
<tr><th id="2816">2816</th><td><u>#define		<dfn class="macro" id="_M/ENLQICRCT1" data-ref="_M/ENLQICRCT1">ENLQICRCT1</dfn>      	0x10</u></td></tr>
<tr><th id="2817">2817</th><td><u>#define		<dfn class="macro" id="_M/ENLQICRCT2" data-ref="_M/ENLQICRCT2">ENLQICRCT2</dfn>      	0x08</u></td></tr>
<tr><th id="2818">2818</th><td><u>#define		<dfn class="macro" id="_M/ENLQIBADLQT" data-ref="_M/ENLQIBADLQT">ENLQIBADLQT</dfn>     	0x04</u></td></tr>
<tr><th id="2819">2819</th><td><u>#define		<dfn class="macro" id="_M/ENLQIATNLQ" data-ref="_M/ENLQIATNLQ">ENLQIATNLQ</dfn>      	0x02</u></td></tr>
<tr><th id="2820">2820</th><td><u>#define		<dfn class="macro" id="_M/ENLQIATNCMD" data-ref="_M/ENLQIATNCMD">ENLQIATNCMD</dfn>     	0x01</u></td></tr>
<tr><th id="2821">2821</th><td></td></tr>
<tr><th id="2822">2822</th><td><u>#define	<dfn class="macro" id="_M/LQISTAT1" data-ref="_M/LQISTAT1">LQISTAT1</dfn>        		0x51</u></td></tr>
<tr><th id="2823">2823</th><td><u>#define		<dfn class="macro" id="_M/LQIPHASE_LQ" data-ref="_M/LQIPHASE_LQ">LQIPHASE_LQ</dfn>     	0x80</u></td></tr>
<tr><th id="2824">2824</th><td><u>#define		<dfn class="macro" id="_M/LQIPHASE_NLQ" data-ref="_M/LQIPHASE_NLQ">LQIPHASE_NLQ</dfn>    	0x40</u></td></tr>
<tr><th id="2825">2825</th><td><u>#define		<dfn class="macro" id="_M/LQIABORT" data-ref="_M/LQIABORT">LQIABORT</dfn>        	0x20</u></td></tr>
<tr><th id="2826">2826</th><td><u>#define		<dfn class="macro" id="_M/LQICRCI_LQ" data-ref="_M/LQICRCI_LQ">LQICRCI_LQ</dfn>      	0x10</u></td></tr>
<tr><th id="2827">2827</th><td><u>#define		<dfn class="macro" id="_M/LQICRCI_NLQ" data-ref="_M/LQICRCI_NLQ">LQICRCI_NLQ</dfn>     	0x08</u></td></tr>
<tr><th id="2828">2828</th><td><u>#define		<dfn class="macro" id="_M/LQIBADLQI" data-ref="_M/LQIBADLQI">LQIBADLQI</dfn>       	0x04</u></td></tr>
<tr><th id="2829">2829</th><td><u>#define		<dfn class="macro" id="_M/LQIOVERI_LQ" data-ref="_M/LQIOVERI_LQ">LQIOVERI_LQ</dfn>     	0x02</u></td></tr>
<tr><th id="2830">2830</th><td><u>#define		<dfn class="macro" id="_M/LQIOVERI_NLQ" data-ref="_M/LQIOVERI_NLQ">LQIOVERI_NLQ</dfn>    	0x01</u></td></tr>
<tr><th id="2831">2831</th><td></td></tr>
<tr><th id="2832">2832</th><td><u>#define	<dfn class="macro" id="_M/CLRLQIINT1" data-ref="_M/CLRLQIINT1">CLRLQIINT1</dfn>      		0x51</u></td></tr>
<tr><th id="2833">2833</th><td><u>#define		<dfn class="macro" id="_M/CLRLQIPHASE_LQ" data-ref="_M/CLRLQIPHASE_LQ">CLRLQIPHASE_LQ</dfn>  	0x80</u></td></tr>
<tr><th id="2834">2834</th><td><u>#define		<dfn class="macro" id="_M/CLRLQIPHASE_NLQ" data-ref="_M/CLRLQIPHASE_NLQ">CLRLQIPHASE_NLQ</dfn> 	0x40</u></td></tr>
<tr><th id="2835">2835</th><td><u>#define		<dfn class="macro" id="_M/CLRLIQABORT" data-ref="_M/CLRLIQABORT">CLRLIQABORT</dfn>     	0x20</u></td></tr>
<tr><th id="2836">2836</th><td><u>#define		<dfn class="macro" id="_M/CLRLQICRCI_LQ" data-ref="_M/CLRLQICRCI_LQ">CLRLQICRCI_LQ</dfn>   	0x10</u></td></tr>
<tr><th id="2837">2837</th><td><u>#define		<dfn class="macro" id="_M/CLRLQICRCI_NLQ" data-ref="_M/CLRLQICRCI_NLQ">CLRLQICRCI_NLQ</dfn>  	0x08</u></td></tr>
<tr><th id="2838">2838</th><td><u>#define		<dfn class="macro" id="_M/CLRLQIBADLQI" data-ref="_M/CLRLQIBADLQI">CLRLQIBADLQI</dfn>    	0x04</u></td></tr>
<tr><th id="2839">2839</th><td><u>#define		<dfn class="macro" id="_M/CLRLQIOVERI_LQ" data-ref="_M/CLRLQIOVERI_LQ">CLRLQIOVERI_LQ</dfn>  	0x02</u></td></tr>
<tr><th id="2840">2840</th><td><u>#define		<dfn class="macro" id="_M/CLRLQIOVERI_NLQ" data-ref="_M/CLRLQIOVERI_NLQ">CLRLQIOVERI_NLQ</dfn> 	0x01</u></td></tr>
<tr><th id="2841">2841</th><td></td></tr>
<tr><th id="2842">2842</th><td><u>#define	<dfn class="macro" id="_M/LQIMODE1" data-ref="_M/LQIMODE1">LQIMODE1</dfn>        		0x51</u></td></tr>
<tr><th id="2843">2843</th><td><u>#define		<dfn class="macro" id="_M/ENLQIPHASE_LQ" data-ref="_M/ENLQIPHASE_LQ">ENLQIPHASE_LQ</dfn>   	0x80</u></td></tr>
<tr><th id="2844">2844</th><td><u>#define		<dfn class="macro" id="_M/ENLQIPHASE_NLQ" data-ref="_M/ENLQIPHASE_NLQ">ENLQIPHASE_NLQ</dfn>  	0x40</u></td></tr>
<tr><th id="2845">2845</th><td><u>#define		<dfn class="macro" id="_M/ENLIQABORT" data-ref="_M/ENLIQABORT">ENLIQABORT</dfn>      	0x20</u></td></tr>
<tr><th id="2846">2846</th><td><u>#define		<dfn class="macro" id="_M/ENLQICRCI_LQ" data-ref="_M/ENLQICRCI_LQ">ENLQICRCI_LQ</dfn>    	0x10</u></td></tr>
<tr><th id="2847">2847</th><td><u>#define		<dfn class="macro" id="_M/ENLQICRCI_NLQ" data-ref="_M/ENLQICRCI_NLQ">ENLQICRCI_NLQ</dfn>   	0x08</u></td></tr>
<tr><th id="2848">2848</th><td><u>#define		<dfn class="macro" id="_M/ENLQIBADLQI" data-ref="_M/ENLQIBADLQI">ENLQIBADLQI</dfn>     	0x04</u></td></tr>
<tr><th id="2849">2849</th><td><u>#define		<dfn class="macro" id="_M/ENLQIOVERI_LQ" data-ref="_M/ENLQIOVERI_LQ">ENLQIOVERI_LQ</dfn>   	0x02</u></td></tr>
<tr><th id="2850">2850</th><td><u>#define		<dfn class="macro" id="_M/ENLQIOVERI_NLQ" data-ref="_M/ENLQIOVERI_NLQ">ENLQIOVERI_NLQ</dfn>  	0x01</u></td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td><u>#define	<dfn class="macro" id="_M/LQISTAT2" data-ref="_M/LQISTAT2">LQISTAT2</dfn>        		0x52</u></td></tr>
<tr><th id="2853">2853</th><td><u>#define		<dfn class="macro" id="_M/PACKETIZED" data-ref="_M/PACKETIZED">PACKETIZED</dfn>      	0x80</u></td></tr>
<tr><th id="2854">2854</th><td><u>#define		<dfn class="macro" id="_M/LQIPHASE_OUTPKT" data-ref="_M/LQIPHASE_OUTPKT">LQIPHASE_OUTPKT</dfn> 	0x40</u></td></tr>
<tr><th id="2855">2855</th><td><u>#define		<dfn class="macro" id="_M/LQIWORKONLQ" data-ref="_M/LQIWORKONLQ">LQIWORKONLQ</dfn>     	0x20</u></td></tr>
<tr><th id="2856">2856</th><td><u>#define		<dfn class="macro" id="_M/LQIWAITFIFO" data-ref="_M/LQIWAITFIFO">LQIWAITFIFO</dfn>     	0x10</u></td></tr>
<tr><th id="2857">2857</th><td><u>#define		<dfn class="macro" id="_M/LQISTOPPKT" data-ref="_M/LQISTOPPKT">LQISTOPPKT</dfn>      	0x08</u></td></tr>
<tr><th id="2858">2858</th><td><u>#define		<dfn class="macro" id="_M/LQISTOPLQ" data-ref="_M/LQISTOPLQ">LQISTOPLQ</dfn>       	0x04</u></td></tr>
<tr><th id="2859">2859</th><td><u>#define		<dfn class="macro" id="_M/LQISTOPCMD" data-ref="_M/LQISTOPCMD">LQISTOPCMD</dfn>      	0x02</u></td></tr>
<tr><th id="2860">2860</th><td><u>#define		<dfn class="macro" id="_M/LQIGSAVAIL" data-ref="_M/LQIGSAVAIL">LQIGSAVAIL</dfn>      	0x01</u></td></tr>
<tr><th id="2861">2861</th><td></td></tr>
<tr><th id="2862">2862</th><td><u>#define	<dfn class="macro" id="_M/SSTAT3" data-ref="_M/SSTAT3">SSTAT3</dfn>          		0x53</u></td></tr>
<tr><th id="2863">2863</th><td><u>#define		<dfn class="macro" id="_M/NTRAMPERR" data-ref="_M/NTRAMPERR">NTRAMPERR</dfn>       	0x02</u></td></tr>
<tr><th id="2864">2864</th><td><u>#define		<dfn class="macro" id="_M/OSRAMPERR" data-ref="_M/OSRAMPERR">OSRAMPERR</dfn>       	0x01</u></td></tr>
<tr><th id="2865">2865</th><td></td></tr>
<tr><th id="2866">2866</th><td><u>#define	<dfn class="macro" id="_M/CLRSINT3" data-ref="_M/CLRSINT3">CLRSINT3</dfn>        		0x53</u></td></tr>
<tr><th id="2867">2867</th><td><u>#define		<dfn class="macro" id="_M/CLRNTRAMPERR" data-ref="_M/CLRNTRAMPERR">CLRNTRAMPERR</dfn>    	0x02</u></td></tr>
<tr><th id="2868">2868</th><td><u>#define		<dfn class="macro" id="_M/CLROSRAMPERR" data-ref="_M/CLROSRAMPERR">CLROSRAMPERR</dfn>    	0x01</u></td></tr>
<tr><th id="2869">2869</th><td></td></tr>
<tr><th id="2870">2870</th><td><u>#define	<dfn class="macro" id="_M/SIMODE3" data-ref="_M/SIMODE3">SIMODE3</dfn>         		0x53</u></td></tr>
<tr><th id="2871">2871</th><td><u>#define		<dfn class="macro" id="_M/ENNTRAMPERR" data-ref="_M/ENNTRAMPERR">ENNTRAMPERR</dfn>     	0x02</u></td></tr>
<tr><th id="2872">2872</th><td><u>#define		<dfn class="macro" id="_M/ENOSRAMPERR" data-ref="_M/ENOSRAMPERR">ENOSRAMPERR</dfn>     	0x01</u></td></tr>
<tr><th id="2873">2873</th><td></td></tr>
<tr><th id="2874">2874</th><td><u>#define	<dfn class="macro" id="_M/LQOSTAT0" data-ref="_M/LQOSTAT0">LQOSTAT0</dfn>        		0x54</u></td></tr>
<tr><th id="2875">2875</th><td><u>#define		<dfn class="macro" id="_M/LQOTARGSCBPERR" data-ref="_M/LQOTARGSCBPERR">LQOTARGSCBPERR</dfn>  	0x10</u></td></tr>
<tr><th id="2876">2876</th><td><u>#define		<dfn class="macro" id="_M/LQOSTOPT2" data-ref="_M/LQOSTOPT2">LQOSTOPT2</dfn>       	0x08</u></td></tr>
<tr><th id="2877">2877</th><td><u>#define		<dfn class="macro" id="_M/LQOATNLQ" data-ref="_M/LQOATNLQ">LQOATNLQ</dfn>        	0x04</u></td></tr>
<tr><th id="2878">2878</th><td><u>#define		<dfn class="macro" id="_M/LQOATNPKT" data-ref="_M/LQOATNPKT">LQOATNPKT</dfn>       	0x02</u></td></tr>
<tr><th id="2879">2879</th><td><u>#define		<dfn class="macro" id="_M/LQOTCRC" data-ref="_M/LQOTCRC">LQOTCRC</dfn>         	0x01</u></td></tr>
<tr><th id="2880">2880</th><td></td></tr>
<tr><th id="2881">2881</th><td><u>#define	<dfn class="macro" id="_M/CLRLQOINT0" data-ref="_M/CLRLQOINT0">CLRLQOINT0</dfn>      		0x54</u></td></tr>
<tr><th id="2882">2882</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOTARGSCBPERR" data-ref="_M/CLRLQOTARGSCBPERR">CLRLQOTARGSCBPERR</dfn>	0x10</u></td></tr>
<tr><th id="2883">2883</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOSTOPT2" data-ref="_M/CLRLQOSTOPT2">CLRLQOSTOPT2</dfn>    	0x08</u></td></tr>
<tr><th id="2884">2884</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOATNLQ" data-ref="_M/CLRLQOATNLQ">CLRLQOATNLQ</dfn>     	0x04</u></td></tr>
<tr><th id="2885">2885</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOATNPKT" data-ref="_M/CLRLQOATNPKT">CLRLQOATNPKT</dfn>    	0x02</u></td></tr>
<tr><th id="2886">2886</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOTCRC" data-ref="_M/CLRLQOTCRC">CLRLQOTCRC</dfn>      	0x01</u></td></tr>
<tr><th id="2887">2887</th><td></td></tr>
<tr><th id="2888">2888</th><td><u>#define	<dfn class="macro" id="_M/LQOMODE0" data-ref="_M/LQOMODE0">LQOMODE0</dfn>        		0x54</u></td></tr>
<tr><th id="2889">2889</th><td><u>#define		<dfn class="macro" id="_M/ENLQOTARGSCBPERR" data-ref="_M/ENLQOTARGSCBPERR">ENLQOTARGSCBPERR</dfn>	0x10</u></td></tr>
<tr><th id="2890">2890</th><td><u>#define		<dfn class="macro" id="_M/ENLQOSTOPT2" data-ref="_M/ENLQOSTOPT2">ENLQOSTOPT2</dfn>     	0x08</u></td></tr>
<tr><th id="2891">2891</th><td><u>#define		<dfn class="macro" id="_M/ENLQOATNLQ" data-ref="_M/ENLQOATNLQ">ENLQOATNLQ</dfn>      	0x04</u></td></tr>
<tr><th id="2892">2892</th><td><u>#define		<dfn class="macro" id="_M/ENLQOATNPKT" data-ref="_M/ENLQOATNPKT">ENLQOATNPKT</dfn>     	0x02</u></td></tr>
<tr><th id="2893">2893</th><td><u>#define		<dfn class="macro" id="_M/ENLQOTCRC" data-ref="_M/ENLQOTCRC">ENLQOTCRC</dfn>       	0x01</u></td></tr>
<tr><th id="2894">2894</th><td></td></tr>
<tr><th id="2895">2895</th><td><u>#define	<dfn class="macro" id="_M/LQOSTAT1" data-ref="_M/LQOSTAT1">LQOSTAT1</dfn>        		0x55</u></td></tr>
<tr><th id="2896">2896</th><td><u>#define		<dfn class="macro" id="_M/LQOINITSCBPERR" data-ref="_M/LQOINITSCBPERR">LQOINITSCBPERR</dfn>  	0x10</u></td></tr>
<tr><th id="2897">2897</th><td><u>#define		<dfn class="macro" id="_M/LQOSTOPI2" data-ref="_M/LQOSTOPI2">LQOSTOPI2</dfn>       	0x08</u></td></tr>
<tr><th id="2898">2898</th><td><u>#define		<dfn class="macro" id="_M/LQOBADQAS" data-ref="_M/LQOBADQAS">LQOBADQAS</dfn>       	0x04</u></td></tr>
<tr><th id="2899">2899</th><td><u>#define		<dfn class="macro" id="_M/LQOBUSFREE" data-ref="_M/LQOBUSFREE">LQOBUSFREE</dfn>      	0x02</u></td></tr>
<tr><th id="2900">2900</th><td><u>#define		<dfn class="macro" id="_M/LQOPHACHGINPKT" data-ref="_M/LQOPHACHGINPKT">LQOPHACHGINPKT</dfn>  	0x01</u></td></tr>
<tr><th id="2901">2901</th><td></td></tr>
<tr><th id="2902">2902</th><td><u>#define	<dfn class="macro" id="_M/CLRLQOINT1" data-ref="_M/CLRLQOINT1">CLRLQOINT1</dfn>      		0x55</u></td></tr>
<tr><th id="2903">2903</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOINITSCBPERR" data-ref="_M/CLRLQOINITSCBPERR">CLRLQOINITSCBPERR</dfn>	0x10</u></td></tr>
<tr><th id="2904">2904</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOSTOPI2" data-ref="_M/CLRLQOSTOPI2">CLRLQOSTOPI2</dfn>    	0x08</u></td></tr>
<tr><th id="2905">2905</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOBADQAS" data-ref="_M/CLRLQOBADQAS">CLRLQOBADQAS</dfn>    	0x04</u></td></tr>
<tr><th id="2906">2906</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOBUSFREE" data-ref="_M/CLRLQOBUSFREE">CLRLQOBUSFREE</dfn>   	0x02</u></td></tr>
<tr><th id="2907">2907</th><td><u>#define		<dfn class="macro" id="_M/CLRLQOPHACHGINPKT" data-ref="_M/CLRLQOPHACHGINPKT">CLRLQOPHACHGINPKT</dfn>	0x01</u></td></tr>
<tr><th id="2908">2908</th><td></td></tr>
<tr><th id="2909">2909</th><td><u>#define	<dfn class="macro" id="_M/LQOMODE1" data-ref="_M/LQOMODE1">LQOMODE1</dfn>        		0x55</u></td></tr>
<tr><th id="2910">2910</th><td><u>#define		<dfn class="macro" id="_M/ENLQOINITSCBPERR" data-ref="_M/ENLQOINITSCBPERR">ENLQOINITSCBPERR</dfn>	0x10</u></td></tr>
<tr><th id="2911">2911</th><td><u>#define		<dfn class="macro" id="_M/ENLQOSTOPI2" data-ref="_M/ENLQOSTOPI2">ENLQOSTOPI2</dfn>     	0x08</u></td></tr>
<tr><th id="2912">2912</th><td><u>#define		<dfn class="macro" id="_M/ENLQOBADQAS" data-ref="_M/ENLQOBADQAS">ENLQOBADQAS</dfn>     	0x04</u></td></tr>
<tr><th id="2913">2913</th><td><u>#define		<dfn class="macro" id="_M/ENLQOBUSFREE" data-ref="_M/ENLQOBUSFREE">ENLQOBUSFREE</dfn>    	0x02</u></td></tr>
<tr><th id="2914">2914</th><td><u>#define		<dfn class="macro" id="_M/ENLQOPHACHGINPKT" data-ref="_M/ENLQOPHACHGINPKT">ENLQOPHACHGINPKT</dfn>	0x01</u></td></tr>
<tr><th id="2915">2915</th><td></td></tr>
<tr><th id="2916">2916</th><td><u>#define	<dfn class="macro" id="_M/OS_SPACE_CNT" data-ref="_M/OS_SPACE_CNT">OS_SPACE_CNT</dfn>    		0x56</u></td></tr>
<tr><th id="2917">2917</th><td></td></tr>
<tr><th id="2918">2918</th><td><u>#define	<dfn class="macro" id="_M/LQOSTAT2" data-ref="_M/LQOSTAT2">LQOSTAT2</dfn>        		0x56</u></td></tr>
<tr><th id="2919">2919</th><td><u>#define		<dfn class="macro" id="_M/LQOPKT" data-ref="_M/LQOPKT">LQOPKT</dfn>          	0xe0</u></td></tr>
<tr><th id="2920">2920</th><td><u>#define		<dfn class="macro" id="_M/LQOWAITFIFO" data-ref="_M/LQOWAITFIFO">LQOWAITFIFO</dfn>     	0x10</u></td></tr>
<tr><th id="2921">2921</th><td><u>#define		<dfn class="macro" id="_M/LQOPHACHGOUTPKT" data-ref="_M/LQOPHACHGOUTPKT">LQOPHACHGOUTPKT</dfn> 	0x02</u></td></tr>
<tr><th id="2922">2922</th><td><u>#define		<dfn class="macro" id="_M/LQOSTOP0" data-ref="_M/LQOSTOP0">LQOSTOP0</dfn>        	0x01</u></td></tr>
<tr><th id="2923">2923</th><td></td></tr>
<tr><th id="2924">2924</th><td><u>#define	<dfn class="macro" id="_M/SIMODE1" data-ref="_M/SIMODE1">SIMODE1</dfn>         		0x57</u></td></tr>
<tr><th id="2925">2925</th><td><u>#define		<dfn class="macro" id="_M/ENSELTIMO" data-ref="_M/ENSELTIMO">ENSELTIMO</dfn>       	0x80</u></td></tr>
<tr><th id="2926">2926</th><td><u>#define		<dfn class="macro" id="_M/ENATNTARG" data-ref="_M/ENATNTARG">ENATNTARG</dfn>       	0x40</u></td></tr>
<tr><th id="2927">2927</th><td><u>#define		<dfn class="macro" id="_M/ENSCSIRST" data-ref="_M/ENSCSIRST">ENSCSIRST</dfn>       	0x20</u></td></tr>
<tr><th id="2928">2928</th><td><u>#define		<dfn class="macro" id="_M/ENPHASEMIS" data-ref="_M/ENPHASEMIS">ENPHASEMIS</dfn>      	0x10</u></td></tr>
<tr><th id="2929">2929</th><td><u>#define		<dfn class="macro" id="_M/ENBUSFREE" data-ref="_M/ENBUSFREE">ENBUSFREE</dfn>       	0x08</u></td></tr>
<tr><th id="2930">2930</th><td><u>#define		<dfn class="macro" id="_M/ENSCSIPERR" data-ref="_M/ENSCSIPERR">ENSCSIPERR</dfn>      	0x04</u></td></tr>
<tr><th id="2931">2931</th><td><u>#define		<dfn class="macro" id="_M/ENSTRB2FAST" data-ref="_M/ENSTRB2FAST">ENSTRB2FAST</dfn>     	0x02</u></td></tr>
<tr><th id="2932">2932</th><td><u>#define		<dfn class="macro" id="_M/ENREQINIT" data-ref="_M/ENREQINIT">ENREQINIT</dfn>       	0x01</u></td></tr>
<tr><th id="2933">2933</th><td></td></tr>
<tr><th id="2934">2934</th><td><u>#define	<dfn class="macro" id="_M/GSFIFO" data-ref="_M/GSFIFO">GSFIFO</dfn>          		0x58</u></td></tr>
<tr><th id="2935">2935</th><td></td></tr>
<tr><th id="2936">2936</th><td><u>#define	<dfn class="macro" id="_M/LQOSCSCTL" data-ref="_M/LQOSCSCTL">LQOSCSCTL</dfn>       		0x5a</u></td></tr>
<tr><th id="2937">2937</th><td><u>#define		<dfn class="macro" id="_M/LQOH2A_VERSION" data-ref="_M/LQOH2A_VERSION">LQOH2A_VERSION</dfn>  	0x80</u></td></tr>
<tr><th id="2938">2938</th><td><u>#define		<dfn class="macro" id="_M/LQONOCHKOVER" data-ref="_M/LQONOCHKOVER">LQONOCHKOVER</dfn>    	0x01</u></td></tr>
<tr><th id="2939">2939</th><td></td></tr>
<tr><th id="2940">2940</th><td><u>#define	<dfn class="macro" id="_M/NEXTSCB" data-ref="_M/NEXTSCB">NEXTSCB</dfn>         		0x5a</u></td></tr>
<tr><th id="2941">2941</th><td></td></tr>
<tr><th id="2942">2942</th><td><u>#define	<dfn class="macro" id="_M/DFFSXFRCTL" data-ref="_M/DFFSXFRCTL">DFFSXFRCTL</dfn>      		0x5a</u></td></tr>
<tr><th id="2943">2943</th><td><u>#define		<dfn class="macro" id="_M/DFFBITBUCKET" data-ref="_M/DFFBITBUCKET">DFFBITBUCKET</dfn>    	0x08</u></td></tr>
<tr><th id="2944">2944</th><td><u>#define		<dfn class="macro" id="_M/CLRSHCNT" data-ref="_M/CLRSHCNT">CLRSHCNT</dfn>        	0x04</u></td></tr>
<tr><th id="2945">2945</th><td><u>#define		<dfn class="macro" id="_M/CLRCHN" data-ref="_M/CLRCHN">CLRCHN</dfn>          	0x02</u></td></tr>
<tr><th id="2946">2946</th><td><u>#define		<dfn class="macro" id="_M/RSTCHN" data-ref="_M/RSTCHN">RSTCHN</dfn>          	0x01</u></td></tr>
<tr><th id="2947">2947</th><td></td></tr>
<tr><th id="2948">2948</th><td><u>#define	<dfn class="macro" id="_M/SEQINTSRC" data-ref="_M/SEQINTSRC">SEQINTSRC</dfn>       		0x5b</u></td></tr>
<tr><th id="2949">2949</th><td><u>#define		<dfn class="macro" id="_M/CTXTDONE" data-ref="_M/CTXTDONE">CTXTDONE</dfn>        	0x40</u></td></tr>
<tr><th id="2950">2950</th><td><u>#define		<dfn class="macro" id="_M/SAVEPTRS" data-ref="_M/SAVEPTRS">SAVEPTRS</dfn>        	0x20</u></td></tr>
<tr><th id="2951">2951</th><td><u>#define		<dfn class="macro" id="_M/CFG4DATA" data-ref="_M/CFG4DATA">CFG4DATA</dfn>        	0x10</u></td></tr>
<tr><th id="2952">2952</th><td><u>#define		<dfn class="macro" id="_M/CFG4ISTAT" data-ref="_M/CFG4ISTAT">CFG4ISTAT</dfn>       	0x08</u></td></tr>
<tr><th id="2953">2953</th><td><u>#define		<dfn class="macro" id="_M/CFG4TSTAT" data-ref="_M/CFG4TSTAT">CFG4TSTAT</dfn>       	0x04</u></td></tr>
<tr><th id="2954">2954</th><td><u>#define		<dfn class="macro" id="_M/CFG4ICMD" data-ref="_M/CFG4ICMD">CFG4ICMD</dfn>        	0x02</u></td></tr>
<tr><th id="2955">2955</th><td><u>#define		<dfn class="macro" id="_M/CFG4TCMD" data-ref="_M/CFG4TCMD">CFG4TCMD</dfn>        	0x01</u></td></tr>
<tr><th id="2956">2956</th><td></td></tr>
<tr><th id="2957">2957</th><td><u>#define	<dfn class="macro" id="_M/CLRSEQINTSRC" data-ref="_M/CLRSEQINTSRC">CLRSEQINTSRC</dfn>    		0x5b</u></td></tr>
<tr><th id="2958">2958</th><td><u>#define		<dfn class="macro" id="_M/CLRCTXTDONE" data-ref="_M/CLRCTXTDONE">CLRCTXTDONE</dfn>     	0x40</u></td></tr>
<tr><th id="2959">2959</th><td><u>#define		<dfn class="macro" id="_M/CLRSAVEPTRS" data-ref="_M/CLRSAVEPTRS">CLRSAVEPTRS</dfn>     	0x20</u></td></tr>
<tr><th id="2960">2960</th><td><u>#define		<dfn class="macro" id="_M/CLRCFG4DATA" data-ref="_M/CLRCFG4DATA">CLRCFG4DATA</dfn>     	0x10</u></td></tr>
<tr><th id="2961">2961</th><td><u>#define		<dfn class="macro" id="_M/CLRCFG4ISTAT" data-ref="_M/CLRCFG4ISTAT">CLRCFG4ISTAT</dfn>    	0x08</u></td></tr>
<tr><th id="2962">2962</th><td><u>#define		<dfn class="macro" id="_M/CLRCFG4TSTAT" data-ref="_M/CLRCFG4TSTAT">CLRCFG4TSTAT</dfn>    	0x04</u></td></tr>
<tr><th id="2963">2963</th><td><u>#define		<dfn class="macro" id="_M/CLRCFG4ICMD" data-ref="_M/CLRCFG4ICMD">CLRCFG4ICMD</dfn>     	0x02</u></td></tr>
<tr><th id="2964">2964</th><td><u>#define		<dfn class="macro" id="_M/CLRCFG4TCMD" data-ref="_M/CLRCFG4TCMD">CLRCFG4TCMD</dfn>     	0x01</u></td></tr>
<tr><th id="2965">2965</th><td></td></tr>
<tr><th id="2966">2966</th><td><u>#define	<dfn class="macro" id="_M/SEQIMODE" data-ref="_M/SEQIMODE">SEQIMODE</dfn>        		0x5c</u></td></tr>
<tr><th id="2967">2967</th><td><u>#define		<dfn class="macro" id="_M/ENCTXTDONE" data-ref="_M/ENCTXTDONE">ENCTXTDONE</dfn>      	0x40</u></td></tr>
<tr><th id="2968">2968</th><td><u>#define		<dfn class="macro" id="_M/ENSAVEPTRS" data-ref="_M/ENSAVEPTRS">ENSAVEPTRS</dfn>      	0x20</u></td></tr>
<tr><th id="2969">2969</th><td><u>#define		<dfn class="macro" id="_M/ENCFG4DATA" data-ref="_M/ENCFG4DATA">ENCFG4DATA</dfn>      	0x10</u></td></tr>
<tr><th id="2970">2970</th><td><u>#define		<dfn class="macro" id="_M/ENCFG4ISTAT" data-ref="_M/ENCFG4ISTAT">ENCFG4ISTAT</dfn>     	0x08</u></td></tr>
<tr><th id="2971">2971</th><td><u>#define		<dfn class="macro" id="_M/ENCFG4TSTAT" data-ref="_M/ENCFG4TSTAT">ENCFG4TSTAT</dfn>     	0x04</u></td></tr>
<tr><th id="2972">2972</th><td><u>#define		<dfn class="macro" id="_M/ENCFG4ICMD" data-ref="_M/ENCFG4ICMD">ENCFG4ICMD</dfn>      	0x02</u></td></tr>
<tr><th id="2973">2973</th><td><u>#define		<dfn class="macro" id="_M/ENCFG4TCMD" data-ref="_M/ENCFG4TCMD">ENCFG4TCMD</dfn>      	0x01</u></td></tr>
<tr><th id="2974">2974</th><td></td></tr>
<tr><th id="2975">2975</th><td><u>#define	<dfn class="macro" id="_M/CURRSCB" data-ref="_M/CURRSCB">CURRSCB</dfn>         		0x5c</u></td></tr>
<tr><th id="2976">2976</th><td></td></tr>
<tr><th id="2977">2977</th><td><u>#define	<dfn class="macro" id="_M/MDFFSTAT" data-ref="_M/MDFFSTAT">MDFFSTAT</dfn>        		0x5d</u></td></tr>
<tr><th id="2978">2978</th><td><u>#define		<dfn class="macro" id="_M/SHCNTNEGATIVE" data-ref="_M/SHCNTNEGATIVE">SHCNTNEGATIVE</dfn>   	0x40</u></td></tr>
<tr><th id="2979">2979</th><td><u>#define		<dfn class="macro" id="_M/SHCNTMINUS1" data-ref="_M/SHCNTMINUS1">SHCNTMINUS1</dfn>     	0x20</u></td></tr>
<tr><th id="2980">2980</th><td><u>#define		<dfn class="macro" id="_M/LASTSDONE" data-ref="_M/LASTSDONE">LASTSDONE</dfn>       	0x10</u></td></tr>
<tr><th id="2981">2981</th><td><u>#define		<dfn class="macro" id="_M/SHVALID" data-ref="_M/SHVALID">SHVALID</dfn>         	0x08</u></td></tr>
<tr><th id="2982">2982</th><td><u>#define		<dfn class="macro" id="_M/DLZERO" data-ref="_M/DLZERO">DLZERO</dfn>          	0x04</u></td></tr>
<tr><th id="2983">2983</th><td><u>#define		<dfn class="macro" id="_M/DATAINFIFO" data-ref="_M/DATAINFIFO">DATAINFIFO</dfn>      	0x02</u></td></tr>
<tr><th id="2984">2984</th><td><u>#define		<dfn class="macro" id="_M/FIFOFREE" data-ref="_M/FIFOFREE">FIFOFREE</dfn>        	0x01</u></td></tr>
<tr><th id="2985">2985</th><td></td></tr>
<tr><th id="2986">2986</th><td><u>#define	<dfn class="macro" id="_M/CRCCONTROL" data-ref="_M/CRCCONTROL">CRCCONTROL</dfn>      		0x5d</u></td></tr>
<tr><th id="2987">2987</th><td><u>#define		<dfn class="macro" id="_M/CRCVALCHKEN" data-ref="_M/CRCVALCHKEN">CRCVALCHKEN</dfn>     	0x40</u></td></tr>
<tr><th id="2988">2988</th><td></td></tr>
<tr><th id="2989">2989</th><td><u>#define	<dfn class="macro" id="_M/SCSITEST" data-ref="_M/SCSITEST">SCSITEST</dfn>        		0x5e</u></td></tr>
<tr><th id="2990">2990</th><td><u>#define		<dfn class="macro" id="_M/CNTRTEST" data-ref="_M/CNTRTEST">CNTRTEST</dfn>        	0x08</u></td></tr>
<tr><th id="2991">2991</th><td><u>#define		<dfn class="macro" id="_M/SEL_TXPLL_DEBUG" data-ref="_M/SEL_TXPLL_DEBUG">SEL_TXPLL_DEBUG</dfn> 	0x04</u></td></tr>
<tr><th id="2992">2992</th><td></td></tr>
<tr><th id="2993">2993</th><td><u>#define	<dfn class="macro" id="_M/DFFTAG" data-ref="_M/DFFTAG">DFFTAG</dfn>          		0x5e</u></td></tr>
<tr><th id="2994">2994</th><td></td></tr>
<tr><th id="2995">2995</th><td><u>#define	<dfn class="macro" id="_M/LASTSCB" data-ref="_M/LASTSCB">LASTSCB</dfn>         		0x5e</u></td></tr>
<tr><th id="2996">2996</th><td></td></tr>
<tr><th id="2997">2997</th><td><u>#define	<dfn class="macro" id="_M/IOPDNCTL" data-ref="_M/IOPDNCTL">IOPDNCTL</dfn>        		0x5f</u></td></tr>
<tr><th id="2998">2998</th><td><u>#define		<dfn class="macro" id="_M/DISABLE_OE" data-ref="_M/DISABLE_OE">DISABLE_OE</dfn>      	0x80</u></td></tr>
<tr><th id="2999">2999</th><td><u>#define		<dfn class="macro" id="_M/PDN_IDIST" data-ref="_M/PDN_IDIST">PDN_IDIST</dfn>       	0x04</u></td></tr>
<tr><th id="3000">3000</th><td><u>#define		<dfn class="macro" id="_M/PDN_DIFFSENSE" data-ref="_M/PDN_DIFFSENSE">PDN_DIFFSENSE</dfn>   	0x01</u></td></tr>
<tr><th id="3001">3001</th><td></td></tr>
<tr><th id="3002">3002</th><td><u>#define	<dfn class="macro" id="_M/NEGOADDR" data-ref="_M/NEGOADDR">NEGOADDR</dfn>        		0x60</u></td></tr>
<tr><th id="3003">3003</th><td></td></tr>
<tr><th id="3004">3004</th><td><u>#define	<dfn class="macro" id="_M/SHADDR" data-ref="_M/SHADDR">SHADDR</dfn>          		0x60</u></td></tr>
<tr><th id="3005">3005</th><td></td></tr>
<tr><th id="3006">3006</th><td><u>#define	<dfn class="macro" id="_M/DGRPCRCI" data-ref="_M/DGRPCRCI">DGRPCRCI</dfn>        		0x60</u></td></tr>
<tr><th id="3007">3007</th><td></td></tr>
<tr><th id="3008">3008</th><td><u>#define	<dfn class="macro" id="_M/NEGPERIOD" data-ref="_M/NEGPERIOD">NEGPERIOD</dfn>       		0x61</u></td></tr>
<tr><th id="3009">3009</th><td></td></tr>
<tr><th id="3010">3010</th><td><u>#define	<dfn class="macro" id="_M/PACKCRCI" data-ref="_M/PACKCRCI">PACKCRCI</dfn>        		0x62</u></td></tr>
<tr><th id="3011">3011</th><td></td></tr>
<tr><th id="3012">3012</th><td><u>#define	<dfn class="macro" id="_M/NEGOFFSET" data-ref="_M/NEGOFFSET">NEGOFFSET</dfn>       		0x62</u></td></tr>
<tr><th id="3013">3013</th><td></td></tr>
<tr><th id="3014">3014</th><td><u>#define	<dfn class="macro" id="_M/NEGPPROPTS" data-ref="_M/NEGPPROPTS">NEGPPROPTS</dfn>      		0x63</u></td></tr>
<tr><th id="3015">3015</th><td><u>#define		<dfn class="macro" id="_M/PPROPT_PACE" data-ref="_M/PPROPT_PACE">PPROPT_PACE</dfn>     	0x08</u></td></tr>
<tr><th id="3016">3016</th><td><u>#define		<dfn class="macro" id="_M/PPROPT_QAS" data-ref="_M/PPROPT_QAS">PPROPT_QAS</dfn>      	0x04</u></td></tr>
<tr><th id="3017">3017</th><td><u>#define		<dfn class="macro" id="_M/PPROPT_DT" data-ref="_M/PPROPT_DT">PPROPT_DT</dfn>       	0x02</u></td></tr>
<tr><th id="3018">3018</th><td><u>#define		<dfn class="macro" id="_M/PPROPT_IUT" data-ref="_M/PPROPT_IUT">PPROPT_IUT</dfn>      	0x01</u></td></tr>
<tr><th id="3019">3019</th><td></td></tr>
<tr><th id="3020">3020</th><td><u>#define	<dfn class="macro" id="_M/NEGCONOPTS" data-ref="_M/NEGCONOPTS">NEGCONOPTS</dfn>      		0x64</u></td></tr>
<tr><th id="3021">3021</th><td><u>#define		<dfn class="macro" id="_M/ENSNAPSHOT" data-ref="_M/ENSNAPSHOT">ENSNAPSHOT</dfn>      	0x40</u></td></tr>
<tr><th id="3022">3022</th><td><u>#define		<dfn class="macro" id="_M/RTI_WRTDIS" data-ref="_M/RTI_WRTDIS">RTI_WRTDIS</dfn>      	0x20</u></td></tr>
<tr><th id="3023">3023</th><td><u>#define		<dfn class="macro" id="_M/RTI_OVRDTRN" data-ref="_M/RTI_OVRDTRN">RTI_OVRDTRN</dfn>     	0x10</u></td></tr>
<tr><th id="3024">3024</th><td><u>#define		<dfn class="macro" id="_M/ENSLOWCRC" data-ref="_M/ENSLOWCRC">ENSLOWCRC</dfn>       	0x08</u></td></tr>
<tr><th id="3025">3025</th><td><u>#define		<dfn class="macro" id="_M/ENAUTOATNI" data-ref="_M/ENAUTOATNI">ENAUTOATNI</dfn>      	0x04</u></td></tr>
<tr><th id="3026">3026</th><td><u>#define		<dfn class="macro" id="_M/ENAUTOATNO" data-ref="_M/ENAUTOATNO">ENAUTOATNO</dfn>      	0x02</u></td></tr>
<tr><th id="3027">3027</th><td><u>#define		<dfn class="macro" id="_M/WIDEXFER" data-ref="_M/WIDEXFER">WIDEXFER</dfn>        	0x01</u></td></tr>
<tr><th id="3028">3028</th><td></td></tr>
<tr><th id="3029">3029</th><td><u>#define	<dfn class="macro" id="_M/ANNEXCOL" data-ref="_M/ANNEXCOL">ANNEXCOL</dfn>        		0x65</u></td></tr>
<tr><th id="3030">3030</th><td></td></tr>
<tr><th id="3031">3031</th><td><u>#define	<dfn class="macro" id="_M/ANNEXDAT" data-ref="_M/ANNEXDAT">ANNEXDAT</dfn>        		0x66</u></td></tr>
<tr><th id="3032">3032</th><td></td></tr>
<tr><th id="3033">3033</th><td><u>#define	<dfn class="macro" id="_M/SCSCHKN" data-ref="_M/SCSCHKN">SCSCHKN</dfn>         		0x66</u></td></tr>
<tr><th id="3034">3034</th><td><u>#define		<dfn class="macro" id="_M/STSELSKIDDIS" data-ref="_M/STSELSKIDDIS">STSELSKIDDIS</dfn>    	0x40</u></td></tr>
<tr><th id="3035">3035</th><td><u>#define		<dfn class="macro" id="_M/CURRFIFODEF" data-ref="_M/CURRFIFODEF">CURRFIFODEF</dfn>     	0x20</u></td></tr>
<tr><th id="3036">3036</th><td><u>#define		<dfn class="macro" id="_M/WIDERESEN" data-ref="_M/WIDERESEN">WIDERESEN</dfn>       	0x10</u></td></tr>
<tr><th id="3037">3037</th><td><u>#define		<dfn class="macro" id="_M/SDONEMSKDIS" data-ref="_M/SDONEMSKDIS">SDONEMSKDIS</dfn>     	0x08</u></td></tr>
<tr><th id="3038">3038</th><td><u>#define		<dfn class="macro" id="_M/DFFACTCLR" data-ref="_M/DFFACTCLR">DFFACTCLR</dfn>       	0x04</u></td></tr>
<tr><th id="3039">3039</th><td><u>#define		<dfn class="macro" id="_M/SHVALIDSTDIS" data-ref="_M/SHVALIDSTDIS">SHVALIDSTDIS</dfn>    	0x02</u></td></tr>
<tr><th id="3040">3040</th><td><u>#define		<dfn class="macro" id="_M/LSTSGCLRDIS" data-ref="_M/LSTSGCLRDIS">LSTSGCLRDIS</dfn>     	0x01</u></td></tr>
<tr><th id="3041">3041</th><td></td></tr>
<tr><th id="3042">3042</th><td><u>#define	<dfn class="macro" id="_M/IOWNID" data-ref="_M/IOWNID">IOWNID</dfn>          		0x67</u></td></tr>
<tr><th id="3043">3043</th><td></td></tr>
<tr><th id="3044">3044</th><td><u>#define	<dfn class="macro" id="_M/SHCNT" data-ref="_M/SHCNT">SHCNT</dfn>           		0x68</u></td></tr>
<tr><th id="3045">3045</th><td></td></tr>
<tr><th id="3046">3046</th><td><u>#define	<dfn class="macro" id="_M/PLL960CTL0" data-ref="_M/PLL960CTL0">PLL960CTL0</dfn>      		0x68</u></td></tr>
<tr><th id="3047">3047</th><td></td></tr>
<tr><th id="3048">3048</th><td><u>#define	<dfn class="macro" id="_M/PLL960CTL1" data-ref="_M/PLL960CTL1">PLL960CTL1</dfn>      		0x69</u></td></tr>
<tr><th id="3049">3049</th><td></td></tr>
<tr><th id="3050">3050</th><td><u>#define	<dfn class="macro" id="_M/TOWNID" data-ref="_M/TOWNID">TOWNID</dfn>          		0x69</u></td></tr>
<tr><th id="3051">3051</th><td></td></tr>
<tr><th id="3052">3052</th><td><u>#define	<dfn class="macro" id="_M/XSIG" data-ref="_M/XSIG">XSIG</dfn>            		0x6a</u></td></tr>
<tr><th id="3053">3053</th><td></td></tr>
<tr><th id="3054">3054</th><td><u>#define	<dfn class="macro" id="_M/PLL960CNT0" data-ref="_M/PLL960CNT0">PLL960CNT0</dfn>      		0x6a</u></td></tr>
<tr><th id="3055">3055</th><td></td></tr>
<tr><th id="3056">3056</th><td><u>#define	<dfn class="macro" id="_M/SELOID" data-ref="_M/SELOID">SELOID</dfn>          		0x6b</u></td></tr>
<tr><th id="3057">3057</th><td></td></tr>
<tr><th id="3058">3058</th><td><u>#define	<dfn class="macro" id="_M/PLL400CTL0" data-ref="_M/PLL400CTL0">PLL400CTL0</dfn>      		0x6c</u></td></tr>
<tr><th id="3059">3059</th><td><u>#define		<dfn class="macro" id="_M/PLL_VCOSEL" data-ref="_M/PLL_VCOSEL">PLL_VCOSEL</dfn>      	0x80</u></td></tr>
<tr><th id="3060">3060</th><td><u>#define		<dfn class="macro" id="_M/PLL_PWDN" data-ref="_M/PLL_PWDN">PLL_PWDN</dfn>        	0x40</u></td></tr>
<tr><th id="3061">3061</th><td><u>#define		<dfn class="macro" id="_M/PLL_NS" data-ref="_M/PLL_NS">PLL_NS</dfn>          	0x30</u></td></tr>
<tr><th id="3062">3062</th><td><u>#define		<dfn class="macro" id="_M/PLL_ENLUD" data-ref="_M/PLL_ENLUD">PLL_ENLUD</dfn>       	0x08</u></td></tr>
<tr><th id="3063">3063</th><td><u>#define		<dfn class="macro" id="_M/PLL_ENLPF" data-ref="_M/PLL_ENLPF">PLL_ENLPF</dfn>       	0x04</u></td></tr>
<tr><th id="3064">3064</th><td><u>#define		<dfn class="macro" id="_M/PLL_DLPF" data-ref="_M/PLL_DLPF">PLL_DLPF</dfn>        	0x02</u></td></tr>
<tr><th id="3065">3065</th><td><u>#define		<dfn class="macro" id="_M/PLL_ENFBM" data-ref="_M/PLL_ENFBM">PLL_ENFBM</dfn>       	0x01</u></td></tr>
<tr><th id="3066">3066</th><td></td></tr>
<tr><th id="3067">3067</th><td><u>#define	<dfn class="macro" id="_M/FAIRNESS" data-ref="_M/FAIRNESS">FAIRNESS</dfn>        		0x6c</u></td></tr>
<tr><th id="3068">3068</th><td></td></tr>
<tr><th id="3069">3069</th><td><u>#define	<dfn class="macro" id="_M/PLL400CTL1" data-ref="_M/PLL400CTL1">PLL400CTL1</dfn>      		0x6d</u></td></tr>
<tr><th id="3070">3070</th><td><u>#define		<dfn class="macro" id="_M/PLL_CNTEN" data-ref="_M/PLL_CNTEN">PLL_CNTEN</dfn>       	0x80</u></td></tr>
<tr><th id="3071">3071</th><td><u>#define		<dfn class="macro" id="_M/PLL_CNTCLR" data-ref="_M/PLL_CNTCLR">PLL_CNTCLR</dfn>      	0x40</u></td></tr>
<tr><th id="3072">3072</th><td><u>#define		<dfn class="macro" id="_M/PLL_RST" data-ref="_M/PLL_RST">PLL_RST</dfn>         	0x01</u></td></tr>
<tr><th id="3073">3073</th><td></td></tr>
<tr><th id="3074">3074</th><td><u>#define	<dfn class="macro" id="_M/PLL400CNT0" data-ref="_M/PLL400CNT0">PLL400CNT0</dfn>      		0x6e</u></td></tr>
<tr><th id="3075">3075</th><td></td></tr>
<tr><th id="3076">3076</th><td><u>#define	<dfn class="macro" id="_M/UNFAIRNESS" data-ref="_M/UNFAIRNESS">UNFAIRNESS</dfn>      		0x6e</u></td></tr>
<tr><th id="3077">3077</th><td></td></tr>
<tr><th id="3078">3078</th><td><u>#define	<dfn class="macro" id="_M/HODMAADR" data-ref="_M/HODMAADR">HODMAADR</dfn>        		0x70</u></td></tr>
<tr><th id="3079">3079</th><td></td></tr>
<tr><th id="3080">3080</th><td><u>#define	<dfn class="macro" id="_M/HADDR" data-ref="_M/HADDR">HADDR</dfn>           		0x70</u></td></tr>
<tr><th id="3081">3081</th><td></td></tr>
<tr><th id="3082">3082</th><td><u>#define	<dfn class="macro" id="_M/PLLDELAY" data-ref="_M/PLLDELAY">PLLDELAY</dfn>        		0x70</u></td></tr>
<tr><th id="3083">3083</th><td><u>#define		<dfn class="macro" id="_M/SPLIT_DROP_REQ" data-ref="_M/SPLIT_DROP_REQ">SPLIT_DROP_REQ</dfn>  	0x80</u></td></tr>
<tr><th id="3084">3084</th><td></td></tr>
<tr><th id="3085">3085</th><td><u>#define	<dfn class="macro" id="_M/HCNT" data-ref="_M/HCNT">HCNT</dfn>            		0x78</u></td></tr>
<tr><th id="3086">3086</th><td></td></tr>
<tr><th id="3087">3087</th><td><u>#define	<dfn class="macro" id="_M/HODMACNT" data-ref="_M/HODMACNT">HODMACNT</dfn>        		0x78</u></td></tr>
<tr><th id="3088">3088</th><td></td></tr>
<tr><th id="3089">3089</th><td><u>#define	<dfn class="macro" id="_M/HODMAEN" data-ref="_M/HODMAEN">HODMAEN</dfn>         		0x7a</u></td></tr>
<tr><th id="3090">3090</th><td></td></tr>
<tr><th id="3091">3091</th><td><u>#define	<dfn class="macro" id="_M/SCBHADDR" data-ref="_M/SCBHADDR">SCBHADDR</dfn>        		0x7c</u></td></tr>
<tr><th id="3092">3092</th><td></td></tr>
<tr><th id="3093">3093</th><td><u>#define	<dfn class="macro" id="_M/SGHADDR" data-ref="_M/SGHADDR">SGHADDR</dfn>         		0x7c</u></td></tr>
<tr><th id="3094">3094</th><td></td></tr>
<tr><th id="3095">3095</th><td><u>#define	<dfn class="macro" id="_M/SGHCNT" data-ref="_M/SGHCNT">SGHCNT</dfn>          		0x84</u></td></tr>
<tr><th id="3096">3096</th><td></td></tr>
<tr><th id="3097">3097</th><td><u>#define	<dfn class="macro" id="_M/SCBHCNT" data-ref="_M/SCBHCNT">SCBHCNT</dfn>         		0x84</u></td></tr>
<tr><th id="3098">3098</th><td></td></tr>
<tr><th id="3099">3099</th><td><u>#define	<dfn class="macro" id="_M/DFF_THRSH" data-ref="_M/DFF_THRSH">DFF_THRSH</dfn>       		0x88</u></td></tr>
<tr><th id="3100">3100</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH" data-ref="_M/WR_DFTHRSH">WR_DFTHRSH</dfn>      	0x70</u></td></tr>
<tr><th id="3101">3101</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH" data-ref="_M/RD_DFTHRSH">RD_DFTHRSH</dfn>      	0x07</u></td></tr>
<tr><th id="3102">3102</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_MAX" data-ref="_M/WR_DFTHRSH_MAX">WR_DFTHRSH_MAX</dfn>  	0x70</u></td></tr>
<tr><th id="3103">3103</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_90" data-ref="_M/WR_DFTHRSH_90">WR_DFTHRSH_90</dfn>   	0x60</u></td></tr>
<tr><th id="3104">3104</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_85" data-ref="_M/WR_DFTHRSH_85">WR_DFTHRSH_85</dfn>   	0x50</u></td></tr>
<tr><th id="3105">3105</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_75" data-ref="_M/WR_DFTHRSH_75">WR_DFTHRSH_75</dfn>   	0x40</u></td></tr>
<tr><th id="3106">3106</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_63" data-ref="_M/WR_DFTHRSH_63">WR_DFTHRSH_63</dfn>   	0x30</u></td></tr>
<tr><th id="3107">3107</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_50" data-ref="_M/WR_DFTHRSH_50">WR_DFTHRSH_50</dfn>   	0x20</u></td></tr>
<tr><th id="3108">3108</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_25" data-ref="_M/WR_DFTHRSH_25">WR_DFTHRSH_25</dfn>   	0x10</u></td></tr>
<tr><th id="3109">3109</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_MAX" data-ref="_M/RD_DFTHRSH_MAX">RD_DFTHRSH_MAX</dfn>  	0x07</u></td></tr>
<tr><th id="3110">3110</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_90" data-ref="_M/RD_DFTHRSH_90">RD_DFTHRSH_90</dfn>   	0x06</u></td></tr>
<tr><th id="3111">3111</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_85" data-ref="_M/RD_DFTHRSH_85">RD_DFTHRSH_85</dfn>   	0x05</u></td></tr>
<tr><th id="3112">3112</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_75" data-ref="_M/RD_DFTHRSH_75">RD_DFTHRSH_75</dfn>   	0x04</u></td></tr>
<tr><th id="3113">3113</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_63" data-ref="_M/RD_DFTHRSH_63">RD_DFTHRSH_63</dfn>   	0x03</u></td></tr>
<tr><th id="3114">3114</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_50" data-ref="_M/RD_DFTHRSH_50">RD_DFTHRSH_50</dfn>   	0x02</u></td></tr>
<tr><th id="3115">3115</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_25" data-ref="_M/RD_DFTHRSH_25">RD_DFTHRSH_25</dfn>   	0x01</u></td></tr>
<tr><th id="3116">3116</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_MIN" data-ref="_M/WR_DFTHRSH_MIN">WR_DFTHRSH_MIN</dfn>  	0x00</u></td></tr>
<tr><th id="3117">3117</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_MIN" data-ref="_M/RD_DFTHRSH_MIN">RD_DFTHRSH_MIN</dfn>  	0x00</u></td></tr>
<tr><th id="3118">3118</th><td></td></tr>
<tr><th id="3119">3119</th><td><u>#define	<dfn class="macro" id="_M/ROMADDR" data-ref="_M/ROMADDR">ROMADDR</dfn>         		0x8a</u></td></tr>
<tr><th id="3120">3120</th><td></td></tr>
<tr><th id="3121">3121</th><td><u>#define	<dfn class="macro" id="_M/ROMCNTRL" data-ref="_M/ROMCNTRL">ROMCNTRL</dfn>        		0x8d</u></td></tr>
<tr><th id="3122">3122</th><td><u>#define		<dfn class="macro" id="_M/ROMOP" data-ref="_M/ROMOP">ROMOP</dfn>           	0xe0</u></td></tr>
<tr><th id="3123">3123</th><td><u>#define		<dfn class="macro" id="_M/ROMSPD" data-ref="_M/ROMSPD">ROMSPD</dfn>          	0x18</u></td></tr>
<tr><th id="3124">3124</th><td><u>#define		<dfn class="macro" id="_M/REPEAT" data-ref="_M/REPEAT">REPEAT</dfn>          	0x02</u></td></tr>
<tr><th id="3125">3125</th><td><u>#define		<dfn class="macro" id="_M/RDY" data-ref="_M/RDY">RDY</dfn>             	0x01</u></td></tr>
<tr><th id="3126">3126</th><td></td></tr>
<tr><th id="3127">3127</th><td><u>#define	<dfn class="macro" id="_M/ROMDATA" data-ref="_M/ROMDATA">ROMDATA</dfn>         		0x8e</u></td></tr>
<tr><th id="3128">3128</th><td></td></tr>
<tr><th id="3129">3129</th><td><u>#define	<dfn class="macro" id="_M/DCHRXMSG0" data-ref="_M/DCHRXMSG0">DCHRXMSG0</dfn>       		0x90</u></td></tr>
<tr><th id="3130">3130</th><td></td></tr>
<tr><th id="3131">3131</th><td><u>#define	<dfn class="macro" id="_M/ROENABLE" data-ref="_M/ROENABLE">ROENABLE</dfn>        		0x90</u></td></tr>
<tr><th id="3132">3132</th><td><u>#define		<dfn class="macro" id="_M/MSIROEN" data-ref="_M/MSIROEN">MSIROEN</dfn>         	0x20</u></td></tr>
<tr><th id="3133">3133</th><td><u>#define		<dfn class="macro" id="_M/OVLYROEN" data-ref="_M/OVLYROEN">OVLYROEN</dfn>        	0x10</u></td></tr>
<tr><th id="3134">3134</th><td><u>#define		<dfn class="macro" id="_M/CMCROEN" data-ref="_M/CMCROEN">CMCROEN</dfn>         	0x08</u></td></tr>
<tr><th id="3135">3135</th><td><u>#define		<dfn class="macro" id="_M/SGROEN" data-ref="_M/SGROEN">SGROEN</dfn>          	0x04</u></td></tr>
<tr><th id="3136">3136</th><td><u>#define		<dfn class="macro" id="_M/DCH1ROEN" data-ref="_M/DCH1ROEN">DCH1ROEN</dfn>        	0x02</u></td></tr>
<tr><th id="3137">3137</th><td><u>#define		<dfn class="macro" id="_M/DCH0ROEN" data-ref="_M/DCH0ROEN">DCH0ROEN</dfn>        	0x01</u></td></tr>
<tr><th id="3138">3138</th><td></td></tr>
<tr><th id="3139">3139</th><td><u>#define	<dfn class="macro" id="_M/OVLYRXMSG0" data-ref="_M/OVLYRXMSG0">OVLYRXMSG0</dfn>      		0x90</u></td></tr>
<tr><th id="3140">3140</th><td></td></tr>
<tr><th id="3141">3141</th><td><u>#define	<dfn class="macro" id="_M/CMCRXMSG0" data-ref="_M/CMCRXMSG0">CMCRXMSG0</dfn>       		0x90</u></td></tr>
<tr><th id="3142">3142</th><td></td></tr>
<tr><th id="3143">3143</th><td><u>#define	<dfn class="macro" id="_M/NSENABLE" data-ref="_M/NSENABLE">NSENABLE</dfn>        		0x91</u></td></tr>
<tr><th id="3144">3144</th><td><u>#define		<dfn class="macro" id="_M/MSINSEN" data-ref="_M/MSINSEN">MSINSEN</dfn>         	0x20</u></td></tr>
<tr><th id="3145">3145</th><td><u>#define		<dfn class="macro" id="_M/OVLYNSEN" data-ref="_M/OVLYNSEN">OVLYNSEN</dfn>        	0x10</u></td></tr>
<tr><th id="3146">3146</th><td><u>#define		<dfn class="macro" id="_M/CMCNSEN" data-ref="_M/CMCNSEN">CMCNSEN</dfn>         	0x08</u></td></tr>
<tr><th id="3147">3147</th><td><u>#define		<dfn class="macro" id="_M/SGNSEN" data-ref="_M/SGNSEN">SGNSEN</dfn>          	0x04</u></td></tr>
<tr><th id="3148">3148</th><td><u>#define		<dfn class="macro" id="_M/DCH1NSEN" data-ref="_M/DCH1NSEN">DCH1NSEN</dfn>        	0x02</u></td></tr>
<tr><th id="3149">3149</th><td><u>#define		<dfn class="macro" id="_M/DCH0NSEN" data-ref="_M/DCH0NSEN">DCH0NSEN</dfn>        	0x01</u></td></tr>
<tr><th id="3150">3150</th><td></td></tr>
<tr><th id="3151">3151</th><td><u>#define	<dfn class="macro" id="_M/DCHRXMSG1" data-ref="_M/DCHRXMSG1">DCHRXMSG1</dfn>       		0x91</u></td></tr>
<tr><th id="3152">3152</th><td></td></tr>
<tr><th id="3153">3153</th><td><u>#define	<dfn class="macro" id="_M/OVLYRXMSG1" data-ref="_M/OVLYRXMSG1">OVLYRXMSG1</dfn>      		0x91</u></td></tr>
<tr><th id="3154">3154</th><td></td></tr>
<tr><th id="3155">3155</th><td><u>#define	<dfn class="macro" id="_M/CMCRXMSG1" data-ref="_M/CMCRXMSG1">CMCRXMSG1</dfn>       		0x91</u></td></tr>
<tr><th id="3156">3156</th><td></td></tr>
<tr><th id="3157">3157</th><td><u>#define	<dfn class="macro" id="_M/DCHRXMSG2" data-ref="_M/DCHRXMSG2">DCHRXMSG2</dfn>       		0x92</u></td></tr>
<tr><th id="3158">3158</th><td></td></tr>
<tr><th id="3159">3159</th><td><u>#define	<dfn class="macro" id="_M/OVLYRXMSG2" data-ref="_M/OVLYRXMSG2">OVLYRXMSG2</dfn>      		0x92</u></td></tr>
<tr><th id="3160">3160</th><td></td></tr>
<tr><th id="3161">3161</th><td><u>#define	<dfn class="macro" id="_M/CMCRXMSG2" data-ref="_M/CMCRXMSG2">CMCRXMSG2</dfn>       		0x92</u></td></tr>
<tr><th id="3162">3162</th><td></td></tr>
<tr><th id="3163">3163</th><td><u>#define	<dfn class="macro" id="_M/OST" data-ref="_M/OST">OST</dfn>             		0x92</u></td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td><u>#define	<dfn class="macro" id="_M/DCHRXMSG3" data-ref="_M/DCHRXMSG3">DCHRXMSG3</dfn>       		0x93</u></td></tr>
<tr><th id="3166">3166</th><td></td></tr>
<tr><th id="3167">3167</th><td><u>#define	<dfn class="macro" id="_M/CMCRXMSG3" data-ref="_M/CMCRXMSG3">CMCRXMSG3</dfn>       		0x93</u></td></tr>
<tr><th id="3168">3168</th><td></td></tr>
<tr><th id="3169">3169</th><td><u>#define	<dfn class="macro" id="_M/PCIXCTL" data-ref="_M/PCIXCTL">PCIXCTL</dfn>         		0x93</u></td></tr>
<tr><th id="3170">3170</th><td><u>#define		<dfn class="macro" id="_M/SERRPULSE" data-ref="_M/SERRPULSE">SERRPULSE</dfn>       	0x80</u></td></tr>
<tr><th id="3171">3171</th><td><u>#define		<dfn class="macro" id="_M/UNEXPSCIEN" data-ref="_M/UNEXPSCIEN">UNEXPSCIEN</dfn>      	0x20</u></td></tr>
<tr><th id="3172">3172</th><td><u>#define		<dfn class="macro" id="_M/SPLTSMADIS" data-ref="_M/SPLTSMADIS">SPLTSMADIS</dfn>      	0x10</u></td></tr>
<tr><th id="3173">3173</th><td><u>#define		<dfn class="macro" id="_M/SPLTSTADIS" data-ref="_M/SPLTSTADIS">SPLTSTADIS</dfn>      	0x08</u></td></tr>
<tr><th id="3174">3174</th><td><u>#define		<dfn class="macro" id="_M/SRSPDPEEN" data-ref="_M/SRSPDPEEN">SRSPDPEEN</dfn>       	0x04</u></td></tr>
<tr><th id="3175">3175</th><td><u>#define		<dfn class="macro" id="_M/TSCSERREN" data-ref="_M/TSCSERREN">TSCSERREN</dfn>       	0x02</u></td></tr>
<tr><th id="3176">3176</th><td><u>#define		<dfn class="macro" id="_M/CMPABCDIS" data-ref="_M/CMPABCDIS">CMPABCDIS</dfn>       	0x01</u></td></tr>
<tr><th id="3177">3177</th><td></td></tr>
<tr><th id="3178">3178</th><td><u>#define	<dfn class="macro" id="_M/OVLYRXMSG3" data-ref="_M/OVLYRXMSG3">OVLYRXMSG3</dfn>      		0x93</u></td></tr>
<tr><th id="3179">3179</th><td></td></tr>
<tr><th id="3180">3180</th><td><u>#define	<dfn class="macro" id="_M/OVLYSEQBCNT" data-ref="_M/OVLYSEQBCNT">OVLYSEQBCNT</dfn>     		0x94</u></td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td><u>#define	<dfn class="macro" id="_M/CMCSEQBCNT" data-ref="_M/CMCSEQBCNT">CMCSEQBCNT</dfn>      		0x94</u></td></tr>
<tr><th id="3183">3183</th><td></td></tr>
<tr><th id="3184">3184</th><td><u>#define	<dfn class="macro" id="_M/DCHSEQBCNT" data-ref="_M/DCHSEQBCNT">DCHSEQBCNT</dfn>      		0x94</u></td></tr>
<tr><th id="3185">3185</th><td></td></tr>
<tr><th id="3186">3186</th><td><u>#define	<dfn class="macro" id="_M/OVLYSPLTSTAT0" data-ref="_M/OVLYSPLTSTAT0">OVLYSPLTSTAT0</dfn>   		0x96</u></td></tr>
<tr><th id="3187">3187</th><td></td></tr>
<tr><th id="3188">3188</th><td><u>#define	<dfn class="macro" id="_M/CMCSPLTSTAT0" data-ref="_M/CMCSPLTSTAT0">CMCSPLTSTAT0</dfn>    		0x96</u></td></tr>
<tr><th id="3189">3189</th><td></td></tr>
<tr><th id="3190">3190</th><td><u>#define	<dfn class="macro" id="_M/DCHSPLTSTAT0" data-ref="_M/DCHSPLTSTAT0">DCHSPLTSTAT0</dfn>    		0x96</u></td></tr>
<tr><th id="3191">3191</th><td></td></tr>
<tr><th id="3192">3192</th><td><u>#define	<dfn class="macro" id="_M/OVLYSPLTSTAT1" data-ref="_M/OVLYSPLTSTAT1">OVLYSPLTSTAT1</dfn>   		0x97</u></td></tr>
<tr><th id="3193">3193</th><td></td></tr>
<tr><th id="3194">3194</th><td><u>#define	<dfn class="macro" id="_M/DCHSPLTSTAT1" data-ref="_M/DCHSPLTSTAT1">DCHSPLTSTAT1</dfn>    		0x97</u></td></tr>
<tr><th id="3195">3195</th><td></td></tr>
<tr><th id="3196">3196</th><td><u>#define	<dfn class="macro" id="_M/CMCSPLTSTAT1" data-ref="_M/CMCSPLTSTAT1">CMCSPLTSTAT1</dfn>    		0x97</u></td></tr>
<tr><th id="3197">3197</th><td></td></tr>
<tr><th id="3198">3198</th><td><u>#define	<dfn class="macro" id="_M/SGRXMSG0" data-ref="_M/SGRXMSG0">SGRXMSG0</dfn>        		0x98</u></td></tr>
<tr><th id="3199">3199</th><td><u>#define		<dfn class="macro" id="_M/CDNUM" data-ref="_M/CDNUM">CDNUM</dfn>           	0xf8</u></td></tr>
<tr><th id="3200">3200</th><td><u>#define		<dfn class="macro" id="_M/CFNUM" data-ref="_M/CFNUM">CFNUM</dfn>           	0x07</u></td></tr>
<tr><th id="3201">3201</th><td></td></tr>
<tr><th id="3202">3202</th><td><u>#define	<dfn class="macro" id="_M/SLVSPLTOUTADR0" data-ref="_M/SLVSPLTOUTADR0">SLVSPLTOUTADR0</dfn>  		0x98</u></td></tr>
<tr><th id="3203">3203</th><td><u>#define		<dfn class="macro" id="_M/LOWER_ADDR" data-ref="_M/LOWER_ADDR">LOWER_ADDR</dfn>      	0x7f</u></td></tr>
<tr><th id="3204">3204</th><td></td></tr>
<tr><th id="3205">3205</th><td><u>#define	<dfn class="macro" id="_M/SLVSPLTOUTADR1" data-ref="_M/SLVSPLTOUTADR1">SLVSPLTOUTADR1</dfn>  		0x99</u></td></tr>
<tr><th id="3206">3206</th><td><u>#define		<dfn class="macro" id="_M/REQ_DNUM" data-ref="_M/REQ_DNUM">REQ_DNUM</dfn>        	0xf8</u></td></tr>
<tr><th id="3207">3207</th><td><u>#define		<dfn class="macro" id="_M/REQ_FNUM" data-ref="_M/REQ_FNUM">REQ_FNUM</dfn>        	0x07</u></td></tr>
<tr><th id="3208">3208</th><td></td></tr>
<tr><th id="3209">3209</th><td><u>#define	<dfn class="macro" id="_M/SGRXMSG1" data-ref="_M/SGRXMSG1">SGRXMSG1</dfn>        		0x99</u></td></tr>
<tr><th id="3210">3210</th><td><u>#define		<dfn class="macro" id="_M/CBNUM" data-ref="_M/CBNUM">CBNUM</dfn>           	0xff</u></td></tr>
<tr><th id="3211">3211</th><td></td></tr>
<tr><th id="3212">3212</th><td><u>#define	<dfn class="macro" id="_M/SLVSPLTOUTADR2" data-ref="_M/SLVSPLTOUTADR2">SLVSPLTOUTADR2</dfn>  		0x9a</u></td></tr>
<tr><th id="3213">3213</th><td><u>#define		<dfn class="macro" id="_M/REQ_BNUM" data-ref="_M/REQ_BNUM">REQ_BNUM</dfn>        	0xff</u></td></tr>
<tr><th id="3214">3214</th><td></td></tr>
<tr><th id="3215">3215</th><td><u>#define	<dfn class="macro" id="_M/SGRXMSG2" data-ref="_M/SGRXMSG2">SGRXMSG2</dfn>        		0x9a</u></td></tr>
<tr><th id="3216">3216</th><td><u>#define		<dfn class="macro" id="_M/MINDEX" data-ref="_M/MINDEX">MINDEX</dfn>          	0xff</u></td></tr>
<tr><th id="3217">3217</th><td></td></tr>
<tr><th id="3218">3218</th><td><u>#define	<dfn class="macro" id="_M/SLVSPLTOUTADR3" data-ref="_M/SLVSPLTOUTADR3">SLVSPLTOUTADR3</dfn>  		0x9b</u></td></tr>
<tr><th id="3219">3219</th><td><u>#define		<dfn class="macro" id="_M/TAG_NUM" data-ref="_M/TAG_NUM">TAG_NUM</dfn>         	0x1f</u></td></tr>
<tr><th id="3220">3220</th><td><u>#define		<dfn class="macro" id="_M/RLXORD" data-ref="_M/RLXORD">RLXORD</dfn>          	0x10</u></td></tr>
<tr><th id="3221">3221</th><td></td></tr>
<tr><th id="3222">3222</th><td><u>#define	<dfn class="macro" id="_M/SGRXMSG3" data-ref="_M/SGRXMSG3">SGRXMSG3</dfn>        		0x9b</u></td></tr>
<tr><th id="3223">3223</th><td><u>#define		<dfn class="macro" id="_M/MCLASS" data-ref="_M/MCLASS">MCLASS</dfn>          	0x0f</u></td></tr>
<tr><th id="3224">3224</th><td></td></tr>
<tr><th id="3225">3225</th><td><u>#define	<dfn class="macro" id="_M/SGSEQBCNT" data-ref="_M/SGSEQBCNT">SGSEQBCNT</dfn>       		0x9c</u></td></tr>
<tr><th id="3226">3226</th><td></td></tr>
<tr><th id="3227">3227</th><td><u>#define	<dfn class="macro" id="_M/SLVSPLTOUTATTR0" data-ref="_M/SLVSPLTOUTATTR0">SLVSPLTOUTATTR0</dfn> 		0x9c</u></td></tr>
<tr><th id="3228">3228</th><td><u>#define		<dfn class="macro" id="_M/LOWER_BCNT" data-ref="_M/LOWER_BCNT">LOWER_BCNT</dfn>      	0xff</u></td></tr>
<tr><th id="3229">3229</th><td></td></tr>
<tr><th id="3230">3230</th><td><u>#define	<dfn class="macro" id="_M/SLVSPLTOUTATTR1" data-ref="_M/SLVSPLTOUTATTR1">SLVSPLTOUTATTR1</dfn> 		0x9d</u></td></tr>
<tr><th id="3231">3231</th><td><u>#define		<dfn class="macro" id="_M/CMPLT_DNUM" data-ref="_M/CMPLT_DNUM">CMPLT_DNUM</dfn>      	0xf8</u></td></tr>
<tr><th id="3232">3232</th><td><u>#define		<dfn class="macro" id="_M/CMPLT_FNUM" data-ref="_M/CMPLT_FNUM">CMPLT_FNUM</dfn>      	0x07</u></td></tr>
<tr><th id="3233">3233</th><td></td></tr>
<tr><th id="3234">3234</th><td><u>#define	<dfn class="macro" id="_M/SGSPLTSTAT0" data-ref="_M/SGSPLTSTAT0">SGSPLTSTAT0</dfn>     		0x9e</u></td></tr>
<tr><th id="3235">3235</th><td><u>#define		<dfn class="macro" id="_M/STAETERM" data-ref="_M/STAETERM">STAETERM</dfn>        	0x80</u></td></tr>
<tr><th id="3236">3236</th><td><u>#define		<dfn class="macro" id="_M/SCBCERR" data-ref="_M/SCBCERR">SCBCERR</dfn>         	0x40</u></td></tr>
<tr><th id="3237">3237</th><td><u>#define		<dfn class="macro" id="_M/SCADERR" data-ref="_M/SCADERR">SCADERR</dfn>         	0x20</u></td></tr>
<tr><th id="3238">3238</th><td><u>#define		<dfn class="macro" id="_M/SCDATBUCKET" data-ref="_M/SCDATBUCKET">SCDATBUCKET</dfn>     	0x10</u></td></tr>
<tr><th id="3239">3239</th><td><u>#define		<dfn class="macro" id="_M/CNTNOTCMPLT" data-ref="_M/CNTNOTCMPLT">CNTNOTCMPLT</dfn>     	0x08</u></td></tr>
<tr><th id="3240">3240</th><td><u>#define		<dfn class="macro" id="_M/RXOVRUN" data-ref="_M/RXOVRUN">RXOVRUN</dfn>         	0x04</u></td></tr>
<tr><th id="3241">3241</th><td><u>#define		<dfn class="macro" id="_M/RXSCEMSG" data-ref="_M/RXSCEMSG">RXSCEMSG</dfn>        	0x02</u></td></tr>
<tr><th id="3242">3242</th><td><u>#define		<dfn class="macro" id="_M/RXSPLTRSP" data-ref="_M/RXSPLTRSP">RXSPLTRSP</dfn>       	0x01</u></td></tr>
<tr><th id="3243">3243</th><td></td></tr>
<tr><th id="3244">3244</th><td><u>#define	<dfn class="macro" id="_M/SLVSPLTOUTATTR2" data-ref="_M/SLVSPLTOUTATTR2">SLVSPLTOUTATTR2</dfn> 		0x9e</u></td></tr>
<tr><th id="3245">3245</th><td><u>#define		<dfn class="macro" id="_M/CMPLT_BNUM" data-ref="_M/CMPLT_BNUM">CMPLT_BNUM</dfn>      	0xff</u></td></tr>
<tr><th id="3246">3246</th><td></td></tr>
<tr><th id="3247">3247</th><td><u>#define	<dfn class="macro" id="_M/SGSPLTSTAT1" data-ref="_M/SGSPLTSTAT1">SGSPLTSTAT1</dfn>     		0x9f</u></td></tr>
<tr><th id="3248">3248</th><td><u>#define		<dfn class="macro" id="_M/RXDATABUCKET" data-ref="_M/RXDATABUCKET">RXDATABUCKET</dfn>    	0x01</u></td></tr>
<tr><th id="3249">3249</th><td></td></tr>
<tr><th id="3250">3250</th><td><u>#define	<dfn class="macro" id="_M/SFUNCT" data-ref="_M/SFUNCT">SFUNCT</dfn>          		0x9f</u></td></tr>
<tr><th id="3251">3251</th><td><u>#define		<dfn class="macro" id="_M/TEST_GROUP" data-ref="_M/TEST_GROUP">TEST_GROUP</dfn>      	0xf0</u></td></tr>
<tr><th id="3252">3252</th><td><u>#define		<dfn class="macro" id="_M/TEST_NUM" data-ref="_M/TEST_NUM">TEST_NUM</dfn>        	0x0f</u></td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td><u>#define	<dfn class="macro" id="_M/DF0PCISTAT" data-ref="_M/DF0PCISTAT">DF0PCISTAT</dfn>      		0xa0</u></td></tr>
<tr><th id="3255">3255</th><td></td></tr>
<tr><th id="3256">3256</th><td><u>#define	<dfn class="macro" id="_M/REG0" data-ref="_M/REG0">REG0</dfn>            		0xa0</u></td></tr>
<tr><th id="3257">3257</th><td></td></tr>
<tr><th id="3258">3258</th><td><u>#define	<dfn class="macro" id="_M/DF1PCISTAT" data-ref="_M/DF1PCISTAT">DF1PCISTAT</dfn>      		0xa1</u></td></tr>
<tr><th id="3259">3259</th><td></td></tr>
<tr><th id="3260">3260</th><td><u>#define	<dfn class="macro" id="_M/SGPCISTAT" data-ref="_M/SGPCISTAT">SGPCISTAT</dfn>       		0xa2</u></td></tr>
<tr><th id="3261">3261</th><td></td></tr>
<tr><th id="3262">3262</th><td><u>#define	<dfn class="macro" id="_M/REG1" data-ref="_M/REG1">REG1</dfn>            		0xa2</u></td></tr>
<tr><th id="3263">3263</th><td></td></tr>
<tr><th id="3264">3264</th><td><u>#define	<dfn class="macro" id="_M/CMCPCISTAT" data-ref="_M/CMCPCISTAT">CMCPCISTAT</dfn>      		0xa3</u></td></tr>
<tr><th id="3265">3265</th><td></td></tr>
<tr><th id="3266">3266</th><td><u>#define	<dfn class="macro" id="_M/OVLYPCISTAT" data-ref="_M/OVLYPCISTAT">OVLYPCISTAT</dfn>     		0xa4</u></td></tr>
<tr><th id="3267">3267</th><td><u>#define		<dfn class="macro" id="_M/SCAAPERR" data-ref="_M/SCAAPERR">SCAAPERR</dfn>        	0x08</u></td></tr>
<tr><th id="3268">3268</th><td><u>#define		<dfn class="macro" id="_M/RDPERR" data-ref="_M/RDPERR">RDPERR</dfn>          	0x04</u></td></tr>
<tr><th id="3269">3269</th><td></td></tr>
<tr><th id="3270">3270</th><td><u>#define	<dfn class="macro" id="_M/REG_ISR" data-ref="_M/REG_ISR">REG_ISR</dfn>         		0xa4</u></td></tr>
<tr><th id="3271">3271</th><td></td></tr>
<tr><th id="3272">3272</th><td><u>#define	<dfn class="macro" id="_M/MSIPCISTAT" data-ref="_M/MSIPCISTAT">MSIPCISTAT</dfn>      		0xa6</u></td></tr>
<tr><th id="3273">3273</th><td><u>#define		<dfn class="macro" id="_M/RMA" data-ref="_M/RMA">RMA</dfn>             	0x20</u></td></tr>
<tr><th id="3274">3274</th><td><u>#define		<dfn class="macro" id="_M/RTA" data-ref="_M/RTA">RTA</dfn>             	0x10</u></td></tr>
<tr><th id="3275">3275</th><td><u>#define		<dfn class="macro" id="_M/CLRPENDMSI" data-ref="_M/CLRPENDMSI">CLRPENDMSI</dfn>      	0x08</u></td></tr>
<tr><th id="3276">3276</th><td><u>#define		<dfn class="macro" id="_M/DPR" data-ref="_M/DPR">DPR</dfn>             	0x01</u></td></tr>
<tr><th id="3277">3277</th><td></td></tr>
<tr><th id="3278">3278</th><td><u>#define	<dfn class="macro" id="_M/SG_STATE" data-ref="_M/SG_STATE">SG_STATE</dfn>        		0xa6</u></td></tr>
<tr><th id="3279">3279</th><td><u>#define		<dfn class="macro" id="_M/FETCH_INPROG" data-ref="_M/FETCH_INPROG">FETCH_INPROG</dfn>    	0x04</u></td></tr>
<tr><th id="3280">3280</th><td><u>#define		<dfn class="macro" id="_M/LOADING_NEEDED" data-ref="_M/LOADING_NEEDED">LOADING_NEEDED</dfn>  	0x02</u></td></tr>
<tr><th id="3281">3281</th><td><u>#define		<dfn class="macro" id="_M/SEGS_AVAIL" data-ref="_M/SEGS_AVAIL">SEGS_AVAIL</dfn>      	0x01</u></td></tr>
<tr><th id="3282">3282</th><td></td></tr>
<tr><th id="3283">3283</th><td><u>#define	<dfn class="macro" id="_M/DATA_COUNT_ODD" data-ref="_M/DATA_COUNT_ODD">DATA_COUNT_ODD</dfn>  		0xa7</u></td></tr>
<tr><th id="3284">3284</th><td></td></tr>
<tr><th id="3285">3285</th><td><u>#define	<dfn class="macro" id="_M/TARGPCISTAT" data-ref="_M/TARGPCISTAT">TARGPCISTAT</dfn>     		0xa7</u></td></tr>
<tr><th id="3286">3286</th><td><u>#define		<dfn class="macro" id="_M/DPE" data-ref="_M/DPE">DPE</dfn>             	0x80</u></td></tr>
<tr><th id="3287">3287</th><td><u>#define		<dfn class="macro" id="_M/SSE" data-ref="_M/SSE">SSE</dfn>             	0x40</u></td></tr>
<tr><th id="3288">3288</th><td><u>#define		<dfn class="macro" id="_M/STA" data-ref="_M/STA">STA</dfn>             	0x08</u></td></tr>
<tr><th id="3289">3289</th><td><u>#define		<dfn class="macro" id="_M/TWATERR" data-ref="_M/TWATERR">TWATERR</dfn>         	0x02</u></td></tr>
<tr><th id="3290">3290</th><td></td></tr>
<tr><th id="3291">3291</th><td><u>#define	<dfn class="macro" id="_M/SCBPTR" data-ref="_M/SCBPTR">SCBPTR</dfn>          		0xa8</u></td></tr>
<tr><th id="3292">3292</th><td></td></tr>
<tr><th id="3293">3293</th><td><u>#define	<dfn class="macro" id="_M/SCBAUTOPTR" data-ref="_M/SCBAUTOPTR">SCBAUTOPTR</dfn>      		0xab</u></td></tr>
<tr><th id="3294">3294</th><td><u>#define		<dfn class="macro" id="_M/AUSCBPTR_EN" data-ref="_M/AUSCBPTR_EN">AUSCBPTR_EN</dfn>     	0x80</u></td></tr>
<tr><th id="3295">3295</th><td><u>#define		<dfn class="macro" id="_M/SCBPTR_ADDR" data-ref="_M/SCBPTR_ADDR">SCBPTR_ADDR</dfn>     	0x38</u></td></tr>
<tr><th id="3296">3296</th><td><u>#define		<dfn class="macro" id="_M/SCBPTR_OFF" data-ref="_M/SCBPTR_OFF">SCBPTR_OFF</dfn>      	0x07</u></td></tr>
<tr><th id="3297">3297</th><td></td></tr>
<tr><th id="3298">3298</th><td><u>#define	<dfn class="macro" id="_M/CCSCBACNT" data-ref="_M/CCSCBACNT">CCSCBACNT</dfn>       		0xab</u></td></tr>
<tr><th id="3299">3299</th><td></td></tr>
<tr><th id="3300">3300</th><td><u>#define	<dfn class="macro" id="_M/CCSCBADDR" data-ref="_M/CCSCBADDR">CCSCBADDR</dfn>       		0xac</u></td></tr>
<tr><th id="3301">3301</th><td></td></tr>
<tr><th id="3302">3302</th><td><u>#define	<dfn class="macro" id="_M/CCSCBADR_BK" data-ref="_M/CCSCBADR_BK">CCSCBADR_BK</dfn>     		0xac</u></td></tr>
<tr><th id="3303">3303</th><td></td></tr>
<tr><th id="3304">3304</th><td><u>#define	<dfn class="macro" id="_M/CCSGADDR" data-ref="_M/CCSGADDR">CCSGADDR</dfn>        		0xac</u></td></tr>
<tr><th id="3305">3305</th><td></td></tr>
<tr><th id="3306">3306</th><td><u>#define	<dfn class="macro" id="_M/CCSCBCTL" data-ref="_M/CCSCBCTL">CCSCBCTL</dfn>        		0xad</u></td></tr>
<tr><th id="3307">3307</th><td><u>#define		<dfn class="macro" id="_M/CCSCBDONE" data-ref="_M/CCSCBDONE">CCSCBDONE</dfn>       	0x80</u></td></tr>
<tr><th id="3308">3308</th><td><u>#define		<dfn class="macro" id="_M/ARRDONE" data-ref="_M/ARRDONE">ARRDONE</dfn>         	0x40</u></td></tr>
<tr><th id="3309">3309</th><td><u>#define		<dfn class="macro" id="_M/CCARREN" data-ref="_M/CCARREN">CCARREN</dfn>         	0x10</u></td></tr>
<tr><th id="3310">3310</th><td><u>#define		<dfn class="macro" id="_M/CCSCBEN" data-ref="_M/CCSCBEN">CCSCBEN</dfn>         	0x08</u></td></tr>
<tr><th id="3311">3311</th><td><u>#define		<dfn class="macro" id="_M/CCSCBDIR" data-ref="_M/CCSCBDIR">CCSCBDIR</dfn>        	0x04</u></td></tr>
<tr><th id="3312">3312</th><td><u>#define		<dfn class="macro" id="_M/CCSCBRESET" data-ref="_M/CCSCBRESET">CCSCBRESET</dfn>      	0x01</u></td></tr>
<tr><th id="3313">3313</th><td></td></tr>
<tr><th id="3314">3314</th><td><u>#define	<dfn class="macro" id="_M/CCSGCTL" data-ref="_M/CCSGCTL">CCSGCTL</dfn>         		0xad</u></td></tr>
<tr><th id="3315">3315</th><td><u>#define		<dfn class="macro" id="_M/CCSGEN" data-ref="_M/CCSGEN">CCSGEN</dfn>          	0x0c</u></td></tr>
<tr><th id="3316">3316</th><td><u>#define		<dfn class="macro" id="_M/CCSGDONE" data-ref="_M/CCSGDONE">CCSGDONE</dfn>        	0x80</u></td></tr>
<tr><th id="3317">3317</th><td><u>#define		<dfn class="macro" id="_M/SG_CACHE_AVAIL" data-ref="_M/SG_CACHE_AVAIL">SG_CACHE_AVAIL</dfn>  	0x10</u></td></tr>
<tr><th id="3318">3318</th><td><u>#define		<dfn class="macro" id="_M/CCSGENACK" data-ref="_M/CCSGENACK">CCSGENACK</dfn>       	0x08</u></td></tr>
<tr><th id="3319">3319</th><td><u>#define		<dfn class="macro" id="_M/SG_FETCH_REQ" data-ref="_M/SG_FETCH_REQ">SG_FETCH_REQ</dfn>    	0x02</u></td></tr>
<tr><th id="3320">3320</th><td><u>#define		<dfn class="macro" id="_M/CCSGRESET" data-ref="_M/CCSGRESET">CCSGRESET</dfn>       	0x01</u></td></tr>
<tr><th id="3321">3321</th><td></td></tr>
<tr><th id="3322">3322</th><td><u>#define	<dfn class="macro" id="_M/CMC_RAMBIST" data-ref="_M/CMC_RAMBIST">CMC_RAMBIST</dfn>     		0xad</u></td></tr>
<tr><th id="3323">3323</th><td><u>#define		<dfn class="macro" id="_M/SG_ELEMENT_SIZE" data-ref="_M/SG_ELEMENT_SIZE">SG_ELEMENT_SIZE</dfn> 	0x80</u></td></tr>
<tr><th id="3324">3324</th><td><u>#define		<dfn class="macro" id="_M/SCBRAMBIST_FAIL" data-ref="_M/SCBRAMBIST_FAIL">SCBRAMBIST_FAIL</dfn> 	0x40</u></td></tr>
<tr><th id="3325">3325</th><td><u>#define		<dfn class="macro" id="_M/SG_BIST_FAIL" data-ref="_M/SG_BIST_FAIL">SG_BIST_FAIL</dfn>    	0x20</u></td></tr>
<tr><th id="3326">3326</th><td><u>#define		<dfn class="macro" id="_M/SG_BIST_EN" data-ref="_M/SG_BIST_EN">SG_BIST_EN</dfn>      	0x10</u></td></tr>
<tr><th id="3327">3327</th><td><u>#define		<dfn class="macro" id="_M/CMC_BUFFER_BIST_FAIL" data-ref="_M/CMC_BUFFER_BIST_FAIL">CMC_BUFFER_BIST_FAIL</dfn>	0x02</u></td></tr>
<tr><th id="3328">3328</th><td><u>#define		<dfn class="macro" id="_M/CMC_BUFFER_BIST_EN" data-ref="_M/CMC_BUFFER_BIST_EN">CMC_BUFFER_BIST_EN</dfn>	0x01</u></td></tr>
<tr><th id="3329">3329</th><td></td></tr>
<tr><th id="3330">3330</th><td><u>#define	<dfn class="macro" id="_M/CCSGRAM" data-ref="_M/CCSGRAM">CCSGRAM</dfn>         		0xb0</u></td></tr>
<tr><th id="3331">3331</th><td></td></tr>
<tr><th id="3332">3332</th><td><u>#define	<dfn class="macro" id="_M/CCSCBRAM" data-ref="_M/CCSCBRAM">CCSCBRAM</dfn>        		0xb0</u></td></tr>
<tr><th id="3333">3333</th><td></td></tr>
<tr><th id="3334">3334</th><td><u>#define	<dfn class="macro" id="_M/FLEXADR" data-ref="_M/FLEXADR">FLEXADR</dfn>         		0xb0</u></td></tr>
<tr><th id="3335">3335</th><td></td></tr>
<tr><th id="3336">3336</th><td><u>#define	<dfn class="macro" id="_M/FLEXCNT" data-ref="_M/FLEXCNT">FLEXCNT</dfn>         		0xb3</u></td></tr>
<tr><th id="3337">3337</th><td></td></tr>
<tr><th id="3338">3338</th><td><u>#define	<dfn class="macro" id="_M/FLEXDMASTAT" data-ref="_M/FLEXDMASTAT">FLEXDMASTAT</dfn>     		0xb5</u></td></tr>
<tr><th id="3339">3339</th><td><u>#define		<dfn class="macro" id="_M/FLEXDMAERR" data-ref="_M/FLEXDMAERR">FLEXDMAERR</dfn>      	0x02</u></td></tr>
<tr><th id="3340">3340</th><td><u>#define		<dfn class="macro" id="_M/FLEXDMADONE" data-ref="_M/FLEXDMADONE">FLEXDMADONE</dfn>     	0x01</u></td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td><u>#define	<dfn class="macro" id="_M/FLEXDATA" data-ref="_M/FLEXDATA">FLEXDATA</dfn>        		0xb6</u></td></tr>
<tr><th id="3343">3343</th><td></td></tr>
<tr><th id="3344">3344</th><td><u>#define	<dfn class="macro" id="_M/BRDDAT" data-ref="_M/BRDDAT">BRDDAT</dfn>          		0xb8</u></td></tr>
<tr><th id="3345">3345</th><td></td></tr>
<tr><th id="3346">3346</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL" data-ref="_M/BRDCTL">BRDCTL</dfn>          		0xb9</u></td></tr>
<tr><th id="3347">3347</th><td><u>#define		<dfn class="macro" id="_M/FLXARBACK" data-ref="_M/FLXARBACK">FLXARBACK</dfn>       	0x80</u></td></tr>
<tr><th id="3348">3348</th><td><u>#define		<dfn class="macro" id="_M/FLXARBREQ" data-ref="_M/FLXARBREQ">FLXARBREQ</dfn>       	0x40</u></td></tr>
<tr><th id="3349">3349</th><td><u>#define		<dfn class="macro" id="_M/BRDADDR" data-ref="_M/BRDADDR">BRDADDR</dfn>         	0x38</u></td></tr>
<tr><th id="3350">3350</th><td><u>#define		<dfn class="macro" id="_M/BRDEN" data-ref="_M/BRDEN">BRDEN</dfn>           	0x04</u></td></tr>
<tr><th id="3351">3351</th><td><u>#define		<dfn class="macro" id="_M/BRDRW" data-ref="_M/BRDRW">BRDRW</dfn>           	0x02</u></td></tr>
<tr><th id="3352">3352</th><td><u>#define		<dfn class="macro" id="_M/BRDSTB" data-ref="_M/BRDSTB">BRDSTB</dfn>          	0x01</u></td></tr>
<tr><th id="3353">3353</th><td></td></tr>
<tr><th id="3354">3354</th><td><u>#define	<dfn class="macro" id="_M/SEEADR" data-ref="_M/SEEADR">SEEADR</dfn>          		0xba</u></td></tr>
<tr><th id="3355">3355</th><td></td></tr>
<tr><th id="3356">3356</th><td><u>#define	<dfn class="macro" id="_M/SEEDAT" data-ref="_M/SEEDAT">SEEDAT</dfn>          		0xbc</u></td></tr>
<tr><th id="3357">3357</th><td></td></tr>
<tr><th id="3358">3358</th><td><u>#define	<dfn class="macro" id="_M/SEECTL" data-ref="_M/SEECTL">SEECTL</dfn>          		0xbe</u></td></tr>
<tr><th id="3359">3359</th><td><u>#define		<dfn class="macro" id="_M/SEEOP_EWDS" data-ref="_M/SEEOP_EWDS">SEEOP_EWDS</dfn>      	0x40</u></td></tr>
<tr><th id="3360">3360</th><td><u>#define		<dfn class="macro" id="_M/SEEOP_WALL" data-ref="_M/SEEOP_WALL">SEEOP_WALL</dfn>      	0x40</u></td></tr>
<tr><th id="3361">3361</th><td><u>#define		<dfn class="macro" id="_M/SEEOP_EWEN" data-ref="_M/SEEOP_EWEN">SEEOP_EWEN</dfn>      	0x40</u></td></tr>
<tr><th id="3362">3362</th><td><u>#define		<dfn class="macro" id="_M/SEEOPCODE" data-ref="_M/SEEOPCODE">SEEOPCODE</dfn>       	0x70</u></td></tr>
<tr><th id="3363">3363</th><td><u>#define		<dfn class="macro" id="_M/SEERST" data-ref="_M/SEERST">SEERST</dfn>          	0x02</u></td></tr>
<tr><th id="3364">3364</th><td><u>#define		<dfn class="macro" id="_M/SEESTART" data-ref="_M/SEESTART">SEESTART</dfn>        	0x01</u></td></tr>
<tr><th id="3365">3365</th><td><u>#define		<dfn class="macro" id="_M/SEEOP_ERASE" data-ref="_M/SEEOP_ERASE">SEEOP_ERASE</dfn>     	0x70</u></td></tr>
<tr><th id="3366">3366</th><td><u>#define		<dfn class="macro" id="_M/SEEOP_READ" data-ref="_M/SEEOP_READ">SEEOP_READ</dfn>      	0x60</u></td></tr>
<tr><th id="3367">3367</th><td><u>#define		<dfn class="macro" id="_M/SEEOP_WRITE" data-ref="_M/SEEOP_WRITE">SEEOP_WRITE</dfn>     	0x50</u></td></tr>
<tr><th id="3368">3368</th><td><u>#define		<dfn class="macro" id="_M/SEEOP_ERAL" data-ref="_M/SEEOP_ERAL">SEEOP_ERAL</dfn>      	0x40</u></td></tr>
<tr><th id="3369">3369</th><td></td></tr>
<tr><th id="3370">3370</th><td><u>#define	<dfn class="macro" id="_M/SEESTAT" data-ref="_M/SEESTAT">SEESTAT</dfn>         		0xbe</u></td></tr>
<tr><th id="3371">3371</th><td><u>#define		<dfn class="macro" id="_M/INIT_DONE" data-ref="_M/INIT_DONE">INIT_DONE</dfn>       	0x80</u></td></tr>
<tr><th id="3372">3372</th><td><u>#define		<dfn class="macro" id="_M/LDALTID_L" data-ref="_M/LDALTID_L">LDALTID_L</dfn>       	0x08</u></td></tr>
<tr><th id="3373">3373</th><td><u>#define		<dfn class="macro" id="_M/SEEARBACK" data-ref="_M/SEEARBACK">SEEARBACK</dfn>       	0x04</u></td></tr>
<tr><th id="3374">3374</th><td><u>#define		<dfn class="macro" id="_M/SEEBUSY" data-ref="_M/SEEBUSY">SEEBUSY</dfn>         	0x02</u></td></tr>
<tr><th id="3375">3375</th><td></td></tr>
<tr><th id="3376">3376</th><td><u>#define	<dfn class="macro" id="_M/SCBCNT" data-ref="_M/SCBCNT">SCBCNT</dfn>          		0xbf</u></td></tr>
<tr><th id="3377">3377</th><td></td></tr>
<tr><th id="3378">3378</th><td><u>#define	<dfn class="macro" id="_M/DSPFLTRCTL" data-ref="_M/DSPFLTRCTL">DSPFLTRCTL</dfn>      		0xc0</u></td></tr>
<tr><th id="3379">3379</th><td><u>#define		<dfn class="macro" id="_M/FLTRDISABLE" data-ref="_M/FLTRDISABLE">FLTRDISABLE</dfn>     	0x20</u></td></tr>
<tr><th id="3380">3380</th><td><u>#define		<dfn class="macro" id="_M/EDGESENSE" data-ref="_M/EDGESENSE">EDGESENSE</dfn>       	0x10</u></td></tr>
<tr><th id="3381">3381</th><td><u>#define		<dfn class="macro" id="_M/DSPFCNTSEL" data-ref="_M/DSPFCNTSEL">DSPFCNTSEL</dfn>      	0x0f</u></td></tr>
<tr><th id="3382">3382</th><td></td></tr>
<tr><th id="3383">3383</th><td><u>#define	<dfn class="macro" id="_M/DFWADDR" data-ref="_M/DFWADDR">DFWADDR</dfn>         		0xc0</u></td></tr>
<tr><th id="3384">3384</th><td></td></tr>
<tr><th id="3385">3385</th><td><u>#define	<dfn class="macro" id="_M/DSPDATACTL" data-ref="_M/DSPDATACTL">DSPDATACTL</dfn>      		0xc1</u></td></tr>
<tr><th id="3386">3386</th><td><u>#define		<dfn class="macro" id="_M/BYPASSENAB" data-ref="_M/BYPASSENAB">BYPASSENAB</dfn>      	0x80</u></td></tr>
<tr><th id="3387">3387</th><td><u>#define		<dfn class="macro" id="_M/DESQDIS" data-ref="_M/DESQDIS">DESQDIS</dfn>         	0x10</u></td></tr>
<tr><th id="3388">3388</th><td><u>#define		<dfn class="macro" id="_M/RCVROFFSTDIS" data-ref="_M/RCVROFFSTDIS">RCVROFFSTDIS</dfn>    	0x04</u></td></tr>
<tr><th id="3389">3389</th><td><u>#define		<dfn class="macro" id="_M/XMITOFFSTDIS" data-ref="_M/XMITOFFSTDIS">XMITOFFSTDIS</dfn>    	0x02</u></td></tr>
<tr><th id="3390">3390</th><td></td></tr>
<tr><th id="3391">3391</th><td><u>#define	<dfn class="macro" id="_M/DSPREQCTL" data-ref="_M/DSPREQCTL">DSPREQCTL</dfn>       		0xc2</u></td></tr>
<tr><th id="3392">3392</th><td><u>#define		<dfn class="macro" id="_M/MANREQCTL" data-ref="_M/MANREQCTL">MANREQCTL</dfn>       	0xc0</u></td></tr>
<tr><th id="3393">3393</th><td><u>#define		<dfn class="macro" id="_M/MANREQDLY" data-ref="_M/MANREQDLY">MANREQDLY</dfn>       	0x3f</u></td></tr>
<tr><th id="3394">3394</th><td></td></tr>
<tr><th id="3395">3395</th><td><u>#define	<dfn class="macro" id="_M/DFRADDR" data-ref="_M/DFRADDR">DFRADDR</dfn>         		0xc2</u></td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td><u>#define	<dfn class="macro" id="_M/DSPACKCTL" data-ref="_M/DSPACKCTL">DSPACKCTL</dfn>       		0xc3</u></td></tr>
<tr><th id="3398">3398</th><td><u>#define		<dfn class="macro" id="_M/MANACKCTL" data-ref="_M/MANACKCTL">MANACKCTL</dfn>       	0xc0</u></td></tr>
<tr><th id="3399">3399</th><td><u>#define		<dfn class="macro" id="_M/MANACKDLY" data-ref="_M/MANACKDLY">MANACKDLY</dfn>       	0x3f</u></td></tr>
<tr><th id="3400">3400</th><td></td></tr>
<tr><th id="3401">3401</th><td><u>#define	<dfn class="macro" id="_M/DFDAT" data-ref="_M/DFDAT">DFDAT</dfn>           		0xc4</u></td></tr>
<tr><th id="3402">3402</th><td></td></tr>
<tr><th id="3403">3403</th><td><u>#define	<dfn class="macro" id="_M/DSPSELECT" data-ref="_M/DSPSELECT">DSPSELECT</dfn>       		0xc4</u></td></tr>
<tr><th id="3404">3404</th><td><u>#define		<dfn class="macro" id="_M/AUTOINCEN" data-ref="_M/AUTOINCEN">AUTOINCEN</dfn>       	0x80</u></td></tr>
<tr><th id="3405">3405</th><td><u>#define		<dfn class="macro" id="_M/DSPSEL" data-ref="_M/DSPSEL">DSPSEL</dfn>          	0x1f</u></td></tr>
<tr><th id="3406">3406</th><td></td></tr>
<tr><th id="3407">3407</th><td><u>#define	<dfn class="macro" id="_M/WRTBIASCTL" data-ref="_M/WRTBIASCTL">WRTBIASCTL</dfn>      		0xc5</u></td></tr>
<tr><th id="3408">3408</th><td><u>#define		<dfn class="macro" id="_M/AUTOXBCDIS" data-ref="_M/AUTOXBCDIS">AUTOXBCDIS</dfn>      	0x80</u></td></tr>
<tr><th id="3409">3409</th><td><u>#define		<dfn class="macro" id="_M/XMITMANVAL" data-ref="_M/XMITMANVAL">XMITMANVAL</dfn>      	0x3f</u></td></tr>
<tr><th id="3410">3410</th><td></td></tr>
<tr><th id="3411">3411</th><td><u>#define	<dfn class="macro" id="_M/RCVRBIOSCTL" data-ref="_M/RCVRBIOSCTL">RCVRBIOSCTL</dfn>     		0xc6</u></td></tr>
<tr><th id="3412">3412</th><td><u>#define		<dfn class="macro" id="_M/AUTORBCDIS" data-ref="_M/AUTORBCDIS">AUTORBCDIS</dfn>      	0x80</u></td></tr>
<tr><th id="3413">3413</th><td><u>#define		<dfn class="macro" id="_M/RCVRMANVAL" data-ref="_M/RCVRMANVAL">RCVRMANVAL</dfn>      	0x3f</u></td></tr>
<tr><th id="3414">3414</th><td></td></tr>
<tr><th id="3415">3415</th><td><u>#define	<dfn class="macro" id="_M/WRTBIASCALC" data-ref="_M/WRTBIASCALC">WRTBIASCALC</dfn>     		0xc7</u></td></tr>
<tr><th id="3416">3416</th><td></td></tr>
<tr><th id="3417">3417</th><td><u>#define	<dfn class="macro" id="_M/DFPTRS" data-ref="_M/DFPTRS">DFPTRS</dfn>          		0xc8</u></td></tr>
<tr><th id="3418">3418</th><td></td></tr>
<tr><th id="3419">3419</th><td><u>#define	<dfn class="macro" id="_M/RCVRBIASCALC" data-ref="_M/RCVRBIASCALC">RCVRBIASCALC</dfn>    		0xc8</u></td></tr>
<tr><th id="3420">3420</th><td></td></tr>
<tr><th id="3421">3421</th><td><u>#define	<dfn class="macro" id="_M/DFBKPTR" data-ref="_M/DFBKPTR">DFBKPTR</dfn>         		0xc9</u></td></tr>
<tr><th id="3422">3422</th><td></td></tr>
<tr><th id="3423">3423</th><td><u>#define	<dfn class="macro" id="_M/SKEWCALC" data-ref="_M/SKEWCALC">SKEWCALC</dfn>        		0xc9</u></td></tr>
<tr><th id="3424">3424</th><td></td></tr>
<tr><th id="3425">3425</th><td><u>#define	<dfn class="macro" id="_M/DFDBCTL" data-ref="_M/DFDBCTL">DFDBCTL</dfn>         		0xcb</u></td></tr>
<tr><th id="3426">3426</th><td><u>#define		<dfn class="macro" id="_M/DFF_CIO_WR_RDY" data-ref="_M/DFF_CIO_WR_RDY">DFF_CIO_WR_RDY</dfn>  	0x20</u></td></tr>
<tr><th id="3427">3427</th><td><u>#define		<dfn class="macro" id="_M/DFF_CIO_RD_RDY" data-ref="_M/DFF_CIO_RD_RDY">DFF_CIO_RD_RDY</dfn>  	0x10</u></td></tr>
<tr><th id="3428">3428</th><td><u>#define		<dfn class="macro" id="_M/DFF_DIR_ERR" data-ref="_M/DFF_DIR_ERR">DFF_DIR_ERR</dfn>     	0x08</u></td></tr>
<tr><th id="3429">3429</th><td><u>#define		<dfn class="macro" id="_M/DFF_RAMBIST_FAIL" data-ref="_M/DFF_RAMBIST_FAIL">DFF_RAMBIST_FAIL</dfn>	0x04</u></td></tr>
<tr><th id="3430">3430</th><td><u>#define		<dfn class="macro" id="_M/DFF_RAMBIST_DONE" data-ref="_M/DFF_RAMBIST_DONE">DFF_RAMBIST_DONE</dfn>	0x02</u></td></tr>
<tr><th id="3431">3431</th><td><u>#define		<dfn class="macro" id="_M/DFF_RAMBIST_EN" data-ref="_M/DFF_RAMBIST_EN">DFF_RAMBIST_EN</dfn>  	0x01</u></td></tr>
<tr><th id="3432">3432</th><td></td></tr>
<tr><th id="3433">3433</th><td><u>#define	<dfn class="macro" id="_M/DFSCNT" data-ref="_M/DFSCNT">DFSCNT</dfn>          		0xcc</u></td></tr>
<tr><th id="3434">3434</th><td></td></tr>
<tr><th id="3435">3435</th><td><u>#define	<dfn class="macro" id="_M/DFBCNT" data-ref="_M/DFBCNT">DFBCNT</dfn>          		0xce</u></td></tr>
<tr><th id="3436">3436</th><td></td></tr>
<tr><th id="3437">3437</th><td><u>#define	<dfn class="macro" id="_M/OVLYADDR" data-ref="_M/OVLYADDR">OVLYADDR</dfn>        		0xd4</u></td></tr>
<tr><th id="3438">3438</th><td></td></tr>
<tr><th id="3439">3439</th><td><u>#define	<dfn class="macro" id="_M/SEQCTL0" data-ref="_M/SEQCTL0">SEQCTL0</dfn>         		0xd6</u></td></tr>
<tr><th id="3440">3440</th><td><u>#define		<dfn class="macro" id="_M/PERRORDIS" data-ref="_M/PERRORDIS">PERRORDIS</dfn>       	0x80</u></td></tr>
<tr><th id="3441">3441</th><td><u>#define		<dfn class="macro" id="_M/PAUSEDIS" data-ref="_M/PAUSEDIS">PAUSEDIS</dfn>        	0x40</u></td></tr>
<tr><th id="3442">3442</th><td><u>#define		<dfn class="macro" id="_M/FAILDIS" data-ref="_M/FAILDIS">FAILDIS</dfn>         	0x20</u></td></tr>
<tr><th id="3443">3443</th><td><u>#define		<dfn class="macro" id="_M/FASTMODE" data-ref="_M/FASTMODE">FASTMODE</dfn>        	0x10</u></td></tr>
<tr><th id="3444">3444</th><td><u>#define		<dfn class="macro" id="_M/BRKADRINTEN" data-ref="_M/BRKADRINTEN">BRKADRINTEN</dfn>     	0x08</u></td></tr>
<tr><th id="3445">3445</th><td><u>#define		<dfn class="macro" id="_M/STEP" data-ref="_M/STEP">STEP</dfn>            	0x04</u></td></tr>
<tr><th id="3446">3446</th><td><u>#define		<dfn class="macro" id="_M/SEQRESET" data-ref="_M/SEQRESET">SEQRESET</dfn>        	0x02</u></td></tr>
<tr><th id="3447">3447</th><td><u>#define		<dfn class="macro" id="_M/LOADRAM" data-ref="_M/LOADRAM">LOADRAM</dfn>         	0x01</u></td></tr>
<tr><th id="3448">3448</th><td></td></tr>
<tr><th id="3449">3449</th><td><u>#define	<dfn class="macro" id="_M/SEQCTL1" data-ref="_M/SEQCTL1">SEQCTL1</dfn>         		0xd7</u></td></tr>
<tr><th id="3450">3450</th><td><u>#define		<dfn class="macro" id="_M/OVRLAY_DATA_CHK" data-ref="_M/OVRLAY_DATA_CHK">OVRLAY_DATA_CHK</dfn> 	0x08</u></td></tr>
<tr><th id="3451">3451</th><td><u>#define		<dfn class="macro" id="_M/RAMBIST_DONE" data-ref="_M/RAMBIST_DONE">RAMBIST_DONE</dfn>    	0x04</u></td></tr>
<tr><th id="3452">3452</th><td><u>#define		<dfn class="macro" id="_M/RAMBIST_FAIL" data-ref="_M/RAMBIST_FAIL">RAMBIST_FAIL</dfn>    	0x02</u></td></tr>
<tr><th id="3453">3453</th><td><u>#define		<dfn class="macro" id="_M/RAMBIST_EN" data-ref="_M/RAMBIST_EN">RAMBIST_EN</dfn>      	0x01</u></td></tr>
<tr><th id="3454">3454</th><td></td></tr>
<tr><th id="3455">3455</th><td><u>#define	<dfn class="macro" id="_M/FLAGS" data-ref="_M/FLAGS">FLAGS</dfn>           		0xd8</u></td></tr>
<tr><th id="3456">3456</th><td><u>#define		<dfn class="macro" id="_M/ZERO" data-ref="_M/ZERO">ZERO</dfn>            	0x02</u></td></tr>
<tr><th id="3457">3457</th><td><u>#define		<dfn class="macro" id="_M/CARRY" data-ref="_M/CARRY">CARRY</dfn>           	0x01</u></td></tr>
<tr><th id="3458">3458</th><td></td></tr>
<tr><th id="3459">3459</th><td><u>#define	<dfn class="macro" id="_M/SEQINTCTL" data-ref="_M/SEQINTCTL">SEQINTCTL</dfn>       		0xd9</u></td></tr>
<tr><th id="3460">3460</th><td><u>#define		<dfn class="macro" id="_M/INTVEC1DSL" data-ref="_M/INTVEC1DSL">INTVEC1DSL</dfn>      	0x80</u></td></tr>
<tr><th id="3461">3461</th><td><u>#define		<dfn class="macro" id="_M/INT1_CONTEXT" data-ref="_M/INT1_CONTEXT">INT1_CONTEXT</dfn>    	0x20</u></td></tr>
<tr><th id="3462">3462</th><td><u>#define		<dfn class="macro" id="_M/SCS_SEQ_INT1M1" data-ref="_M/SCS_SEQ_INT1M1">SCS_SEQ_INT1M1</dfn>  	0x10</u></td></tr>
<tr><th id="3463">3463</th><td><u>#define		<dfn class="macro" id="_M/SCS_SEQ_INT1M0" data-ref="_M/SCS_SEQ_INT1M0">SCS_SEQ_INT1M0</dfn>  	0x08</u></td></tr>
<tr><th id="3464">3464</th><td><u>#define		<dfn class="macro" id="_M/INTMASK2" data-ref="_M/INTMASK2">INTMASK2</dfn>        	0x04</u></td></tr>
<tr><th id="3465">3465</th><td><u>#define		<dfn class="macro" id="_M/INTMASK1" data-ref="_M/INTMASK1">INTMASK1</dfn>        	0x02</u></td></tr>
<tr><th id="3466">3466</th><td><u>#define		<dfn class="macro" id="_M/IRET" data-ref="_M/IRET">IRET</dfn>            	0x01</u></td></tr>
<tr><th id="3467">3467</th><td></td></tr>
<tr><th id="3468">3468</th><td><u>#define	<dfn class="macro" id="_M/SEQRAM" data-ref="_M/SEQRAM">SEQRAM</dfn>          		0xda</u></td></tr>
<tr><th id="3469">3469</th><td></td></tr>
<tr><th id="3470">3470</th><td><u>#define	<dfn class="macro" id="_M/PRGMCNT" data-ref="_M/PRGMCNT">PRGMCNT</dfn>         		0xde</u></td></tr>
<tr><th id="3471">3471</th><td></td></tr>
<tr><th id="3472">3472</th><td><u>#define	<dfn class="macro" id="_M/ACCUM" data-ref="_M/ACCUM">ACCUM</dfn>           		0xe0</u></td></tr>
<tr><th id="3473">3473</th><td></td></tr>
<tr><th id="3474">3474</th><td><u>#define	<dfn class="macro" id="_M/SINDEX" data-ref="_M/SINDEX">SINDEX</dfn>          		0xe2</u></td></tr>
<tr><th id="3475">3475</th><td></td></tr>
<tr><th id="3476">3476</th><td><u>#define	<dfn class="macro" id="_M/DINDEX" data-ref="_M/DINDEX">DINDEX</dfn>          		0xe4</u></td></tr>
<tr><th id="3477">3477</th><td></td></tr>
<tr><th id="3478">3478</th><td><u>#define	<dfn class="macro" id="_M/BRKADDR0" data-ref="_M/BRKADDR0">BRKADDR0</dfn>        		0xe6</u></td></tr>
<tr><th id="3479">3479</th><td></td></tr>
<tr><th id="3480">3480</th><td><u>#define	<dfn class="macro" id="_M/BRKADDR1" data-ref="_M/BRKADDR1">BRKADDR1</dfn>        		0xe6</u></td></tr>
<tr><th id="3481">3481</th><td><u>#define		<dfn class="macro" id="_M/BRKDIS" data-ref="_M/BRKDIS">BRKDIS</dfn>          	0x80</u></td></tr>
<tr><th id="3482">3482</th><td></td></tr>
<tr><th id="3483">3483</th><td><u>#define	<dfn class="macro" id="_M/ALLONES" data-ref="_M/ALLONES">ALLONES</dfn>         		0xe8</u></td></tr>
<tr><th id="3484">3484</th><td></td></tr>
<tr><th id="3485">3485</th><td><u>#define	<dfn class="macro" id="_M/NONE" data-ref="_M/NONE">NONE</dfn>            		0xea</u></td></tr>
<tr><th id="3486">3486</th><td></td></tr>
<tr><th id="3487">3487</th><td><u>#define	<dfn class="macro" id="_M/ALLZEROS" data-ref="_M/ALLZEROS">ALLZEROS</dfn>        		0xea</u></td></tr>
<tr><th id="3488">3488</th><td></td></tr>
<tr><th id="3489">3489</th><td><u>#define	<dfn class="macro" id="_M/SINDIR" data-ref="_M/SINDIR">SINDIR</dfn>          		0xec</u></td></tr>
<tr><th id="3490">3490</th><td></td></tr>
<tr><th id="3491">3491</th><td><u>#define	<dfn class="macro" id="_M/DINDIR" data-ref="_M/DINDIR">DINDIR</dfn>          		0xed</u></td></tr>
<tr><th id="3492">3492</th><td></td></tr>
<tr><th id="3493">3493</th><td><u>#define	<dfn class="macro" id="_M/FUNCTION1" data-ref="_M/FUNCTION1">FUNCTION1</dfn>       		0xf0</u></td></tr>
<tr><th id="3494">3494</th><td></td></tr>
<tr><th id="3495">3495</th><td><u>#define	<dfn class="macro" id="_M/STACK" data-ref="_M/STACK">STACK</dfn>           		0xf2</u></td></tr>
<tr><th id="3496">3496</th><td></td></tr>
<tr><th id="3497">3497</th><td><u>#define	<dfn class="macro" id="_M/INTVEC1_ADDR" data-ref="_M/INTVEC1_ADDR">INTVEC1_ADDR</dfn>    		0xf4</u></td></tr>
<tr><th id="3498">3498</th><td></td></tr>
<tr><th id="3499">3499</th><td><u>#define	<dfn class="macro" id="_M/CURADDR" data-ref="_M/CURADDR">CURADDR</dfn>         		0xf4</u></td></tr>
<tr><th id="3500">3500</th><td></td></tr>
<tr><th id="3501">3501</th><td><u>#define	<dfn class="macro" id="_M/LASTADDR" data-ref="_M/LASTADDR">LASTADDR</dfn>        		0xf6</u></td></tr>
<tr><th id="3502">3502</th><td></td></tr>
<tr><th id="3503">3503</th><td><u>#define	<dfn class="macro" id="_M/INTVEC2_ADDR" data-ref="_M/INTVEC2_ADDR">INTVEC2_ADDR</dfn>    		0xf6</u></td></tr>
<tr><th id="3504">3504</th><td></td></tr>
<tr><th id="3505">3505</th><td><u>#define	<dfn class="macro" id="_M/LONGJMP_ADDR" data-ref="_M/LONGJMP_ADDR">LONGJMP_ADDR</dfn>    		0xf8</u></td></tr>
<tr><th id="3506">3506</th><td></td></tr>
<tr><th id="3507">3507</th><td><u>#define	<dfn class="macro" id="_M/ACCUM_SAVE" data-ref="_M/ACCUM_SAVE">ACCUM_SAVE</dfn>      		0xfa</u></td></tr>
<tr><th id="3508">3508</th><td></td></tr>
<tr><th id="3509">3509</th><td><u>#define	<dfn class="macro" id="_M/AHD_PCI_CONFIG_BASE" data-ref="_M/AHD_PCI_CONFIG_BASE">AHD_PCI_CONFIG_BASE</dfn>		0x100</u></td></tr>
<tr><th id="3510">3510</th><td></td></tr>
<tr><th id="3511">3511</th><td><u>#define	<dfn class="macro" id="_M/SRAM_BASE" data-ref="_M/SRAM_BASE">SRAM_BASE</dfn>       		0x100</u></td></tr>
<tr><th id="3512">3512</th><td></td></tr>
<tr><th id="3513">3513</th><td><u>#define	<dfn class="macro" id="_M/WAITING_SCB_TAILS" data-ref="_M/WAITING_SCB_TAILS">WAITING_SCB_TAILS</dfn>		0x100</u></td></tr>
<tr><th id="3514">3514</th><td></td></tr>
<tr><th id="3515">3515</th><td><u>#define	<dfn class="macro" id="_M/WAITING_TID_HEAD" data-ref="_M/WAITING_TID_HEAD">WAITING_TID_HEAD</dfn>		0x120</u></td></tr>
<tr><th id="3516">3516</th><td></td></tr>
<tr><th id="3517">3517</th><td><u>#define	<dfn class="macro" id="_M/WAITING_TID_TAIL" data-ref="_M/WAITING_TID_TAIL">WAITING_TID_TAIL</dfn>		0x122</u></td></tr>
<tr><th id="3518">3518</th><td></td></tr>
<tr><th id="3519">3519</th><td><u>#define	<dfn class="macro" id="_M/NEXT_QUEUED_SCB_ADDR" data-ref="_M/NEXT_QUEUED_SCB_ADDR">NEXT_QUEUED_SCB_ADDR</dfn>		0x124</u></td></tr>
<tr><th id="3520">3520</th><td></td></tr>
<tr><th id="3521">3521</th><td><u>#define	<dfn class="macro" id="_M/COMPLETE_SCB_HEAD" data-ref="_M/COMPLETE_SCB_HEAD">COMPLETE_SCB_HEAD</dfn>		0x128</u></td></tr>
<tr><th id="3522">3522</th><td></td></tr>
<tr><th id="3523">3523</th><td><u>#define	<dfn class="macro" id="_M/COMPLETE_SCB_DMAINPROG_HEAD" data-ref="_M/COMPLETE_SCB_DMAINPROG_HEAD">COMPLETE_SCB_DMAINPROG_HEAD</dfn>		0x12a</u></td></tr>
<tr><th id="3524">3524</th><td></td></tr>
<tr><th id="3525">3525</th><td><u>#define	<dfn class="macro" id="_M/COMPLETE_DMA_SCB_HEAD" data-ref="_M/COMPLETE_DMA_SCB_HEAD">COMPLETE_DMA_SCB_HEAD</dfn>		0x12c</u></td></tr>
<tr><th id="3526">3526</th><td></td></tr>
<tr><th id="3527">3527</th><td><u>#define	<dfn class="macro" id="_M/QFREEZE_COUNT" data-ref="_M/QFREEZE_COUNT">QFREEZE_COUNT</dfn>   		0x12e</u></td></tr>
<tr><th id="3528">3528</th><td></td></tr>
<tr><th id="3529">3529</th><td><u>#define	<dfn class="macro" id="_M/SAVED_MODE" data-ref="_M/SAVED_MODE">SAVED_MODE</dfn>      		0x130</u></td></tr>
<tr><th id="3530">3530</th><td></td></tr>
<tr><th id="3531">3531</th><td><u>#define	<dfn class="macro" id="_M/MSG_OUT" data-ref="_M/MSG_OUT">MSG_OUT</dfn>         		0x131</u></td></tr>
<tr><th id="3532">3532</th><td></td></tr>
<tr><th id="3533">3533</th><td><u>#define	<dfn class="macro" id="_M/DMAPARAMS" data-ref="_M/DMAPARAMS">DMAPARAMS</dfn>       		0x132</u></td></tr>
<tr><th id="3534">3534</th><td><u>#define		<dfn class="macro" id="_M/PRELOADEN" data-ref="_M/PRELOADEN">PRELOADEN</dfn>       	0x80</u></td></tr>
<tr><th id="3535">3535</th><td><u>#define		<dfn class="macro" id="_M/WIDEODD" data-ref="_M/WIDEODD">WIDEODD</dfn>         	0x40</u></td></tr>
<tr><th id="3536">3536</th><td><u>#define		<dfn class="macro" id="_M/SCSIEN" data-ref="_M/SCSIEN">SCSIEN</dfn>          	0x20</u></td></tr>
<tr><th id="3537">3537</th><td><u>#define		<dfn class="macro" id="_M/SDMAENACK" data-ref="_M/SDMAENACK">SDMAENACK</dfn>       	0x10</u></td></tr>
<tr><th id="3538">3538</th><td><u>#define		<dfn class="macro" id="_M/SDMAEN" data-ref="_M/SDMAEN">SDMAEN</dfn>          	0x10</u></td></tr>
<tr><th id="3539">3539</th><td><u>#define		<dfn class="macro" id="_M/HDMAEN" data-ref="_M/HDMAEN">HDMAEN</dfn>          	0x08</u></td></tr>
<tr><th id="3540">3540</th><td><u>#define		<dfn class="macro" id="_M/HDMAENACK" data-ref="_M/HDMAENACK">HDMAENACK</dfn>       	0x08</u></td></tr>
<tr><th id="3541">3541</th><td><u>#define		<dfn class="macro" id="_M/DIRECTION" data-ref="_M/DIRECTION">DIRECTION</dfn>       	0x04</u></td></tr>
<tr><th id="3542">3542</th><td><u>#define		<dfn class="macro" id="_M/FIFOFLUSH" data-ref="_M/FIFOFLUSH">FIFOFLUSH</dfn>       	0x02</u></td></tr>
<tr><th id="3543">3543</th><td><u>#define		<dfn class="macro" id="_M/FIFORESET" data-ref="_M/FIFORESET">FIFORESET</dfn>       	0x01</u></td></tr>
<tr><th id="3544">3544</th><td></td></tr>
<tr><th id="3545">3545</th><td><u>#define	<dfn class="macro" id="_M/SEQ_FLAGS" data-ref="_M/SEQ_FLAGS">SEQ_FLAGS</dfn>       		0x133</u></td></tr>
<tr><th id="3546">3546</th><td><u>#define		<dfn class="macro" id="_M/NOT_IDENTIFIED" data-ref="_M/NOT_IDENTIFIED">NOT_IDENTIFIED</dfn>  	0x80</u></td></tr>
<tr><th id="3547">3547</th><td><u>#define		<dfn class="macro" id="_M/NO_CDB_SENT" data-ref="_M/NO_CDB_SENT">NO_CDB_SENT</dfn>     	0x40</u></td></tr>
<tr><th id="3548">3548</th><td><u>#define		<dfn class="macro" id="_M/TARGET_CMD_IS_TAGGED" data-ref="_M/TARGET_CMD_IS_TAGGED">TARGET_CMD_IS_TAGGED</dfn>	0x40</u></td></tr>
<tr><th id="3549">3549</th><td><u>#define		<dfn class="macro" id="_M/DPHASE" data-ref="_M/DPHASE">DPHASE</dfn>          	0x20</u></td></tr>
<tr><th id="3550">3550</th><td><u>#define		<dfn class="macro" id="_M/TARG_CMD_PENDING" data-ref="_M/TARG_CMD_PENDING">TARG_CMD_PENDING</dfn>	0x10</u></td></tr>
<tr><th id="3551">3551</th><td><u>#define		<dfn class="macro" id="_M/CMDPHASE_PENDING" data-ref="_M/CMDPHASE_PENDING">CMDPHASE_PENDING</dfn>	0x08</u></td></tr>
<tr><th id="3552">3552</th><td><u>#define		<dfn class="macro" id="_M/DPHASE_PENDING" data-ref="_M/DPHASE_PENDING">DPHASE_PENDING</dfn>  	0x04</u></td></tr>
<tr><th id="3553">3553</th><td><u>#define		<dfn class="macro" id="_M/SPHASE_PENDING" data-ref="_M/SPHASE_PENDING">SPHASE_PENDING</dfn>  	0x02</u></td></tr>
<tr><th id="3554">3554</th><td><u>#define		<dfn class="macro" id="_M/NO_DISCONNECT" data-ref="_M/NO_DISCONNECT">NO_DISCONNECT</dfn>   	0x01</u></td></tr>
<tr><th id="3555">3555</th><td></td></tr>
<tr><th id="3556">3556</th><td><u>#define	<dfn class="macro" id="_M/SAVED_SCSIID" data-ref="_M/SAVED_SCSIID">SAVED_SCSIID</dfn>    		0x134</u></td></tr>
<tr><th id="3557">3557</th><td></td></tr>
<tr><th id="3558">3558</th><td><u>#define	<dfn class="macro" id="_M/SAVED_LUN" data-ref="_M/SAVED_LUN">SAVED_LUN</dfn>       		0x135</u></td></tr>
<tr><th id="3559">3559</th><td></td></tr>
<tr><th id="3560">3560</th><td><u>#define	<dfn class="macro" id="_M/LASTPHASE" data-ref="_M/LASTPHASE">LASTPHASE</dfn>       		0x136</u></td></tr>
<tr><th id="3561">3561</th><td><u>#define		<dfn class="macro" id="_M/PHASE_MASK" data-ref="_M/PHASE_MASK">PHASE_MASK</dfn>      	0xe0</u></td></tr>
<tr><th id="3562">3562</th><td><u>#define		<dfn class="macro" id="_M/CDI" data-ref="_M/CDI">CDI</dfn>             	0x80</u></td></tr>
<tr><th id="3563">3563</th><td><u>#define		<dfn class="macro" id="_M/IOI" data-ref="_M/IOI">IOI</dfn>             	0x40</u></td></tr>
<tr><th id="3564">3564</th><td><u>#define		<dfn class="macro" id="_M/MSGI" data-ref="_M/MSGI">MSGI</dfn>            	0x20</u></td></tr>
<tr><th id="3565">3565</th><td><u>#define		<dfn class="macro" id="_M/P_BUSFREE" data-ref="_M/P_BUSFREE">P_BUSFREE</dfn>       	0x01</u></td></tr>
<tr><th id="3566">3566</th><td><u>#define		<dfn class="macro" id="_M/P_MESGIN" data-ref="_M/P_MESGIN">P_MESGIN</dfn>        	0xe0</u></td></tr>
<tr><th id="3567">3567</th><td><u>#define		<dfn class="macro" id="_M/P_STATUS" data-ref="_M/P_STATUS">P_STATUS</dfn>        	0xc0</u></td></tr>
<tr><th id="3568">3568</th><td><u>#define		<dfn class="macro" id="_M/P_MESGOUT" data-ref="_M/P_MESGOUT">P_MESGOUT</dfn>       	0xa0</u></td></tr>
<tr><th id="3569">3569</th><td><u>#define		<dfn class="macro" id="_M/P_COMMAND" data-ref="_M/P_COMMAND">P_COMMAND</dfn>       	0x80</u></td></tr>
<tr><th id="3570">3570</th><td><u>#define		<dfn class="macro" id="_M/P_DATAIN_DT" data-ref="_M/P_DATAIN_DT">P_DATAIN_DT</dfn>     	0x60</u></td></tr>
<tr><th id="3571">3571</th><td><u>#define		<dfn class="macro" id="_M/P_DATAIN" data-ref="_M/P_DATAIN">P_DATAIN</dfn>        	0x40</u></td></tr>
<tr><th id="3572">3572</th><td><u>#define		<dfn class="macro" id="_M/P_DATAOUT_DT" data-ref="_M/P_DATAOUT_DT">P_DATAOUT_DT</dfn>    	0x20</u></td></tr>
<tr><th id="3573">3573</th><td><u>#define		<dfn class="macro" id="_M/P_DATAOUT" data-ref="_M/P_DATAOUT">P_DATAOUT</dfn>       	0x00</u></td></tr>
<tr><th id="3574">3574</th><td></td></tr>
<tr><th id="3575">3575</th><td><u>#define	<dfn class="macro" id="_M/QOUTFIFO_ENTRY_VALID_TAG" data-ref="_M/QOUTFIFO_ENTRY_VALID_TAG">QOUTFIFO_ENTRY_VALID_TAG</dfn>		0x137</u></td></tr>
<tr><th id="3576">3576</th><td></td></tr>
<tr><th id="3577">3577</th><td><u>#define	<dfn class="macro" id="_M/SHARED_DATA_ADDR" data-ref="_M/SHARED_DATA_ADDR">SHARED_DATA_ADDR</dfn>		0x138</u></td></tr>
<tr><th id="3578">3578</th><td></td></tr>
<tr><th id="3579">3579</th><td><u>#define	<dfn class="macro" id="_M/QOUTFIFO_NEXT_ADDR" data-ref="_M/QOUTFIFO_NEXT_ADDR">QOUTFIFO_NEXT_ADDR</dfn>		0x13c</u></td></tr>
<tr><th id="3580">3580</th><td></td></tr>
<tr><th id="3581">3581</th><td><u>#define	<dfn class="macro" id="_M/KERNEL_TQINPOS" data-ref="_M/KERNEL_TQINPOS">KERNEL_TQINPOS</dfn>  		0x140</u></td></tr>
<tr><th id="3582">3582</th><td></td></tr>
<tr><th id="3583">3583</th><td><u>#define	<dfn class="macro" id="_M/TQINPOS" data-ref="_M/TQINPOS">TQINPOS</dfn>         		0x141</u></td></tr>
<tr><th id="3584">3584</th><td></td></tr>
<tr><th id="3585">3585</th><td><u>#define	<dfn class="macro" id="_M/ARG_1" data-ref="_M/ARG_1">ARG_1</dfn>           		0x142</u></td></tr>
<tr><th id="3586">3586</th><td><u>#define	<dfn class="macro" id="_M/RETURN_1" data-ref="_M/RETURN_1">RETURN_1</dfn>        		0x142</u></td></tr>
<tr><th id="3587">3587</th><td><u>#define		<dfn class="macro" id="_M/SEND_MSG" data-ref="_M/SEND_MSG">SEND_MSG</dfn>        	0x80</u></td></tr>
<tr><th id="3588">3588</th><td><u>#define		<dfn class="macro" id="_M/SEND_SENSE" data-ref="_M/SEND_SENSE">SEND_SENSE</dfn>      	0x40</u></td></tr>
<tr><th id="3589">3589</th><td><u>#define		<dfn class="macro" id="_M/SEND_REJ" data-ref="_M/SEND_REJ">SEND_REJ</dfn>        	0x20</u></td></tr>
<tr><th id="3590">3590</th><td><u>#define		<dfn class="macro" id="_M/MSGOUT_PHASEMIS" data-ref="_M/MSGOUT_PHASEMIS">MSGOUT_PHASEMIS</dfn> 	0x10</u></td></tr>
<tr><th id="3591">3591</th><td><u>#define		<dfn class="macro" id="_M/EXIT_MSG_LOOP" data-ref="_M/EXIT_MSG_LOOP">EXIT_MSG_LOOP</dfn>   	0x08</u></td></tr>
<tr><th id="3592">3592</th><td><u>#define		<dfn class="macro" id="_M/CONT_MSG_LOOP_WRITE" data-ref="_M/CONT_MSG_LOOP_WRITE">CONT_MSG_LOOP_WRITE</dfn>	0x04</u></td></tr>
<tr><th id="3593">3593</th><td><u>#define		<dfn class="macro" id="_M/CONT_MSG_LOOP_READ" data-ref="_M/CONT_MSG_LOOP_READ">CONT_MSG_LOOP_READ</dfn>	0x03</u></td></tr>
<tr><th id="3594">3594</th><td><u>#define		<dfn class="macro" id="_M/CONT_MSG_LOOP_TARG" data-ref="_M/CONT_MSG_LOOP_TARG">CONT_MSG_LOOP_TARG</dfn>	0x02</u></td></tr>
<tr><th id="3595">3595</th><td></td></tr>
<tr><th id="3596">3596</th><td><u>#define	<dfn class="macro" id="_M/ARG_2" data-ref="_M/ARG_2">ARG_2</dfn>           		0x143</u></td></tr>
<tr><th id="3597">3597</th><td><u>#define	<dfn class="macro" id="_M/RETURN_2" data-ref="_M/RETURN_2">RETURN_2</dfn>        		0x143</u></td></tr>
<tr><th id="3598">3598</th><td></td></tr>
<tr><th id="3599">3599</th><td><u>#define	<dfn class="macro" id="_M/LAST_MSG" data-ref="_M/LAST_MSG">LAST_MSG</dfn>        		0x144</u></td></tr>
<tr><th id="3600">3600</th><td></td></tr>
<tr><th id="3601">3601</th><td><u>#define	<dfn class="macro" id="_M/SCSISEQ_TEMPLATE" data-ref="_M/SCSISEQ_TEMPLATE">SCSISEQ_TEMPLATE</dfn>		0x145</u></td></tr>
<tr><th id="3602">3602</th><td><u>#define		<dfn class="macro" id="_M/MANUALCTL" data-ref="_M/MANUALCTL">MANUALCTL</dfn>       	0x40</u></td></tr>
<tr><th id="3603">3603</th><td><u>#define		<dfn class="macro" id="_M/ENSELI" data-ref="_M/ENSELI">ENSELI</dfn>          	0x20</u></td></tr>
<tr><th id="3604">3604</th><td><u>#define		<dfn class="macro" id="_M/ENRSELI" data-ref="_M/ENRSELI">ENRSELI</dfn>         	0x10</u></td></tr>
<tr><th id="3605">3605</th><td><u>#define		<dfn class="macro" id="_M/MANUALP" data-ref="_M/MANUALP">MANUALP</dfn>         	0x0c</u></td></tr>
<tr><th id="3606">3606</th><td><u>#define		<dfn class="macro" id="_M/ENAUTOATNP" data-ref="_M/ENAUTOATNP">ENAUTOATNP</dfn>      	0x02</u></td></tr>
<tr><th id="3607">3607</th><td><u>#define		<dfn class="macro" id="_M/ALTSTIM" data-ref="_M/ALTSTIM">ALTSTIM</dfn>         	0x01</u></td></tr>
<tr><th id="3608">3608</th><td></td></tr>
<tr><th id="3609">3609</th><td><u>#define	<dfn class="macro" id="_M/INITIATOR_TAG" data-ref="_M/INITIATOR_TAG">INITIATOR_TAG</dfn>   		0x146</u></td></tr>
<tr><th id="3610">3610</th><td></td></tr>
<tr><th id="3611">3611</th><td><u>#define	<dfn class="macro" id="_M/SEQ_FLAGS2" data-ref="_M/SEQ_FLAGS2">SEQ_FLAGS2</dfn>      		0x147</u></td></tr>
<tr><th id="3612">3612</th><td><u>#define		<dfn class="macro" id="_M/SELECTOUT_QFROZEN" data-ref="_M/SELECTOUT_QFROZEN">SELECTOUT_QFROZEN</dfn>	0x04</u></td></tr>
<tr><th id="3613">3613</th><td><u>#define		<dfn class="macro" id="_M/TARGET_MSG_PENDING" data-ref="_M/TARGET_MSG_PENDING">TARGET_MSG_PENDING</dfn>	0x02</u></td></tr>
<tr><th id="3614">3614</th><td></td></tr>
<tr><th id="3615">3615</th><td><u>#define	<dfn class="macro" id="_M/ALLOCFIFO_SCBPTR" data-ref="_M/ALLOCFIFO_SCBPTR">ALLOCFIFO_SCBPTR</dfn>		0x148</u></td></tr>
<tr><th id="3616">3616</th><td></td></tr>
<tr><th id="3617">3617</th><td><u>#define	<dfn class="macro" id="_M/INT_COALESCING_TIMER" data-ref="_M/INT_COALESCING_TIMER">INT_COALESCING_TIMER</dfn>		0x14a</u></td></tr>
<tr><th id="3618">3618</th><td></td></tr>
<tr><th id="3619">3619</th><td><u>#define	<dfn class="macro" id="_M/INT_COALESCING_MAXCMDS" data-ref="_M/INT_COALESCING_MAXCMDS">INT_COALESCING_MAXCMDS</dfn>		0x14c</u></td></tr>
<tr><th id="3620">3620</th><td></td></tr>
<tr><th id="3621">3621</th><td><u>#define	<dfn class="macro" id="_M/INT_COALESCING_MINCMDS" data-ref="_M/INT_COALESCING_MINCMDS">INT_COALESCING_MINCMDS</dfn>		0x14d</u></td></tr>
<tr><th id="3622">3622</th><td></td></tr>
<tr><th id="3623">3623</th><td><u>#define	<dfn class="macro" id="_M/CMDS_PENDING" data-ref="_M/CMDS_PENDING">CMDS_PENDING</dfn>    		0x14e</u></td></tr>
<tr><th id="3624">3624</th><td></td></tr>
<tr><th id="3625">3625</th><td><u>#define	<dfn class="macro" id="_M/INT_COALESCING_CMDCOUNT" data-ref="_M/INT_COALESCING_CMDCOUNT">INT_COALESCING_CMDCOUNT</dfn>		0x150</u></td></tr>
<tr><th id="3626">3626</th><td></td></tr>
<tr><th id="3627">3627</th><td><u>#define	<dfn class="macro" id="_M/LOCAL_HS_MAILBOX" data-ref="_M/LOCAL_HS_MAILBOX">LOCAL_HS_MAILBOX</dfn>		0x151</u></td></tr>
<tr><th id="3628">3628</th><td></td></tr>
<tr><th id="3629">3629</th><td><u>#define	<dfn class="macro" id="_M/CMDSIZE_TABLE" data-ref="_M/CMDSIZE_TABLE">CMDSIZE_TABLE</dfn>   		0x152</u></td></tr>
<tr><th id="3630">3630</th><td></td></tr>
<tr><th id="3631">3631</th><td><u>#define	<dfn class="macro" id="_M/SCB_BASE" data-ref="_M/SCB_BASE">SCB_BASE</dfn>        		0x180</u></td></tr>
<tr><th id="3632">3632</th><td></td></tr>
<tr><th id="3633">3633</th><td><u>#define	<dfn class="macro" id="_M/SCB_RESIDUAL_DATACNT" data-ref="_M/SCB_RESIDUAL_DATACNT">SCB_RESIDUAL_DATACNT</dfn>		0x180</u></td></tr>
<tr><th id="3634">3634</th><td><u>#define	<dfn class="macro" id="_M/SCB_HOST_CDB_PTR" data-ref="_M/SCB_HOST_CDB_PTR">SCB_HOST_CDB_PTR</dfn>		0x180</u></td></tr>
<tr><th id="3635">3635</th><td><u>#define	<dfn class="macro" id="_M/SCB_CDB_STORE" data-ref="_M/SCB_CDB_STORE">SCB_CDB_STORE</dfn>   		0x180</u></td></tr>
<tr><th id="3636">3636</th><td></td></tr>
<tr><th id="3637">3637</th><td><u>#define	<dfn class="macro" id="_M/SCB_RESIDUAL_SGPTR" data-ref="_M/SCB_RESIDUAL_SGPTR">SCB_RESIDUAL_SGPTR</dfn>		0x184</u></td></tr>
<tr><th id="3638">3638</th><td><u>#define		<dfn class="macro" id="_M/SG_ADDR_MASK" data-ref="_M/SG_ADDR_MASK">SG_ADDR_MASK</dfn>    	0xf8</u></td></tr>
<tr><th id="3639">3639</th><td><u>#define		<dfn class="macro" id="_M/SG_OVERRUN_RESID" data-ref="_M/SG_OVERRUN_RESID">SG_OVERRUN_RESID</dfn>	0x02</u></td></tr>
<tr><th id="3640">3640</th><td></td></tr>
<tr><th id="3641">3641</th><td><u>#define	<dfn class="macro" id="_M/SCB_SCSI_STATUS" data-ref="_M/SCB_SCSI_STATUS">SCB_SCSI_STATUS</dfn> 		0x188</u></td></tr>
<tr><th id="3642">3642</th><td><u>#define	<dfn class="macro" id="_M/SCB_HOST_CDB_LEN" data-ref="_M/SCB_HOST_CDB_LEN">SCB_HOST_CDB_LEN</dfn>		0x188</u></td></tr>
<tr><th id="3643">3643</th><td></td></tr>
<tr><th id="3644">3644</th><td><u>#define	<dfn class="macro" id="_M/SCB_TARGET_PHASES" data-ref="_M/SCB_TARGET_PHASES">SCB_TARGET_PHASES</dfn>		0x189</u></td></tr>
<tr><th id="3645">3645</th><td></td></tr>
<tr><th id="3646">3646</th><td><u>#define	<dfn class="macro" id="_M/SCB_TARGET_DATA_DIR" data-ref="_M/SCB_TARGET_DATA_DIR">SCB_TARGET_DATA_DIR</dfn>		0x18a</u></td></tr>
<tr><th id="3647">3647</th><td></td></tr>
<tr><th id="3648">3648</th><td><u>#define	<dfn class="macro" id="_M/SCB_TARGET_ITAG" data-ref="_M/SCB_TARGET_ITAG">SCB_TARGET_ITAG</dfn> 		0x18b</u></td></tr>
<tr><th id="3649">3649</th><td></td></tr>
<tr><th id="3650">3650</th><td><u>#define	<dfn class="macro" id="_M/SCB_SENSE_BUSADDR" data-ref="_M/SCB_SENSE_BUSADDR">SCB_SENSE_BUSADDR</dfn>		0x18c</u></td></tr>
<tr><th id="3651">3651</th><td><u>#define	<dfn class="macro" id="_M/SCB_NEXT_COMPLETE" data-ref="_M/SCB_NEXT_COMPLETE">SCB_NEXT_COMPLETE</dfn>		0x18c</u></td></tr>
<tr><th id="3652">3652</th><td></td></tr>
<tr><th id="3653">3653</th><td><u>#define	<dfn class="macro" id="_M/SCB_TAG" data-ref="_M/SCB_TAG">SCB_TAG</dfn>         		0x190</u></td></tr>
<tr><th id="3654">3654</th><td><u>#define	<dfn class="macro" id="_M/SCB_FIFO_USE_COUNT" data-ref="_M/SCB_FIFO_USE_COUNT">SCB_FIFO_USE_COUNT</dfn>		0x190</u></td></tr>
<tr><th id="3655">3655</th><td></td></tr>
<tr><th id="3656">3656</th><td><u>#define	<dfn class="macro" id="_M/SCB_CONTROL" data-ref="_M/SCB_CONTROL">SCB_CONTROL</dfn>     		0x192</u></td></tr>
<tr><th id="3657">3657</th><td><u>#define		<dfn class="macro" id="_M/TARGET_SCB" data-ref="_M/TARGET_SCB">TARGET_SCB</dfn>      	0x80</u></td></tr>
<tr><th id="3658">3658</th><td><u>#define		<dfn class="macro" id="_M/DISCENB" data-ref="_M/DISCENB">DISCENB</dfn>         	0x40</u></td></tr>
<tr><th id="3659">3659</th><td><u>#define		<dfn class="macro" id="_M/TAG_ENB" data-ref="_M/TAG_ENB">TAG_ENB</dfn>         	0x20</u></td></tr>
<tr><th id="3660">3660</th><td><u>#define		<dfn class="macro" id="_M/MK_MESSAGE" data-ref="_M/MK_MESSAGE">MK_MESSAGE</dfn>      	0x10</u></td></tr>
<tr><th id="3661">3661</th><td><u>#define		<dfn class="macro" id="_M/STATUS_RCVD" data-ref="_M/STATUS_RCVD">STATUS_RCVD</dfn>     	0x08</u></td></tr>
<tr><th id="3662">3662</th><td><u>#define		<dfn class="macro" id="_M/DISCONNECTED" data-ref="_M/DISCONNECTED">DISCONNECTED</dfn>    	0x04</u></td></tr>
<tr><th id="3663">3663</th><td><u>#define		<dfn class="macro" id="_M/SCB_TAG_TYPE" data-ref="_M/SCB_TAG_TYPE">SCB_TAG_TYPE</dfn>    	0x03</u></td></tr>
<tr><th id="3664">3664</th><td></td></tr>
<tr><th id="3665">3665</th><td><u>#define	<dfn class="macro" id="_M/SCB_SCSIID" data-ref="_M/SCB_SCSIID">SCB_SCSIID</dfn>      		0x193</u></td></tr>
<tr><th id="3666">3666</th><td><u>#define		<dfn class="macro" id="_M/TID" data-ref="_M/TID">TID</dfn>             	0xf0</u></td></tr>
<tr><th id="3667">3667</th><td><u>#define		<dfn class="macro" id="_M/OID" data-ref="_M/OID">OID</dfn>             	0x0f</u></td></tr>
<tr><th id="3668">3668</th><td></td></tr>
<tr><th id="3669">3669</th><td><u>#define	<dfn class="macro" id="_M/SCB_LUN" data-ref="_M/SCB_LUN">SCB_LUN</dfn>         		0x194</u></td></tr>
<tr><th id="3670">3670</th><td><u>#define		<dfn class="macro" id="_M/LID" data-ref="_M/LID">LID</dfn>             	0xff</u></td></tr>
<tr><th id="3671">3671</th><td></td></tr>
<tr><th id="3672">3672</th><td><u>#define	<dfn class="macro" id="_M/SCB_TASK_ATTRIBUTE" data-ref="_M/SCB_TASK_ATTRIBUTE">SCB_TASK_ATTRIBUTE</dfn>		0x195</u></td></tr>
<tr><th id="3673">3673</th><td><u>#define		<dfn class="macro" id="_M/SCB_XFERLEN_ODD" data-ref="_M/SCB_XFERLEN_ODD">SCB_XFERLEN_ODD</dfn> 	0x01</u></td></tr>
<tr><th id="3674">3674</th><td></td></tr>
<tr><th id="3675">3675</th><td><u>#define	<dfn class="macro" id="_M/SCB_CDB_LEN" data-ref="_M/SCB_CDB_LEN">SCB_CDB_LEN</dfn>     		0x196</u></td></tr>
<tr><th id="3676">3676</th><td><u>#define		<dfn class="macro" id="_M/SCB_CDB_LEN_PTR" data-ref="_M/SCB_CDB_LEN_PTR">SCB_CDB_LEN_PTR</dfn> 	0x80</u></td></tr>
<tr><th id="3677">3677</th><td></td></tr>
<tr><th id="3678">3678</th><td><u>#define	<dfn class="macro" id="_M/SCB_TASK_MANAGEMENT" data-ref="_M/SCB_TASK_MANAGEMENT">SCB_TASK_MANAGEMENT</dfn>		0x197</u></td></tr>
<tr><th id="3679">3679</th><td></td></tr>
<tr><th id="3680">3680</th><td><u>#define	<dfn class="macro" id="_M/SCB_DATAPTR" data-ref="_M/SCB_DATAPTR">SCB_DATAPTR</dfn>     		0x198</u></td></tr>
<tr><th id="3681">3681</th><td></td></tr>
<tr><th id="3682">3682</th><td><u>#define	<dfn class="macro" id="_M/SCB_DATACNT" data-ref="_M/SCB_DATACNT">SCB_DATACNT</dfn>     		0x1a0</u></td></tr>
<tr><th id="3683">3683</th><td><u>#define		<dfn class="macro" id="_M/SG_LAST_SEG" data-ref="_M/SG_LAST_SEG">SG_LAST_SEG</dfn>     	0x80</u></td></tr>
<tr><th id="3684">3684</th><td><u>#define		<dfn class="macro" id="_M/SG_HIGH_ADDR_BITS" data-ref="_M/SG_HIGH_ADDR_BITS">SG_HIGH_ADDR_BITS</dfn>	0x7f</u></td></tr>
<tr><th id="3685">3685</th><td></td></tr>
<tr><th id="3686">3686</th><td><u>#define	<dfn class="macro" id="_M/SCB_SGPTR" data-ref="_M/SCB_SGPTR">SCB_SGPTR</dfn>       		0x1a4</u></td></tr>
<tr><th id="3687">3687</th><td><u>#define		<dfn class="macro" id="_M/SG_STATUS_VALID" data-ref="_M/SG_STATUS_VALID">SG_STATUS_VALID</dfn> 	0x04</u></td></tr>
<tr><th id="3688">3688</th><td><u>#define		<dfn class="macro" id="_M/SG_FULL_RESID" data-ref="_M/SG_FULL_RESID">SG_FULL_RESID</dfn>   	0x02</u></td></tr>
<tr><th id="3689">3689</th><td><u>#define		<dfn class="macro" id="_M/SG_LIST_NULL" data-ref="_M/SG_LIST_NULL">SG_LIST_NULL</dfn>    	0x01</u></td></tr>
<tr><th id="3690">3690</th><td></td></tr>
<tr><th id="3691">3691</th><td><u>#define	<dfn class="macro" id="_M/SCB_BUSADDR" data-ref="_M/SCB_BUSADDR">SCB_BUSADDR</dfn>     		0x1a8</u></td></tr>
<tr><th id="3692">3692</th><td></td></tr>
<tr><th id="3693">3693</th><td><u>#define	<dfn class="macro" id="_M/SCB_NEXT" data-ref="_M/SCB_NEXT">SCB_NEXT</dfn>        		0x1ac</u></td></tr>
<tr><th id="3694">3694</th><td><u>#define	<dfn class="macro" id="_M/SCB_NEXT_SCB_BUSADDR" data-ref="_M/SCB_NEXT_SCB_BUSADDR">SCB_NEXT_SCB_BUSADDR</dfn>		0x1ac</u></td></tr>
<tr><th id="3695">3695</th><td></td></tr>
<tr><th id="3696">3696</th><td><u>#define	<dfn class="macro" id="_M/SCB_NEXT2" data-ref="_M/SCB_NEXT2">SCB_NEXT2</dfn>       		0x1ae</u></td></tr>
<tr><th id="3697">3697</th><td></td></tr>
<tr><th id="3698">3698</th><td><u>#define	<dfn class="macro" id="_M/SCB_SPARE" data-ref="_M/SCB_SPARE">SCB_SPARE</dfn>       		0x1b0</u></td></tr>
<tr><th id="3699">3699</th><td><u>#define	<dfn class="macro" id="_M/SCB_PKT_LUN" data-ref="_M/SCB_PKT_LUN">SCB_PKT_LUN</dfn>     		0x1b0</u></td></tr>
<tr><th id="3700">3700</th><td></td></tr>
<tr><th id="3701">3701</th><td><u>#define	<dfn class="macro" id="_M/SCB_DISCONNECTED_LISTS" data-ref="_M/SCB_DISCONNECTED_LISTS">SCB_DISCONNECTED_LISTS</dfn>		0x1b8</u></td></tr>
<tr><th id="3702">3702</th><td></td></tr>
<tr><th id="3703">3703</th><td></td></tr>
<tr><th id="3704">3704</th><td><u>#define	<dfn class="macro" id="_M/PKT_OVERRUN_BUFSIZE" data-ref="_M/PKT_OVERRUN_BUFSIZE">PKT_OVERRUN_BUFSIZE</dfn>	0x200</u></td></tr>
<tr><th id="3705">3705</th><td><u>#define	<dfn class="macro" id="_M/SCB_TRANSFER_SIZE_FULL_LUN" data-ref="_M/SCB_TRANSFER_SIZE_FULL_LUN">SCB_TRANSFER_SIZE_FULL_LUN</dfn>	0x38</u></td></tr>
<tr><th id="3706">3706</th><td><u>#define	<dfn class="macro" id="_M/TARGET_DATA_IN" data-ref="_M/TARGET_DATA_IN">TARGET_DATA_IN</dfn>	0x01</u></td></tr>
<tr><th id="3707">3707</th><td><u>#define	<dfn class="macro" id="_M/STATUS_BUSY" data-ref="_M/STATUS_BUSY">STATUS_BUSY</dfn>	0x08</u></td></tr>
<tr><th id="3708">3708</th><td><u>#define	<dfn class="macro" id="_M/BUS_16_BIT" data-ref="_M/BUS_16_BIT">BUS_16_BIT</dfn>	0x01</u></td></tr>
<tr><th id="3709">3709</th><td><u>#define	<dfn class="macro" id="_M/CCSCBADDR_MAX" data-ref="_M/CCSCBADDR_MAX">CCSCBADDR_MAX</dfn>	0x80</u></td></tr>
<tr><th id="3710">3710</th><td><u>#define	<dfn class="macro" id="_M/TID_SHIFT" data-ref="_M/TID_SHIFT">TID_SHIFT</dfn>	0x04</u></td></tr>
<tr><th id="3711">3711</th><td><u>#define	<dfn class="macro" id="_M/AHD_AMPLITUDE_SHIFT" data-ref="_M/AHD_AMPLITUDE_SHIFT">AHD_AMPLITUDE_SHIFT</dfn>	0x00</u></td></tr>
<tr><th id="3712">3712</th><td><u>#define	<dfn class="macro" id="_M/AHD_SLEWRATE_DEF_REVA" data-ref="_M/AHD_SLEWRATE_DEF_REVA">AHD_SLEWRATE_DEF_REVA</dfn>	0x08</u></td></tr>
<tr><th id="3713">3713</th><td><u>#define	<dfn class="macro" id="_M/AHD_SLEWRATE_MASK" data-ref="_M/AHD_SLEWRATE_MASK">AHD_SLEWRATE_MASK</dfn>	0x78</u></td></tr>
<tr><th id="3714">3714</th><td><u>#define	<dfn class="macro" id="_M/MAX_OFFSET_PACED_BUG" data-ref="_M/MAX_OFFSET_PACED_BUG">MAX_OFFSET_PACED_BUG</dfn>	0x7f</u></td></tr>
<tr><th id="3715">3715</th><td><u>#define	<dfn class="macro" id="_M/AHD_PRECOMP_CUTBACK_17" data-ref="_M/AHD_PRECOMP_CUTBACK_17">AHD_PRECOMP_CUTBACK_17</dfn>	0x04</u></td></tr>
<tr><th id="3716">3716</th><td><u>#define	<dfn class="macro" id="_M/AHD_PRECOMP_MASK" data-ref="_M/AHD_PRECOMP_MASK">AHD_PRECOMP_MASK</dfn>	0x07</u></td></tr>
<tr><th id="3717">3717</th><td><u>#define	<dfn class="macro" id="_M/AHD_TIMER_US_PER_TICK" data-ref="_M/AHD_TIMER_US_PER_TICK">AHD_TIMER_US_PER_TICK</dfn>	0x19</u></td></tr>
<tr><th id="3718">3718</th><td><u>#define	<dfn class="macro" id="_M/HOST_MSG" data-ref="_M/HOST_MSG">HOST_MSG</dfn>	0xff</u></td></tr>
<tr><th id="3719">3719</th><td><u>#define	<dfn class="macro" id="_M/MAX_OFFSET" data-ref="_M/MAX_OFFSET">MAX_OFFSET</dfn>	0xfe</u></td></tr>
<tr><th id="3720">3720</th><td><u>#define	<dfn class="macro" id="_M/BUS_32_BIT" data-ref="_M/BUS_32_BIT">BUS_32_BIT</dfn>	0x02</u></td></tr>
<tr><th id="3721">3721</th><td><u>#define	<dfn class="macro" id="_M/SEEOP_EWEN_ADDR" data-ref="_M/SEEOP_EWEN_ADDR">SEEOP_EWEN_ADDR</dfn>	0xc0</u></td></tr>
<tr><th id="3722">3722</th><td><u>#define	<dfn class="macro" id="_M/AHD_AMPLITUDE_MASK" data-ref="_M/AHD_AMPLITUDE_MASK">AHD_AMPLITUDE_MASK</dfn>	0x07</u></td></tr>
<tr><th id="3723">3723</th><td><u>#define	<dfn class="macro" id="_M/LUNLEN_SINGLE_LEVEL_LUN" data-ref="_M/LUNLEN_SINGLE_LEVEL_LUN">LUNLEN_SINGLE_LEVEL_LUN</dfn>	0x0f</u></td></tr>
<tr><th id="3724">3724</th><td><u>#define	<dfn class="macro" id="_M/DST_MODE_SHIFT" data-ref="_M/DST_MODE_SHIFT">DST_MODE_SHIFT</dfn>	0x04</u></td></tr>
<tr><th id="3725">3725</th><td><u>#define	<dfn class="macro" id="_M/AHD_TIMER_MAX_TICKS" data-ref="_M/AHD_TIMER_MAX_TICKS">AHD_TIMER_MAX_TICKS</dfn>	0xffff</u></td></tr>
<tr><th id="3726">3726</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PKT_SENSE" data-ref="_M/STATUS_PKT_SENSE">STATUS_PKT_SENSE</dfn>	0xff</u></td></tr>
<tr><th id="3727">3727</th><td><u>#define	<dfn class="macro" id="_M/CMD_GROUP_CODE_SHIFT" data-ref="_M/CMD_GROUP_CODE_SHIFT">CMD_GROUP_CODE_SHIFT</dfn>	0x05</u></td></tr>
<tr><th id="3728">3728</th><td><u>#define	<dfn class="macro" id="_M/BUS_8_BIT" data-ref="_M/BUS_8_BIT">BUS_8_BIT</dfn>	0x00</u></td></tr>
<tr><th id="3729">3729</th><td><u>#define	<dfn class="macro" id="_M/STIMESEL_SHIFT" data-ref="_M/STIMESEL_SHIFT">STIMESEL_SHIFT</dfn>	0x03</u></td></tr>
<tr><th id="3730">3730</th><td><u>#define	<dfn class="macro" id="_M/CCSGRAM_MAXSEGS" data-ref="_M/CCSGRAM_MAXSEGS">CCSGRAM_MAXSEGS</dfn>	0x10</u></td></tr>
<tr><th id="3731">3731</th><td><u>#define	<dfn class="macro" id="_M/SEEOP_WRAL_ADDR" data-ref="_M/SEEOP_WRAL_ADDR">SEEOP_WRAL_ADDR</dfn>	0x40</u></td></tr>
<tr><th id="3732">3732</th><td><u>#define	<dfn class="macro" id="_M/AHD_AMPLITUDE_DEF" data-ref="_M/AHD_AMPLITUDE_DEF">AHD_AMPLITUDE_DEF</dfn>	0x07</u></td></tr>
<tr><th id="3733">3733</th><td><u>#define	<dfn class="macro" id="_M/AHD_SLEWRATE_DEF_REVB" data-ref="_M/AHD_SLEWRATE_DEF_REVB">AHD_SLEWRATE_DEF_REVB</dfn>	0x08</u></td></tr>
<tr><th id="3734">3734</th><td><u>#define	<dfn class="macro" id="_M/AHD_PRECOMP_CUTBACK_37" data-ref="_M/AHD_PRECOMP_CUTBACK_37">AHD_PRECOMP_CUTBACK_37</dfn>	0x07</u></td></tr>
<tr><th id="3735">3735</th><td><u>#define	<dfn class="macro" id="_M/AHD_PRECOMP_SHIFT" data-ref="_M/AHD_PRECOMP_SHIFT">AHD_PRECOMP_SHIFT</dfn>	0x00</u></td></tr>
<tr><th id="3736">3736</th><td><u>#define	<dfn class="macro" id="_M/AHD_ANNEXCOL_PRECOMP_SLEW" data-ref="_M/AHD_ANNEXCOL_PRECOMP_SLEW">AHD_ANNEXCOL_PRECOMP_SLEW</dfn>	0x04</u></td></tr>
<tr><th id="3737">3737</th><td><u>#define	<dfn class="macro" id="_M/STATUS_QUEUE_FULL" data-ref="_M/STATUS_QUEUE_FULL">STATUS_QUEUE_FULL</dfn>	0x28</u></td></tr>
<tr><th id="3738">3738</th><td><u>#define	<dfn class="macro" id="_M/MAX_OFFSET_NON_PACED" data-ref="_M/MAX_OFFSET_NON_PACED">MAX_OFFSET_NON_PACED</dfn>	0x7f</u></td></tr>
<tr><th id="3739">3739</th><td><u>#define	<dfn class="macro" id="_M/WRTBIASCTL_HP_DEFAULT" data-ref="_M/WRTBIASCTL_HP_DEFAULT">WRTBIASCTL_HP_DEFAULT</dfn>	0x00</u></td></tr>
<tr><th id="3740">3740</th><td><u>#define	<dfn class="macro" id="_M/NUMDSPS" data-ref="_M/NUMDSPS">NUMDSPS</dfn> 	0x14</u></td></tr>
<tr><th id="3741">3741</th><td><u>#define	<dfn class="macro" id="_M/AHD_NUM_PER_DEV_ANNEXCOLS" data-ref="_M/AHD_NUM_PER_DEV_ANNEXCOLS">AHD_NUM_PER_DEV_ANNEXCOLS</dfn>	0x04</u></td></tr>
<tr><th id="3742">3742</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SCB_OFFSET" data-ref="_M/NVRAM_SCB_OFFSET">NVRAM_SCB_OFFSET</dfn>	0x2c</u></td></tr>
<tr><th id="3743">3743</th><td><u>#define	<dfn class="macro" id="_M/AHD_TIMER_MAX_US" data-ref="_M/AHD_TIMER_MAX_US">AHD_TIMER_MAX_US</dfn>	0x18ffe7</u></td></tr>
<tr><th id="3744">3744</th><td><u>#define	<dfn class="macro" id="_M/AHD_SENSE_BUFSIZE" data-ref="_M/AHD_SENSE_BUFSIZE">AHD_SENSE_BUFSIZE</dfn>	0x100</u></td></tr>
<tr><th id="3745">3745</th><td><u>#define	<dfn class="macro" id="_M/STIMESEL_BUG_ADJ" data-ref="_M/STIMESEL_BUG_ADJ">STIMESEL_BUG_ADJ</dfn>	0x08</u></td></tr>
<tr><th id="3746">3746</th><td><u>#define	<dfn class="macro" id="_M/STIMESEL_MIN" data-ref="_M/STIMESEL_MIN">STIMESEL_MIN</dfn>	0x18</u></td></tr>
<tr><th id="3747">3747</th><td><u>#define	<dfn class="macro" id="_M/INVALID_ADDR" data-ref="_M/INVALID_ADDR">INVALID_ADDR</dfn>	0x80</u></td></tr>
<tr><th id="3748">3748</th><td><u>#define	<dfn class="macro" id="_M/TARGET_CMD_CMPLT" data-ref="_M/TARGET_CMD_CMPLT">TARGET_CMD_CMPLT</dfn>	0xfe</u></td></tr>
<tr><th id="3749">3749</th><td><u>#define	<dfn class="macro" id="_M/SEEOP_ERAL_ADDR" data-ref="_M/SEEOP_ERAL_ADDR">SEEOP_ERAL_ADDR</dfn>	0x80</u></td></tr>
<tr><th id="3750">3750</th><td><u>#define	<dfn class="macro" id="_M/SRC_MODE_SHIFT" data-ref="_M/SRC_MODE_SHIFT">SRC_MODE_SHIFT</dfn>	0x00</u></td></tr>
<tr><th id="3751">3751</th><td><u>#define	<dfn class="macro" id="_M/SCB_TRANSFER_SIZE_1BYTE_LUN" data-ref="_M/SCB_TRANSFER_SIZE_1BYTE_LUN">SCB_TRANSFER_SIZE_1BYTE_LUN</dfn>	0x30</u></td></tr>
<tr><th id="3752">3752</th><td><u>#define	<dfn class="macro" id="_M/MAX_OFFSET_PACED" data-ref="_M/MAX_OFFSET_PACED">MAX_OFFSET_PACED</dfn>	0xfe</u></td></tr>
<tr><th id="3753">3753</th><td><u>#define	<dfn class="macro" id="_M/CCSGADDR_MAX" data-ref="_M/CCSGADDR_MAX">CCSGADDR_MAX</dfn>	0x80</u></td></tr>
<tr><th id="3754">3754</th><td><u>#define	<dfn class="macro" id="_M/MK_MESSAGE_BIT_OFFSET" data-ref="_M/MK_MESSAGE_BIT_OFFSET">MK_MESSAGE_BIT_OFFSET</dfn>	0x04</u></td></tr>
<tr><th id="3755">3755</th><td><u>#define	<dfn class="macro" id="_M/SEEOP_EWDS_ADDR" data-ref="_M/SEEOP_EWDS_ADDR">SEEOP_EWDS_ADDR</dfn>	0x00</u></td></tr>
<tr><th id="3756">3756</th><td><u>#define	<dfn class="macro" id="_M/AHD_ANNEXCOL_AMPLITUDE" data-ref="_M/AHD_ANNEXCOL_AMPLITUDE">AHD_ANNEXCOL_AMPLITUDE</dfn>	0x06</u></td></tr>
<tr><th id="3757">3757</th><td><u>#define	<dfn class="macro" id="_M/AHD_SLEWRATE_SHIFT" data-ref="_M/AHD_SLEWRATE_SHIFT">AHD_SLEWRATE_SHIFT</dfn>	0x03</u></td></tr>
<tr><th id="3758">3758</th><td><u>#define	<dfn class="macro" id="_M/AHD_PRECOMP_CUTBACK_29" data-ref="_M/AHD_PRECOMP_CUTBACK_29">AHD_PRECOMP_CUTBACK_29</dfn>	0x06</u></td></tr>
<tr><th id="3759">3759</th><td><u>#define	<dfn class="macro" id="_M/AHD_ANNEXCOL_PER_DEV0" data-ref="_M/AHD_ANNEXCOL_PER_DEV0">AHD_ANNEXCOL_PER_DEV0</dfn>	0x04</u></td></tr>
<tr><th id="3760">3760</th><td><u>#define	<dfn class="macro" id="_M/B_CURRFIFO_0" data-ref="_M/B_CURRFIFO_0">B_CURRFIFO_0</dfn>	0x02</u></td></tr>
<tr><th id="3761">3761</th><td></td></tr>
<tr><th id="3762">3762</th><td></td></tr>
<tr><th id="3763">3763</th><td><i>/* Downloaded Constant Definitions */</i></td></tr>
<tr><th id="3764">3764</th><td><u>#define	<dfn class="macro" id="_M/SCB_TRANSFER_SIZE" data-ref="_M/SCB_TRANSFER_SIZE">SCB_TRANSFER_SIZE</dfn>	0x06</u></td></tr>
<tr><th id="3765">3765</th><td><u>#define	<dfn class="macro" id="_M/SG_PREFETCH_CNT" data-ref="_M/SG_PREFETCH_CNT">SG_PREFETCH_CNT</dfn>	0x00</u></td></tr>
<tr><th id="3766">3766</th><td><u>#define	<dfn class="macro" id="_M/SG_PREFETCH_CNT_LIMIT" data-ref="_M/SG_PREFETCH_CNT_LIMIT">SG_PREFETCH_CNT_LIMIT</dfn>	0x01</u></td></tr>
<tr><th id="3767">3767</th><td><u>#define	<dfn class="macro" id="_M/SG_PREFETCH_ADDR_MASK" data-ref="_M/SG_PREFETCH_ADDR_MASK">SG_PREFETCH_ADDR_MASK</dfn>	0x03</u></td></tr>
<tr><th id="3768">3768</th><td><u>#define	<dfn class="macro" id="_M/SG_PREFETCH_ALIGN_MASK" data-ref="_M/SG_PREFETCH_ALIGN_MASK">SG_PREFETCH_ALIGN_MASK</dfn>	0x02</u></td></tr>
<tr><th id="3769">3769</th><td><u>#define	<dfn class="macro" id="_M/PKT_OVERRUN_BUFOFFSET" data-ref="_M/PKT_OVERRUN_BUFOFFSET">PKT_OVERRUN_BUFOFFSET</dfn>	0x05</u></td></tr>
<tr><th id="3770">3770</th><td><u>#define	<dfn class="macro" id="_M/SG_SIZEOF" data-ref="_M/SG_SIZEOF">SG_SIZEOF</dfn>	0x04</u></td></tr>
<tr><th id="3771">3771</th><td><u>#define	<dfn class="macro" id="_M/DOWNLOAD_CONST_COUNT" data-ref="_M/DOWNLOAD_CONST_COUNT">DOWNLOAD_CONST_COUNT</dfn>	0x07</u></td></tr>
<tr><th id="3772">3772</th><td></td></tr>
<tr><th id="3773">3773</th><td></td></tr>
<tr><th id="3774">3774</th><td><i>/* Exported Labels */</i></td></tr>
<tr><th id="3775">3775</th><td><u>#define	<dfn class="macro" id="_M/LABEL_seq_isr" data-ref="_M/LABEL_seq_isr">LABEL_seq_isr</dfn> 	0x269</u></td></tr>
<tr><th id="3776">3776</th><td><u>#define	<dfn class="macro" id="_M/LABEL_timer_isr" data-ref="_M/LABEL_timer_isr">LABEL_timer_isr</dfn>	0x265</u></td></tr>
<tr><th id="3777">3777</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../ic/aic79xx.c.html'>netbsd/sys/dev/ic/aic79xx.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
