
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000058                       # Number of seconds simulated
sim_ticks                                    57685500                       # Number of ticks simulated
final_tick                                   57685500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151431                       # Simulator instruction rate (inst/s)
host_op_rate                                   160595                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87338888                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649756                       # Number of bytes of host memory used
host_seconds                                     0.66                       # Real time elapsed on the host
sim_insts                                      100012                       # Number of instructions simulated
sim_ops                                        106067                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          25088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              68928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         682320514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         434909986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          58801605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          18860892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1194892997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    682320514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     58801605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        741122119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9985178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9985178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9985178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        682320514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        434909986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         58801605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         18860892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1204878176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1078                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  68480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   68992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      57683000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1078                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    311.547170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.585925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.614612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           74     34.91%     34.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           51     24.06%     58.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     10.85%     69.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      8.49%     78.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.77%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.83%     84.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.36%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.83%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21      9.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          212                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9588500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                29651000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8961.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27711.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1187.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1196.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.74                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      847                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      53066.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1277640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   697125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6630000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             36892395                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               496500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               49553580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            904.860971                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       605250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      52352250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   241920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   132000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1123200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26021925                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10034250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               41113215                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            750.686356                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     16543000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36417750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10620                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8386                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1443                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                5281                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4516                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.514107                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    738                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  32                       # Number of system calls
system.cpu0.numCycles                          115372                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         79530                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10620                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5254                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        60688                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2945                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 257                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          443                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    23844                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  355                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             77852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.139765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.281891                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   36859     47.34%     47.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   15678     20.14%     67.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2890      3.71%     71.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   22425     28.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               77852                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.092050                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.689335                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14004                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                25305                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    36400                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  991                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1152                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 890                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  344                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 78213                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 5090                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1152                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17888                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3174                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          5515                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    33470                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                16653                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 74198                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1828                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   92                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 16058                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              88643                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               359942                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          108145                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                76139                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   12504                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               101                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            99                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     2402                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               14387                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7636                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              234                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             103                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     72213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                235                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    68870                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              542                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           9698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        24638                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            47                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        77852                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.884627                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.178333                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              44850     57.61%     57.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              10526     13.52%     71.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               9895     12.71%     83.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              11773     15.12%     98.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                805      1.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          77852                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2763     22.68%     22.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   241      1.98%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     24.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  5777     47.43%     72.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3400     27.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                41170     59.78%     59.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6715      9.75%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               13865     20.13%     89.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7117     10.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 68870                       # Type of FU issued
system.cpu0.iq.rate                          0.596939                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      12181                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.176869                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            228239                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            82134                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        66294                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 81003                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              51                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2397                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          969                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1152                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    578                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  750                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              72463                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                14387                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7636                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                97                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  745                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           200                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          982                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1182                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                67031                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                13136                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1839                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                       20076                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    7147                       # Number of branches executed
system.cpu0.iew.exec_stores                      6940                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.580999                       # Inst execution rate
system.cpu0.iew.wb_sent                         66451                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        66322                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    39768                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    62944                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.574854                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.631800                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7760                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1123                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        76225                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.823221                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.684306                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        51064     66.99%     66.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        11852     15.55%     82.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         5125      6.72%     89.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         3282      4.31%     93.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          904      1.19%     94.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          989      1.30%     96.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          853      1.12%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          125      0.16%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2031      2.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        76225                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               57272                       # Number of instructions committed
system.cpu0.commit.committedOps                 62750                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         18657                       # Number of memory references committed
system.cpu0.commit.loads                        11990                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                      6583                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    56662                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 287                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           37410     59.62%     59.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6680     10.65%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          11990     19.11%     89.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6667     10.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            62750                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2031                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      144482                       # The number of ROB reads
system.cpu0.rob.rob_writes                     142651                       # The number of ROB writes
system.cpu0.timesIdled                            457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          37520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      57272                       # Number of Instructions Simulated
system.cpu0.committedOps                        62750                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.014457                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.014457                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.496412                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.496412                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   95828                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  48871                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   238756                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   31016                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  21097                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               27                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          217.888332                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              17645                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              371                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.560647                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   217.888332                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.212782                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.212782                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.335938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            39543                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           39543                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        12699                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          12699                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         4970                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4970                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        17669                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           17669                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        17671                       # number of overall hits
system.cpu0.dcache.overall_hits::total          17671                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          250                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          250                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1545                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1545                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1795                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1795                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1795                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1795                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14387760                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14387760                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     81070974                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     81070974                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     95458734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     95458734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     95458734                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     95458734                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        12949                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        12949                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6515                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6515                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        19464                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        19464                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        19466                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        19466                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.019307                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019307                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.237145                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.237145                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.092222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.092212                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092212                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57551.040000                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57551.040000                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52473.122330                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52473.122330                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        66500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        66500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53180.353203                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53180.353203                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53180.353203                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53180.353203                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14812                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            177                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.683616                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           88                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1308                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1308                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1396                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1396                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1396                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          237                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          237                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9534998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9534998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     12200003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     12200003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     21735001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     21735001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     21735001                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     21735001                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.012511                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012511                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036378                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036378                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.020499                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020499                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020497                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020497                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58858.012346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58858.012346                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 51476.805907                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51476.805907                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        62500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 54473.686717                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54473.686717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 54473.686717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54473.686717                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              237                       # number of replacements
system.cpu0.icache.tags.tagsinuse          266.162837                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              23078                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            37.525203                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   266.162837                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.519849                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.519849                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            48293                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           48293                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        23078                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          23078                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        23078                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           23078                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        23078                       # number of overall hits
system.cpu0.icache.overall_hits::total          23078                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          761                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          761                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          761                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           761                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          761                       # number of overall misses
system.cpu0.icache.overall_misses::total          761                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     40919489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     40919489                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     40919489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     40919489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     40919489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     40919489                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        23839                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        23839                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        23839                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        23839                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        23839                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        23839                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.031922                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031922                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.031922                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031922                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.031922                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031922                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53770.681997                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53770.681997                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53770.681997                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53770.681997                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53770.681997                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53770.681997                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12121                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              158                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.715190                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          145                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          145                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          145                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          616                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          616                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33798742                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33798742                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33798742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33798742                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33798742                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33798742                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.025840                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.025840                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.025840                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.025840                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.025840                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.025840                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54868.087662                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54868.087662                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54868.087662                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54868.087662                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54868.087662                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54868.087662                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   5359                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             5055                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              292                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                3692                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3607                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.697725                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    116                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           29380                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1791                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         48302                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       5359                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3723                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        24371                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    619                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    13125                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   34                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             26688                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.862485                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.156721                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    3281     12.29%     12.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   10098     37.84%     50.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     319      1.20%     51.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   12990     48.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               26688                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.182403                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.644044                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1858                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2192                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    22176                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  181                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   281                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 120                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 46909                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1188                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   281                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2784                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    367                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1616                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    21402                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  238                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 45801                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  367                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  160                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands              64113                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               224889                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           71574                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                61431                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    2678                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      570                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               11142                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                845                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              111                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     45371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    44798                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              167                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         6340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        26688                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.678582                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.229027                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               6778     25.40%     25.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               5004     18.75%     44.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               5409     20.27%     64.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               9012     33.77%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                485      1.82%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          26688                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1976     26.11%     26.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   282      3.73%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  4809     63.55%     93.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  500      6.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                26924     60.10%     60.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6147     13.72%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               10961     24.47%     98.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                766      1.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 44798                       # Type of FU issued
system.cpu1.iq.rate                          1.524779                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       7567                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.168914                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            124016                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            47507                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        43918                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 52365                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          884                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          125                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   281                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     48                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              45413                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                11142                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 845                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           148                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 265                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                44203                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                10600                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              593                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                       11354                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4752                       # Number of branches executed
system.cpu1.iew.exec_stores                       754                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.504527                       # Inst execution rate
system.cpu1.iew.wb_sent                         43939                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        43918                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    31358                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    44125                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.494826                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.710663                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           1457                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              264                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        26359                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.643348                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.250579                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         9882     37.49%     37.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         8720     33.08%     70.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2161      8.20%     78.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1724      6.54%     85.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          228      0.86%     86.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1484      5.63%     91.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          229      0.87%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           51      0.19%     92.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1880      7.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        26359                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               42740                       # Number of instructions committed
system.cpu1.commit.committedOps                 43317                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         10978                       # Number of memory references committed
system.cpu1.commit.loads                        10258                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                      4713                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    38682                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  50                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           26192     60.47%     60.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6147     14.19%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          10258     23.68%     98.34% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           720      1.66%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            43317                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1880                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       69071                       # The number of ROB reads
system.cpu1.rob.rob_writes                      89891                       # The number of ROB writes
system.cpu1.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2692                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       85991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      42740                       # Number of Instructions Simulated
system.cpu1.committedOps                        43317                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.687412                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.687412                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.454731                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.454731                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   69190                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  34957                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   163614                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   27192                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  11587                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           18.250146                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              11059                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               93                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           118.913978                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    18.250146                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.017822                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.017822                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           93                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.090820                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            22697                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           22697                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        10390                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          10390                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          660                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           660                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        11050                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           11050                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        11051                       # number of overall hits
system.cpu1.dcache.overall_hits::total          11051                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          186                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           54                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          240                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           240                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          241                       # number of overall misses
system.cpu1.dcache.overall_misses::total          241                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3466000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3466000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1457500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1457500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        24000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        24000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4923500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4923500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4923500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4923500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        10576                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        10576                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        11290                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        11290                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        11292                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        11292                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.017587                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017587                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.075630                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075630                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.021258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.021343                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021343                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 18634.408602                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18634.408602                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 26990.740741                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26990.740741                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20514.583333                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20514.583333                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20429.460581                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20429.460581                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          111                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          139                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          139                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           75                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          102                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1493750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1493750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       454000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       454000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1947750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1947750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1957250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1957250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007092                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007092                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.036415                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036415                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008946                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008946                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 19916.666667                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19916.666667                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 17461.538462                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17461.538462                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19284.653465                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19284.653465                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19188.725490                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19188.725490                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           10.296804                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              13059                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           246.396226                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    10.296804                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.020111                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.020111                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            26303                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           26303                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        13059                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          13059                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        13059                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           13059                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        13059                       # number of overall hits
system.cpu1.icache.overall_hits::total          13059                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3677499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3677499                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3677499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3677499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3677499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3677499                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        13125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        13125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        13125                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        13125                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        13125                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        13125                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.005029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.005029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.005029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 55719.681818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55719.681818                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 55719.681818                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55719.681818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 55719.681818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55719.681818                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          979                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3086999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3086999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3086999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3086999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3086999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3086999                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.004038                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004038                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.004038                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004038                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 58245.264151                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58245.264151                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 58245.264151                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58245.264151                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 58245.264151                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58245.264151                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 911                       # Transaction distribution
system.membus.trans_dist::ReadResp                910                       # Transaction distribution
system.membus.trans_dist::Writeback                 9                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               254                       # Transaction distribution
system.membus.trans_dist::ReadExResp              254                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        25664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   69504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               92                       # Total snoops (count)
system.membus.snoop_fanout::samples              1186                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    1186    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                1186                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1559998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3272500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2126245                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             283750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer6.occupancy             515750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
