// Seed: 3471278368
module module_0 (
    input wire id_0
);
  assign module_2.id_6 = 0;
  assign module_1.id_0 = 0;
  wire id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri0 id_2,
    output wand id_3,
    output supply1 id_4,
    output logic id_5,
    input wire id_6
);
  wire id_8;
  module_0 modCall_1 (id_6);
  always id_5 = 1;
  `define pp_9 0
endmodule
program module_2 #(
    parameter id_6 = 32'd25,
    parameter id_9 = 32'd56
) (
    output wire id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4[1 : -1],
    input tri0 id_5,
    input uwire _id_6,
    input wire id_7[1 'h0 : -1],
    input tri id_8,
    input supply1 _id_9
);
  logic id_11, id_12[-1 : 1 'b0], id_13 = -1 && 1;
  wire [id_9 : id_6] id_14[id_9 : id_6], id_15;
  wire id_16;
  ;
  module_0 modCall_1 (id_7);
  wire id_17;
  assign id_15 = id_7;
endprogram
