---
title: "A 77.1-dB-SNDR 6.25-MHz-BW Pipeline SAR ADC With Enhanced Interstage Gain Error Shaping and Quantization Noise Shaping"
authors:
- Chen-Kai Hsu
- Xiyuan Tang
- Jiaxin Liu
- Rui Xu
- Wenda Zhao
- Abhishek Mukherjee
- Timothy R. Andeen
- Nan Sun
date: "2021-04-13T00:00:00Z"

# Schedule page publish date (NOT publication's date).
publishDate: "2020-11-16T00:00:00Z"

# Publication type.
# Legend: 0 = Uncategorized; 1 = Conference paper; 2 = Journal article;
# 3 = Preprint / Working Paper; 4 = Report; 5 = Book; 6 = Book section;
# 7 = Thesis; 8 = Patent
publication_types: ["2"]

# Publication name and optional abbreviated publication name.
publication: IEEE Journal of Solid-State Circuits
publication_short: JSSC

abstract: 敬请期待

# Summary. An optional shortened abstract.
summary: JSSC, 2021

tags:
- ADC
- Pipelined ADC
- Noise Shaping
featured: true

# links:
# - name: IEEE Xplore
  # url: 

# Featured image
# To use, add an image named `featured.jpg/png` to your page's folder. 
image:
  caption: ""
  focal_point: ""
  preview_only: false

---
