m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/ms22.19/cap2/vhdlsim
Eblockpg
Z0 w1494678252
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 d/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim
Z4 8/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/PG.vhd
Z5 F/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/PG.vhd
l0
L4
V;^M73RU>k66C[Ygkg5HI33
!s100 IYn1b4=<5g[VDedH=HjKZ3
Z6 OV;C;10.5b;63
32
Z7 !s110 1648109862
!i10b 1
Z8 !s108 1648109862.000000
Z9 !s90 -reportprogress|300|-work|work|/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/PG.vhd|
Z10 !s107 /home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/PG.vhd|
!i113 1
Z11 o-work work
Z12 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
DEx4 work 7 blockpg 0 22 ;^M73RU>k66C[Ygkg5HI33
l18
L16
V`_67``TZ^7`U;Be5RImBQ0
!s100 mb?BU2_<7NKd6BBi][h`U3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ecarry_generator
Z13 w1648108788
R1
R2
R3
Z14 8/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/Carry_generator.vhd
Z15 F/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/Carry_generator.vhd
l0
L4
VFgUJ:n?E41:IHGBXP_j^F2
!s100 f^zQDOXij57h5PQL6_gE;1
R6
32
Z16 !s110 1648109973
!i10b 1
Z17 !s108 1648109973.000000
Z18 !s90 -reportprogress|300|-work|work|/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/Carry_generator.vhd|
Z19 !s107 /home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/Carry_generator.vhd|
!i113 1
R11
R12
Astructural
R1
R2
Z20 DEx4 work 15 carry_generator 0 22 FgUJ:n?E41:IHGBXP_j^F2
l58
L18
VHh54Af2hmg:`L8XgeAV>H1
!s100 _@ionKkjck6PNMBB5DUNR2
R6
32
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R12
Ecarry_select_adder
Z21 w1648033770
Z22 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z23 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
Z24 dC:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim
Z25 8C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/csb.vhd
Z26 FC:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/csb.vhd
l0
L5
VLRi7]RCgfd4d[<^H[2iGR3
!s100 OJAn@<d63hcBMF@l@;7Q63
R6
32
Z27 !s110 1648039243
!i10b 1
Z28 !s108 1648039242.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/csb.vhd|
Z30 !s107 C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/csb.vhd|
!i113 1
Z31 o-work work -2002 -explicit
R12
Abehavioral
R22
R23
R1
R2
Z32 DEx4 work 18 carry_select_adder 0 22 LRi7]RCgfd4d[<^H[2iGR3
l24
L12
VMOIg]0_OSh;XE4b>bhVP50
!s100 C8hNmLUV?U3]XmTMcQ9z_3
R6
32
R27
!i10b 1
R28
R29
R30
!i113 1
R31
R12
Ccfg_carry_generator
eCARRY_GENERATOR
astructural
Z33 DEx4 work 7 g_block 0 22 nkC??g=Ba_Gn^>DSXE0]h0
Z34 DEx4 work 9 pgnetwork 0 22 FI0XWkkYakWYE=CCgVXN=2
DCx4 work 13 cfg_pgnetwork 0 22 QeWJD@;`N=fPGYDbTDB=?0
DAx4 work 15 carry_generator 10 structural 22 Hh54Af2hmg:`L8XgeAV>H1
R1
R2
R20
R13
R3
R14
R15
l0
L156
VN6z9kS2k]FEC]zcI_jM372
!s100 mHfD^cLLF5a6KY^InQj9Y2
R6
32
R16
!i10b 0
R17
R18
R19
!i113 1
R11
R12
Ccfg_csb_behavioral_rca_beh
Z35 ecarry_select_adder
Z36 aBEHAVIORAL
Z37 DEx4 work 11 rca_generic 0 22 Q^;UY2m5GM^oKX:h>kNhM1
DCx4 work 22 cfg_rca_gen_behavioral 0 22 JR8?>Ro8^a87ddO06:aA>0
Z38 DAx4 work 18 carry_select_adder 10 behavioral 22 MOIg]0_OSh;XE4b>bhVP50
R22
R23
R1
R2
R32
R21
R24
R25
R26
l0
L51
VQWkf<zc4G4HlWKU=l]X@P1
!s100 l967zX3?==TfnA@i6k<Vd1
R6
32
R27
!i10b 0
R28
R29
R30
!i113 1
R31
R12
Ccfg_csb_behavioral_rca_struc
R35
R36
R37
DCx4 work 22 cfg_rca_gen_structural 0 22 O^`OF7P70a26iMz6zTXGG2
R38
R22
R23
R1
R2
R32
R21
R24
R25
R26
l0
L43
V2G3g[hkhm`Ude^CN0`YN00
!s100 imD?jf6bek:MaMA]zjFT>0
R6
32
R27
!i10b 0
R28
R29
R30
!i113 1
R31
R12
Ccfg_fa_behavioral
eFA
R36
DAx4 work 2 fa 10 behavioral 22 U`fPnli=z[lbJggT6`Lm@3
R1
R2
Z39 DEx4 work 2 fa 0 22 _LR^^2=6fLVkC`WLdY4o_3
Z40 w1647993999
R24
Z41 8C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/fa.vhd
Z42 FC:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/fa.vhd
l0
L24
VH^BGce4SW?cfl]R]azgD60
!s100 ;fLgj2F5I1BR>Vc^?i^<S3
R6
32
Z43 !s110 1648039242
!i10b 0
R28
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/fa.vhd|
Z45 !s107 C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/fa.vhd|
!i113 1
R31
R12
Ccfg_pgnetwork
epgNetwork
abehavioral
DAx4 work 9 pgnetwork 10 behavioral 22 AUN]Pik=UZ=<Z?FFd9eR12
R1
R2
R34
Z46 w1648109966
R3
Z47 8/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/PG_Network.vhd
Z48 F/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/PG_Network.vhd
l0
L38
VQeWJD@;`N=fPGYDbTDB=?0
!s100 `8_h=2GifUWD3XMe1<[ig1
R6
32
Z49 !s110 1648109970
!i10b 0
Z50 !s108 1648109970.000000
Z51 !s90 -reportprogress|300|-work|work|/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/PG_Network.vhd|
Z52 !s107 /home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/PG_Network.vhd|
!i113 1
R11
R12
Ccfg_rca_gen_behavioral
Z53 eRCA_GENERIC
R36
DAx4 work 11 rca_generic 10 behavioral 22 d3@PJ[SF<LS=JPFCe]5C41
R22
R23
R1
R2
R37
Z54 w1648039190
R24
Z55 8C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/rca_generic.vhd
Z56 FC:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/rca_generic.vhd
l0
L66
VJR8?>Ro8^a87ddO06:aA>0
!s100 I5<L@UERBJVHB_2olnWL?3
R6
32
R27
!i10b 0
Z57 !s108 1648039243.000000
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/rca_generic.vhd|
Z59 !s107 C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/rca_generic.vhd|
!i113 1
R31
R12
Ccfg_rca_gen_structural
R53
aSTRUCTURAL
R39
DCx4 work 17 cfg_fa_behavioral 0 22 H^BGce4SW?cfl]R]azgD60
DAx4 work 11 rca_generic 10 structural 22 7[b>o:HOkUOZo^=8ZhbA33
R22
R23
R1
R2
R37
R54
R24
R55
R56
l0
L56
VO^`OF7P70a26iMz6zTXGG2
!s100 TTNg?z3iQ0cdKW2JTeOlW0
R6
32
R27
!i10b 0
R57
R58
R59
!i113 1
R31
R12
Ccfg_tb_carry_generator
eTB_CARRY_GENERATOR
Z60 aTEST
R20
DCx4 work 19 cfg_carry_generator 0 22 N6z9kS2k]FEC]zcI_jM372
DAx4 work 18 tb_carry_generator 4 test 22 5:XEb[3F<SNGYFod>m_B`2
R22
R23
R1
R2
Z61 DEx4 work 18 tb_carry_generator 0 22 47>OI]RW<mBz7czFO1Vo93
Z62 w1648115484
R3
Z63 8/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/tb_carry_generator.vhd
Z64 F/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/tb_carry_generator.vhd
l0
L68
VUK2_EUf<LmHBNoh_n30@K1
!s100 _0]21cFoRR:1R2OUWIJKL2
R6
32
Z65 !s110 1648115533
!i10b 0
Z66 !s108 1648115533.000000
Z67 !s90 -reportprogress|300|-work|work|/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/tb_carry_generator.vhd|
Z68 !s107 /home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/tb_carry_generator.vhd|
!i113 1
R11
R12
Ccsbtest
eTBCSB
R60
Z69 DEx4 work 6 lfsr16 0 22 d4THaCT?=i0KWA[=DbB>;1
R32
DCx4 work 26 cfg_csb_behavioral_rca_beh 0 22 QWkf<zc4G4HlWKU=l]X@P1
R22
R23
DCx4 work 28 cfg_csb_behavioral_rca_struc 0 22 2G3g[hkhm`Ude^CN0`YN00
DAx4 work 5 tbcsb 4 test 22 2BSS_D9dIGJNaln;JZ8HT2
Z70 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R1
R2
Z71 DEx4 work 5 tbcsb 0 22 <z2`_lEi<i4X4fc8TzGlB0
Z72 w1648033649
R24
Z73 8C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/tb_csb.vhd
Z74 FC:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/tb_csb.vhd
l0
L76
VCm7@:N`kLC[b=O6Cd=^hY2
!s100 ?_P]MjQW0Ri?CWgVF[i<30
R6
32
R27
!i10b 0
R57
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/tb_csb.vhd|
Z76 !s107 C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/tb_csb.vhd|
!i113 1
R31
R12
Efa
R40
R1
R2
R24
R41
R42
l0
L4
V_LR^^2=6fLVkC`WLdY4o_3
!s100 R@78Q9B;RU?BKW[d:f7WA2
R6
32
R43
!i10b 1
R28
R44
R45
!i113 1
R31
R12
Abehavioral
R1
R2
R39
l16
L14
VU`fPnli=z[lbJggT6`Lm@3
!s100 DMi>BZZVj6i=_GX:XX[z53
R6
32
R43
!i10b 1
R28
R44
R45
!i113 1
R31
R12
Eg_block
Z77 w1648072740
R1
R2
R3
Z78 8/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/G.vhd
Z79 F/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/G.vhd
l0
L4
VnkC??g=Ba_Gn^>DSXE0]h0
!s100 4OClEN_]h1@O`mLf2z>6T2
R6
32
Z80 !s110 1648109870
!i10b 1
Z81 !s108 1648109870.000000
Z82 !s90 -reportprogress|300|-work|work|/home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/G.vhd|
Z83 !s107 /home/diego/Documentos/Microelectronics/Labs/Lab2/CAP2-Microelectronics-/vhdlsim/G.vhd|
!i113 1
R11
R12
Abehavioral
R1
R2
R33
l16
L14
VCT9URU_[Dm_o`ZmJa1@6:0
!s100 KmiETP4DgzG?l4BQ0@8`^0
R6
32
R80
!i10b 1
R81
R82
R83
!i113 1
R11
R12
Elfsr16
R40
R22
R1
R2
R24
Z84 8C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/lfsr.vhd
Z85 FC:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/lfsr.vhd
l0
L6
Vd4THaCT?=i0KWA[=DbB>;1
!s100 L[m8V_6C>;0ScP9MX`Wi11
R6
32
R27
!i10b 1
R57
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/lfsr.vhd|
Z87 !s107 C:/Users/Carlos Vergara/Desktop/Polito/2021-22/Second term/Microelectronic systems/Laboratories/cap2/vhdlsim/lfsr.vhd|
!i113 1
R31
R12
Artl
R22
R1
R2
R69
l19
L17
VPTh8c09MaGYffD`9d16:j2
!s100 Zd7^eezldY<`n>c8T4VN10
R6
32
R27
!i10b 1
R57
R86
R87
!i113 1
R31
R12
Epgnetwork
R46
R1
R2
R3
R47
R48
l0
L4
VFI0XWkkYakWYE=CCgVXN=2
!s100 eE[k=XR5VU2CR;@XBHAK:2
R6
32
R49
!i10b 1
R50
R51
R52
!i113 1
R11
R12
Abehavioral
R1
R2
R34
l17
L15
VAUN]Pik=UZ=<Z?FFd9eR12
!s100 VchHCiVoVlA8CKDM2ZTOI2
R6
32
R49
!i10b 1
R50
R51
R52
!i113 1
R11
R12
Erca_generic
R54
R22
R23
R1
R2
R24
R55
R56
l0
L5
VQ^;UY2m5GM^oKX:h>kNhM1
!s100 U2Jfllc@nSdK_HV07Uk6g2
R6
32
R27
!i10b 1
R57
R58
R59
!i113 1
R31
R12
Abehavioral
R22
R23
R1
R2
R37
l49
L46
Vd3@PJ[SF<LS=JPFCe]5C41
!s100 g6o^o_b^=>:95haGk6Ai>1
R6
32
R27
!i10b 1
R57
R58
R59
!i113 1
R31
R12
Astructural
R22
R23
R1
R2
R37
l31
L16
V7[b>o:HOkUOZo^=8ZhbA33
!s100 H:;2F7ef9BYJ=nbOX3_:e2
R6
32
R27
!i10b 1
R57
R58
R59
!i113 1
R31
R12
Etb_carry_generator
R62
R22
R23
R1
R2
R3
R63
R64
l0
L5
V47>OI]RW<mBz7czFO1Vo93
!s100 kGXI;eKlc2S0[G^H7S;WG0
R6
32
R65
!i10b 1
R66
R67
R68
!i113 1
R11
R12
Atest
R22
R23
R1
R2
R61
l30
L11
V5:XEb[3F<SNGYFod>m_B`2
!s100 @gQdY?a8[KgaAV>_PmJ<Y1
R6
32
R65
!i10b 1
R66
R67
R68
!i113 1
R11
R12
Etbcsb
R72
R70
R1
R2
R24
R73
R74
l0
L5
V<z2`_lEi<i4X4fc8TzGlB0
!s100 BTM>HIPhceS:UJ8M7_iO[1
R6
32
R27
!i10b 1
R57
R75
R76
!i113 1
R31
R12
Atest
R70
R1
R2
R71
l33
L8
V2BSS_D9dIGJNaln;JZ8HT2
!s100 n;RO>`cCY`IZ71f6`SI2d1
R6
32
R27
!i10b 1
R57
R75
R76
!i113 1
R31
R12
