<?xml version="1.0" encoding="UTF-8"?>
<database xmlns:n1="http://www.w3.org/2001/XMLSchema-instance" n1:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
    <import file="copyright.xml"/>
    <import file="nvchipsets.xml"/>
    <enum name="nv4_pfifo_channel_mode" inline="yes">
        <value value="0" name="PIO"/>
        <value value="1" name="DMA"/>
    </enum>
    <enum name="nv4_pfifo_channel_size" inline="yes">
        <value value="0" name="124"/>
        <value value="1" name="512"/>
    </enum>
    <enum name="nv4_pfifo_engine" inline="yes">
        <value value="0" name="SOFTWARE"/>
        <value value="1" name="PGRAPH"/>
        <value value="2" name="PMPEG" variants="NV31-"/>
        <value value="3" name="PME" variants="NV40-"/>
        <value value="4" name="PVP1" variants="NV41-"/>
    </enum>
    <domain name="NV_MMIO" bare="yes" prefix="chipset">
        <array offset="0x2000" name="PFIFO" stride="0x2000" length="1" variants="NV4:G80">
            <reg32 offset="0x040" name="DELAY">
                <bitfield high="9" low="0" name="WAIT_RETRY"/>
                <bitfield high="31" low="28" name="UNK28" variants="NV40-"/>
            </reg32>
            <reg32 offset="0x044" name="DMA_TIMESLICE">
                <bitfield high="16" low="0" name="SELECT"/>
                <bitfield pos="24" name="TIMEOUT"/>
                <bitfield high="31" low="28" name="UNK28" variants="NV40-"/>
            </reg32>
            <reg32 offset="0x048" name="PIO_TIMESLICE">
                <bitfield high="16" low="0" name="SELECT"/>
                <bitfield pos="24" name="TIMEOUT"/>
            </reg32>
            <reg32 offset="0x04c" name="TIMESLICE">
                <bitfield high="17" low="0" name="TIMER">
                    <value value="0x3ffff" name="EXPIRED"/>
                </bitfield>
            </reg32>
            <reg32 offset="0x050" name="NEXT_CHANNEL">
                <bitfield high="3" low="0" name="CHID" variants="NV4:NV10"/>
                <bitfield high="4" low="0" name="CHID" variants="NV10:NV40"/>
                <bitfield high="8" low="0" name="CHID" variants="NV40-"/>
                <bitfield pos="8" name="MODE" variants="NV4:NV40" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="9" name="MODE" variants="NV40-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="12" name="SWITCH"/>
            </reg32>
            <reg32 offset="0x054" name="UNK54" variants="NV1A-">
                <bitfield high="9" low="0" name="UNK0">
                    <doc>Reads as 2 on init.</doc>
                </bitfield>
                <bitfield high="31" low="28" name="UNK28" variants="NV40-"/>
            </reg32>
            <reg32 offset="0x058" name="SLI" variants="NV40-">
                <bitfield high="11" low="0" name="MASK"/>
                <bitfield pos="28" name="ACTIVE"/>
                <bitfield pos="29" name="ENABLE"/> XXX: this is getting more suspicious with each hw gen. </reg32>
            <reg32 offset="0x080" name="DEBUG_0" access="r">
                <bitfield pos="0" name="CACHE_ERROR0"/>
                <bitfield pos="4" name="CACHE_ERROR1"/>
            </reg32>
            <reg32 offset="0x084" name="UNK84" variants="NV40-">
                <doc>Bits 0xffffffff. Comes up as 72f200 on G80.</doc>
            </reg32>
            <reg32 offset="0x088" name="UNK88" variants="NV40-">
                <doc>Bits 0xffffffff. Goes to RAMFC.</doc>
            </reg32>
            <reg32 offset="0x100" name="NV_PFIFO_INTR_0">
                <bitfield name="NV_PFIFO_INTR_0_CHSW_ERROR" pos="19" variants="G80-GT218">
                    <value value="1" name="NV_PFIFO_INTR_0_CHSW_ERROR_PENDING" variants="G80-"/>
                    <value value="1" name="NV_PFIFO_INTR_0_CHSW_ERROR_RESET" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PFIFO_INTR_0_FB_FLUSH_TIMEOUT" pos="26" variants="G80-GT218">
                    <value value="1" name="NV_PFIFO_INTR_0_FB_FLUSH_TIMEOUT_PENDING" variants="G80-"/>
                    <value value="1" name="NV_PFIFO_INTR_0_FB_FLUSH_TIMEOUT_RESET" variants="G80-"/>
                </bitfield>
                <bitfield name="NV_PFIFO_INTR_0_PIO_ERROR" pos="8" variants="G80-GT218">
                    <value value="1" name="NV_PFIFO_INTR_0_PIO_ERROR_PENDING" variants="G80-GK20A"/>
                    <value value="1" name="NV_PFIFO_INTR_0_PIO_ERROR_RESET" variants="G80-GK20A"/>
                </bitfield>
                <bitfield pos="0" name="CACHE_ERROR"/>
                <bitfield pos="4" name="RUNOUT"/>
                <bitfield pos="8" name="RUNOUT_OVERFLOW"/>
                <bitfield pos="12" name="DMA_PUSHER"/>
                <bitfield pos="16" name="DMA_PTE"/>
                <bitfield pos="18" name="UNK18" variants="NV40-"/>
                <bitfield pos="19" name="UNK19" variants="NV40-"/>
                <bitfield pos="20" name="SEMAPHORE" variants="NV1A-"/>
                <bitfield pos="21" name="UNK21" variants="NV40-"/>
                <bitfield pos="22" name="UNK22" variants="NV40-"/>
                <bitfield pos="23" name="UNK23" variants="NV40-"/>
                <bitfield pos="24" name="ACQUIRE_TIMEOUT" variants="NV1A-"> XXX: make sure. Also check on NV40. </bitfield>
            </reg32>
            <reg32 offset="0x140" name="NV_PFIFO_INTR_EN_0">
                <bitfield pos="0" name="CACHE_ERROR"/>
                <bitfield pos="4" name="RUNOUT"/>
                <bitfield pos="8" name="RUNOUT_OVERFLOW"/>
                <bitfield pos="12" name="DMA_PUSHER"/>
                <bitfield pos="16" name="DMA_PTE"/>
                <bitfield pos="18" name="UNK18" variants="NV40-"/>
                <bitfield pos="19" name="UNK19" variants="NV40-"/>
                <bitfield pos="20" name="SEMAPHORE" variants="NV1A-"/>
                <bitfield pos="21" name="UNK21" variants="NV40-"/>
                <bitfield pos="22" name="UNK22" variants="NV40-"/>
                <bitfield pos="23" name="UNK23" variants="NV40-"/>
                <bitfield pos="24" name="ACQUIRE_TIMEOUT" variants="NV1A-"> XXX: make sure. Also check on NV40. </bitfield>
            </reg32>
            <reg32 offset="0x210" name="RAMHT">
                <bitfield high="8" low="4" name="ADDRESS" shr="12"/>
                <bitfield high="17" low="16" name="SIZE">
                    <value value="0" name="4K"/>
                    <value value="1" name="8K"/>
                    <value value="2" name="16K"/>
                    <value value="3" name="32K"/>
                </bitfield>
                <bitfield high="25" low="24" name="SEARCH">
                    <value value="0" name="16"/>
                    <value value="1" name="32"/>
                    <value value="2" name="64"/>
                    <value value="3" name="128"/>
                </bitfield>
                <bitfield pos="26" name="SEARCH_FULL" variants="NV34-"/>
            </reg32>
            <reg32 offset="0x214" name="RAMFC" variants="NV4:NV40">
                <bitfield high="8" low="1" name="ADDRESS" variants="NV4:NV10" shr="9"/>
                <bitfield high="8" low="2" name="ADDRESS" variants="NV10-" shr="10"/>
                <bitfield pos="16" name="LARGE" variants="NV1A-"/>
                <bitfield high="23" low="17" name="UNK17" variants="NV17-">
                    <doc>Init to 0x45.</doc>
                </bitfield>
                <bitfield pos="24" name="UNK24" variants="NV17:NV20 NV25-"/>
            </reg32>
            <reg32 offset="0x218" name="RAMRO">
                <bitfield high="8" low="1" name="ADDRESS" shr="9"/>
                <bitfield pos="16" name="SIZE">
                    <value value="0" name="512"/>
                    <value value="1" name="8K"/>
                </bitfield>
            </reg32>
            <reg32 offset="0x21c" name="UNK21C" variants="NV40-">
                <bitfield pos="0" name="UNK0"/>
                <bitfield high="12" low="4" name="UNK4"/>
            </reg32>
            <reg32 offset="0x220" name="UNK220" variants="NV40-">
                <bitfield high="7" low="0" name="UNK0" variants="NV40:NV44"> XXX check variants </bitfield>
                <bitfield high="12" low="0" name="UNK0" variants="NV44-"/>
                <bitfield high="23" low="16" name="UNK16"/> XXX check variants </reg32>
            <reg32 offset="0x230" name="UNK230" variants="NV44-">
                <bitfield high="1" low="0" name="UNK0"/>
            </reg32>
            <reg32 offset="0x400" name="RUNOUT_STATUS">
                <bitfield pos="0" name="RANOUT"/>
                <bitfield pos="4" name="EMPTY"/>
                <bitfield pos="8" name="FULL"/>
            </reg32>
            <reg32 offset="0x410" name="RUNOUT_PUT"/>
            <reg32 offset="0x420" name="RUNOUT_GET"/>
            <reg32 offset="0x500" name="CACHES">
                <bitfield pos="0" name="REASSIGN"/>
                <bitfield pos="4" name="DMA_SUSPEND_BUSY"/>
            </reg32>
            <reg32 offset="0x504" name="CHANNEL_MODE">
                <bitfield pos="0" name="0" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="1" name="1" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="2" name="2" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="3" name="3" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="4" name="4" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="5" name="5" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="6" name="6" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="7" name="7" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="8" name="8" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="9" name="9" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="10" name="10" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="11" name="11" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="12" name="12" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="13" name="13" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="14" name="14" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="15" name="15" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="16" name="16" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="17" name="17" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="18" name="18" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="19" name="19" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="20" name="20" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="21" name="21" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="22" name="22" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="23" name="23" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="24" name="24" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="25" name="25" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="26" name="26" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="27" name="27" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="28" name="28" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="29" name="29" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="30" name="30" variants="NV10-" type="nv4_pfifo_channel_mode"/>
                <bitfield pos="31" name="31" variants="NV10-" type="nv4_pfifo_channel_mode"/>
            </reg32>
            <reg32 offset="0x508" name="CHANNEL_DMA_PENDING">
                <bitfield pos="0" name="0"/>
                <bitfield pos="1" name="1"/>
                <bitfield pos="2" name="2"/>
                <bitfield pos="3" name="3"/>
                <bitfield pos="4" name="4"/>
                <bitfield pos="5" name="5"/>
                <bitfield pos="6" name="6"/>
                <bitfield pos="7" name="7"/>
                <bitfield pos="8" name="8"/>
                <bitfield pos="9" name="9"/>
                <bitfield pos="10" name="10"/>
                <bitfield pos="11" name="11"/>
                <bitfield pos="12" name="12"/>
                <bitfield pos="13" name="13"/>
                <bitfield pos="14" name="14"/>
                <bitfield pos="15" name="15"/>
                <bitfield pos="16" name="16" variants="NV10-"/>
                <bitfield pos="17" name="17" variants="NV10-"/>
                <bitfield pos="18" name="18" variants="NV10-"/>
                <bitfield pos="19" name="19" variants="NV10-"/>
                <bitfield pos="20" name="20" variants="NV10-"/>
                <bitfield pos="21" name="21" variants="NV10-"/>
                <bitfield pos="22" name="22" variants="NV10-"/>
                <bitfield pos="23" name="23" variants="NV10-"/>
                <bitfield pos="24" name="24" variants="NV10-"/>
                <bitfield pos="25" name="25" variants="NV10-"/>
                <bitfield pos="26" name="26" variants="NV10-"/>
                <bitfield pos="27" name="27" variants="NV10-"/>
                <bitfield pos="28" name="28" variants="NV10-"/>
                <bitfield pos="29" name="29" variants="NV10-"/>
                <bitfield pos="30" name="30" variants="NV10-"/>
                <bitfield pos="31" name="31" variants="NV10-"/>
            </reg32>
            <reg32 offset="0x50c" name="CHANNEL_SIZE">
                <bitfield pos="0" name="0" type="nv4_pfifo_channel_size"/>
                <bitfield pos="1" name="1" type="nv4_pfifo_channel_size"/>
                <bitfield pos="2" name="2" type="nv4_pfifo_channel_size"/>
                <bitfield pos="3" name="3" type="nv4_pfifo_channel_size"/>
                <bitfield pos="4" name="4" type="nv4_pfifo_channel_size"/>
                <bitfield pos="5" name="5" type="nv4_pfifo_channel_size"/>
                <bitfield pos="6" name="6" type="nv4_pfifo_channel_size"/>
                <bitfield pos="7" name="7" type="nv4_pfifo_channel_size"/>
                <bitfield pos="8" name="8" type="nv4_pfifo_channel_size"/>
                <bitfield pos="9" name="9" type="nv4_pfifo_channel_size"/>
                <bitfield pos="10" name="10" type="nv4_pfifo_channel_size"/>
                <bitfield pos="11" name="11" type="nv4_pfifo_channel_size"/>
                <bitfield pos="12" name="12" type="nv4_pfifo_channel_size"/>
                <bitfield pos="13" name="13" type="nv4_pfifo_channel_size"/>
                <bitfield pos="14" name="14" type="nv4_pfifo_channel_size"/>
                <bitfield pos="15" name="15" type="nv4_pfifo_channel_size"/>
                <bitfield pos="16" name="16" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="17" name="17" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="18" name="18" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="19" name="19" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="20" name="20" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="21" name="21" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="22" name="22" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="23" name="23" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="24" name="24" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="25" name="25" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="26" name="26" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="27" name="27" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="28" name="28" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="29" name="29" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="30" name="30" variants="NV10-" type="nv4_pfifo_channel_size"/>
                <bitfield pos="31" name="31" variants="NV10-" type="nv4_pfifo_channel_size"/>
            </reg32>
            <reg32 offset="0x510" name="UNK510" length="16" variants="NV40-">
                <doc>Bits 0xffffffff.</doc> XXX: check on later cards. seems there are 128 copies of this. </reg32>
            <reg32 offset="0x800" name="NV_PFIFO_INTR_MMU_FAULT_INST">
                <bitfield name="NV_PFIFO_INTR_MMU_FAULT_INST_PTR" low="0" high="27" variants="GF100-"/>
                <bitfield high="3" low="0" name="CHID" variants="NV4:NV10"/>
                <bitfield high="4" low="0" name="CHID" variants="NV10:NV40"/>
                <bitfield high="8" low="0" name="CHID" variants="NV40-"/>
                <bitfield pos="24" name="SWITCH_AVAILABLE"/>
            </reg32>
            <array offset="0x1000" length="1" stride="0x200" name="CACHE0">
                <reg32 offset="0x000" name="PUSH0">
                    <bitfield pos="0" name="ACCESS"/>
                </reg32>
                <reg32 offset="0x004" name="PUSH1">
                    <bitfield high="3" low="0" name="CHID" variants="NV4:NV10"/>
                    <bitfield high="4" low="0" name="CHID" variants="NV10:NV40"/>
                    <bitfield high="8" low="0" name="CHID" variants="NV40-"/>
                </reg32>
                <reg32 offset="0x010" name="PUT"/>
                <reg32 offset="0x014" name="STATUS">
                    <bitfield pos="0" name="RANOUT"/>
                    <bitfield pos="4" name="EMPTY"/>
                    <bitfield pos="8" name="FULL"/>
                </reg32>
                <reg32 offset="0x050" name="PULL0">
                    <bitfield pos="0" name="ACCESS"/>
                    <bitfield pos="4" name="HASH_FAILED"/>
                    <bitfield pos="8" name="DEVICE_SOFTWARE"/>
                    <bitfield pos="12" name="HASH_BUSY"/>
                </reg32>
                <reg32 offset="0x054" name="PULL1">
                    <bitfield high="3" low="0" name="ENGINE" type="nv4_pfifo_engine"/>
                </reg32>
                <reg32 offset="0x058" name="HASH">
                    <bitfield high="15" low="0" name="INSTANCE" variants="NV4:NV40"/>
                    <bitfield pos="16" name="VALID" variants="NV4:NV40"/>
                    <bitfield high="23" low="0" name="INSTANCE" variants="NV40-"/>
                    <bitfield pos="24" name="VALID" variants="NV40-"/>
                </reg32>
                <reg32 offset="0x070" name="GET"/>
                <reg32 offset="0x080" name="NV_PFIFO_PBDMA_STATUS">
                    <bitfield name="NV_PFIFO_PBDMA_STATUS_CHAN_STATUS" low="13" high="15" variants="GK104-">
                        <value value="1" name="NV_PFIFO_PBDMA_STATUS_CHAN_STATUS_VALID" variants="GK104-"/>
                        <value value="5" name="NV_PFIFO_PBDMA_STATUS_CHAN_STATUS_CHSW_LOAD" variants="GK104-"/>
                        <value value="6" name="NV_PFIFO_PBDMA_STATUS_CHAN_STATUS_CHSW_SAVE" variants="GK104-"/>
                        <value value="7" name="NV_PFIFO_PBDMA_STATUS_CHAN_STATUS_CHSW_SWITCH" variants="GK104-"/>
                    </bitfield>
                    <bitfield name="NV_PFIFO_PBDMA_STATUS_CHSW" pos="15" variants="GK104-">
                        <value value="1" name="NV_PFIFO_PBDMA_STATUS_CHSW_IN_PROGRESS" variants="GK104-"/>
                    </bitfield>
                    <bitfield name="NV_PFIFO_PBDMA_STATUS_ID" low="0" high="11" variants="GK104-"/>
                    <bitfield name="NV_PFIFO_PBDMA_STATUS_ID_TYPE" pos="12" variants="GK104-">
                        <value value="0" name="NV_PFIFO_PBDMA_STATUS_ID_TYPE_CHID" variants="GK104-"/>
                        <value value="1" name="NV_PFIFO_PBDMA_STATUS_ID_TYPE_TSGID" variants="GK104-"/>
                    </bitfield>
                    <bitfield name="NV_PFIFO_PBDMA_STATUS_NEXT_ID" low="16" high="27" variants="GK104-"/>
                    <bitfield name="NV_PFIFO_PBDMA_STATUS_NEXT_ID_TYPE" pos="28" variants="GK104-">
                        <value value="0" name="NV_PFIFO_PBDMA_STATUS_NEXT_ID_TYPE_CHID" variants="GK104-"/>
                    </bitfield>
                    <bitfield high="3" low="0" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="7" low="4" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="11" low="8" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="15" low="12" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="19" low="16" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="23" low="20" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="27" low="24" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="31" low="28" name="0" type="nv4_pfifo_engine"/>
                </reg32>
                <reg32 offset="0x100" name="ADDR">
                    <bitfield high="12" low="2" name="MTHD" shr="2"/>
                    <bitfield high="15" low="13" name="SUBCH"/>
                </reg32>
                <reg32 offset="0x104" name="DATA"/>
            </array>
            <array offset="0x1200" length="1" stride="0xe00" name="CACHE1">
                <reg32 offset="0x000" name="PUSH0">
                    <bitfield pos="0" name="ACCESS"/>
                </reg32>
                <reg32 offset="0x004" name="PUSH1">
                    <bitfield high="3" low="0" name="CHID" variants="NV4:NV10"/>
                    <bitfield high="4" low="0" name="CHID" variants="NV10:NV40"/>
                    <bitfield high="8" low="0" name="CHID" variants="NV40-"/>
                    <bitfield pos="8" name="MODE" variants="NV4:NV40" type="nv4_pfifo_channel_mode"/>
                    <bitfield pos="16" name="MODE" variants="NV40-" type="nv4_pfifo_channel_mode"/>
                </reg32>
                <reg32 offset="0x010" name="PUT"/>
                <reg32 offset="0x014" name="STATUS">
                    <bitfield pos="0" name="RANOUT"/>
                    <bitfield pos="4" name="EMPTY"/>
                    <bitfield pos="8" name="FULL"/>
                </reg32>
                <reg32 offset="0x020" name="DMA_PUSH">
                    <bitfield pos="0" name="ACCESS"/>
                    <bitfield pos="4" name="BUSY"/>
                    <bitfield pos="8" name="EMPTY"/>
                    <bitfield pos="12" name="SUSPENDED"/>
                    <bitfield pos="16" name="UNK16" variants="NV1A-"/>
                    <bitfield high="31" low="24" name="UNK24" variants="NV40-"/>
                </reg32>
                <reg32 offset="0x024" name="DMA_FETCH">
                    <bitfield high="7" low="3" name="TRIG"/>
                    <bitfield high="15" low="13" name="SIZE"/>
                    <bitfield high="19" low="16" name="MAX_REQS" variants="NV4:NV5"/>
                    <bitfield high="20" low="16" name="MAX_REQS" variants="NV5:NV40"/>
                    <bitfield high="22" low="16" name="MAX_REQS" variants="NV40-"/>
                    <bitfield pos="31" name="ENDIAN" variants="NV1A-">
                        <value value="0" name="LITTLE"/>
                        <value value="1" name="BIG"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x028" name="DMA_STATE">
                    <bitfield pos="0" name="NONINC" variants="NV10-"/>
                    <bitfield high="12" low="2" name="METHOD" shr="2"/>
                    <bitfield high="15" low="13" name="SUBCHANNEL"/>
                    <bitfield pos="16" name="UNK16" variants="NV40-"/>
                    <bitfield pos="17" name="SUBROUTINE_ACTIVE" variants="NV40-"/>
                    <bitfield high="28" low="18" name="METHOD_COUNT"/>
                    <bitfield high="31" low="29" name="ERROR">
                        <value value="0" name="NONE"/>
                        <value value="1" name="CALL_SUBR_ACTIVE" variants="NV1A-"/>
                        <value value="2" name="INVALID_MTHD"/>
                        <value value="3" name="RET_SUBR_INACTIVE" variants="NV1A-"/>
                        <value value="4" name="INVALID_CMD"/>
                        <value value="6" name="MEM_FAULT"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x02c" name="DMA_INSTANCE" shr="4"/>
                <reg32 offset="0x030" name="DMA_CTL">
                    <bitfield high="11" low="2" name="ADJUST" shr="2"/>
                    <bitfield pos="12" name="PT_PRESENT"/>
                    <bitfield pos="13" name="PT_LINEAR"/>
                    <bitfield high="17" low="16" name="TARGET">
                        <value value="0" name="NVM" variants="NV5-"/>
                        <value value="2" name="PCI"/>
                        <value value="3" name="AGP"/>
                    </bitfield>
                    <bitfield pos="31" name="VALID"/>
                </reg32>
                <reg32 offset="0x034" name="DMA_LIMIT"/>
                <reg32 offset="0x038" name="DMA_TLB_TAG"/>
                <reg32 offset="0x03c" name="DMA_TLB_PTE"/>
                <reg32 offset="0x040" name="DMA_PUT"/>
                <reg32 offset="0x044" name="DMA_GET"/>
                <reg32 offset="0x048" name="REF" variants="NV10-"/>
                <reg32 offset="0x04c" name="SUBROUTINE" variants="NV1A-">
                    <bitfield pos="0" name="ACTIVE" variants="NV1A:NV40"/>
                    <bitfield high="31" low="2" name="RETURN" shr="2"/>
                </reg32>
                <reg32 offset="0x050" name="PULL0">
                    <bitfield pos="0" name="ACCESS"/>
                    <bitfield pos="4" name="HASH_FAILED"/>
                    <bitfield pos="8" name="DEVICE_SOFTWARE"/>
                    <bitfield pos="12" name="HASH_BUSY"/>
                    <bitfield pos="16" name="ACQUIRE_BUSY" variants="NV1A-"/>
                    <bitfield high="23" low="20" name="SEMAPHORE_ERROR" variants="NV1A-">
                        <value value="0" name="NONE"> XXX: figure out wtf they mean. Doesn't seem to be consistent. </value>
                        <value value="1" name="INVALID_OPERAND"/>
                        <value value="2" name="INVALID_STATE"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x054" name="PULL1">
                    <bitfield high="3" low="0" name="ENGINE" type="nv4_pfifo_engine"/>
                    <bitfield pos="4" name="ACQUIRE_ACTIVE" variants="NV1A-"/>
                    <bitfield high="17" low="16" name="SEMAPHORE_TARGET" variants="NV1A-">
                        <value value="0" name="NVM"/>
                        <value value="2" name="PCI"/>
                        <value value="3" name="AGP"/>
                    </bitfield>
                </reg32>
                <reg32 offset="0x058" name="HASH">
                    <bitfield high="15" low="0" name="INSTANCE" variants="NV4:NV40"/>
                    <bitfield pos="16" name="VALID" variants="NV4:NV40"/>
                    <bitfield high="23" low="0" name="INSTANCE" variants="NV40-"/>
                    <bitfield pos="24" name="VALID" variants="NV40-"/>
                </reg32>
                <reg32 offset="0x060" name="ACQUIRE_TIMEOUT" variants="NV1A-">
                    <bitfield high="30" low="0" name="TIMEOUT"/>
                </reg32>
                <reg32 offset="0x064" name="ACQUIRE_TIMESTAMP" variants="NV1A-"/>
                <reg32 offset="0x068" name="ACQUIRE_VALUE" variants="NV1A-"/>
                <reg32 offset="0x06c" name="SEMAPHORE" variants="NV1A-">
                    <bitfield pos="0" name="CTXDMA_VALID"/>
                    <bitfield high="11" low="2" name="OFFSET" shr="2"/>
                    <bitfield high="31" low="12" name="PAGE" shr="12"/>
                </reg32>
                <reg32 offset="0x070" name="GET"/>
                <reg32 offset="0x080" name="ENGINE">
                    <bitfield high="3" low="0" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="7" low="4" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="11" low="8" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="15" low="12" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="19" low="16" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="23" low="20" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="27" low="24" name="0" type="nv4_pfifo_engine"/>
                    <bitfield high="31" low="28" name="0" type="nv4_pfifo_engine"/>
                </reg32>
                <reg32 offset="0x0a0" name="DMA_DCOUNT_SHADOW" variants="NV5-"/>
                <reg32 offset="0x0a4" name="DMA_GET_JMP_SHADOW" variants="NV5-"/>
                <reg32 offset="0x0a8" name="DMA_RSVD_SHADOW" variants="NV5-"/>
                <reg32 offset="0x0ac" name="DMA_DATA_SHADOW" variants="NV5-"/>
                <reg32 offset="0x0b0" length="4" name="UNK0B0" variants="NV17:NV40"/>
                <reg32 offset="0x0c0" name="UNK0C0" variants="NV17:NV20 NV25:NV40">
                    <doc>Bits 0xffff.</doc>
                </reg32>
                <reg32 offset="0x0e0" name="GRCTX_INST" variants="NV40-"> XXX check variants </reg32>
                <reg32 offset="0x0e4" name="UNK0E4" variants="NV44-">
                    <doc>Set to 1. Goes to RAMFC.</doc>
                </reg32>
                <reg32 offset="0x0e8" name="UNK0E8" variants="NV40-">
                    <doc>Bits ffffffff. Goes to RAMFC.</doc>
                </reg32>
                <reg32 offset="0x0f4" name="UNK0F4" variants="NV40-">
                    <doc>Bits 1, set to 1.</doc>
                </reg32>
                <reg32 offset="0x100" name="UNK100" variants="NV40-">
                    <doc>Bits 1. Goes to RAMFC.</doc>
                </reg32>
                <reg32 offset="0x104" name="UNK104" variants="NV40-">
                    <doc>RO, reads as 3.</doc>
                </reg32>
                <reg32 offset="0x10c" name="MPEGCTX_INST" variants="NV41-"/>
                <reg32 offset="0x110" name="MECTX_INST" variants="NV41-"/>
                <reg32 offset="0x114" name="VPCTX_INST" variants="NV41-"/>
                <reg32 offset="0x600" name="ADDR" stride="0x8" length="256" variants="NV4:NV40">
                    <doc>Note that the cache actually only has 128 entries,
				the higher 128 are aliases. This is done so that GET/PUT
				pointers can be unambigously set to X, X [CACHE empty],
				or X, X+400 [CACHE full].</doc>
                    <bitfield pos="0" name="NONINC" variants="NV10-"/>
                    <bitfield high="12" low="2" name="MTHD" shr="2"/>
                    <bitfield high="15" low="13" name="SUBCH"/>
                </reg32>
                <reg32 offset="0x604" name="DATA" stride="0x8" length="256" variants="NV4:NV40"/>
            </array>
        </array>
        <reg32 offset="0x90000" name="PFIFO_CACHE1_ADDR" stride="0x8" length="512" variants="NV40:GF100">
            <bitfield pos="0" name="NONINC" variants="NV10-"/>
            <bitfield high="12" low="2" name="MTHD" shr="2"/>
            <bitfield high="15" low="13" name="SUBCH"/>
        </reg32>
        <reg32 offset="0x90004" name="PFIFO_CACHE1_DATA" stride="0x8" length="512" variants="NV40:GF100"/>
        <array offset="0x800000" name="USER" stride="0x10000" length="16" variants="NV4:NV10">
            <array offset="0x0" name="SUBCHAN" stride="0x2000" length="8">
                <reg32 offset="0x10" name="FREE" access="r"/>
                <reg32 offset="0x40" name="DMA_PUT" access="w"/>
                <reg32 offset="0x44" name="DMA_GET" access="r"/>
            </array>
        </array>
        <array offset="0x800000" name="USER" stride="0x10000" length="32" variants="NV10:G80">
            <array offset="0x0" name="SUBCHAN" stride="0x2000" length="8">
                <reg32 offset="0x10" name="FREE" access="r"/>
                <reg32 offset="0x40" name="DMA_PUT" access="w"/>
                <reg32 offset="0x44" name="DMA_GET" access="r"/>
                <reg32 offset="0x48" name="REF" access="r"/>
            </array>
        </array>
        <array offset="0xc00000" name="USER_NEW" stride="0x1000" length="32" variants="NV40:G80">
            <reg32 offset="0x40" name="DMA_PUT"/>
            <reg32 offset="0x44" name="DMA_GET" access="r"/>
            <reg32 offset="0x48" name="REF" access="r"/>
            <reg32 offset="0x54" name="DMA_CGET" access="r"/>
        </array>
    </domain>
</database>
