{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 11:46:46 2023 " "Info: Processing started: Thu Nov 16 11:46:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BE_COMPAS -c BE_COMPAS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BE_COMPAS -c BE_COMPAS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BE_COMPAS.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BE_COMPAS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BE_COMPAS-Behavioral " "Info: Found design unit 1: BE_COMPAS-Behavioral" {  } { { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BE_COMPAS " "Info: Found entity 1: BE_COMPAS" {  } { { "BE_COMPAS.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/BE_COMPAS.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div1khz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div1khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Info: Found design unit 1: Clock_Divider-bhv" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Info: Found entity 1: Clock_Divider" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fullcompas.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Fullcompas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fullcompas " "Info: Found entity 1: Fullcompas" {  } { { "Fullcompas.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div1Hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div1Hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider1-bhv " "Info: Found design unit 1: Clock_Divider1-bhv" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider1 " "Info: Found entity 1: Clock_Divider1" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TRAITEMENT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TRAITEMENT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TRAITEMENT-Behavioral " "Info: Found design unit 1: TRAITEMENT-Behavioral" {  } { { "TRAITEMENT.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/TRAITEMENT.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TRAITEMENT " "Info: Found entity 1: TRAITEMENT" {  } { { "TRAITEMENT.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/TRAITEMENT.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fullcompas " "Info: Elaborating entity \"Fullcompas\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRAITEMENT TRAITEMENT:inst2 " "Info: Elaborating entity \"TRAITEMENT\" for hierarchy \"TRAITEMENT:inst2\"" {  } { { "Fullcompas.bdf" "inst2" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 128 1000 1256 256 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider1 Clock_Divider1:inst3 " "Info: Elaborating entity \"Clock_Divider1\" for hierarchy \"Clock_Divider1:inst3\"" {  } { { "Fullcompas.bdf" "inst3" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 424 400 528 520 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div1Hz.vhd(29) " "Warning (10492): VHDL Process Statement warning at div1Hz.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BE_COMPAS BE_COMPAS:inst " "Info: Elaborating entity \"BE_COMPAS\" for hierarchy \"BE_COMPAS:inst\"" {  } { { "Fullcompas.bdf" "inst" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 136 672 896 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst1 " "Info: Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst1\"" {  } { { "Fullcompas.bdf" "inst1" { Schematic "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/Fullcompas.bdf" { { 144 488 616 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div1khz.vhd(29) " "Warning (10492): VHDL Process Statement warning at div1khz.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[24\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[24\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[22\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[22\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[21\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[21\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[20\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[20\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[19\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[19\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[18\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[18\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[16\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[16\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[14\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[14\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[13\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[13\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[12\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[12\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[11\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[11\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[6\] Low " "Critical Warning: Register Clock_Divider1:inst3\|count\[6\] will power up to Low" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider1:inst3\|count\[0\] High " "Critical Warning: Register Clock_Divider1:inst3\|count\[0\] will power up to High" {  } { { "div1Hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1Hz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider:inst1\|count\[14\] Low " "Critical Warning: Register Clock_Divider:inst1\|count\[14\] will power up to Low" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider:inst1\|count\[13\] Low " "Critical Warning: Register Clock_Divider:inst1\|count\[13\] will power up to Low" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider:inst1\|count\[8\] Low " "Critical Warning: Register Clock_Divider:inst1\|count\[8\] will power up to Low" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider:inst1\|count\[7\] Low " "Critical Warning: Register Clock_Divider:inst1\|count\[7\] will power up to Low" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider:inst1\|count\[5\] Low " "Critical Warning: Register Clock_Divider:inst1\|count\[5\] will power up to Low" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clock_Divider:inst1\|count\[3\] Low " "Critical Warning: Register Clock_Divider:inst1\|count\[3\] will power up to Low" {  } { { "div1khz.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP_VHDL/COMPAS_BE/div1khz.vhd" 19 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 23 " "Info: 23 registers lost all their fanouts during netlist optimizations. The first 23 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[9\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[10\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[11\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[12\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[13\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[14\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[15\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[16\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[17\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[18\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[19\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[20\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[21\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[22\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[23\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[24\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[25\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[26\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[27\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[28\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[29\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[30\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BE_COMPAS:inst\|pulse_width_counter\[31\] " "Info: Register \"BE_COMPAS:inst\|pulse_width_counter\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Info: Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Info: Implemented 143 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 11:46:47 2023 " "Info: Processing ended: Thu Nov 16 11:46:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
