# do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:37:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:37:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:37:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 01:37:46 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# ** Fatal: (vsim-3817) Port "RET_Signal" of entity "instruction_stage" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_stage_tb/uut File: TopLevelFetchStage.vhd Line: 15
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./doFile.do PAUSED at line 9
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:39:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:39:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:12 on Dec 23,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# ** Error: Fetch_tb.vhd(73): (vcom-1484) Unknown formal identifier "pc".
# ** Error: Fetch_tb.vhd(178): VHDL Compiler exiting
# End time: 01:39:12 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 Fetch_tb.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:39:56 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:56 on Dec 23,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:39:57 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:39:57 on Dec 23,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# ** Error: Fetch_tb.vhd(73): (vcom-1035) Formal port "RET_Signal" has OPEN or no actual associated with it.
# ** Error: Fetch_tb.vhd(73): (vcom-1035) Formal port "RTI_Signal" has OPEN or no actual associated with it.
# ** Error: Fetch_tb.vhd(176): VHDL Compiler exiting
# End time: 01:39:57 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./doFile.do line 6
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2002 Fetch_tb.vhd"
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:40:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:40:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:16 on Dec 23,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:40:16 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Instruction_Stage_TB 
# Start time: 01:37:46 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# ** Warning: (vsim-3473) Component instance "U_IF_ID : IF_ID_reg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_stage_tb/uut File: TopLevelFetchStage.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /instruction_stage_tb/uut/next_PC, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /instruction_stage_tb/next_PC.
# ** Warning: (vsim-8684) No drivers exist on out port /instruction_stage_tb/uut/instruction, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /instruction_stage_tb/instruction.
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:41:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:41:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:41:45 on Dec 23,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:41:45 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:41:48 on Dec 23,2024, Elapsed time: 0:04:02
# Errors: 1, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 01:41:48 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# ** Warning: (vsim-3473) Component instance "U_IF_ID : IF_ID_reg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_stage_tb/uut File: TopLevelFetchStage.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /instruction_stage_tb/uut/next_PC, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /instruction_stage_tb/next_PC.
# ** Warning: (vsim-8684) No drivers exist on out port /instruction_stage_tb/uut/instruction, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /instruction_stage_tb/instruction.
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:45:20 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:20 on Dec 23,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:45:21 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:21 on Dec 23,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:45:21 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:45:23 on Dec 23,2024, Elapsed time: 0:03:35
# Errors: 0, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 01:45:23 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# ** Warning: (vsim-3473) Component instance "U_IF_ID : IF_ID_reg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_stage_tb/uut File: TopLevelFetchStage.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /instruction_stage_tb/uut/next_PC, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /instruction_stage_tb/next_PC.
# ** Warning: (vsim-8684) No drivers exist on out port /instruction_stage_tb/uut/instruction, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /instruction_stage_tb/instruction.
run
run
run
run
run
run
run
do doFile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Memory
# -- Compiling architecture behavior of Instruction_Memory
# End time: 01:50:29 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:29 on Dec 23,2024
# vcom -reportprogress 300 -2002 TopLevelFetchStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage
# -- Compiling architecture behavior of Instruction_Stage
# End time: 01:50:30 on Dec 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:30 on Dec 23,2024
# vcom -reportprogress 300 -2002 Fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Instruction_Stage_TB
# -- Compiling architecture behavior of Instruction_Stage_TB
# End time: 01:50:30 on Dec 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:50:32 on Dec 23,2024, Elapsed time: 0:05:09
# Errors: 0, Warnings: 3
# vsim Instruction_Stage_TB 
# Start time: 01:50:32 on Dec 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_stage_tb(behavior)
# Loading work.instruction_stage(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# ** Warning: (vsim-3473) Component instance "U_IF_ID : IF_ID_reg" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_stage_tb/uut File: TopLevelFetchStage.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /instruction_stage_tb/uut/next_PC, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /instruction_stage_tb/next_PC.
# ** Warning: (vsim-8684) No drivers exist on out port /instruction_stage_tb/uut/instruction, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /instruction_stage_tb/instruction.
# End time: 01:50:36 on Dec 23,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 3
