Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\shrey\Documents\Information_Processing\root\Acc\nios_fir\fir.qsys --block-symbol-file --output-directory=C:\Users\shrey\Documents\Information_Processing\root\Acc\nios_fir\fir --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading nios_fir/fir.qsys
Progress: Reading input file
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 22.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fir.fir_compiler_ii_0: PhysChanIn 10, PhysChanOut 10, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 22, Bankcount 1, CoefBitWidth 8
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\shrey\Documents\Information_Processing\root\Acc\nios_fir\fir.qsys --synthesis=VERILOG --output-directory=C:\Users\shrey\Documents\Information_Processing\root\Acc\nios_fir\fir\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading nios_fir/fir.qsys
Progress: Reading input file
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 22.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fir.fir_compiler_ii_0: PhysChanIn 10, PhysChanOut 10, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 22, Bankcount 1, CoefBitWidth 8
Info: fir: Generating fir "fir" for QUARTUS_SYNTH
Info: fir_compiler_ii_0: PhysChanIn 10, PhysChanOut 10, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 22, Bankcount 1, Latency 18, CoefBitWidth 8
Info: fir_compiler_ii_0: "fir" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: fir: Done "fir" with 2 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
