library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity ultrasonic is
	generic (number_ultrasonic : integer := 2);
	port (
		clk   : in std_logic;
		rst	: in std_logic;
	   tx    : out std_logic_vector(7 downto 0)
	);
end ultrasonic;

architecture behave of ultrasonic is
	component echo
		port(
			clk_i    : in std_logic;
			rst_i    : in std_logic;
			echo_in  : in std_logic;
			req_out  : out std_logic;
			data_out : out std_logic_vector(7 downto 0)
		);
	end component;
	component ram
		port (
			clk      : in std_logic;
			rst      : in std_logic;
			req_in   : in std_logic;
			addr_in  : in integer;
			data_in  : in std_logic_vector(7 downto 0);		
			req_out  : out std_logic;
			data_out : out std_logic_vector(number_ultrasonic * 8 - 1 downto 0)
	   );
	end component;
	component mux_8_to_4
		port (
			clk         : in std_logic;
			rst         : in std_logic;
			data_all   	: in std_logic_vector((8 * number_ultrasonic) - 1 downto 0);
			req_echo    : in std_logic;									
			req_trigger : in std_logic;
			data_out    : out std_logic_vector(7 downto 0)
	   );	
	end component;
	component trigger
		port(
			clk_i   : in std_logic;
			rst_i   : in std_logic;
			req_in  : in std_logic;
			data_in : in std_logic_vector(7 downto 0);
			trigger_out : out std_logic
		);
	end component;
	signal echo_in, req_out : std_logic;
	signal data_out : std_logic_vector(7 downto 0);
Begin
	GET: for i in 0 to number_ultrasonic - 1 generate
	GET: echo port map(clk, rst, echo_in, req_out, data_out);
   end generate;
end behave;