#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14079f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1407b80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13f92d0 .functor NOT 1, L_0x14624b0, C4<0>, C4<0>, C4<0>;
L_0x1462290 .functor XOR 2, L_0x1462130, L_0x14621f0, C4<00>, C4<00>;
L_0x14623a0 .functor XOR 2, L_0x1462290, L_0x1462300, C4<00>, C4<00>;
v0x145a810_0 .net *"_ivl_10", 1 0, L_0x1462300;  1 drivers
v0x145a910_0 .net *"_ivl_12", 1 0, L_0x14623a0;  1 drivers
v0x145a9f0_0 .net *"_ivl_2", 1 0, L_0x145db30;  1 drivers
v0x145aab0_0 .net *"_ivl_4", 1 0, L_0x1462130;  1 drivers
v0x145ab90_0 .net *"_ivl_6", 1 0, L_0x14621f0;  1 drivers
v0x145acc0_0 .net *"_ivl_8", 1 0, L_0x1462290;  1 drivers
v0x145ada0_0 .net "a", 0 0, v0x1455930_0;  1 drivers
v0x145ae40_0 .net "b", 0 0, v0x14559d0_0;  1 drivers
v0x145aee0_0 .net "c", 0 0, v0x1455a70_0;  1 drivers
v0x145af80_0 .var "clk", 0 0;
v0x145b020_0 .net "d", 0 0, v0x1455bb0_0;  1 drivers
v0x145b0c0_0 .net "out_pos_dut", 0 0, L_0x1461fd0;  1 drivers
v0x145b160_0 .net "out_pos_ref", 0 0, L_0x145c690;  1 drivers
v0x145b200_0 .net "out_sop_dut", 0 0, L_0x145fc60;  1 drivers
v0x145b2a0_0 .net "out_sop_ref", 0 0, L_0x14300e0;  1 drivers
v0x145b340_0 .var/2u "stats1", 223 0;
v0x145b3e0_0 .var/2u "strobe", 0 0;
v0x145b480_0 .net "tb_match", 0 0, L_0x14624b0;  1 drivers
v0x145b550_0 .net "tb_mismatch", 0 0, L_0x13f92d0;  1 drivers
v0x145b5f0_0 .net "wavedrom_enable", 0 0, v0x1455e80_0;  1 drivers
v0x145b6c0_0 .net "wavedrom_title", 511 0, v0x1455f20_0;  1 drivers
L_0x145db30 .concat [ 1 1 0 0], L_0x145c690, L_0x14300e0;
L_0x1462130 .concat [ 1 1 0 0], L_0x145c690, L_0x14300e0;
L_0x14621f0 .concat [ 1 1 0 0], L_0x1461fd0, L_0x145fc60;
L_0x1462300 .concat [ 1 1 0 0], L_0x145c690, L_0x14300e0;
L_0x14624b0 .cmp/eeq 2, L_0x145db30, L_0x14623a0;
S_0x1407d10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1407b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13f96b0 .functor AND 1, v0x1455a70_0, v0x1455bb0_0, C4<1>, C4<1>;
L_0x13f9a90 .functor NOT 1, v0x1455930_0, C4<0>, C4<0>, C4<0>;
L_0x13f9e70 .functor NOT 1, v0x14559d0_0, C4<0>, C4<0>, C4<0>;
L_0x13fa0f0 .functor AND 1, L_0x13f9a90, L_0x13f9e70, C4<1>, C4<1>;
L_0x1412580 .functor AND 1, L_0x13fa0f0, v0x1455a70_0, C4<1>, C4<1>;
L_0x14300e0 .functor OR 1, L_0x13f96b0, L_0x1412580, C4<0>, C4<0>;
L_0x145bb10 .functor NOT 1, v0x14559d0_0, C4<0>, C4<0>, C4<0>;
L_0x145bb80 .functor OR 1, L_0x145bb10, v0x1455bb0_0, C4<0>, C4<0>;
L_0x145bc90 .functor AND 1, v0x1455a70_0, L_0x145bb80, C4<1>, C4<1>;
L_0x145bd50 .functor NOT 1, v0x1455930_0, C4<0>, C4<0>, C4<0>;
L_0x145be20 .functor OR 1, L_0x145bd50, v0x14559d0_0, C4<0>, C4<0>;
L_0x145be90 .functor AND 1, L_0x145bc90, L_0x145be20, C4<1>, C4<1>;
L_0x145c010 .functor NOT 1, v0x14559d0_0, C4<0>, C4<0>, C4<0>;
L_0x145c080 .functor OR 1, L_0x145c010, v0x1455bb0_0, C4<0>, C4<0>;
L_0x145bfa0 .functor AND 1, v0x1455a70_0, L_0x145c080, C4<1>, C4<1>;
L_0x145c210 .functor NOT 1, v0x1455930_0, C4<0>, C4<0>, C4<0>;
L_0x145c310 .functor OR 1, L_0x145c210, v0x1455bb0_0, C4<0>, C4<0>;
L_0x145c3d0 .functor AND 1, L_0x145bfa0, L_0x145c310, C4<1>, C4<1>;
L_0x145c580 .functor XNOR 1, L_0x145be90, L_0x145c3d0, C4<0>, C4<0>;
v0x13f8c00_0 .net *"_ivl_0", 0 0, L_0x13f96b0;  1 drivers
v0x13f9000_0 .net *"_ivl_12", 0 0, L_0x145bb10;  1 drivers
v0x13f93e0_0 .net *"_ivl_14", 0 0, L_0x145bb80;  1 drivers
v0x13f97c0_0 .net *"_ivl_16", 0 0, L_0x145bc90;  1 drivers
v0x13f9ba0_0 .net *"_ivl_18", 0 0, L_0x145bd50;  1 drivers
v0x13f9f80_0 .net *"_ivl_2", 0 0, L_0x13f9a90;  1 drivers
v0x13fa200_0 .net *"_ivl_20", 0 0, L_0x145be20;  1 drivers
v0x1453ea0_0 .net *"_ivl_24", 0 0, L_0x145c010;  1 drivers
v0x1453f80_0 .net *"_ivl_26", 0 0, L_0x145c080;  1 drivers
v0x1454060_0 .net *"_ivl_28", 0 0, L_0x145bfa0;  1 drivers
v0x1454140_0 .net *"_ivl_30", 0 0, L_0x145c210;  1 drivers
v0x1454220_0 .net *"_ivl_32", 0 0, L_0x145c310;  1 drivers
v0x1454300_0 .net *"_ivl_36", 0 0, L_0x145c580;  1 drivers
L_0x7f2333054018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14543c0_0 .net *"_ivl_38", 0 0, L_0x7f2333054018;  1 drivers
v0x14544a0_0 .net *"_ivl_4", 0 0, L_0x13f9e70;  1 drivers
v0x1454580_0 .net *"_ivl_6", 0 0, L_0x13fa0f0;  1 drivers
v0x1454660_0 .net *"_ivl_8", 0 0, L_0x1412580;  1 drivers
v0x1454740_0 .net "a", 0 0, v0x1455930_0;  alias, 1 drivers
v0x1454800_0 .net "b", 0 0, v0x14559d0_0;  alias, 1 drivers
v0x14548c0_0 .net "c", 0 0, v0x1455a70_0;  alias, 1 drivers
v0x1454980_0 .net "d", 0 0, v0x1455bb0_0;  alias, 1 drivers
v0x1454a40_0 .net "out_pos", 0 0, L_0x145c690;  alias, 1 drivers
v0x1454b00_0 .net "out_sop", 0 0, L_0x14300e0;  alias, 1 drivers
v0x1454bc0_0 .net "pos0", 0 0, L_0x145be90;  1 drivers
v0x1454c80_0 .net "pos1", 0 0, L_0x145c3d0;  1 drivers
L_0x145c690 .functor MUXZ 1, L_0x7f2333054018, L_0x145be90, L_0x145c580, C4<>;
S_0x1454e00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1407b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1455930_0 .var "a", 0 0;
v0x14559d0_0 .var "b", 0 0;
v0x1455a70_0 .var "c", 0 0;
v0x1455b10_0 .net "clk", 0 0, v0x145af80_0;  1 drivers
v0x1455bb0_0 .var "d", 0 0;
v0x1455ca0_0 .var/2u "fail", 0 0;
v0x1455d40_0 .var/2u "fail1", 0 0;
v0x1455de0_0 .net "tb_match", 0 0, L_0x14624b0;  alias, 1 drivers
v0x1455e80_0 .var "wavedrom_enable", 0 0;
v0x1455f20_0 .var "wavedrom_title", 511 0;
E_0x1406360/0 .event negedge, v0x1455b10_0;
E_0x1406360/1 .event posedge, v0x1455b10_0;
E_0x1406360 .event/or E_0x1406360/0, E_0x1406360/1;
S_0x1455130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1454e00;
 .timescale -12 -12;
v0x1455370_0 .var/2s "i", 31 0;
E_0x1406200 .event posedge, v0x1455b10_0;
S_0x1455470 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1454e00;
 .timescale -12 -12;
v0x1455670_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1455750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1454e00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1456100 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1407b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x145c840 .functor NOT 1, v0x14559d0_0, C4<0>, C4<0>, C4<0>;
L_0x145c9e0 .functor AND 1, v0x1455930_0, L_0x145c840, C4<1>, C4<1>;
L_0x145cac0 .functor NOT 1, v0x1455a70_0, C4<0>, C4<0>, C4<0>;
L_0x145cc40 .functor AND 1, L_0x145c9e0, L_0x145cac0, C4<1>, C4<1>;
L_0x145cd80 .functor NOT 1, v0x1455bb0_0, C4<0>, C4<0>, C4<0>;
L_0x145cf00 .functor AND 1, L_0x145cc40, L_0x145cd80, C4<1>, C4<1>;
L_0x145d050 .functor NOT 1, v0x1455930_0, C4<0>, C4<0>, C4<0>;
L_0x145d1d0 .functor AND 1, L_0x145d050, v0x14559d0_0, C4<1>, C4<1>;
L_0x145d2e0 .functor NOT 1, v0x1455a70_0, C4<0>, C4<0>, C4<0>;
L_0x145d350 .functor AND 1, L_0x145d1d0, L_0x145d2e0, C4<1>, C4<1>;
L_0x145d4c0 .functor NOT 1, v0x1455bb0_0, C4<0>, C4<0>, C4<0>;
L_0x145d530 .functor AND 1, L_0x145d350, L_0x145d4c0, C4<1>, C4<1>;
L_0x145d660 .functor OR 1, L_0x145cf00, L_0x145d530, C4<0>, C4<0>;
L_0x145d770 .functor NOT 1, v0x1455930_0, C4<0>, C4<0>, C4<0>;
L_0x145d5f0 .functor NOT 1, v0x14559d0_0, C4<0>, C4<0>, C4<0>;
L_0x145d860 .functor AND 1, L_0x145d770, L_0x145d5f0, C4<1>, C4<1>;
L_0x145da00 .functor AND 1, L_0x145d860, v0x1455a70_0, C4<1>, C4<1>;
L_0x145dac0 .functor NOT 1, v0x1455bb0_0, C4<0>, C4<0>, C4<0>;
L_0x145dbd0 .functor AND 1, L_0x145da00, L_0x145dac0, C4<1>, C4<1>;
L_0x145dce0 .functor OR 1, L_0x145d660, L_0x145dbd0, C4<0>, C4<0>;
L_0x145dea0 .functor NOT 1, v0x1455930_0, C4<0>, C4<0>, C4<0>;
L_0x145df10 .functor NOT 1, v0x14559d0_0, C4<0>, C4<0>, C4<0>;
L_0x145e040 .functor AND 1, L_0x145dea0, L_0x145df10, C4<1>, C4<1>;
L_0x145e150 .functor NOT 1, v0x1455a70_0, C4<0>, C4<0>, C4<0>;
L_0x145e290 .functor AND 1, L_0x145e040, L_0x145e150, C4<1>, C4<1>;
L_0x145e3a0 .functor AND 1, L_0x145e290, v0x1455bb0_0, C4<1>, C4<1>;
L_0x145e540 .functor OR 1, L_0x145dce0, L_0x145e3a0, C4<0>, C4<0>;
L_0x145e650 .functor NOT 1, v0x1455930_0, C4<0>, C4<0>, C4<0>;
L_0x145e7b0 .functor NOT 1, v0x14559d0_0, C4<0>, C4<0>, C4<0>;
L_0x145e820 .functor AND 1, L_0x145e650, L_0x145e7b0, C4<1>, C4<1>;
L_0x145ea30 .functor NOT 1, v0x1455a70_0, C4<0>, C4<0>, C4<0>;
L_0x145eaa0 .functor AND 1, L_0x145e820, L_0x145ea30, C4<1>, C4<1>;
L_0x145ecc0 .functor NOT 1, v0x1455bb0_0, C4<0>, C4<0>, C4<0>;
L_0x145ed30 .functor AND 1, L_0x145eaa0, L_0x145ecc0, C4<1>, C4<1>;
L_0x145ef60 .functor OR 1, L_0x145e540, L_0x145ed30, C4<0>, C4<0>;
L_0x145f070 .functor AND 1, v0x1455930_0, v0x14559d0_0, C4<1>, C4<1>;
L_0x145f210 .functor AND 1, L_0x145f070, v0x1455a70_0, C4<1>, C4<1>;
L_0x145f2d0 .functor NOT 1, v0x1455bb0_0, C4<0>, C4<0>, C4<0>;
L_0x145f0e0 .functor AND 1, L_0x145f210, L_0x145f2d0, C4<1>, C4<1>;
L_0x145f480 .functor OR 1, L_0x145ef60, L_0x145f0e0, C4<0>, C4<0>;
L_0x145f6e0 .functor NOT 1, v0x1455930_0, C4<0>, C4<0>, C4<0>;
L_0x145f750 .functor AND 1, L_0x145f6e0, v0x14559d0_0, C4<1>, C4<1>;
L_0x145f970 .functor AND 1, L_0x145f750, v0x14559d0_0, C4<1>, C4<1>;
L_0x145fa30 .functor AND 1, L_0x145f970, v0x1455bb0_0, C4<1>, C4<1>;
L_0x145fc60 .functor OR 1, L_0x145f480, L_0x145fa30, C4<0>, C4<0>;
L_0x145fdc0 .functor NOT 1, v0x1455930_0, C4<0>, C4<0>, C4<0>;
L_0x145ffb0 .functor NOT 1, v0x14559d0_0, C4<0>, C4<0>, C4<0>;
L_0x1460020 .functor OR 1, L_0x145fdc0, L_0x145ffb0, C4<0>, C4<0>;
L_0x14602c0 .functor OR 1, L_0x1460020, v0x1455a70_0, C4<0>, C4<0>;
L_0x1460380 .functor OR 1, L_0x14602c0, v0x1455bb0_0, C4<0>, C4<0>;
L_0x14605e0 .functor NOT 1, v0x14559d0_0, C4<0>, C4<0>, C4<0>;
L_0x1460650 .functor OR 1, v0x1455930_0, L_0x14605e0, C4<0>, C4<0>;
L_0x14608c0 .functor NOT 1, v0x1455a70_0, C4<0>, C4<0>, C4<0>;
L_0x1460930 .functor OR 1, L_0x1460650, L_0x14608c0, C4<0>, C4<0>;
L_0x1460c00 .functor NOT 1, v0x1455bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1460e80 .functor OR 1, L_0x1460930, L_0x1460c00, C4<0>, C4<0>;
L_0x1461160 .functor AND 1, L_0x1460380, L_0x1460e80, C4<1>, C4<1>;
L_0x1461270 .functor OR 1, v0x1455930_0, v0x14559d0_0, C4<0>, C4<0>;
L_0x14616d0 .functor NOT 1, v0x1455a70_0, C4<0>, C4<0>, C4<0>;
L_0x1461950 .functor OR 1, L_0x1461270, L_0x14616d0, C4<0>, C4<0>;
L_0x1461c50 .functor NOT 1, v0x1455bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1461cc0 .functor OR 1, L_0x1461950, L_0x1461c50, C4<0>, C4<0>;
L_0x1461fd0 .functor AND 1, L_0x1461160, L_0x1461cc0, C4<1>, C4<1>;
v0x14562c0_0 .net *"_ivl_0", 0 0, L_0x145c840;  1 drivers
v0x14563a0_0 .net *"_ivl_10", 0 0, L_0x145cf00;  1 drivers
v0x1456480_0 .net *"_ivl_100", 0 0, L_0x14605e0;  1 drivers
v0x1456570_0 .net *"_ivl_102", 0 0, L_0x1460650;  1 drivers
v0x1456650_0 .net *"_ivl_104", 0 0, L_0x14608c0;  1 drivers
v0x1456780_0 .net *"_ivl_106", 0 0, L_0x1460930;  1 drivers
v0x1456860_0 .net *"_ivl_108", 0 0, L_0x1460c00;  1 drivers
v0x1456940_0 .net *"_ivl_110", 0 0, L_0x1460e80;  1 drivers
v0x1456a20_0 .net *"_ivl_112", 0 0, L_0x1461160;  1 drivers
v0x1456b90_0 .net *"_ivl_114", 0 0, L_0x1461270;  1 drivers
v0x1456c70_0 .net *"_ivl_116", 0 0, L_0x14616d0;  1 drivers
v0x1456d50_0 .net *"_ivl_118", 0 0, L_0x1461950;  1 drivers
v0x1456e30_0 .net *"_ivl_12", 0 0, L_0x145d050;  1 drivers
v0x1456f10_0 .net *"_ivl_120", 0 0, L_0x1461c50;  1 drivers
v0x1456ff0_0 .net *"_ivl_122", 0 0, L_0x1461cc0;  1 drivers
v0x14570d0_0 .net *"_ivl_14", 0 0, L_0x145d1d0;  1 drivers
v0x14571b0_0 .net *"_ivl_16", 0 0, L_0x145d2e0;  1 drivers
v0x14573a0_0 .net *"_ivl_18", 0 0, L_0x145d350;  1 drivers
v0x1457480_0 .net *"_ivl_2", 0 0, L_0x145c9e0;  1 drivers
v0x1457560_0 .net *"_ivl_20", 0 0, L_0x145d4c0;  1 drivers
v0x1457640_0 .net *"_ivl_22", 0 0, L_0x145d530;  1 drivers
v0x1457720_0 .net *"_ivl_24", 0 0, L_0x145d660;  1 drivers
v0x1457800_0 .net *"_ivl_26", 0 0, L_0x145d770;  1 drivers
v0x14578e0_0 .net *"_ivl_28", 0 0, L_0x145d5f0;  1 drivers
v0x14579c0_0 .net *"_ivl_30", 0 0, L_0x145d860;  1 drivers
v0x1457aa0_0 .net *"_ivl_32", 0 0, L_0x145da00;  1 drivers
v0x1457b80_0 .net *"_ivl_34", 0 0, L_0x145dac0;  1 drivers
v0x1457c60_0 .net *"_ivl_36", 0 0, L_0x145dbd0;  1 drivers
v0x1457d40_0 .net *"_ivl_38", 0 0, L_0x145dce0;  1 drivers
v0x1457e20_0 .net *"_ivl_4", 0 0, L_0x145cac0;  1 drivers
v0x1457f00_0 .net *"_ivl_40", 0 0, L_0x145dea0;  1 drivers
v0x1457fe0_0 .net *"_ivl_42", 0 0, L_0x145df10;  1 drivers
v0x14580c0_0 .net *"_ivl_44", 0 0, L_0x145e040;  1 drivers
v0x14583b0_0 .net *"_ivl_46", 0 0, L_0x145e150;  1 drivers
v0x1458490_0 .net *"_ivl_48", 0 0, L_0x145e290;  1 drivers
v0x1458570_0 .net *"_ivl_50", 0 0, L_0x145e3a0;  1 drivers
v0x1458650_0 .net *"_ivl_52", 0 0, L_0x145e540;  1 drivers
v0x1458730_0 .net *"_ivl_54", 0 0, L_0x145e650;  1 drivers
v0x1458810_0 .net *"_ivl_56", 0 0, L_0x145e7b0;  1 drivers
v0x14588f0_0 .net *"_ivl_58", 0 0, L_0x145e820;  1 drivers
v0x14589d0_0 .net *"_ivl_6", 0 0, L_0x145cc40;  1 drivers
v0x1458ab0_0 .net *"_ivl_60", 0 0, L_0x145ea30;  1 drivers
v0x1458b90_0 .net *"_ivl_62", 0 0, L_0x145eaa0;  1 drivers
v0x1458c70_0 .net *"_ivl_64", 0 0, L_0x145ecc0;  1 drivers
v0x1458d50_0 .net *"_ivl_66", 0 0, L_0x145ed30;  1 drivers
v0x1458e30_0 .net *"_ivl_68", 0 0, L_0x145ef60;  1 drivers
v0x1458f10_0 .net *"_ivl_70", 0 0, L_0x145f070;  1 drivers
v0x1458ff0_0 .net *"_ivl_72", 0 0, L_0x145f210;  1 drivers
v0x14590d0_0 .net *"_ivl_74", 0 0, L_0x145f2d0;  1 drivers
v0x14591b0_0 .net *"_ivl_76", 0 0, L_0x145f0e0;  1 drivers
v0x1459290_0 .net *"_ivl_78", 0 0, L_0x145f480;  1 drivers
v0x1459370_0 .net *"_ivl_8", 0 0, L_0x145cd80;  1 drivers
v0x1459450_0 .net *"_ivl_80", 0 0, L_0x145f6e0;  1 drivers
v0x1459530_0 .net *"_ivl_82", 0 0, L_0x145f750;  1 drivers
v0x1459610_0 .net *"_ivl_84", 0 0, L_0x145f970;  1 drivers
v0x14596f0_0 .net *"_ivl_86", 0 0, L_0x145fa30;  1 drivers
v0x14597d0_0 .net *"_ivl_90", 0 0, L_0x145fdc0;  1 drivers
v0x14598b0_0 .net *"_ivl_92", 0 0, L_0x145ffb0;  1 drivers
v0x1459990_0 .net *"_ivl_94", 0 0, L_0x1460020;  1 drivers
v0x1459a70_0 .net *"_ivl_96", 0 0, L_0x14602c0;  1 drivers
v0x1459b50_0 .net *"_ivl_98", 0 0, L_0x1460380;  1 drivers
v0x1459c30_0 .net "a", 0 0, v0x1455930_0;  alias, 1 drivers
v0x1459cd0_0 .net "b", 0 0, v0x14559d0_0;  alias, 1 drivers
v0x1459dc0_0 .net "c", 0 0, v0x1455a70_0;  alias, 1 drivers
v0x1459eb0_0 .net "d", 0 0, v0x1455bb0_0;  alias, 1 drivers
v0x145a3b0_0 .net "out_pos", 0 0, L_0x1461fd0;  alias, 1 drivers
v0x145a470_0 .net "out_sop", 0 0, L_0x145fc60;  alias, 1 drivers
S_0x145a5f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1407b80;
 .timescale -12 -12;
E_0x13ee9f0 .event anyedge, v0x145b3e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x145b3e0_0;
    %nor/r;
    %assign/vec4 v0x145b3e0_0, 0;
    %wait E_0x13ee9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1454e00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1455ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1455d40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1454e00;
T_4 ;
    %wait E_0x1406360;
    %load/vec4 v0x1455de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1455ca0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1454e00;
T_5 ;
    %wait E_0x1406200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %wait E_0x1406200;
    %load/vec4 v0x1455ca0_0;
    %store/vec4 v0x1455d40_0, 0, 1;
    %fork t_1, S_0x1455130;
    %jmp t_0;
    .scope S_0x1455130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1455370_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1455370_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1406200;
    %load/vec4 v0x1455370_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1455370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1455370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1454e00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1406360;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1455bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1455a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14559d0_0, 0;
    %assign/vec4 v0x1455930_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1455ca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1455d40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1407b80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145b3e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1407b80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x145af80_0;
    %inv;
    %store/vec4 v0x145af80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1407b80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1455b10_0, v0x145b550_0, v0x145ada0_0, v0x145ae40_0, v0x145aee0_0, v0x145b020_0, v0x145b2a0_0, v0x145b200_0, v0x145b160_0, v0x145b0c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1407b80;
T_9 ;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x145b340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1407b80;
T_10 ;
    %wait E_0x1406360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x145b340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x145b340_0, 4, 32;
    %load/vec4 v0x145b480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x145b340_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x145b340_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x145b340_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x145b2a0_0;
    %load/vec4 v0x145b2a0_0;
    %load/vec4 v0x145b200_0;
    %xor;
    %load/vec4 v0x145b2a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x145b340_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x145b340_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x145b160_0;
    %load/vec4 v0x145b160_0;
    %load/vec4 v0x145b0c0_0;
    %xor;
    %load/vec4 v0x145b160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x145b340_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x145b340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x145b340_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response19/top_module.sv";
