
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/14_ethernet_test/pa.fromNetlist.tcl
# create_project -name ethernet_test -dir "C:/14_ethernet_test/planAhead_run_4" -part xc6slx150fgg484-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/14_ethernet_test/ethernet_test_cs.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/14_ethernet_test} {ipcore_dir} }
# add_files [list {C:/14_ethernet_test/chipscope_icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {C:/14_ethernet_test/chipscope_ila.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/dgfew.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/e_rxfifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/e_tx_fifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo64_64_64.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo_32_64_32.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo_64_16.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo_64_16_64.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo_64_32_16.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ram.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "C:/14_ethernet_test/rtl/udp.ucf" [current_fileset -constrset]
Adding file 'C:/14_ethernet_test/rtl/udp.ucf' to fileset 'constrs_1'
# add_files [list {C:/14_ethernet_test/rtl/udp.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx150fgg484-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ethernet_test_cs.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   icon_pro is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus memcell_addr_reg[7 : 0] on block
   iodrp_mcb_controller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus memcell_addr_reg<7 : 0> on block
   iodrp_controller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus IODRPCTRLR_MEMCELL_ADDR<7 : 0> on block
   mcb_soft_calibration is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus _n2102<8 : 1> on block
   mcb_soft_calibration is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Madd_n0710[9:0]_lut<6 : 4> on block
   mcb_soft_calibration is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus ip_header_0<223 : 0> on block ipsend is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _n0588<7 : 0> on block ipsend is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_7_o_GND_7_o_sub_93_OUT_lut<15 :
   1> on block ipsend is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus ADDERTREE_INTERNAL_Madd8_lut<17 : 0> on
   block ipsend is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_11_o_GND_11_o_sub_76_OUT_lut<15
   : 1> on block iprecieve is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file ethernet_test_cs.edif ...
ngc2edif: Total memory usage is 96764 kilobytes

Parsing EDIF File [./planAhead_run_4/ethernet_test.data/cache/ethernet_test_cs_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/ethernet_test.data/cache/ethernet_test_cs_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx150/ClockRegion.xml
Loading clock buffers from D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx150/ClockBuffers.xml
Loading package pin functions from D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx150/fgg484/Package.xml
Loading io standards from D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/HYJ/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [C:/14_ethernet_test/ipcore_dir/e_rxfifo.ncf]
Finished Parsing UCF File [C:/14_ethernet_test/ipcore_dir/e_rxfifo.ncf]
Parsing UCF File [C:/14_ethernet_test/ipcore_dir/e_tx_fifo.ncf]
Finished Parsing UCF File [C:/14_ethernet_test/ipcore_dir/e_tx_fifo.ncf]
Parsing UCF File [C:/14_ethernet_test/ipcore_dir/fifo64_64_64.ncf]
Finished Parsing UCF File [C:/14_ethernet_test/ipcore_dir/fifo64_64_64.ncf]
Parsing UCF File [C:/14_ethernet_test/ipcore_dir/fifo_64_16_64.ncf]
Finished Parsing UCF File [C:/14_ethernet_test/ipcore_dir/fifo_64_16_64.ncf]
Parsing UCF File [C:/14_ethernet_test/.Xil/PlanAhead-1656-dell-PC/ngc2edif/ethernet_test_cs.xncf]
Finished Parsing UCF File [C:/14_ethernet_test/.Xil/PlanAhead-1656-dell-PC/ngc2edif/ethernet_test_cs.xncf]
Parsing UCF File [C:/14_ethernet_test/rtl/udp.ucf]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of FAST for net e_gtxc will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/14_ethernet_test/rtl/udp.ucf:223]
Finished Parsing UCF File [C:/14_ethernet_test/rtl/udp.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 18 instances
  IOBUFDS => IOBUFDS (IBUFDS, OBUFTDS): 2 instances

Phase 0 | Netlist Checksum: 9be470be
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 672.797 ; gain = 198.305
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jul 13 15:36:25 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
