// Seed: 3000741651
module module_0 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri id_3,
    input wire id_4,
    input wand id_5
    , id_17,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wire id_10,
    input wor id_11,
    input tri1 id_12,
    input tri1 id_13,
    input uwire id_14
    , id_18,
    output tri1 id_15
);
  assign id_10 = 1;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input logic id_2,
    output logic id_3,
    input wire id_4,
    input logic id_5,
    input wand id_6,
    output supply1 id_7
);
  assign id_3 = id_5;
  module_0(
      id_1, id_6, id_7, id_1, id_6, id_4, id_1, id_6, id_6, id_6, id_7, id_6, id_6, id_6, id_1, id_7
  );
  logic id_9;
  initial begin
    id_0 <= id_2;
    if (id_6 && "")
      if (1) id_3 <= 1'b0;
      else begin
        id_9 = id_5;
        $display;
      end
  end
endmodule
