$date
	Sun Oct 23 06:56:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#63767
b111 !
1"
#63770
b111 &
b111 %
1$
#63771
0"
#63774
b10110 &
b10110 %
#63778
b1011 &
b1011 %
#63782
b100010 &
b100010 %
#63786
b10001 &
b10001 %
#63790
b110100 &
b110100 %
#63794
b11010 &
b11010 %
#63798
b1101 &
b1101 %
#63802
b101000 &
b101000 %
#63806
b10100 &
b10100 %
#63810
b1010 &
b1010 %
#63814
b101 &
b101 %
#63818
b10000 &
b10000 %
#63822
b1000 &
b1000 %
#63826
b100 &
b100 %
#63830
b10 &
b10 %
#63834
b1 &
b1 %
1#
#63838
b0 &
0#
b0 %
0$
#1098416
b1000 !
1"
#1098418
b1000 &
b1000 %
1$
#1098419
0"
#1098422
b100 &
b100 %
#1098426
b10 &
b10 %
#1098430
b1 &
1#
b1 %
#1098434
b0 &
b0 %
0#
0$
#2110401
b10100 !
1"
#2110402
b10100 &
b10100 %
1$
#2110403
0"
#2110406
b1010 &
b1010 %
#2110410
b101 &
b101 %
#2110414
b10000 &
b10000 %
#2110418
b1000 &
b1000 %
#2110422
b100 &
b100 %
#2110426
b10 &
b10 %
#2110430
b1 &
1#
b1 %
#2110434
b0 &
b0 %
0#
0$
#4500012
