
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel-puentes/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `counter_div.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: counter_div.v
Parsing Verilog input from `counter_div.v' to AST representation.
Storing AST representation for module `$abstract\counter_div'.
Successfully finished Verilog frontend.

-- Parsing `subtractor.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: subtractor.v
Parsing Verilog input from `subtractor.v' to AST representation.
Storing AST representation for module `$abstract\subtractor'.
Successfully finished Verilog frontend.

-- Parsing `control_div.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: control_div.v
Parsing Verilog input from `control_div.v' to AST representation.
Storing AST representation for module `$abstract\control_div'.
Successfully finished Verilog frontend.

-- Parsing `lsr_div.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: lsr_div.v
Parsing Verilog input from `lsr_div.v' to AST representation.
Storing AST representation for module `$abstract\lsr_div'.
Successfully finished Verilog frontend.

-- Parsing `div_16.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: div_16.v
Parsing Verilog input from `div_16.v' to AST representation.
Storing AST representation for module `$abstract\div_16'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -top div_16 -json build/div_16.json ; fsm ; write_verilog -attr2comment build/div_16_synth.v ' --

6. Executing SYNTH_ECP5 pass.

6.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.4. Executing AST frontend in derive mode using pre-parsed AST for module `\div_16'.
Generating RTLIL representation for module `\div_16'.

6.4.1. Analyzing design hierarchy..
Top module:  \div_16

6.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\control_div'.
Generating RTLIL representation for module `\control_div'.
control_div.v:62: Warning: Identifier `\start' is implicitly declared.

6.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_div'.
Generating RTLIL representation for module `\counter_div'.

6.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\subtractor'.
Generating RTLIL representation for module `\subtractor'.

6.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\lsr_div'.
Generating RTLIL representation for module `\lsr_div'.

6.4.6. Analyzing design hierarchy..
Top module:  \div_16
Used module:     \control_div
Used module:     \counter_div
Used module:     \subtractor
Used module:     \lsr_div

6.4.7. Analyzing design hierarchy..
Top module:  \div_16
Used module:     \control_div
Used module:     \counter_div
Used module:     \subtractor
Used module:     \lsr_div
Removing unused module `$abstract\div_16'.
Removing unused module `$abstract\lsr_div'.
Removing unused module `$abstract\control_div'.
Removing unused module `$abstract\subtractor'.
Removing unused module `$abstract\counter_div'.
Removed 5 unused modules.

6.5. Executing PROC pass (convert processes to netlists).

6.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Cleaned up 1 empty switch.

6.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118 in module TRELLIS_DPR16X4.
Marked 3 switch rules as full_case in process $proc$lsr_div.v:16$239 in module lsr_div.
Marked 2 switch rules as full_case in process $proc$counter_div.v:11$229 in module counter_div.
Marked 1 switch rules as full_case in process $proc$control_div.v:74$228 in module control_div.
Marked 7 switch rules as full_case in process $proc$control_div.v:28$226 in module control_div.
Removed a total of 0 dead cases.

6.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 57 assignments to connections.

6.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0
Found init rule in `\counter_div.$proc$counter_div.v:8$233'.
  Set init value: \cont = 5'10000

6.5.5. Executing PROC_ARST pass (detect async resets in processes).

6.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

6.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Creating decoders for process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
     1/3: $1$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN[3:0]$182
     2/3: $1$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA[3:0]$181
     3/3: $1$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR[3:0]$180
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
     1/3: $1$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN[3:0]$124
     2/3: $1$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA[3:0]$123
     3/3: $1$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR[3:0]$122
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Creating decoders for process `\lsr_div.$proc$lsr_div.v:16$239'.
     1/9: $3\DV[15:0] [15:1]
     2/9: $3\A[15:0]
     3/9: $3\DV[15:0] [0]
     4/9: $2\A[15:0]
     5/9: $2\DV[15:0]
     6/9: $2\OUT_R[15:0]
     7/9: $1\OUT_R[15:0]
     8/9: $1\DV[15:0]
     9/9: $1\A[15:0]
Creating decoders for process `\subtractor.$proc$subtractor.v:7$234'.
Creating decoders for process `\counter_div.$proc$counter_div.v:8$233'.
Creating decoders for process `\counter_div.$proc$counter_div.v:11$229'.
     1/2: $2\cont[4:0]
     2/2: $1\cont[4:0]
Creating decoders for process `\control_div.$proc$control_div.v:74$228'.
     1/6: $1\DONE[0:0]
     2/6: $1\LDA[0:0]
     3/6: $1\DEC[0:0]
     4/6: $1\SH[0:0]
     5/6: $1\DV0[0:0]
     6/6: $1\INIT[0:0]
Creating decoders for process `\control_div.$proc$control_div.v:28$226'.
     1/7: $7\state[2:0]
     2/7: $6\state[2:0]
     3/7: $5\state[2:0]
     4/7: $4\state[2:0]
     5/7: $3\state[2:0]
     6/7: $2\state[2:0]
     7/7: $1\state[2:0]

6.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\subtractor.\Result' from process `\subtractor.$proc$subtractor.v:7$234'.
No latch inferred for signal `\subtractor.\MSB' from process `\subtractor.$proc$subtractor.v:7$234'.
No latch inferred for signal `\control_div.\INIT' from process `\control_div.$proc$control_div.v:74$228'.
No latch inferred for signal `\control_div.\SH' from process `\control_div.$proc$control_div.v:74$228'.
No latch inferred for signal `\control_div.\LDA' from process `\control_div.$proc$control_div.v:74$228'.
No latch inferred for signal `\control_div.\DEC' from process `\control_div.$proc$control_div.v:74$228'.
No latch inferred for signal `\control_div.\DONE' from process `\control_div.$proc$control_div.v:74$228'.
Latch inferred for signal `\control_div.\DV0' from process `\control_div.$proc$control_div.v:74$228': $auto$proc_dlatch.cc:427:proc_dlatch$434

6.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
  created $dff cell `$procdff$435' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$160_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$436' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$437' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN' using process `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$438' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$100_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$439' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$440' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$441' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
  created direct connection (no actual register cell created).
Creating register for signal `\lsr_div.\A' using process `\lsr_div.$proc$lsr_div.v:16$239'.
  created $dff cell `$procdff$442' with negative edge clock.
Creating register for signal `\lsr_div.\OUT_R' using process `\lsr_div.$proc$lsr_div.v:16$239'.
  created $dff cell `$procdff$443' with negative edge clock.
Creating register for signal `\lsr_div.\DV' using process `\lsr_div.$proc$lsr_div.v:16$239'.
  created $dff cell `$procdff$444' with negative edge clock.
Creating register for signal `\counter_div.\z' using process `\counter_div.$proc$counter_div.v:11$229'.
  created $dff cell `$procdff$445' with negative edge clock.
Creating register for signal `\counter_div.\cont' using process `\counter_div.$proc$counter_div.v:11$229'.
  created $dff cell `$procdff$446' with negative edge clock.
Creating register for signal `\control_div.\state' using process `\control_div.$proc$control_div.v:28$226'.
  created $dff cell `$procdff$447' with positive edge clock.

6.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `TRELLIS_FF.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Found and cleaned up 3 empty switches in `\lsr_div.$proc$lsr_div.v:16$239'.
Removing empty process `lsr_div.$proc$lsr_div.v:16$239'.
Removing empty process `subtractor.$proc$subtractor.v:7$234'.
Removing empty process `counter_div.$proc$counter_div.v:8$233'.
Found and cleaned up 2 empty switches in `\counter_div.$proc$counter_div.v:11$229'.
Removing empty process `counter_div.$proc$counter_div.v:11$229'.
Found and cleaned up 1 empty switch in `\control_div.$proc$control_div.v:74$228'.
Removing empty process `control_div.$proc$control_div.v:74$228'.
Found and cleaned up 7 empty switches in `\control_div.$proc$control_div.v:28$226'.
Removing empty process `control_div.$proc$control_div.v:28$226'.
Cleaned up 17 empty switches.

6.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module lsr_div.
Optimizing module subtractor.
Optimizing module counter_div.
Optimizing module control_div.
Optimizing module div_16.

6.6. Executing FLATTEN pass (flatten design).
Deleting now unused module lsr_div.
Deleting now unused module subtractor.
Deleting now unused module counter_div.
Deleting now unused module control_div.

6.7. Executing TRIBUF pass.

6.8. Executing DEMINOUT pass (demote inout ports to input or output).

6.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..
Removed 6 unused cells and 90 unused wires.

6.11. Executing CHECK pass (checking for obvious problems).
Checking module div_16...
Warning: Wire div_16.\ctl_dv.start is used but has no driver.
Found and reported 1 problems.

6.12. Executing OPT pass (performing simple optimizations).

6.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 13 cells.

6.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \div_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\ctl_dv.$procmux$360.
    dead port 1/2 on $mux $flatten\ctl_dv.$procmux$363.
    dead port 2/2 on $mux $flatten\ctl_dv.$procmux$370.
    dead port 1/2 on $mux $flatten\ctl_dv.$procmux$373.
    dead port 1/2 on $mux $flatten\ctl_dv.$procmux$382.
    dead port 2/2 on $mux $flatten\ctl_dv.$procmux$384.
    dead port 1/2 on $mux $flatten\ctl_dv.$procmux$387.
    dead port 2/2 on $mux $flatten\ctl_dv.$procmux$395.
    dead port 1/2 on $mux $flatten\ctl_dv.$procmux$398.
    dead port 2/2 on $mux $flatten\ctl_dv.$procmux$408.
    dead port 1/2 on $mux $flatten\ctl_dv.$procmux$411.
    dead port 1/2 on $mux $flatten\ctl_dv.$procmux$421.
    dead port 1/2 on $mux $flatten\ctr_dv.$procmux$321.
    dead port 1/2 on $mux $flatten\lsr_d.$procmux$267.
    dead port 1/2 on $mux $flatten\lsr_d.$procmux$270.
    dead port 1/2 on $mux $flatten\lsr_d.$procmux$276.
    dead port 1/2 on $mux $flatten\lsr_d.$procmux$279.
    dead port 1/2 on $mux $flatten\lsr_d.$procmux$285.
    dead port 1/2 on $mux $flatten\lsr_d.$procmux$288.
    dead port 1/2 on $mux $flatten\lsr_d.$procmux$294.
    dead port 1/2 on $mux $flatten\lsr_d.$procmux$300.
    dead port 1/2 on $mux $flatten\lsr_d.$procmux$306.
Removed 22 multiplexer ports.

6.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \div_16.
    New ctrl vector for $pmux cell $flatten\ctl_dv.$procmux$351: $auto$opt_reduce.cc:134:opt_pmux$449
  Optimizing cells in module \div_16.
Performed a total of 1 changes.

6.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 1 cells.

6.12.6. Executing OPT_DFF pass (perform DFF optimizations).

6.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..
Removed 0 unused cells and 34 unused wires.

6.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.12.9. Rerunning OPT passes. (Maybe there is more to do..)

6.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \div_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\ctl_dv.$procmux$351.
    dead port 2/2 on $mux $flatten\ctl_dv.$procmux$351.
Removed 2 multiplexer ports.

6.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \div_16.
Performed a total of 0 changes.

6.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.12.13. Executing OPT_DFF pass (perform DFF optimizations).

6.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.12.16. Rerunning OPT passes. (Maybe there is more to do..)

6.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \div_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \div_16.
Performed a total of 0 changes.

6.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.12.20. Executing OPT_DFF pass (perform DFF optimizations).

6.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.12.23. Finished OPT passes. (There is nothing left to do.)

6.13. Executing FSM pass (extract and optimize FSM).

6.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register div_16.ctl_dv.state.

6.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\ctl_dv.state' from module `\div_16'.
  found $dff cell for state register: $flatten\ctl_dv.$procdff$447
  root of input selection tree: $flatten\ctl_dv.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\ctl_dv.$procmux$328_CMP
  found ctrl input: $flatten\ctl_dv.$procmux$332_CMP
  found ctrl input: $flatten\ctl_dv.$procmux$354_CMP
  found ctrl input: $flatten\ctl_dv.$procmux$338_CMP
  found ctrl input: $flatten\ctl_dv.$procmux$409_CMP
  found state code: 3'000
  found ctrl input: \ctl_dv.start
  found state code: 3'100
  found ctrl input: \ctr_dv.z
  found state code: 3'001
  found ctrl input: \ctl_dv.MSB
  found state code: 3'011
  found state code: 3'010
  found ctrl input: \init_in
  found ctrl output: $flatten\ctl_dv.$procmux$409_CMP
  found ctrl output: $flatten\ctl_dv.$procmux$354_CMP
  found ctrl output: $flatten\ctl_dv.$procmux$338_CMP
  found ctrl output: $flatten\ctl_dv.$procmux$332_CMP
  found ctrl output: $flatten\ctl_dv.$procmux$328_CMP
  ctrl inputs: { \ctl_dv.MSB \ctl_dv.start \ctr_dv.z \init_in \rst }
  ctrl outputs: { $flatten\ctl_dv.$0\state[2:0] $flatten\ctl_dv.$procmux$328_CMP $flatten\ctl_dv.$procmux$332_CMP $flatten\ctl_dv.$procmux$338_CMP $flatten\ctl_dv.$procmux$354_CMP $flatten\ctl_dv.$procmux$409_CMP }
  transition:      3'000 5'---00 ->      3'000 8'00000001
  transition:      3'000 5'---10 ->      3'001 8'00100001
  transition:      3'000 5'----1 ->      3'000 8'00000001
  transition:      3'100 5'-0--0 ->      3'100 8'10010000
  transition:      3'100 5'-1--0 ->      3'000 8'00010000
  transition:      3'100 5'----1 ->      3'000 8'00010000
  transition:      3'010 5'0-0-0 ->      3'011 8'01100010
  transition:      3'010 5'1-0-0 ->      3'001 8'00100010
  transition:      3'010 5'--1-0 ->      3'100 8'10000010
  transition:      3'010 5'----1 ->      3'000 8'00000010
  transition:      3'001 5'----0 ->      3'010 8'01000100
  transition:      3'001 5'----1 ->      3'000 8'00000100
  transition:      3'011 5'--0-0 ->      3'001 8'00101000
  transition:      3'011 5'--1-0 ->      3'100 8'10001000
  transition:      3'011 5'----1 ->      3'000 8'00001000

6.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ctl_dv.state$450' from module `\div_16'.

6.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..
Removed 13 unused cells and 13 unused wires.

6.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ctl_dv.state$450' from module `\div_16'.
  Removing unused output signal $flatten\ctl_dv.$procmux$409_CMP.
  Removing unused output signal $flatten\ctl_dv.$0\state[2:0] [0].
  Removing unused output signal $flatten\ctl_dv.$0\state[2:0] [1].
  Removing unused output signal $flatten\ctl_dv.$0\state[2:0] [2].

6.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\ctl_dv.state$450' from module `\div_16' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----

6.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\ctl_dv.state$450' from module `div_16':
-------------------------------------

  Information on FSM $fsm$\ctl_dv.state$450 (\ctl_dv.state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \rst
    1: \init_in
    2: \ctr_dv.z
    3: \ctl_dv.start
    4: \ctl_dv.MSB

  Output signals:
    0: $flatten\ctl_dv.$procmux$354_CMP
    1: $flatten\ctl_dv.$procmux$338_CMP
    2: $flatten\ctl_dv.$procmux$332_CMP
    3: $flatten\ctl_dv.$procmux$328_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---00   ->     0 4'0000
      1:     0 5'----1   ->     0 4'0000
      2:     0 5'---10   ->     3 4'0000
      3:     1 5'-1--0   ->     0 4'1000
      4:     1 5'----1   ->     0 4'1000
      5:     1 5'-0--0   ->     1 4'1000
      6:     2 5'----1   ->     0 4'0001
      7:     2 5'--1-0   ->     1 4'0001
      8:     2 5'1-0-0   ->     3 4'0001
      9:     2 5'0-0-0   ->     4 4'0001
     10:     3 5'----1   ->     0 4'0010
     11:     3 5'----0   ->     2 4'0010
     12:     4 5'----1   ->     0 4'0100
     13:     4 5'--1-0   ->     1 4'0100
     14:     4 5'--0-0   ->     3 4'0100

-------------------------------------

6.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\ctl_dv.state$450' from module `\div_16'.

6.14. Executing OPT pass (performing simple optimizations).

6.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \div_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \div_16.
Performed a total of 0 changes.

6.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\lsr_d.$procdff$444 ($dff) from module div_16 (D = $flatten\lsr_d.$0\DV[15:0] [0], Q = \lsr_d.DV [0]).
Adding EN signal on $flatten\lsr_d.$procdff$444 ($dff) from module div_16 (D = $flatten\lsr_d.$0\DV[15:0] [15:1], Q = \lsr_d.DV [15:1]).
Adding SRST signal on $flatten\lsr_d.$procdff$443 ($dff) from module div_16 (D = $flatten\lsr_d.$2\OUT_R[15:0], Q = \lsr_d.OUT_R, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$510 ($sdff) from module div_16 (D = { \lsr_d.DV [14:0] 1'0 }, Q = \lsr_d.OUT_R).
Adding SRST signal on $flatten\lsr_d.$procdff$442 ($dff) from module div_16 (D = $flatten\lsr_d.$2\A[15:0], Q = \lsr_d.A, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$512 ($sdff) from module div_16 (D = $flatten\lsr_d.$2\A[15:0], Q = \lsr_d.A).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$511 ($sdffe) from module div_16.

6.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..
Removed 3 unused cells and 12 unused wires.

6.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.14.9. Rerunning OPT passes. (Maybe there is more to do..)

6.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \div_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \div_16.
Performed a total of 0 changes.

6.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.14.13. Executing OPT_DFF pass (perform DFF optimizations).

6.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.14.16. Finished OPT passes. (There is nothing left to do.)

6.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell div_16.$auto$opt_dff.cc:195:make_patterns_logic$509 ($ne).
Removed top 2 bits (of 3) from port B of cell div_16.$auto$opt_dff.cc:195:make_patterns_logic$506 ($ne).
Removed top 31 bits (of 32) from port B of cell div_16.$flatten\sb.$add$subtractor.v:8$238 ($add).
Removed top 16 bits (of 32) from port Y of cell div_16.$flatten\sb.$add$subtractor.v:8$238 ($add).
Removed top 16 bits (of 32) from port A of cell div_16.$flatten\sb.$add$subtractor.v:8$238 ($add).
Removed top 16 bits (of 32) from port Y of cell div_16.$flatten\sb.$add$subtractor.v:8$237 ($add).
Removed top 16 bits (of 32) from port B of cell div_16.$flatten\sb.$add$subtractor.v:8$237 ($add).
Removed top 16 bits (of 32) from port A of cell div_16.$flatten\sb.$not$subtractor.v:8$236 ($not).
Removed top 16 bits (of 32) from port Y of cell div_16.$flatten\sb.$not$subtractor.v:8$236 ($not).
Removed top 31 bits (of 32) from mux cell div_16.$flatten\ctr_dv.$ternary$counter_div.v:20$232 ($mux).
Removed top 31 bits (of 32) from port B of cell div_16.$flatten\ctr_dv.$sub$counter_div.v:16$230 ($sub).
Removed top 27 bits (of 32) from port Y of cell div_16.$flatten\ctr_dv.$sub$counter_div.v:16$230 ($sub).
Removed top 27 bits (of 32) from wire div_16.$flatten\ctr_dv.$sub$counter_div.v:16$230_Y.
Removed top 16 bits (of 32) from wire div_16.$flatten\sb.$add$subtractor.v:8$237_Y.
Removed top 17 bits (of 32) from wire div_16.$flatten\sb.$add$subtractor.v:8$238_Y.
Removed top 16 bits (of 32) from wire div_16.$flatten\sb.$not$subtractor.v:8$236_Y.
Removed top 1 bits (of 16) from wire div_16.Result_Sub.

6.16. Executing PEEPOPT pass (run peephole optimizers).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..
Removed 0 unused cells and 7 unused wires.

6.18. Executing SHARE pass (SAT-based resource sharing).

6.19. Executing TECHMAP pass (map to technology primitives).

6.19.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.19.2. Continuing TECHMAP pass.
No more expansions possible.

6.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.22. Executing TECHMAP pass (map to technology primitives).

6.22.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.22.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

6.22.3. Continuing TECHMAP pass.
No more expansions possible.

6.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module div_16:
  creating $macc model for $flatten\ctr_dv.$sub$counter_div.v:16$230 ($sub).
  creating $macc model for $flatten\sb.$add$subtractor.v:8$237 ($add).
  creating $macc model for $flatten\sb.$add$subtractor.v:8$238 ($add).
  merging $macc model for $flatten\sb.$add$subtractor.v:8$237 into $flatten\sb.$add$subtractor.v:8$238.
  creating $alu model for $macc $flatten\sb.$add$subtractor.v:8$238.
  creating $alu model for $macc $flatten\ctr_dv.$sub$counter_div.v:16$230.
  creating $alu cell for $flatten\ctr_dv.$sub$counter_div.v:16$230: $auto$alumacc.cc:485:replace_alu$523
  creating $alu cell for $flatten\sb.$add$subtractor.v:8$238: $auto$alumacc.cc:485:replace_alu$526
  created 2 $alu and 0 $macc cells.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \div_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \div_16.
Performed a total of 0 changes.

6.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.24.6. Executing OPT_DFF pass (perform DFF optimizations).

6.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..
Removed 1 unused cells and 1 unused wires.

6.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.24.9. Rerunning OPT passes. (Maybe there is more to do..)

6.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \div_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \div_16.
Performed a total of 0 changes.

6.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.24.13. Executing OPT_DFF pass (perform DFF optimizations).

6.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.24.16. Finished OPT passes. (There is nothing left to do.)

6.25. Executing MEMORY pass.

6.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

6.28. Executing TECHMAP pass (map to technology primitives).

6.28.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

6.28.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

6.28.3. Continuing TECHMAP pass.
No more expansions possible.

6.29. Executing OPT pass (performing simple optimizations).

6.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.29.3. Executing OPT_DFF pass (perform DFF optimizations).

6.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..
Removed 0 unused cells and 3 unused wires.

6.29.5. Finished fast OPT passes.

6.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.31. Executing OPT pass (performing simple optimizations).

6.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \div_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \div_16.
Performed a total of 0 changes.

6.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 0 cells.

6.31.6. Executing OPT_DFF pass (perform DFF optimizations).

6.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.31.9. Finished OPT passes. (There is nothing left to do.)

6.32. Executing TECHMAP pass (map to technology primitives).

6.32.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.32.2. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

6.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.

6.33. Executing OPT pass (performing simple optimizations).

6.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\div_16'.
Removed a total of 5 cells.

6.33.3. Executing OPT_DFF pass (perform DFF optimizations).

6.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..
Removed 69 unused cells and 113 unused wires.

6.33.5. Finished fast OPT passes.

6.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

6.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.36. Executing TECHMAP pass (map to technology primitives).

6.36.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.36.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_NP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_NP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_NP0P_ for cells of type $_SDFFE_NP0P_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_N_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_N_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_N_.
No more expansions possible.

6.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module div_16.

6.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in div_16.

6.40. Executing ATTRMVCP pass (move or copy attributes).

6.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..
Removed 0 unused cells and 310 unused wires.

6.42. Executing TECHMAP pass (map to technology primitives).

6.42.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.42.2. Continuing TECHMAP pass.
No more expansions possible.

6.43. Executing ABC pass (technology mapping using ABC).

6.43.1. Extracting gate netlist of module `\div_16' to `<abc-temp-dir>/input.blif'..
Extracted 131 gates and 230 wires to a netlist network with 97 inputs and 93 outputs.

6.43.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =      69.
ABC: Participating nodes from both networks       =     201.
ABC: Participating nodes from the first network   =      98. (  98.00 % of nodes)
ABC: Participating nodes from the second network  =     103. ( 103.00 % of nodes)
ABC: Node pairs (any polarity)                    =      98. (  98.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =      93. (  93.00 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

6.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       99
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       97
ABC RESULTS:          output signals:       93
Removing temp directory.
Removed 0 unused cells and 218 unused wires.

6.44. Executing TECHMAP pass (map to technology primitives).

6.44.1. Executing Verilog-2005 frontend: /home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$947ed4218ca950cb900299cabd353b688c80985b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
No more expansions possible.

6.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in div_16.
  Optimizing lut $abc$1294$auto$blifparse.cc:525:parse_blif$1312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$1294$auto$blifparse.cc:525:parse_blif$1312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$1294$auto$blifparse.cc:525:parse_blif$1312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$1294$auto$blifparse.cc:525:parse_blif$1300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
Removed 0 unused cells and 143 unused wires.

6.46. Executing AUTONAME pass.
Renamed 718 objects in module div_16 (16 iterations).

6.47. Executing HIERARCHY pass (managing design hierarchy).

6.47.1. Analyzing design hierarchy..
Top module:  \div_16

6.47.2. Analyzing design hierarchy..
Top module:  \div_16
Removed 0 unused modules.

6.48. Printing statistics.

=== div_16 ===

   Number of wires:                109
   Number of wire bits:            386
   Number of public wires:         109
   Number of public wire bits:     386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     CCU2C                          11
     L6MUX21                         1
     LUT4                           73
     PFUMX                           3
     TRELLIS_FF                     58

6.49. Executing CHECK pass (checking for obvious problems).
Checking module div_16...
Found and reported 0 problems.

6.50. Executing JSON backend.

7. Executing FSM pass (extract and optimize FSM).

7.1. Executing FSM_DETECT pass (finding FSMs in design).

7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \div_16..

7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8. Executing Verilog backend.

8.1. Executing BMUXMAP pass.

8.2. Executing DEMUXMAP pass.
Dumping module `\div_16'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 7ba0ffd367, CPU: user 1.01s system 0.03s, MEM: 27.05 MB peak
Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel-puentes/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 40% 23x read_verilog (0 sec), 12% 1x abc (0 sec), ...
