Line 64: Tx Slot ISR :: ul_cfn_s = %d, ul_subfrm_s = %d ul_slot_s = %d ul_chipx8_s = %d
Line 77: Tx Slot ISR :: ul_cfn_e = %d, ul_subfrm_e = %d ul_slot_e = %d ul_chipx8_e = %d
Line 154: CPC ::: m_inactivity_th = %d dtx_state = %d, m_tx_offset = %d m_DTXAdnRt = %d m_tx_SlotOffset = %d m_tx_offset2 = %d s_drx_offset = %d
Line 160: [CFN %d, Subfrm %d] HSDPCCH Configuration
Line 163: UL_DTX_Active %d CQI_Fb_cycle %d CQI_rep = %d HARQ_pre_mode = %d AckNack_rep = %d HS_offset = %d MIMO_CQI = %d
Line 205: [CFN %d, Subfrm %d] HSDPCCH Configuration
Line 207: CQI_Fb_cycle %d CQI_rep = %d CQI_rep2 = %d HARQ_pre_mode = %d AckNack_rep = %d AckNack_rep2 = %d HS_offset = %d
