Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 28 17:42:16 2022
| Host         : Titania running 64-bit major release  (build 9200)
| Command      : report_drc -file zybo_7_wrapper_drc_routed.rpt -pb zybo_7_wrapper_drc_routed.pb -rpx zybo_7_wrapper_drc_routed.rpx
| Design       : zybo_7_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 1          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2_n_1 is a gated clock net sourced by a combinational pin zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2/O, cell zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


