// Seed: 1147149680
module module_0 (
    input wand id_0,
    output tri id_1,
    output tri id_2,
    input wand id_3,
    output supply1 id_4
);
  assign id_2 = -1 * 1 - 1;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    output wand  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output wand  id_5
    , id_8,
    output uwire id_6
);
  logic id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_3,
      id_5
  );
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1
    , id_8,
    input supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    output tri0 id_6
);
  assign id_4 = 1 ? -1 : id_2 - -1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
