
STM32F407VG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b738  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  0800b8c8  0800b8c8  0001b8c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba3c  0800ba3c  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba3c  0800ba3c  0001ba3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba44  0800ba44  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba44  0800ba44  0001ba44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba48  0800ba48  0001ba48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800ba4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a18  200001fc  0800bc48  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c14  0800bc48  00020c14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020cbe  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000417b  00000000  00000000  00040eea  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019d8  00000000  00000000  00045068  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001828  00000000  00000000  00046a40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002629b  00000000  00000000  00048268  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00016da4  00000000  00000000  0006e503  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d99eb  00000000  00000000  000852a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015ec92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000730c  00000000  00000000  0015ed10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b8b0 	.word	0x0800b8b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	0800b8b0 	.word	0x0800b8b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_TIM_PeriodElapsedCallback>:
static void MX_ADC1_Init(void);
static void MX_TIM4_Init(void);
void MX_USB_HOST_Process(void);

/* USER CODE BEGIN PFP */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	timer_state=1;// ustawione na razie co jedną sekundę
 8000578:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800057a:	2201      	movs	r2, #1
 800057c:	701a      	strb	r2, [r3, #0]
}
 800057e:	bf00      	nop
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000218 	.word	0x20000218

08000590 <HAL_UART_RxCpltCallback>:
 void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 {
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
	 receive_state = 1;
 8000598:	4b04      	ldr	r3, [pc, #16]	; (80005ac <HAL_UART_RxCpltCallback+0x1c>)
 800059a:	2201      	movs	r2, #1
 800059c:	701a      	strb	r2, [r3, #0]
 }
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	20000219 	.word	0x20000219

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b6:	f001 f851 	bl	800165c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ba:	f000 f949 	bl	8000850 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005be:	f000 fbc9 	bl	8000d54 <MX_GPIO_Init>
  MX_DMA_Init();
 80005c2:	f000 fb91 	bl	8000ce8 <MX_DMA_Init>
  MX_I2C1_Init();
 80005c6:	f000 fa35 	bl	8000a34 <MX_I2C1_Init>
  MX_I2S3_Init();
 80005ca:	f000 fa61 	bl	8000a90 <MX_I2S3_Init>
  MX_SPI1_Init();
 80005ce:	f000 fa8f 	bl	8000af0 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80005d2:	f00a f963 	bl	800a89c <MX_USB_HOST_Init>
  MX_TIM10_Init();
 80005d6:	f000 fb37 	bl	8000c48 <MX_TIM10_Init>
  MX_USART2_UART_Init();
 80005da:	f000 fb5b 	bl	8000c94 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80005de:	f000 f9b9 	bl	8000954 <MX_ADC1_Init>
  MX_TIM4_Init();
 80005e2:	f000 fabb 	bl	8000b5c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim10);
 80005e6:	4886      	ldr	r0, [pc, #536]	; (8000800 <main+0x250>)
 80005e8:	f005 fc29 	bl	8005e3e <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, ADC_Data, 3);
 80005ec:	2203      	movs	r2, #3
 80005ee:	4985      	ldr	r1, [pc, #532]	; (8000804 <main+0x254>)
 80005f0:	4885      	ldr	r0, [pc, #532]	; (8000808 <main+0x258>)
 80005f2:	f001 f90b 	bl	800180c <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim4,TIM_CHANNEL_2, &Duty, 1);
 80005f6:	2301      	movs	r3, #1
 80005f8:	4a84      	ldr	r2, [pc, #528]	; (800080c <main+0x25c>)
 80005fa:	2104      	movs	r1, #4
 80005fc:	4884      	ldr	r0, [pc, #528]	; (8000810 <main+0x260>)
 80005fe:	f005 fc77 	bl	8005ef0 <HAL_TIM_PWM_Start_DMA>

  Duty=8;
 8000602:	4b82      	ldr	r3, [pc, #520]	; (800080c <main+0x25c>)
 8000604:	2208      	movs	r2, #8
 8000606:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //watchdog configuration:

  RCC->CSR |= RCC_CSR_LSION; //enable LSI required for watchdog
 8000608:	4b82      	ldr	r3, [pc, #520]	; (8000814 <main+0x264>)
 800060a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800060c:	4a81      	ldr	r2, [pc, #516]	; (8000814 <main+0x264>)
 800060e:	f043 0301 	orr.w	r3, r3, #1
 8000612:	6753      	str	r3, [r2, #116]	; 0x74
  while((RCC->CSR & RCC_CSR_LSIRDY) == 0)//checking whether LSI is on
 8000614:	bf00      	nop
 8000616:	4b7f      	ldr	r3, [pc, #508]	; (8000814 <main+0x264>)
 8000618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800061a:	f003 0302 	and.w	r3, r3, #2
 800061e:	2b00      	cmp	r3, #0
 8000620:	d0f9      	beq.n	8000616 <main+0x66>
  { ; }

  IWDG->KR = 0x5555;// enabling access to the IWDG_PR and IWDG_RLR registers
 8000622:	4b7d      	ldr	r3, [pc, #500]	; (8000818 <main+0x268>)
 8000624:	f245 5255 	movw	r2, #21845	; 0x5555
 8000628:	601a      	str	r2, [r3, #0]
  IWDG->PR =4;//set prescaler
 800062a:	4b7b      	ldr	r3, [pc, #492]	; (8000818 <main+0x268>)
 800062c:	2204      	movs	r2, #4
 800062e:	605a      	str	r2, [r3, #4]
  IWDG->RLR = 0x7D0;//counter value
 8000630:	4b79      	ldr	r3, [pc, #484]	; (8000818 <main+0x268>)
 8000632:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000636:	609a      	str	r2, [r3, #8]
  IWDG->KR =0xaaaa;//counter reset
 8000638:	4b77      	ldr	r3, [pc, #476]	; (8000818 <main+0x268>)
 800063a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800063e:	601a      	str	r2, [r3, #0]

  IWDG->KR = 0xcccc;//turn Watchdog on
 8000640:	4b75      	ldr	r3, [pc, #468]	; (8000818 <main+0x268>)
 8000642:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000646:	601a      	str	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000648:	f3bf 8f4f 	dsb	sy
  __DSB();//waiting for completed memory acces


  while (1)
  {
	  if(timer_state==1)//if TIM10 interrupt, transmitt data via uart:
 800064c:	4b73      	ldr	r3, [pc, #460]	; (800081c <main+0x26c>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b01      	cmp	r3, #1
 8000652:	d131      	bne.n	80006b8 <main+0x108>
	  	 {

		  battery=ADC_Data[0];//battery voltage level
 8000654:	4b6b      	ldr	r3, [pc, #428]	; (8000804 <main+0x254>)
 8000656:	881a      	ldrh	r2, [r3, #0]
 8000658:	4b71      	ldr	r3, [pc, #452]	; (8000820 <main+0x270>)
 800065a:	801a      	strh	r2, [r3, #0]
		  balance_level=ADC_Data[1];//light level given by photoresistor divider
 800065c:	4b69      	ldr	r3, [pc, #420]	; (8000804 <main+0x254>)
 800065e:	885a      	ldrh	r2, [r3, #2]
 8000660:	4b70      	ldr	r3, [pc, #448]	; (8000824 <main+0x274>)
 8000662:	801a      	strh	r2, [r3, #0]
		  charging=ADC_Data[2];//solar panel voltage level
 8000664:	4b67      	ldr	r3, [pc, #412]	; (8000804 <main+0x254>)
 8000666:	889a      	ldrh	r2, [r3, #4]
 8000668:	4b6f      	ldr	r3, [pc, #444]	; (8000828 <main+0x278>)
 800066a:	801a      	strh	r2, [r3, #0]
		  //servo information is stored in static variable
		  //we have to know the last position!!!

		  //dataframe example: c00000b00000ll00000s00000

		  HAL_GPIO_TogglePin(LED_Red_GPIO_Port, LED_Red_Pin);//RED led informs that data is transmitted!
 800066c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000670:	486e      	ldr	r0, [pc, #440]	; (800082c <main+0x27c>)
 8000672:	f002 fad0 	bl	8002c16 <HAL_GPIO_TogglePin>
		  size = sprintf(data, "c%db%dll%ds%d\n\r",charging,battery,balance_level,servo); // Stworzenie wiadomosci do wyslania
 8000676:	4b6c      	ldr	r3, [pc, #432]	; (8000828 <main+0x278>)
 8000678:	881b      	ldrh	r3, [r3, #0]
 800067a:	4619      	mov	r1, r3
 800067c:	4b68      	ldr	r3, [pc, #416]	; (8000820 <main+0x270>)
 800067e:	881b      	ldrh	r3, [r3, #0]
 8000680:	4618      	mov	r0, r3
 8000682:	4b68      	ldr	r3, [pc, #416]	; (8000824 <main+0x274>)
 8000684:	881b      	ldrh	r3, [r3, #0]
 8000686:	461a      	mov	r2, r3
 8000688:	4b69      	ldr	r3, [pc, #420]	; (8000830 <main+0x280>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	9200      	str	r2, [sp, #0]
 8000690:	4603      	mov	r3, r0
 8000692:	460a      	mov	r2, r1
 8000694:	4967      	ldr	r1, [pc, #412]	; (8000834 <main+0x284>)
 8000696:	4868      	ldr	r0, [pc, #416]	; (8000838 <main+0x288>)
 8000698:	f00a fd06 	bl	800b0a8 <siprintf>
 800069c:	4603      	mov	r3, r0
 800069e:	b29a      	uxth	r2, r3
 80006a0:	4b66      	ldr	r3, [pc, #408]	; (800083c <main+0x28c>)
 80006a2:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit_IT(&huart2, data, size);//data transmittion
 80006a4:	4b65      	ldr	r3, [pc, #404]	; (800083c <main+0x28c>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	461a      	mov	r2, r3
 80006aa:	4963      	ldr	r1, [pc, #396]	; (8000838 <main+0x288>)
 80006ac:	4864      	ldr	r0, [pc, #400]	; (8000840 <main+0x290>)
 80006ae:	f006 fc62 	bl	8006f76 <HAL_UART_Transmit_IT>
		  timer_state=0;
 80006b2:	4b5a      	ldr	r3, [pc, #360]	; (800081c <main+0x26c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]

	  	 }


		  if(receive_state==1)//if UART Rx Callback set servo and transmitt feedback message
 80006b8:	4b62      	ldr	r3, [pc, #392]	; (8000844 <main+0x294>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d154      	bne.n	800076a <main+0x1ba>
		  {

			//if data received - turn on LED_Green for half of sec
			HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006c6:	4859      	ldr	r0, [pc, #356]	; (800082c <main+0x27c>)
 80006c8:	f002 fa8c 	bl	8002be4 <HAL_GPIO_WritePin>
			HAL_Delay(500);
 80006cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006d0:	f001 f836 	bl	8001740 <HAL_Delay>
			HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006da:	4854      	ldr	r0, [pc, #336]	; (800082c <main+0x27c>)
 80006dc:	f002 fa82 	bl	8002be4 <HAL_GPIO_WritePin>
			//receiving data:
			HAL_UART_Receive_IT(&huart2,Received_data,10);
 80006e0:	220a      	movs	r2, #10
 80006e2:	4959      	ldr	r1, [pc, #356]	; (8000848 <main+0x298>)
 80006e4:	4856      	ldr	r0, [pc, #344]	; (8000840 <main+0x290>)
 80006e6:	f006 fc8b 	bl	8007000 <HAL_UART_Receive_IT>

			servo=atoi(&Received_data);//if servo data was received, example s4
 80006ea:	4857      	ldr	r0, [pc, #348]	; (8000848 <main+0x298>)
 80006ec:	f00a fbde 	bl	800aeac <atoi>
 80006f0:	4603      	mov	r3, r0
 80006f2:	b29a      	uxth	r2, r3
 80006f4:	4b4e      	ldr	r3, [pc, #312]	; (8000830 <main+0x280>)
 80006f6:	801a      	strh	r2, [r3, #0]

			if(servo == 1)
 80006f8:	4b4d      	ldr	r3, [pc, #308]	; (8000830 <main+0x280>)
 80006fa:	881b      	ldrh	r3, [r3, #0]
 80006fc:	2b01      	cmp	r3, #1
 80006fe:	d013      	beq.n	8000728 <main+0x178>
			{
			//sleep mode configuration:
			//SCB->SCR |= ~(1<<SCB_SCR_SLEEPDEEP_Pos);

			}
			else if(servo>3 && servo<12) //example when 4 set servo
 8000700:	4b4b      	ldr	r3, [pc, #300]	; (8000830 <main+0x280>)
 8000702:	881b      	ldrh	r3, [r3, #0]
 8000704:	2b03      	cmp	r3, #3
 8000706:	d90c      	bls.n	8000722 <main+0x172>
 8000708:	4b49      	ldr	r3, [pc, #292]	; (8000830 <main+0x280>)
 800070a:	881b      	ldrh	r3, [r3, #0]
 800070c:	2b0b      	cmp	r3, #11
 800070e:	d808      	bhi.n	8000722 <main+0x172>
			{
			mode = 1;
 8000710:	4b4e      	ldr	r3, [pc, #312]	; (800084c <main+0x29c>)
 8000712:	2201      	movs	r2, #1
 8000714:	701a      	strb	r2, [r3, #0]
			Duty = servo;
 8000716:	4b46      	ldr	r3, [pc, #280]	; (8000830 <main+0x280>)
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	b2da      	uxtb	r2, r3
 800071c:	4b3b      	ldr	r3, [pc, #236]	; (800080c <main+0x25c>)
 800071e:	701a      	strb	r2, [r3, #0]
 8000720:	e002      	b.n	8000728 <main+0x178>
			}
			else mode=0;// example: when 0 automat
 8000722:	4b4a      	ldr	r3, [pc, #296]	; (800084c <main+0x29c>)
 8000724:	2200      	movs	r2, #0
 8000726:	701a      	strb	r2, [r3, #0]

			//feedback message:
			size = sprintf(data, "c%db%dll%ds%d\n\r",charging,battery,balance_level,servo); //feedback message  with extra servo data (updated)
 8000728:	4b3f      	ldr	r3, [pc, #252]	; (8000828 <main+0x278>)
 800072a:	881b      	ldrh	r3, [r3, #0]
 800072c:	4619      	mov	r1, r3
 800072e:	4b3c      	ldr	r3, [pc, #240]	; (8000820 <main+0x270>)
 8000730:	881b      	ldrh	r3, [r3, #0]
 8000732:	4618      	mov	r0, r3
 8000734:	4b3b      	ldr	r3, [pc, #236]	; (8000824 <main+0x274>)
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	461a      	mov	r2, r3
 800073a:	4b3d      	ldr	r3, [pc, #244]	; (8000830 <main+0x280>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	9200      	str	r2, [sp, #0]
 8000742:	4603      	mov	r3, r0
 8000744:	460a      	mov	r2, r1
 8000746:	493b      	ldr	r1, [pc, #236]	; (8000834 <main+0x284>)
 8000748:	483b      	ldr	r0, [pc, #236]	; (8000838 <main+0x288>)
 800074a:	f00a fcad 	bl	800b0a8 <siprintf>
 800074e:	4603      	mov	r3, r0
 8000750:	b29a      	uxth	r2, r3
 8000752:	4b3a      	ldr	r3, [pc, #232]	; (800083c <main+0x28c>)
 8000754:	801a      	strh	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, data, size);
 8000756:	4b39      	ldr	r3, [pc, #228]	; (800083c <main+0x28c>)
 8000758:	881b      	ldrh	r3, [r3, #0]
 800075a:	461a      	mov	r2, r3
 800075c:	4936      	ldr	r1, [pc, #216]	; (8000838 <main+0x288>)
 800075e:	4838      	ldr	r0, [pc, #224]	; (8000840 <main+0x290>)
 8000760:	f006 fc09 	bl	8006f76 <HAL_UART_Transmit_IT>
			receive_state=0;
 8000764:	4b37      	ldr	r3, [pc, #220]	; (8000844 <main+0x294>)
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]
		  }
		  if(receive_state==0 && mode==0 && timer_state==1)
 800076a:	4b36      	ldr	r3, [pc, #216]	; (8000844 <main+0x294>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d130      	bne.n	80007d4 <main+0x224>
 8000772:	4b36      	ldr	r3, [pc, #216]	; (800084c <main+0x29c>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d12c      	bne.n	80007d4 <main+0x224>
 800077a:	4b28      	ldr	r3, [pc, #160]	; (800081c <main+0x26c>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	2b01      	cmp	r3, #1
 8000780:	d128      	bne.n	80007d4 <main+0x224>
		  {
			  const uint16_t neutral_pos= 450;
 8000782:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 8000786:	80fb      	strh	r3, [r7, #6]

			  if(abs(ADC_Data[1]-neutral_pos)>50)
 8000788:	4b1e      	ldr	r3, [pc, #120]	; (8000804 <main+0x254>)
 800078a:	885b      	ldrh	r3, [r3, #2]
 800078c:	461a      	mov	r2, r3
 800078e:	88fb      	ldrh	r3, [r7, #6]
 8000790:	1ad3      	subs	r3, r2, r3
 8000792:	2b00      	cmp	r3, #0
 8000794:	bfb8      	it	lt
 8000796:	425b      	neglt	r3, r3
 8000798:	2b32      	cmp	r3, #50	; 0x32
 800079a:	dd1b      	ble.n	80007d4 <main+0x224>
			  {
			  	  if(ADC_Data[1]-neutral_pos>0)
 800079c:	4b19      	ldr	r3, [pc, #100]	; (8000804 <main+0x254>)
 800079e:	885b      	ldrh	r3, [r3, #2]
 80007a0:	461a      	mov	r2, r3
 80007a2:	88fb      	ldrh	r3, [r7, #6]
 80007a4:	1ad3      	subs	r3, r2, r3
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	dd0a      	ble.n	80007c0 <main+0x210>
					{


					  if(Duty<11) Duty+=1;
 80007aa:	4b18      	ldr	r3, [pc, #96]	; (800080c <main+0x25c>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	2b0a      	cmp	r3, #10
 80007b0:	d810      	bhi.n	80007d4 <main+0x224>
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <main+0x25c>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	3301      	adds	r3, #1
 80007b8:	b2da      	uxtb	r2, r3
 80007ba:	4b14      	ldr	r3, [pc, #80]	; (800080c <main+0x25c>)
 80007bc:	701a      	strb	r2, [r3, #0]
 80007be:	e009      	b.n	80007d4 <main+0x224>
					}
				  else
					 if(Duty>4) Duty-=1;
 80007c0:	4b12      	ldr	r3, [pc, #72]	; (800080c <main+0x25c>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b04      	cmp	r3, #4
 80007c6:	d905      	bls.n	80007d4 <main+0x224>
 80007c8:	4b10      	ldr	r3, [pc, #64]	; (800080c <main+0x25c>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	3b01      	subs	r3, #1
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	4b0e      	ldr	r3, [pc, #56]	; (800080c <main+0x25c>)
 80007d2:	701a      	strb	r2, [r3, #0]
			  }

		  }
		  //IWDG->KR = 0xaaaa;
		  HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_SET);
 80007d4:	2201      	movs	r2, #1
 80007d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007da:	4814      	ldr	r0, [pc, #80]	; (800082c <main+0x27c>)
 80007dc:	f002 fa02 	bl	8002be4 <HAL_GPIO_WritePin>
		  HAL_Delay(30);
 80007e0:	201e      	movs	r0, #30
 80007e2:	f000 ffad 	bl	8001740 <HAL_Delay>
		  HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ec:	480f      	ldr	r0, [pc, #60]	; (800082c <main+0x27c>)
 80007ee:	f002 f9f9 	bl	8002be4 <HAL_GPIO_WritePin>
		  HAL_Delay(30);
 80007f2:	201e      	movs	r0, #30
 80007f4:	f000 ffa4 	bl	8001740 <HAL_Delay>


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80007f8:	f00a f876 	bl	800a8e8 <MX_USB_HOST_Process>
	  if(timer_state==1)//if TIM10 interrupt, transmitt data via uart:
 80007fc:	e726      	b.n	800064c <main+0x9c>
 80007fe:	bf00      	nop
 8000800:	20000330 	.word	0x20000330
 8000804:	20000514 	.word	0x20000514
 8000808:	20000370 	.word	0x20000370
 800080c:	2000021a 	.word	0x2000021a
 8000810:	2000029c 	.word	0x2000029c
 8000814:	40023800 	.word	0x40023800
 8000818:	40003000 	.word	0x40003000
 800081c:	20000218 	.word	0x20000218
 8000820:	2000021c 	.word	0x2000021c
 8000824:	2000021e 	.word	0x2000021e
 8000828:	20000220 	.word	0x20000220
 800082c:	40020c00 	.word	0x40020c00
 8000830:	20000222 	.word	0x20000222
 8000834:	0800b8c8 	.word	0x0800b8c8
 8000838:	20000418 	.word	0x20000418
 800083c:	20000224 	.word	0x20000224
 8000840:	200004d4 	.word	0x200004d4
 8000844:	20000219 	.word	0x20000219
 8000848:	20000564 	.word	0x20000564
 800084c:	20000226 	.word	0x20000226

08000850 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b098      	sub	sp, #96	; 0x60
 8000854:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000856:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800085a:	2230      	movs	r2, #48	; 0x30
 800085c:	2100      	movs	r1, #0
 800085e:	4618      	mov	r0, r3
 8000860:	f00a fb62 	bl	800af28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000864:	f107 031c 	add.w	r3, r7, #28
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000874:	f107 030c 	add.w	r3, r7, #12
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	4b31      	ldr	r3, [pc, #196]	; (800094c <SystemClock_Config+0xfc>)
 8000888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088a:	4a30      	ldr	r2, [pc, #192]	; (800094c <SystemClock_Config+0xfc>)
 800088c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000890:	6413      	str	r3, [r2, #64]	; 0x40
 8000892:	4b2e      	ldr	r3, [pc, #184]	; (800094c <SystemClock_Config+0xfc>)
 8000894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b2b      	ldr	r3, [pc, #172]	; (8000950 <SystemClock_Config+0x100>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a2a      	ldr	r2, [pc, #168]	; (8000950 <SystemClock_Config+0x100>)
 80008a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008ac:	6013      	str	r3, [r2, #0]
 80008ae:	4b28      	ldr	r3, [pc, #160]	; (8000950 <SystemClock_Config+0x100>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008ba:	2301      	movs	r3, #1
 80008bc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c4:	2302      	movs	r3, #2
 80008c6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80008cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008ce:	2308      	movs	r3, #8
 80008d0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008d2:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80008d6:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008d8:	2302      	movs	r3, #2
 80008da:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008dc:	2307      	movs	r3, #7
 80008de:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80008e4:	4618      	mov	r0, r3
 80008e6:	f004 fc7b 	bl	80051e0 <HAL_RCC_OscConfig>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80008f0:	f000 fb2e 	bl	8000f50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f4:	230f      	movs	r3, #15
 80008f6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f8:	2302      	movs	r3, #2
 80008fa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000900:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000904:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000906:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800090a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800090c:	f107 031c 	add.w	r3, r7, #28
 8000910:	2105      	movs	r1, #5
 8000912:	4618      	mov	r0, r3
 8000914:	f004 fed4 	bl	80056c0 <HAL_RCC_ClockConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800091e:	f000 fb17 	bl	8000f50 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000922:	2301      	movs	r3, #1
 8000924:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000926:	23c0      	movs	r3, #192	; 0xc0
 8000928:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800092a:	2302      	movs	r3, #2
 800092c:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800092e:	f107 030c 	add.w	r3, r7, #12
 8000932:	4618      	mov	r0, r3
 8000934:	f005 f8b6 	bl	8005aa4 <HAL_RCCEx_PeriphCLKConfig>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800093e:	f000 fb07 	bl	8000f50 <Error_Handler>
  }
}
 8000942:	bf00      	nop
 8000944:	3760      	adds	r7, #96	; 0x60
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40023800 	.word	0x40023800
 8000950:	40007000 	.word	0x40007000

08000954 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800095a:	463b      	mov	r3, r7
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000966:	4b30      	ldr	r3, [pc, #192]	; (8000a28 <MX_ADC1_Init+0xd4>)
 8000968:	4a30      	ldr	r2, [pc, #192]	; (8000a2c <MX_ADC1_Init+0xd8>)
 800096a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800096c:	4b2e      	ldr	r3, [pc, #184]	; (8000a28 <MX_ADC1_Init+0xd4>)
 800096e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000972:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000974:	4b2c      	ldr	r3, [pc, #176]	; (8000a28 <MX_ADC1_Init+0xd4>)
 8000976:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800097a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800097c:	4b2a      	ldr	r3, [pc, #168]	; (8000a28 <MX_ADC1_Init+0xd4>)
 800097e:	2201      	movs	r2, #1
 8000980:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000982:	4b29      	ldr	r3, [pc, #164]	; (8000a28 <MX_ADC1_Init+0xd4>)
 8000984:	2201      	movs	r2, #1
 8000986:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000988:	4b27      	ldr	r3, [pc, #156]	; (8000a28 <MX_ADC1_Init+0xd4>)
 800098a:	2200      	movs	r2, #0
 800098c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000990:	4b25      	ldr	r3, [pc, #148]	; (8000a28 <MX_ADC1_Init+0xd4>)
 8000992:	2200      	movs	r2, #0
 8000994:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000996:	4b24      	ldr	r3, [pc, #144]	; (8000a28 <MX_ADC1_Init+0xd4>)
 8000998:	4a25      	ldr	r2, [pc, #148]	; (8000a30 <MX_ADC1_Init+0xdc>)
 800099a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800099c:	4b22      	ldr	r3, [pc, #136]	; (8000a28 <MX_ADC1_Init+0xd4>)
 800099e:	2200      	movs	r2, #0
 80009a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80009a2:	4b21      	ldr	r3, [pc, #132]	; (8000a28 <MX_ADC1_Init+0xd4>)
 80009a4:	2203      	movs	r2, #3
 80009a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80009a8:	4b1f      	ldr	r3, [pc, #124]	; (8000a28 <MX_ADC1_Init+0xd4>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	; (8000a28 <MX_ADC1_Init+0xd4>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009b6:	481c      	ldr	r0, [pc, #112]	; (8000a28 <MX_ADC1_Init+0xd4>)
 80009b8:	f000 fee4 	bl	8001784 <HAL_ADC_Init>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 80009c2:	f000 fac5 	bl	8000f50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009c6:	2301      	movs	r3, #1
 80009c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009ca:	2301      	movs	r3, #1
 80009cc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80009ce:	2304      	movs	r3, #4
 80009d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009d2:	463b      	mov	r3, r7
 80009d4:	4619      	mov	r1, r3
 80009d6:	4814      	ldr	r0, [pc, #80]	; (8000a28 <MX_ADC1_Init+0xd4>)
 80009d8:	f001 f828 	bl	8001a2c <HAL_ADC_ConfigChannel>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80009e2:	f000 fab5 	bl	8000f50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80009e6:	2308      	movs	r3, #8
 80009e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80009ea:	2302      	movs	r3, #2
 80009ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ee:	463b      	mov	r3, r7
 80009f0:	4619      	mov	r1, r3
 80009f2:	480d      	ldr	r0, [pc, #52]	; (8000a28 <MX_ADC1_Init+0xd4>)
 80009f4:	f001 f81a 	bl	8001a2c <HAL_ADC_ConfigChannel>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80009fe:	f000 faa7 	bl	8000f50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000a02:	2309      	movs	r3, #9
 8000a04:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000a06:	2303      	movs	r3, #3
 8000a08:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a0a:	463b      	mov	r3, r7
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4806      	ldr	r0, [pc, #24]	; (8000a28 <MX_ADC1_Init+0xd4>)
 8000a10:	f001 f80c 	bl	8001a2c <HAL_ADC_ConfigChannel>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8000a1a:	f000 fa99 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	3710      	adds	r7, #16
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000370 	.word	0x20000370
 8000a2c:	40012000 	.word	0x40012000
 8000a30:	0f000001 	.word	0x0f000001

08000a34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a38:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a3a:	4a13      	ldr	r2, [pc, #76]	; (8000a88 <MX_I2C1_Init+0x54>)
 8000a3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a3e:	4b11      	ldr	r3, [pc, #68]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a40:	4a12      	ldr	r2, [pc, #72]	; (8000a8c <MX_I2C1_Init+0x58>)
 8000a42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a44:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a58:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a5e:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a64:	4b07      	ldr	r3, [pc, #28]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a6a:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a70:	4804      	ldr	r0, [pc, #16]	; (8000a84 <MX_I2C1_Init+0x50>)
 8000a72:	f003 fddd 	bl	8004630 <HAL_I2C_Init>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a7c:	f000 fa68 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a80:	bf00      	nop
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	200002dc 	.word	0x200002dc
 8000a88:	40005400 	.word	0x40005400
 8000a8c:	000186a0 	.word	0x000186a0

08000a90 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000a94:	4b13      	ldr	r3, [pc, #76]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000a96:	4a14      	ldr	r2, [pc, #80]	; (8000ae8 <MX_I2S3_Init+0x58>)
 8000a98:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000a9a:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000aa0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000aa2:	4b10      	ldr	r3, [pc, #64]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000aa8:	4b0e      	ldr	r3, [pc, #56]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000aae:	4b0d      	ldr	r3, [pc, #52]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000ab0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ab4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000ab6:	4b0b      	ldr	r3, [pc, #44]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000ab8:	4a0c      	ldr	r2, [pc, #48]	; (8000aec <MX_I2S3_Init+0x5c>)
 8000aba:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000abc:	4b09      	ldr	r3, [pc, #36]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000ac2:	4b08      	ldr	r3, [pc, #32]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000ace:	4805      	ldr	r0, [pc, #20]	; (8000ae4 <MX_I2S3_Init+0x54>)
 8000ad0:	f003 fee6 	bl	80048a0 <HAL_I2S_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000ada:	f000 fa39 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	2000051c 	.word	0x2000051c
 8000ae8:	40003c00 	.word	0x40003c00
 8000aec:	00017700 	.word	0x00017700

08000af0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000af4:	4b17      	ldr	r3, [pc, #92]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000af6:	4a18      	ldr	r2, [pc, #96]	; (8000b58 <MX_SPI1_Init+0x68>)
 8000af8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000afa:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000afc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b02:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b08:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b0e:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b20:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b22:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b2e:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b3a:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b3c:	220a      	movs	r2, #10
 8000b3e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b40:	4804      	ldr	r0, [pc, #16]	; (8000b54 <MX_SPI1_Init+0x64>)
 8000b42:	f005 f8ed 	bl	8005d20 <HAL_SPI_Init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b4c:	f000 fa00 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b50:	bf00      	nop
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	2000047c 	.word	0x2000047c
 8000b58:	40013000 	.word	0x40013000

08000b5c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08e      	sub	sp, #56	; 0x38
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	605a      	str	r2, [r3, #4]
 8000b6c:	609a      	str	r2, [r3, #8]
 8000b6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b70:	f107 0320 	add.w	r3, r7, #32
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
 8000b86:	611a      	str	r2, [r3, #16]
 8000b88:	615a      	str	r2, [r3, #20]
 8000b8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000b8c:	4b2c      	ldr	r3, [pc, #176]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000b8e:	4a2d      	ldr	r2, [pc, #180]	; (8000c44 <MX_TIM4_Init+0xe8>)
 8000b90:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16799;
 8000b92:	4b2b      	ldr	r3, [pc, #172]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000b94:	f244 129f 	movw	r2, #16799	; 0x419f
 8000b98:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b9a:	4b29      	ldr	r3, [pc, #164]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8000ba0:	4b27      	ldr	r3, [pc, #156]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000ba2:	2263      	movs	r2, #99	; 0x63
 8000ba4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ba6:	4b26      	ldr	r3, [pc, #152]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bac:	4b24      	ldr	r3, [pc, #144]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000bb2:	4823      	ldr	r0, [pc, #140]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000bb4:	f005 f918 	bl	8005de8 <HAL_TIM_Base_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000bbe:	f000 f9c7 	bl	8000f50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000bc8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bcc:	4619      	mov	r1, r3
 8000bce:	481c      	ldr	r0, [pc, #112]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000bd0:	f005 fc6e 	bl	80064b0 <HAL_TIM_ConfigClockSource>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000bda:	f000 f9b9 	bl	8000f50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000bde:	4818      	ldr	r0, [pc, #96]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000be0:	f005 f951 	bl	8005e86 <HAL_TIM_PWM_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000bea:	f000 f9b1 	bl	8000f50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000bf6:	f107 0320 	add.w	r3, r7, #32
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4810      	ldr	r0, [pc, #64]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000bfe:	f006 f8dd 	bl	8006dbc <HAL_TIMEx_MasterConfigSynchronization>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000c08:	f000 f9a2 	bl	8000f50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c0c:	2360      	movs	r3, #96	; 0x60
 8000c0e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c14:	2300      	movs	r3, #0
 8000c16:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c1c:	1d3b      	adds	r3, r7, #4
 8000c1e:	2204      	movs	r2, #4
 8000c20:	4619      	mov	r1, r3
 8000c22:	4807      	ldr	r0, [pc, #28]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000c24:	f005 fb7e 	bl	8006324 <HAL_TIM_PWM_ConfigChannel>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000c2e:	f000 f98f 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000c32:	4803      	ldr	r0, [pc, #12]	; (8000c40 <MX_TIM4_Init+0xe4>)
 8000c34:	f000 fbb6 	bl	80013a4 <HAL_TIM_MspPostInit>

}
 8000c38:	bf00      	nop
 8000c3a:	3738      	adds	r7, #56	; 0x38
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	2000029c 	.word	0x2000029c
 8000c44:	40000800 	.word	0x40000800

08000c48 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000c4c:	4b0f      	ldr	r3, [pc, #60]	; (8000c8c <MX_TIM10_Init+0x44>)
 8000c4e:	4a10      	ldr	r2, [pc, #64]	; (8000c90 <MX_TIM10_Init+0x48>)
 8000c50:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 499;
 8000c52:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <MX_TIM10_Init+0x44>)
 8000c54:	f240 12f3 	movw	r2, #499	; 0x1f3
 8000c58:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <MX_TIM10_Init+0x44>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 33599;
 8000c60:	4b0a      	ldr	r3, [pc, #40]	; (8000c8c <MX_TIM10_Init+0x44>)
 8000c62:	f248 323f 	movw	r2, #33599	; 0x833f
 8000c66:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8000c68:	4b08      	ldr	r3, [pc, #32]	; (8000c8c <MX_TIM10_Init+0x44>)
 8000c6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c6e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <MX_TIM10_Init+0x44>)
 8000c72:	2280      	movs	r2, #128	; 0x80
 8000c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000c76:	4805      	ldr	r0, [pc, #20]	; (8000c8c <MX_TIM10_Init+0x44>)
 8000c78:	f005 f8b6 	bl	8005de8 <HAL_TIM_Base_Init>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_TIM10_Init+0x3e>
  {
    Error_Handler();
 8000c82:	f000 f965 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000330 	.word	0x20000330
 8000c90:	40014400 	.word	0x40014400

08000c94 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <MX_USART2_UART_Init+0x4c>)
 8000c9a:	4a12      	ldr	r2, [pc, #72]	; (8000ce4 <MX_USART2_UART_Init+0x50>)
 8000c9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c9e:	4b10      	ldr	r3, [pc, #64]	; (8000ce0 <MX_USART2_UART_Init+0x4c>)
 8000ca0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ca4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ca6:	4b0e      	ldr	r3, [pc, #56]	; (8000ce0 <MX_USART2_UART_Init+0x4c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cac:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <MX_USART2_UART_Init+0x4c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ce0 <MX_USART2_UART_Init+0x4c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cb8:	4b09      	ldr	r3, [pc, #36]	; (8000ce0 <MX_USART2_UART_Init+0x4c>)
 8000cba:	220c      	movs	r2, #12
 8000cbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cbe:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <MX_USART2_UART_Init+0x4c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cc4:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <MX_USART2_UART_Init+0x4c>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cca:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <MX_USART2_UART_Init+0x4c>)
 8000ccc:	f006 f906 	bl	8006edc <HAL_UART_Init>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000cd6:	f000 f93b 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	200004d4 	.word	0x200004d4
 8000ce4:	40004400 	.word	0x40004400

08000ce8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cee:	2300      	movs	r3, #0
 8000cf0:	607b      	str	r3, [r7, #4]
 8000cf2:	4b17      	ldr	r3, [pc, #92]	; (8000d50 <MX_DMA_Init+0x68>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	4a16      	ldr	r2, [pc, #88]	; (8000d50 <MX_DMA_Init+0x68>)
 8000cf8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfe:	4b14      	ldr	r3, [pc, #80]	; (8000d50 <MX_DMA_Init+0x68>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d06:	607b      	str	r3, [r7, #4]
 8000d08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	603b      	str	r3, [r7, #0]
 8000d0e:	4b10      	ldr	r3, [pc, #64]	; (8000d50 <MX_DMA_Init+0x68>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	4a0f      	ldr	r2, [pc, #60]	; (8000d50 <MX_DMA_Init+0x68>)
 8000d14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d18:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1a:	4b0d      	ldr	r3, [pc, #52]	; (8000d50 <MX_DMA_Init+0x68>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d22:	603b      	str	r3, [r7, #0]
 8000d24:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000d26:	2200      	movs	r2, #0
 8000d28:	2100      	movs	r1, #0
 8000d2a:	200e      	movs	r0, #14
 8000d2c:	f001 f9f9 	bl	8002122 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d30:	200e      	movs	r0, #14
 8000d32:	f001 fa12 	bl	800215a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000d36:	2200      	movs	r2, #0
 8000d38:	2100      	movs	r1, #0
 8000d3a:	2038      	movs	r0, #56	; 0x38
 8000d3c:	f001 f9f1 	bl	8002122 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d40:	2038      	movs	r0, #56	; 0x38
 8000d42:	f001 fa0a 	bl	800215a <HAL_NVIC_EnableIRQ>

}
 8000d46:	bf00      	nop
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40023800 	.word	0x40023800

08000d54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08c      	sub	sp, #48	; 0x30
 8000d58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5a:	f107 031c 	add.w	r3, r7, #28
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	609a      	str	r2, [r3, #8]
 8000d66:	60da      	str	r2, [r3, #12]
 8000d68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61bb      	str	r3, [r7, #24]
 8000d6e:	4b71      	ldr	r3, [pc, #452]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d72:	4a70      	ldr	r2, [pc, #448]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000d74:	f043 0310 	orr.w	r3, r3, #16
 8000d78:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7a:	4b6e      	ldr	r3, [pc, #440]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	f003 0310 	and.w	r3, r3, #16
 8000d82:	61bb      	str	r3, [r7, #24]
 8000d84:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	617b      	str	r3, [r7, #20]
 8000d8a:	4b6a      	ldr	r3, [pc, #424]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	4a69      	ldr	r2, [pc, #420]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000d90:	f043 0304 	orr.w	r3, r3, #4
 8000d94:	6313      	str	r3, [r2, #48]	; 0x30
 8000d96:	4b67      	ldr	r3, [pc, #412]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	f003 0304 	and.w	r3, r3, #4
 8000d9e:	617b      	str	r3, [r7, #20]
 8000da0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	613b      	str	r3, [r7, #16]
 8000da6:	4b63      	ldr	r3, [pc, #396]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000daa:	4a62      	ldr	r2, [pc, #392]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000dac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000db0:	6313      	str	r3, [r2, #48]	; 0x30
 8000db2:	4b60      	ldr	r3, [pc, #384]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dba:	613b      	str	r3, [r7, #16]
 8000dbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	4b5c      	ldr	r3, [pc, #368]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc6:	4a5b      	ldr	r2, [pc, #364]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dce:	4b59      	ldr	r3, [pc, #356]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	4b55      	ldr	r3, [pc, #340]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	4a54      	ldr	r2, [pc, #336]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dea:	4b52      	ldr	r3, [pc, #328]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	607b      	str	r3, [r7, #4]
 8000dfa:	4b4e      	ldr	r3, [pc, #312]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	4a4d      	ldr	r2, [pc, #308]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000e00:	f043 0308 	orr.w	r3, r3, #8
 8000e04:	6313      	str	r3, [r2, #48]	; 0x30
 8000e06:	4b4b      	ldr	r3, [pc, #300]	; (8000f34 <MX_GPIO_Init+0x1e0>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	f003 0308 	and.w	r3, r3, #8
 8000e0e:	607b      	str	r3, [r7, #4]
 8000e10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2108      	movs	r1, #8
 8000e16:	4848      	ldr	r0, [pc, #288]	; (8000f38 <MX_GPIO_Init+0x1e4>)
 8000e18:	f001 fee4 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	2101      	movs	r1, #1
 8000e20:	4846      	ldr	r0, [pc, #280]	; (8000f3c <MX_GPIO_Init+0x1e8>)
 8000e22:	f001 fedf 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_Green_Pin|LED_Red_Pin|LED_Blue_Pin|Audio_RST_Pin, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	f24d 0110 	movw	r1, #53264	; 0xd010
 8000e2c:	4844      	ldr	r0, [pc, #272]	; (8000f40 <MX_GPIO_Init+0x1ec>)
 8000e2e:	f001 fed9 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000e32:	2308      	movs	r3, #8
 8000e34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e36:	2301      	movs	r3, #1
 8000e38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000e42:	f107 031c 	add.w	r3, r7, #28
 8000e46:	4619      	mov	r1, r3
 8000e48:	483b      	ldr	r0, [pc, #236]	; (8000f38 <MX_GPIO_Init+0x1e4>)
 8000e4a:	f001 fd31 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e52:	2301      	movs	r3, #1
 8000e54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000e5e:	f107 031c 	add.w	r3, r7, #28
 8000e62:	4619      	mov	r1, r3
 8000e64:	4835      	ldr	r0, [pc, #212]	; (8000f3c <MX_GPIO_Init+0x1e8>)
 8000e66:	f001 fd23 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000e6a:	2308      	movs	r3, #8
 8000e6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e76:	2300      	movs	r3, #0
 8000e78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e7a:	2305      	movs	r3, #5
 8000e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000e7e:	f107 031c 	add.w	r3, r7, #28
 8000e82:	4619      	mov	r1, r3
 8000e84:	482d      	ldr	r0, [pc, #180]	; (8000f3c <MX_GPIO_Init+0x1e8>)
 8000e86:	f001 fd13 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000e8e:	4b2d      	ldr	r3, [pc, #180]	; (8000f44 <MX_GPIO_Init+0x1f0>)
 8000e90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e96:	f107 031c 	add.w	r3, r7, #28
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	482a      	ldr	r0, [pc, #168]	; (8000f48 <MX_GPIO_Init+0x1f4>)
 8000e9e:	f001 fd07 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ea2:	2304      	movs	r3, #4
 8000ea4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000eae:	f107 031c 	add.w	r3, r7, #28
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4825      	ldr	r0, [pc, #148]	; (8000f4c <MX_GPIO_Init+0x1f8>)
 8000eb6:	f001 fcfb 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000eba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ebe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ecc:	2305      	movs	r3, #5
 8000ece:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000ed0:	f107 031c 	add.w	r3, r7, #28
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	481d      	ldr	r0, [pc, #116]	; (8000f4c <MX_GPIO_Init+0x1f8>)
 8000ed8:	f001 fcea 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Green_Pin LED_Red_Pin LED_Blue_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = LED_Green_Pin|LED_Red_Pin|LED_Blue_Pin|Audio_RST_Pin;
 8000edc:	f24d 0310 	movw	r3, #53264	; 0xd010
 8000ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eee:	f107 031c 	add.w	r3, r7, #28
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4812      	ldr	r0, [pc, #72]	; (8000f40 <MX_GPIO_Init+0x1ec>)
 8000ef6:	f001 fcdb 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000efa:	2320      	movs	r3, #32
 8000efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efe:	2300      	movs	r3, #0
 8000f00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f06:	f107 031c 	add.w	r3, r7, #28
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	480c      	ldr	r0, [pc, #48]	; (8000f40 <MX_GPIO_Init+0x1ec>)
 8000f0e:	f001 fccf 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000f12:	2302      	movs	r3, #2
 8000f14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <MX_GPIO_Init+0x1f0>)
 8000f18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000f1e:	f107 031c 	add.w	r3, r7, #28
 8000f22:	4619      	mov	r1, r3
 8000f24:	4804      	ldr	r0, [pc, #16]	; (8000f38 <MX_GPIO_Init+0x1e4>)
 8000f26:	f001 fcc3 	bl	80028b0 <HAL_GPIO_Init>

}
 8000f2a:	bf00      	nop
 8000f2c:	3730      	adds	r7, #48	; 0x30
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40023800 	.word	0x40023800
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	40020800 	.word	0x40020800
 8000f40:	40020c00 	.word	0x40020c00
 8000f44:	10120000 	.word	0x10120000
 8000f48:	40020000 	.word	0x40020000
 8000f4c:	40020400 	.word	0x40020400

08000f50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f54:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f56:	e7fe      	b.n	8000f56 <Error_Handler+0x6>

08000f58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	607b      	str	r3, [r7, #4]
 8000f62:	4b10      	ldr	r3, [pc, #64]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f66:	4a0f      	ldr	r2, [pc, #60]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f6e:	4b0d      	ldr	r3, [pc, #52]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	603b      	str	r3, [r7, #0]
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f82:	4a08      	ldr	r2, [pc, #32]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f88:	6413      	str	r3, [r2, #64]	; 0x40
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_MspInit+0x4c>)
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f92:	603b      	str	r3, [r7, #0]
 8000f94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f96:	2007      	movs	r0, #7
 8000f98:	f001 f8b8 	bl	800210c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f9c:	bf00      	nop
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40023800 	.word	0x40023800

08000fa8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	; 0x28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a3c      	ldr	r2, [pc, #240]	; (80010b8 <HAL_ADC_MspInit+0x110>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d171      	bne.n	80010ae <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	4b3b      	ldr	r3, [pc, #236]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd2:	4a3a      	ldr	r2, [pc, #232]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd8:	6453      	str	r3, [r2, #68]	; 0x44
 8000fda:	4b38      	ldr	r3, [pc, #224]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b34      	ldr	r3, [pc, #208]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	4a33      	ldr	r2, [pc, #204]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff6:	4b31      	ldr	r3, [pc, #196]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	4b2d      	ldr	r3, [pc, #180]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	4a2c      	ldr	r2, [pc, #176]	; (80010bc <HAL_ADC_MspInit+0x114>)
 800100c:	f043 0302 	orr.w	r3, r3, #2
 8001010:	6313      	str	r3, [r2, #48]	; 0x30
 8001012:	4b2a      	ldr	r3, [pc, #168]	; (80010bc <HAL_ADC_MspInit+0x114>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800101e:	2302      	movs	r3, #2
 8001020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001022:	2303      	movs	r3, #3
 8001024:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102a:	f107 0314 	add.w	r3, r7, #20
 800102e:	4619      	mov	r1, r3
 8001030:	4823      	ldr	r0, [pc, #140]	; (80010c0 <HAL_ADC_MspInit+0x118>)
 8001032:	f001 fc3d 	bl	80028b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001036:	2303      	movs	r3, #3
 8001038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800103a:	2303      	movs	r3, #3
 800103c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	481e      	ldr	r0, [pc, #120]	; (80010c4 <HAL_ADC_MspInit+0x11c>)
 800104a:	f001 fc31 	bl	80028b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800104e:	4b1e      	ldr	r3, [pc, #120]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001050:	4a1e      	ldr	r2, [pc, #120]	; (80010cc <HAL_ADC_MspInit+0x124>)
 8001052:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001054:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001056:	2200      	movs	r2, #0
 8001058:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800105a:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 800105c:	2200      	movs	r2, #0
 800105e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001060:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001062:	2200      	movs	r2, #0
 8001064:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001066:	4b18      	ldr	r3, [pc, #96]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001068:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800106c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800106e:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001070:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001074:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001076:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001078:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800107c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800107e:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001080:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001084:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001086:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001088:	2200      	movs	r2, #0
 800108a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800108c:	4b0e      	ldr	r3, [pc, #56]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 800108e:	2200      	movs	r2, #0
 8001090:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001092:	480d      	ldr	r0, [pc, #52]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 8001094:	f001 f87c 	bl	8002190 <HAL_DMA_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800109e:	f7ff ff57 	bl	8000f50 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a08      	ldr	r2, [pc, #32]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 80010a6:	639a      	str	r2, [r3, #56]	; 0x38
 80010a8:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <HAL_ADC_MspInit+0x120>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80010ae:	bf00      	nop
 80010b0:	3728      	adds	r7, #40	; 0x28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40012000 	.word	0x40012000
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40020000 	.word	0x40020000
 80010c4:	40020400 	.word	0x40020400
 80010c8:	200003b8 	.word	0x200003b8
 80010cc:	40026410 	.word	0x40026410

080010d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	; 0x28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0314 	add.w	r3, r7, #20
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a19      	ldr	r2, [pc, #100]	; (8001154 <HAL_I2C_MspInit+0x84>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d12c      	bne.n	800114c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
 80010f6:	4b18      	ldr	r3, [pc, #96]	; (8001158 <HAL_I2C_MspInit+0x88>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fa:	4a17      	ldr	r2, [pc, #92]	; (8001158 <HAL_I2C_MspInit+0x88>)
 80010fc:	f043 0302 	orr.w	r3, r3, #2
 8001100:	6313      	str	r3, [r2, #48]	; 0x30
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <HAL_I2C_MspInit+0x88>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800110e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001114:	2312      	movs	r3, #18
 8001116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001118:	2301      	movs	r3, #1
 800111a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111c:	2300      	movs	r3, #0
 800111e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001120:	2304      	movs	r3, #4
 8001122:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001124:	f107 0314 	add.w	r3, r7, #20
 8001128:	4619      	mov	r1, r3
 800112a:	480c      	ldr	r0, [pc, #48]	; (800115c <HAL_I2C_MspInit+0x8c>)
 800112c:	f001 fbc0 	bl	80028b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	4b08      	ldr	r3, [pc, #32]	; (8001158 <HAL_I2C_MspInit+0x88>)
 8001136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001138:	4a07      	ldr	r2, [pc, #28]	; (8001158 <HAL_I2C_MspInit+0x88>)
 800113a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800113e:	6413      	str	r3, [r2, #64]	; 0x40
 8001140:	4b05      	ldr	r3, [pc, #20]	; (8001158 <HAL_I2C_MspInit+0x88>)
 8001142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800114c:	bf00      	nop
 800114e:	3728      	adds	r7, #40	; 0x28
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40005400 	.word	0x40005400
 8001158:	40023800 	.word	0x40023800
 800115c:	40020400 	.word	0x40020400

08001160 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b08a      	sub	sp, #40	; 0x28
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a28      	ldr	r2, [pc, #160]	; (8001220 <HAL_I2S_MspInit+0xc0>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d14a      	bne.n	8001218 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	613b      	str	r3, [r7, #16]
 8001186:	4b27      	ldr	r3, [pc, #156]	; (8001224 <HAL_I2S_MspInit+0xc4>)
 8001188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118a:	4a26      	ldr	r2, [pc, #152]	; (8001224 <HAL_I2S_MspInit+0xc4>)
 800118c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001190:	6413      	str	r3, [r2, #64]	; 0x40
 8001192:	4b24      	ldr	r3, [pc, #144]	; (8001224 <HAL_I2S_MspInit+0xc4>)
 8001194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001196:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	4b20      	ldr	r3, [pc, #128]	; (8001224 <HAL_I2S_MspInit+0xc4>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	4a1f      	ldr	r2, [pc, #124]	; (8001224 <HAL_I2S_MspInit+0xc4>)
 80011a8:	f043 0301 	orr.w	r3, r3, #1
 80011ac:	6313      	str	r3, [r2, #48]	; 0x30
 80011ae:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <HAL_I2S_MspInit+0xc4>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b2:	f003 0301 	and.w	r3, r3, #1
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
 80011be:	4b19      	ldr	r3, [pc, #100]	; (8001224 <HAL_I2S_MspInit+0xc4>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a18      	ldr	r2, [pc, #96]	; (8001224 <HAL_I2S_MspInit+0xc4>)
 80011c4:	f043 0304 	orr.w	r3, r3, #4
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b16      	ldr	r3, [pc, #88]	; (8001224 <HAL_I2S_MspInit+0xc4>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f003 0304 	and.w	r3, r3, #4
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80011d6:	2310      	movs	r3, #16
 80011d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011da:	2302      	movs	r3, #2
 80011dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e2:	2300      	movs	r3, #0
 80011e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011e6:	2306      	movs	r3, #6
 80011e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	480d      	ldr	r0, [pc, #52]	; (8001228 <HAL_I2S_MspInit+0xc8>)
 80011f2:	f001 fb5d 	bl	80028b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80011f6:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80011fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fc:	2302      	movs	r3, #2
 80011fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001204:	2300      	movs	r3, #0
 8001206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001208:	2306      	movs	r3, #6
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800120c:	f107 0314 	add.w	r3, r7, #20
 8001210:	4619      	mov	r1, r3
 8001212:	4806      	ldr	r0, [pc, #24]	; (800122c <HAL_I2S_MspInit+0xcc>)
 8001214:	f001 fb4c 	bl	80028b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001218:	bf00      	nop
 800121a:	3728      	adds	r7, #40	; 0x28
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40003c00 	.word	0x40003c00
 8001224:	40023800 	.word	0x40023800
 8001228:	40020000 	.word	0x40020000
 800122c:	40020800 	.word	0x40020800

08001230 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08a      	sub	sp, #40	; 0x28
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a19      	ldr	r2, [pc, #100]	; (80012b4 <HAL_SPI_MspInit+0x84>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d12b      	bne.n	80012aa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
 8001256:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <HAL_SPI_MspInit+0x88>)
 8001258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125a:	4a17      	ldr	r2, [pc, #92]	; (80012b8 <HAL_SPI_MspInit+0x88>)
 800125c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001260:	6453      	str	r3, [r2, #68]	; 0x44
 8001262:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <HAL_SPI_MspInit+0x88>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001266:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800126a:	613b      	str	r3, [r7, #16]
 800126c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
 8001272:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <HAL_SPI_MspInit+0x88>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	4a10      	ldr	r2, [pc, #64]	; (80012b8 <HAL_SPI_MspInit+0x88>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6313      	str	r3, [r2, #48]	; 0x30
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <HAL_SPI_MspInit+0x88>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800128a:	23e0      	movs	r3, #224	; 0xe0
 800128c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128e:	2302      	movs	r3, #2
 8001290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001296:	2300      	movs	r3, #0
 8001298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800129a:	2305      	movs	r3, #5
 800129c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	4805      	ldr	r0, [pc, #20]	; (80012bc <HAL_SPI_MspInit+0x8c>)
 80012a6:	f001 fb03 	bl	80028b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80012aa:	bf00      	nop
 80012ac:	3728      	adds	r7, #40	; 0x28
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40013000 	.word	0x40013000
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40020000 	.word	0x40020000

080012c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a30      	ldr	r2, [pc, #192]	; (8001390 <HAL_TIM_Base_MspInit+0xd0>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d13f      	bne.n	8001352 <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	4b2f      	ldr	r3, [pc, #188]	; (8001394 <HAL_TIM_Base_MspInit+0xd4>)
 80012d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012da:	4a2e      	ldr	r2, [pc, #184]	; (8001394 <HAL_TIM_Base_MspInit+0xd4>)
 80012dc:	f043 0304 	orr.w	r3, r3, #4
 80012e0:	6413      	str	r3, [r2, #64]	; 0x40
 80012e2:	4b2c      	ldr	r3, [pc, #176]	; (8001394 <HAL_TIM_Base_MspInit+0xd4>)
 80012e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e6:	f003 0304 	and.w	r3, r3, #4
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH2 Init */
    hdma_tim4_ch2.Instance = DMA1_Stream3;
 80012ee:	4b2a      	ldr	r3, [pc, #168]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 80012f0:	4a2a      	ldr	r2, [pc, #168]	; (800139c <HAL_TIM_Base_MspInit+0xdc>)
 80012f2:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch2.Init.Channel = DMA_CHANNEL_2;
 80012f4:	4b28      	ldr	r3, [pc, #160]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 80012f6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80012fa:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012fc:	4b26      	ldr	r3, [pc, #152]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 80012fe:	2240      	movs	r2, #64	; 0x40
 8001300:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001302:	4b25      	ldr	r3, [pc, #148]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 8001304:	2200      	movs	r2, #0
 8001306:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8001308:	4b23      	ldr	r3, [pc, #140]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 800130a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800130e:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001310:	4b21      	ldr	r3, [pc, #132]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 8001312:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001316:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001318:	4b1f      	ldr	r3, [pc, #124]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 800131a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800131e:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch2.Init.Mode = DMA_CIRCULAR;
 8001320:	4b1d      	ldr	r3, [pc, #116]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 8001322:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001326:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8001328:	4b1b      	ldr	r3, [pc, #108]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 800132a:	2200      	movs	r2, #0
 800132c:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800132e:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 8001330:	2200      	movs	r2, #0
 8001332:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 8001334:	4818      	ldr	r0, [pc, #96]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 8001336:	f000 ff2b 	bl	8002190 <HAL_DMA_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8001340:	f7ff fe06 	bl	8000f50 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	4a14      	ldr	r2, [pc, #80]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 8001348:	629a      	str	r2, [r3, #40]	; 0x28
 800134a:	4a13      	ldr	r2, [pc, #76]	; (8001398 <HAL_TIM_Base_MspInit+0xd8>)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8001350:	e01a      	b.n	8001388 <HAL_TIM_Base_MspInit+0xc8>
  else if(htim_base->Instance==TIM10)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a12      	ldr	r2, [pc, #72]	; (80013a0 <HAL_TIM_Base_MspInit+0xe0>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d115      	bne.n	8001388 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800135c:	2300      	movs	r3, #0
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <HAL_TIM_Base_MspInit+0xd4>)
 8001362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001364:	4a0b      	ldr	r2, [pc, #44]	; (8001394 <HAL_TIM_Base_MspInit+0xd4>)
 8001366:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800136a:	6453      	str	r3, [r2, #68]	; 0x44
 800136c:	4b09      	ldr	r3, [pc, #36]	; (8001394 <HAL_TIM_Base_MspInit+0xd4>)
 800136e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001370:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001374:	60bb      	str	r3, [r7, #8]
 8001376:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001378:	2200      	movs	r2, #0
 800137a:	2100      	movs	r1, #0
 800137c:	2019      	movs	r0, #25
 800137e:	f000 fed0 	bl	8002122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001382:	2019      	movs	r0, #25
 8001384:	f000 fee9 	bl	800215a <HAL_NVIC_EnableIRQ>
}
 8001388:	bf00      	nop
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40000800 	.word	0x40000800
 8001394:	40023800 	.word	0x40023800
 8001398:	2000023c 	.word	0x2000023c
 800139c:	40026058 	.word	0x40026058
 80013a0:	40014400 	.word	0x40014400

080013a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	f107 030c 	add.w	r3, r7, #12
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a12      	ldr	r2, [pc, #72]	; (800140c <HAL_TIM_MspPostInit+0x68>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d11e      	bne.n	8001404 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	4b11      	ldr	r3, [pc, #68]	; (8001410 <HAL_TIM_MspPostInit+0x6c>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	4a10      	ldr	r2, [pc, #64]	; (8001410 <HAL_TIM_MspPostInit+0x6c>)
 80013d0:	f043 0308 	orr.w	r3, r3, #8
 80013d4:	6313      	str	r3, [r2, #48]	; 0x30
 80013d6:	4b0e      	ldr	r3, [pc, #56]	; (8001410 <HAL_TIM_MspPostInit+0x6c>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	f003 0308 	and.w	r3, r3, #8
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80013e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e8:	2302      	movs	r3, #2
 80013ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80013f4:	2302      	movs	r3, #2
 80013f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013f8:	f107 030c 	add.w	r3, r7, #12
 80013fc:	4619      	mov	r1, r3
 80013fe:	4805      	ldr	r0, [pc, #20]	; (8001414 <HAL_TIM_MspPostInit+0x70>)
 8001400:	f001 fa56 	bl	80028b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001404:	bf00      	nop
 8001406:	3720      	adds	r7, #32
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40000800 	.word	0x40000800
 8001410:	40023800 	.word	0x40023800
 8001414:	40020c00 	.word	0x40020c00

08001418 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08a      	sub	sp, #40	; 0x28
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001420:	f107 0314 	add.w	r3, r7, #20
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a1d      	ldr	r2, [pc, #116]	; (80014ac <HAL_UART_MspInit+0x94>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d133      	bne.n	80014a2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
 800143e:	4b1c      	ldr	r3, [pc, #112]	; (80014b0 <HAL_UART_MspInit+0x98>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	4a1b      	ldr	r2, [pc, #108]	; (80014b0 <HAL_UART_MspInit+0x98>)
 8001444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001448:	6413      	str	r3, [r2, #64]	; 0x40
 800144a:	4b19      	ldr	r3, [pc, #100]	; (80014b0 <HAL_UART_MspInit+0x98>)
 800144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001452:	613b      	str	r3, [r7, #16]
 8001454:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <HAL_UART_MspInit+0x98>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	4a14      	ldr	r2, [pc, #80]	; (80014b0 <HAL_UART_MspInit+0x98>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6313      	str	r3, [r2, #48]	; 0x30
 8001466:	4b12      	ldr	r3, [pc, #72]	; (80014b0 <HAL_UART_MspInit+0x98>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001472:	230c      	movs	r3, #12
 8001474:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2302      	movs	r3, #2
 8001478:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147e:	2303      	movs	r3, #3
 8001480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001482:	2307      	movs	r3, #7
 8001484:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4619      	mov	r1, r3
 800148c:	4809      	ldr	r0, [pc, #36]	; (80014b4 <HAL_UART_MspInit+0x9c>)
 800148e:	f001 fa0f 	bl	80028b0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001492:	2200      	movs	r2, #0
 8001494:	2100      	movs	r1, #0
 8001496:	2026      	movs	r0, #38	; 0x26
 8001498:	f000 fe43 	bl	8002122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800149c:	2026      	movs	r0, #38	; 0x26
 800149e:	f000 fe5c 	bl	800215a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014a2:	bf00      	nop
 80014a4:	3728      	adds	r7, #40	; 0x28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40004400 	.word	0x40004400
 80014b0:	40023800 	.word	0x40023800
 80014b4:	40020000 	.word	0x40020000

080014b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014bc:	e7fe      	b.n	80014bc <NMI_Handler+0x4>

080014be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c2:	e7fe      	b.n	80014c2 <HardFault_Handler+0x4>

080014c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <MemManage_Handler+0x4>

080014ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ce:	e7fe      	b.n	80014ce <BusFault_Handler+0x4>

080014d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d4:	e7fe      	b.n	80014d4 <UsageFault_Handler+0x4>

080014d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001504:	f000 f8fc 	bl	8001700 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}

0800150c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 8001510:	4802      	ldr	r0, [pc, #8]	; (800151c <DMA1_Stream3_IRQHandler+0x10>)
 8001512:	f000 ff65 	bl	80023e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	2000023c 	.word	0x2000023c

08001520 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001524:	4802      	ldr	r0, [pc, #8]	; (8001530 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001526:	f004 fdf5 	bl	8006114 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000330 	.word	0x20000330

08001534 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001538:	4802      	ldr	r0, [pc, #8]	; (8001544 <USART2_IRQHandler+0x10>)
 800153a:	f005 fdb7 	bl	80070ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	200004d4 	.word	0x200004d4

08001548 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800154c:	4802      	ldr	r0, [pc, #8]	; (8001558 <DMA2_Stream0_IRQHandler+0x10>)
 800154e:	f000 ff47 	bl	80023e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	200003b8 	.word	0x200003b8

0800155c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001560:	4802      	ldr	r0, [pc, #8]	; (800156c <OTG_FS_IRQHandler+0x10>)
 8001562:	f001 fe03 	bl	800316c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	2000094c 	.word	0x2000094c

08001570 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001578:	4a14      	ldr	r2, [pc, #80]	; (80015cc <_sbrk+0x5c>)
 800157a:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <_sbrk+0x60>)
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001584:	4b13      	ldr	r3, [pc, #76]	; (80015d4 <_sbrk+0x64>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d102      	bne.n	8001592 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800158c:	4b11      	ldr	r3, [pc, #68]	; (80015d4 <_sbrk+0x64>)
 800158e:	4a12      	ldr	r2, [pc, #72]	; (80015d8 <_sbrk+0x68>)
 8001590:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001592:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <_sbrk+0x64>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4413      	add	r3, r2
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	429a      	cmp	r2, r3
 800159e:	d207      	bcs.n	80015b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015a0:	f009 fc88 	bl	800aeb4 <__errno>
 80015a4:	4602      	mov	r2, r0
 80015a6:	230c      	movs	r3, #12
 80015a8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80015aa:	f04f 33ff 	mov.w	r3, #4294967295
 80015ae:	e009      	b.n	80015c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015b0:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <_sbrk+0x64>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015b6:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <_sbrk+0x64>)
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4413      	add	r3, r2
 80015be:	4a05      	ldr	r2, [pc, #20]	; (80015d4 <_sbrk+0x64>)
 80015c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015c2:	68fb      	ldr	r3, [r7, #12]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20020000 	.word	0x20020000
 80015d0:	00000400 	.word	0x00000400
 80015d4:	20000228 	.word	0x20000228
 80015d8:	20000c18 	.word	0x20000c18

080015dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <SystemInit+0x28>)
 80015e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015e6:	4a07      	ldr	r2, [pc, #28]	; (8001604 <SystemInit+0x28>)
 80015e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015f0:	4b04      	ldr	r3, [pc, #16]	; (8001604 <SystemInit+0x28>)
 80015f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015f6:	609a      	str	r2, [r3, #8]
#endif
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001608:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001640 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800160c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800160e:	e003      	b.n	8001618 <LoopCopyDataInit>

08001610 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001610:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001612:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001614:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001616:	3104      	adds	r1, #4

08001618 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001618:	480b      	ldr	r0, [pc, #44]	; (8001648 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800161a:	4b0c      	ldr	r3, [pc, #48]	; (800164c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800161c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800161e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001620:	d3f6      	bcc.n	8001610 <CopyDataInit>
  ldr  r2, =_sbss
 8001622:	4a0b      	ldr	r2, [pc, #44]	; (8001650 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001624:	e002      	b.n	800162c <LoopFillZerobss>

08001626 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001626:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001628:	f842 3b04 	str.w	r3, [r2], #4

0800162c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800162c:	4b09      	ldr	r3, [pc, #36]	; (8001654 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800162e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001630:	d3f9      	bcc.n	8001626 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001632:	f7ff ffd3 	bl	80015dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001636:	f009 fc43 	bl	800aec0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800163a:	f7fe ffb9 	bl	80005b0 <main>
  bx  lr    
 800163e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001640:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001644:	0800ba4c 	.word	0x0800ba4c
  ldr  r0, =_sdata
 8001648:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800164c:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8001650:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8001654:	20000c14 	.word	0x20000c14

08001658 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001658:	e7fe      	b.n	8001658 <ADC_IRQHandler>
	...

0800165c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001660:	4b0e      	ldr	r3, [pc, #56]	; (800169c <HAL_Init+0x40>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a0d      	ldr	r2, [pc, #52]	; (800169c <HAL_Init+0x40>)
 8001666:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800166a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800166c:	4b0b      	ldr	r3, [pc, #44]	; (800169c <HAL_Init+0x40>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a0a      	ldr	r2, [pc, #40]	; (800169c <HAL_Init+0x40>)
 8001672:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001676:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <HAL_Init+0x40>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a07      	ldr	r2, [pc, #28]	; (800169c <HAL_Init+0x40>)
 800167e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001682:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001684:	2003      	movs	r0, #3
 8001686:	f000 fd41 	bl	800210c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800168a:	2000      	movs	r0, #0
 800168c:	f000 f808 	bl	80016a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001690:	f7ff fc62 	bl	8000f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001694:	2300      	movs	r3, #0
}
 8001696:	4618      	mov	r0, r3
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40023c00 	.word	0x40023c00

080016a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <HAL_InitTick+0x54>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <HAL_InitTick+0x58>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	4619      	mov	r1, r3
 80016b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 fd59 	bl	8002176 <HAL_SYSTICK_Config>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e00e      	b.n	80016ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b0f      	cmp	r3, #15
 80016d2:	d80a      	bhi.n	80016ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016d4:	2200      	movs	r2, #0
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	f04f 30ff 	mov.w	r0, #4294967295
 80016dc:	f000 fd21 	bl	8002122 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016e0:	4a06      	ldr	r2, [pc, #24]	; (80016fc <HAL_InitTick+0x5c>)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
 80016e8:	e000      	b.n	80016ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000000 	.word	0x20000000
 80016f8:	20000008 	.word	0x20000008
 80016fc:	20000004 	.word	0x20000004

08001700 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <HAL_IncTick+0x20>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	461a      	mov	r2, r3
 800170a:	4b06      	ldr	r3, [pc, #24]	; (8001724 <HAL_IncTick+0x24>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4413      	add	r3, r2
 8001710:	4a04      	ldr	r2, [pc, #16]	; (8001724 <HAL_IncTick+0x24>)
 8001712:	6013      	str	r3, [r2, #0]
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	20000008 	.word	0x20000008
 8001724:	20000570 	.word	0x20000570

08001728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  return uwTick;
 800172c:	4b03      	ldr	r3, [pc, #12]	; (800173c <HAL_GetTick+0x14>)
 800172e:	681b      	ldr	r3, [r3, #0]
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	20000570 	.word	0x20000570

08001740 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001748:	f7ff ffee 	bl	8001728 <HAL_GetTick>
 800174c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001758:	d005      	beq.n	8001766 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <HAL_Delay+0x40>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	461a      	mov	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4413      	add	r3, r2
 8001764:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001766:	bf00      	nop
 8001768:	f7ff ffde 	bl	8001728 <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	429a      	cmp	r2, r3
 8001776:	d8f7      	bhi.n	8001768 <HAL_Delay+0x28>
  {
  }
}
 8001778:	bf00      	nop
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000008 	.word	0x20000008

08001784 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800178c:	2300      	movs	r3, #0
 800178e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d101      	bne.n	800179a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e033      	b.n	8001802 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d109      	bne.n	80017b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f7ff fc00 	bl	8000fa8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2200      	movs	r2, #0
 80017ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f003 0310 	and.w	r3, r3, #16
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d118      	bne.n	80017f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80017ca:	f023 0302 	bic.w	r3, r3, #2
 80017ce:	f043 0202 	orr.w	r2, r3, #2
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f000 fa4a 	bl	8001c70 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	f023 0303 	bic.w	r3, r3, #3
 80017ea:	f043 0201 	orr.w	r2, r3, #1
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	641a      	str	r2, [r3, #64]	; 0x40
 80017f2:	e001      	b.n	80017f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001800:	7bfb      	ldrb	r3, [r7, #15]
}
 8001802:	4618      	mov	r0, r3
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
	...

0800180c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001822:	2b01      	cmp	r3, #1
 8001824:	d101      	bne.n	800182a <HAL_ADC_Start_DMA+0x1e>
 8001826:	2302      	movs	r3, #2
 8001828:	e0cc      	b.n	80019c4 <HAL_ADC_Start_DMA+0x1b8>
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	2201      	movs	r2, #1
 800182e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	f003 0301 	and.w	r3, r3, #1
 800183c:	2b01      	cmp	r3, #1
 800183e:	d018      	beq.n	8001872 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	689a      	ldr	r2, [r3, #8]
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f042 0201 	orr.w	r2, r2, #1
 800184e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001850:	4b5e      	ldr	r3, [pc, #376]	; (80019cc <HAL_ADC_Start_DMA+0x1c0>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a5e      	ldr	r2, [pc, #376]	; (80019d0 <HAL_ADC_Start_DMA+0x1c4>)
 8001856:	fba2 2303 	umull	r2, r3, r2, r3
 800185a:	0c9a      	lsrs	r2, r3, #18
 800185c:	4613      	mov	r3, r2
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	4413      	add	r3, r2
 8001862:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001864:	e002      	b.n	800186c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	3b01      	subs	r3, #1
 800186a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f9      	bne.n	8001866 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	2b01      	cmp	r3, #1
 800187e:	f040 80a0 	bne.w	80019c2 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800188a:	f023 0301 	bic.w	r3, r3, #1
 800188e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d007      	beq.n	80018b4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80018ac:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018c0:	d106      	bne.n	80018d0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c6:	f023 0206 	bic.w	r2, r3, #6
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	645a      	str	r2, [r3, #68]	; 0x44
 80018ce:	e002      	b.n	80018d6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	2200      	movs	r2, #0
 80018d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018de:	4b3d      	ldr	r3, [pc, #244]	; (80019d4 <HAL_ADC_Start_DMA+0x1c8>)
 80018e0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018e6:	4a3c      	ldr	r2, [pc, #240]	; (80019d8 <HAL_ADC_Start_DMA+0x1cc>)
 80018e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ee:	4a3b      	ldr	r2, [pc, #236]	; (80019dc <HAL_ADC_Start_DMA+0x1d0>)
 80018f0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018f6:	4a3a      	ldr	r2, [pc, #232]	; (80019e0 <HAL_ADC_Start_DMA+0x1d4>)
 80018f8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001902:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	685a      	ldr	r2, [r3, #4]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001912:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001922:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	334c      	adds	r3, #76	; 0x4c
 800192e:	4619      	mov	r1, r3
 8001930:	68ba      	ldr	r2, [r7, #8]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f000 fcda 	bl	80022ec <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 031f 	and.w	r3, r3, #31
 8001940:	2b00      	cmp	r3, #0
 8001942:	d12a      	bne.n	800199a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a26      	ldr	r2, [pc, #152]	; (80019e4 <HAL_ADC_Start_DMA+0x1d8>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d015      	beq.n	800197a <HAL_ADC_Start_DMA+0x16e>
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a25      	ldr	r2, [pc, #148]	; (80019e8 <HAL_ADC_Start_DMA+0x1dc>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d105      	bne.n	8001964 <HAL_ADC_Start_DMA+0x158>
 8001958:	4b1e      	ldr	r3, [pc, #120]	; (80019d4 <HAL_ADC_Start_DMA+0x1c8>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 031f 	and.w	r3, r3, #31
 8001960:	2b00      	cmp	r3, #0
 8001962:	d00a      	beq.n	800197a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a20      	ldr	r2, [pc, #128]	; (80019ec <HAL_ADC_Start_DMA+0x1e0>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d129      	bne.n	80019c2 <HAL_ADC_Start_DMA+0x1b6>
 800196e:	4b19      	ldr	r3, [pc, #100]	; (80019d4 <HAL_ADC_Start_DMA+0x1c8>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f003 031f 	and.w	r3, r3, #31
 8001976:	2b0f      	cmp	r3, #15
 8001978:	d823      	bhi.n	80019c2 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d11c      	bne.n	80019c2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	689a      	ldr	r2, [r3, #8]
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	e013      	b.n	80019c2 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a11      	ldr	r2, [pc, #68]	; (80019e4 <HAL_ADC_Start_DMA+0x1d8>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d10e      	bne.n	80019c2 <HAL_ADC_Start_DMA+0x1b6>
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d107      	bne.n	80019c2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80019c0:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3718      	adds	r7, #24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000000 	.word	0x20000000
 80019d0:	431bde83 	.word	0x431bde83
 80019d4:	40012300 	.word	0x40012300
 80019d8:	08001e69 	.word	0x08001e69
 80019dc:	08001f23 	.word	0x08001f23
 80019e0:	08001f3f 	.word	0x08001f3f
 80019e4:	40012000 	.word	0x40012000
 80019e8:	40012100 	.word	0x40012100
 80019ec:	40012200 	.word	0x40012200

080019f0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d101      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x1c>
 8001a44:	2302      	movs	r3, #2
 8001a46:	e105      	b.n	8001c54 <HAL_ADC_ConfigChannel+0x228>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b09      	cmp	r3, #9
 8001a56:	d925      	bls.n	8001aa4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	68d9      	ldr	r1, [r3, #12]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	461a      	mov	r2, r3
 8001a66:	4613      	mov	r3, r2
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	4413      	add	r3, r2
 8001a6c:	3b1e      	subs	r3, #30
 8001a6e:	2207      	movs	r2, #7
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	43da      	mvns	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	400a      	ands	r2, r1
 8001a7c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	68d9      	ldr	r1, [r3, #12]
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	4618      	mov	r0, r3
 8001a90:	4603      	mov	r3, r0
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	4403      	add	r3, r0
 8001a96:	3b1e      	subs	r3, #30
 8001a98:	409a      	lsls	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	e022      	b.n	8001aea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6919      	ldr	r1, [r3, #16]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	4413      	add	r3, r2
 8001ab8:	2207      	movs	r2, #7
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	43da      	mvns	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	400a      	ands	r2, r1
 8001ac6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6919      	ldr	r1, [r3, #16]
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	689a      	ldr	r2, [r3, #8]
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	4618      	mov	r0, r3
 8001ada:	4603      	mov	r3, r0
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	4403      	add	r3, r0
 8001ae0:	409a      	lsls	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	2b06      	cmp	r3, #6
 8001af0:	d824      	bhi.n	8001b3c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	4613      	mov	r3, r2
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	3b05      	subs	r3, #5
 8001b04:	221f      	movs	r2, #31
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43da      	mvns	r2, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	400a      	ands	r2, r1
 8001b12:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	4618      	mov	r0, r3
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	4613      	mov	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	3b05      	subs	r3, #5
 8001b2e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	430a      	orrs	r2, r1
 8001b38:	635a      	str	r2, [r3, #52]	; 0x34
 8001b3a:	e04c      	b.n	8001bd6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	2b0c      	cmp	r3, #12
 8001b42:	d824      	bhi.n	8001b8e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685a      	ldr	r2, [r3, #4]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	3b23      	subs	r3, #35	; 0x23
 8001b56:	221f      	movs	r2, #31
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43da      	mvns	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	400a      	ands	r2, r1
 8001b64:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	4618      	mov	r0, r3
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685a      	ldr	r2, [r3, #4]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	4413      	add	r3, r2
 8001b7e:	3b23      	subs	r3, #35	; 0x23
 8001b80:	fa00 f203 	lsl.w	r2, r0, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	631a      	str	r2, [r3, #48]	; 0x30
 8001b8c:	e023      	b.n	8001bd6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	4413      	add	r3, r2
 8001b9e:	3b41      	subs	r3, #65	; 0x41
 8001ba0:	221f      	movs	r2, #31
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	400a      	ands	r2, r1
 8001bae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3b41      	subs	r3, #65	; 0x41
 8001bca:	fa00 f203 	lsl.w	r2, r0, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bd6:	4b22      	ldr	r3, [pc, #136]	; (8001c60 <HAL_ADC_ConfigChannel+0x234>)
 8001bd8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a21      	ldr	r2, [pc, #132]	; (8001c64 <HAL_ADC_ConfigChannel+0x238>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d109      	bne.n	8001bf8 <HAL_ADC_ConfigChannel+0x1cc>
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2b12      	cmp	r3, #18
 8001bea:	d105      	bne.n	8001bf8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a19      	ldr	r2, [pc, #100]	; (8001c64 <HAL_ADC_ConfigChannel+0x238>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d123      	bne.n	8001c4a <HAL_ADC_ConfigChannel+0x21e>
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2b10      	cmp	r3, #16
 8001c08:	d003      	beq.n	8001c12 <HAL_ADC_ConfigChannel+0x1e6>
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2b11      	cmp	r3, #17
 8001c10:	d11b      	bne.n	8001c4a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2b10      	cmp	r3, #16
 8001c24:	d111      	bne.n	8001c4a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c26:	4b10      	ldr	r3, [pc, #64]	; (8001c68 <HAL_ADC_ConfigChannel+0x23c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a10      	ldr	r2, [pc, #64]	; (8001c6c <HAL_ADC_ConfigChannel+0x240>)
 8001c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c30:	0c9a      	lsrs	r2, r3, #18
 8001c32:	4613      	mov	r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4413      	add	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c3c:	e002      	b.n	8001c44 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	3b01      	subs	r3, #1
 8001c42:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d1f9      	bne.n	8001c3e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001c52:	2300      	movs	r3, #0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3714      	adds	r7, #20
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	40012300 	.word	0x40012300
 8001c64:	40012000 	.word	0x40012000
 8001c68:	20000000 	.word	0x20000000
 8001c6c:	431bde83 	.word	0x431bde83

08001c70 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c78:	4b79      	ldr	r3, [pc, #484]	; (8001e60 <ADC_Init+0x1f0>)
 8001c7a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	685a      	ldr	r2, [r3, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	431a      	orrs	r2, r3
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ca4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	6859      	ldr	r1, [r3, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	691b      	ldr	r3, [r3, #16]
 8001cb0:	021a      	lsls	r2, r3, #8
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	685a      	ldr	r2, [r3, #4]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001cc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	6859      	ldr	r1, [r3, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	689a      	ldr	r2, [r3, #8]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	6899      	ldr	r1, [r3, #8]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	68da      	ldr	r2, [r3, #12]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d02:	4a58      	ldr	r2, [pc, #352]	; (8001e64 <ADC_Init+0x1f4>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d022      	beq.n	8001d4e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689a      	ldr	r2, [r3, #8]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6899      	ldr	r1, [r3, #8]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	430a      	orrs	r2, r1
 8001d28:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6899      	ldr	r1, [r3, #8]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	e00f      	b.n	8001d6e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	689a      	ldr	r2, [r3, #8]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d6c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f022 0202 	bic.w	r2, r2, #2
 8001d7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6899      	ldr	r1, [r3, #8]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	7e1b      	ldrb	r3, [r3, #24]
 8001d88:	005a      	lsls	r2, r3, #1
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d01b      	beq.n	8001dd4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	685a      	ldr	r2, [r3, #4]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001daa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	685a      	ldr	r2, [r3, #4]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001dba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6859      	ldr	r1, [r3, #4]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	035a      	lsls	r2, r3, #13
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	e007      	b.n	8001de4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001de2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001df2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	051a      	lsls	r2, r3, #20
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	430a      	orrs	r2, r1
 8001e08:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689a      	ldr	r2, [r3, #8]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001e18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6899      	ldr	r1, [r3, #8]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e26:	025a      	lsls	r2, r3, #9
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	689a      	ldr	r2, [r3, #8]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6899      	ldr	r1, [r3, #8]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	029a      	lsls	r2, r3, #10
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	430a      	orrs	r2, r1
 8001e52:	609a      	str	r2, [r3, #8]
}
 8001e54:	bf00      	nop
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	40012300 	.word	0x40012300
 8001e64:	0f000001 	.word	0x0f000001

08001e68 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e74:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d13c      	bne.n	8001efc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d12b      	bne.n	8001ef4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d127      	bne.n	8001ef4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eaa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d006      	beq.n	8001ec0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d119      	bne.n	8001ef4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f022 0220 	bic.w	r2, r2, #32
 8001ece:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d105      	bne.n	8001ef4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eec:	f043 0201 	orr.w	r2, r3, #1
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f7ff fd7b 	bl	80019f0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001efa:	e00e      	b.n	8001f1a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f00:	f003 0310 	and.w	r3, r3, #16
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d003      	beq.n	8001f10 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	f7ff fd85 	bl	8001a18 <HAL_ADC_ErrorCallback>
}
 8001f0e:	e004      	b.n	8001f1a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	4798      	blx	r3
}
 8001f1a:	bf00      	nop
 8001f1c:	3710      	adds	r7, #16
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b084      	sub	sp, #16
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f2e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	f7ff fd67 	bl	8001a04 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f36:	bf00      	nop
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b084      	sub	sp, #16
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f4a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2240      	movs	r2, #64	; 0x40
 8001f50:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f56:	f043 0204 	orr.w	r2, r3, #4
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f7ff fd5a 	bl	8001a18 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f64:	bf00      	nop
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f82:	68ba      	ldr	r2, [r7, #8]
 8001f84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f88:	4013      	ands	r3, r2
 8001f8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f9e:	4a04      	ldr	r2, [pc, #16]	; (8001fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	60d3      	str	r3, [r2, #12]
}
 8001fa4:	bf00      	nop
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fb8:	4b04      	ldr	r3, [pc, #16]	; (8001fcc <__NVIC_GetPriorityGrouping+0x18>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	0a1b      	lsrs	r3, r3, #8
 8001fbe:	f003 0307 	and.w	r3, r3, #7
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	db0b      	blt.n	8001ffa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	f003 021f 	and.w	r2, r3, #31
 8001fe8:	4907      	ldr	r1, [pc, #28]	; (8002008 <__NVIC_EnableIRQ+0x38>)
 8001fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fee:	095b      	lsrs	r3, r3, #5
 8001ff0:	2001      	movs	r0, #1
 8001ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	e000e100 	.word	0xe000e100

0800200c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	6039      	str	r1, [r7, #0]
 8002016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201c:	2b00      	cmp	r3, #0
 800201e:	db0a      	blt.n	8002036 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	b2da      	uxtb	r2, r3
 8002024:	490c      	ldr	r1, [pc, #48]	; (8002058 <__NVIC_SetPriority+0x4c>)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	0112      	lsls	r2, r2, #4
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	440b      	add	r3, r1
 8002030:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002034:	e00a      	b.n	800204c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	b2da      	uxtb	r2, r3
 800203a:	4908      	ldr	r1, [pc, #32]	; (800205c <__NVIC_SetPriority+0x50>)
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	f003 030f 	and.w	r3, r3, #15
 8002042:	3b04      	subs	r3, #4
 8002044:	0112      	lsls	r2, r2, #4
 8002046:	b2d2      	uxtb	r2, r2
 8002048:	440b      	add	r3, r1
 800204a:	761a      	strb	r2, [r3, #24]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr
 8002058:	e000e100 	.word	0xe000e100
 800205c:	e000ed00 	.word	0xe000ed00

08002060 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002060:	b480      	push	{r7}
 8002062:	b089      	sub	sp, #36	; 0x24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f1c3 0307 	rsb	r3, r3, #7
 800207a:	2b04      	cmp	r3, #4
 800207c:	bf28      	it	cs
 800207e:	2304      	movcs	r3, #4
 8002080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3304      	adds	r3, #4
 8002086:	2b06      	cmp	r3, #6
 8002088:	d902      	bls.n	8002090 <NVIC_EncodePriority+0x30>
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	3b03      	subs	r3, #3
 800208e:	e000      	b.n	8002092 <NVIC_EncodePriority+0x32>
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002094:	f04f 32ff 	mov.w	r2, #4294967295
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43da      	mvns	r2, r3
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	401a      	ands	r2, r3
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	fa01 f303 	lsl.w	r3, r1, r3
 80020b2:	43d9      	mvns	r1, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b8:	4313      	orrs	r3, r2
         );
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3724      	adds	r7, #36	; 0x24
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
	...

080020c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3b01      	subs	r3, #1
 80020d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020d8:	d301      	bcc.n	80020de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020da:	2301      	movs	r3, #1
 80020dc:	e00f      	b.n	80020fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020de:	4a0a      	ldr	r2, [pc, #40]	; (8002108 <SysTick_Config+0x40>)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020e6:	210f      	movs	r1, #15
 80020e8:	f04f 30ff 	mov.w	r0, #4294967295
 80020ec:	f7ff ff8e 	bl	800200c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020f0:	4b05      	ldr	r3, [pc, #20]	; (8002108 <SysTick_Config+0x40>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020f6:	4b04      	ldr	r3, [pc, #16]	; (8002108 <SysTick_Config+0x40>)
 80020f8:	2207      	movs	r2, #7
 80020fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	e000e010 	.word	0xe000e010

0800210c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f7ff ff29 	bl	8001f6c <__NVIC_SetPriorityGrouping>
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002122:	b580      	push	{r7, lr}
 8002124:	b086      	sub	sp, #24
 8002126:	af00      	add	r7, sp, #0
 8002128:	4603      	mov	r3, r0
 800212a:	60b9      	str	r1, [r7, #8]
 800212c:	607a      	str	r2, [r7, #4]
 800212e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002134:	f7ff ff3e 	bl	8001fb4 <__NVIC_GetPriorityGrouping>
 8002138:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	68b9      	ldr	r1, [r7, #8]
 800213e:	6978      	ldr	r0, [r7, #20]
 8002140:	f7ff ff8e 	bl	8002060 <NVIC_EncodePriority>
 8002144:	4602      	mov	r2, r0
 8002146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800214a:	4611      	mov	r1, r2
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff ff5d 	bl	800200c <__NVIC_SetPriority>
}
 8002152:	bf00      	nop
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	4603      	mov	r3, r0
 8002162:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff ff31 	bl	8001fd0 <__NVIC_EnableIRQ>
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ffa2 	bl	80020c8 <SysTick_Config>
 8002184:	4603      	mov	r3, r0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
	...

08002190 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800219c:	f7ff fac4 	bl	8001728 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d101      	bne.n	80021ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e099      	b.n	80022e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2202      	movs	r2, #2
 80021b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f022 0201 	bic.w	r2, r2, #1
 80021ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021cc:	e00f      	b.n	80021ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021ce:	f7ff faab 	bl	8001728 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b05      	cmp	r3, #5
 80021da:	d908      	bls.n	80021ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2220      	movs	r2, #32
 80021e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2203      	movs	r2, #3
 80021e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e078      	b.n	80022e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0301 	and.w	r3, r3, #1
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d1e8      	bne.n	80021ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002204:	697a      	ldr	r2, [r7, #20]
 8002206:	4b38      	ldr	r3, [pc, #224]	; (80022e8 <HAL_DMA_Init+0x158>)
 8002208:	4013      	ands	r3, r2
 800220a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800221a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	691b      	ldr	r3, [r3, #16]
 8002220:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002226:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002232:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	4313      	orrs	r3, r2
 800223e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002244:	2b04      	cmp	r3, #4
 8002246:	d107      	bne.n	8002258 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002250:	4313      	orrs	r3, r2
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	4313      	orrs	r3, r2
 8002256:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	697a      	ldr	r2, [r7, #20]
 800225e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	f023 0307 	bic.w	r3, r3, #7
 800226e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	4313      	orrs	r3, r2
 8002278:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227e:	2b04      	cmp	r3, #4
 8002280:	d117      	bne.n	80022b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	4313      	orrs	r3, r2
 800228a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00e      	beq.n	80022b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 fa91 	bl	80027bc <DMA_CheckFifoParam>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d008      	beq.n	80022b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2240      	movs	r2, #64	; 0x40
 80022a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2201      	movs	r2, #1
 80022aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80022ae:	2301      	movs	r3, #1
 80022b0:	e016      	b.n	80022e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 fa48 	bl	8002750 <DMA_CalcBaseAndBitshift>
 80022c0:	4603      	mov	r3, r0
 80022c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c8:	223f      	movs	r2, #63	; 0x3f
 80022ca:	409a      	lsls	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3718      	adds	r7, #24
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	f010803f 	.word	0xf010803f

080022ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b086      	sub	sp, #24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
 80022f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022fa:	2300      	movs	r3, #0
 80022fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002302:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800230a:	2b01      	cmp	r3, #1
 800230c:	d101      	bne.n	8002312 <HAL_DMA_Start_IT+0x26>
 800230e:	2302      	movs	r3, #2
 8002310:	e040      	b.n	8002394 <HAL_DMA_Start_IT+0xa8>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2201      	movs	r2, #1
 8002316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b01      	cmp	r3, #1
 8002324:	d12f      	bne.n	8002386 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2202      	movs	r2, #2
 800232a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	68b9      	ldr	r1, [r7, #8]
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f9da 	bl	80026f4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002344:	223f      	movs	r2, #63	; 0x3f
 8002346:	409a      	lsls	r2, r3
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0216 	orr.w	r2, r2, #22
 800235a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002360:	2b00      	cmp	r3, #0
 8002362:	d007      	beq.n	8002374 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f042 0208 	orr.w	r2, r2, #8
 8002372:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f042 0201 	orr.w	r2, r2, #1
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	e005      	b.n	8002392 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800238e:	2302      	movs	r3, #2
 8002390:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002392:	7dfb      	ldrb	r3, [r7, #23]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3718      	adds	r7, #24
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d004      	beq.n	80023ba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2280      	movs	r2, #128	; 0x80
 80023b4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e00c      	b.n	80023d4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2205      	movs	r2, #5
 80023be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f022 0201 	bic.w	r2, r2, #1
 80023d0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80023ec:	4b92      	ldr	r3, [pc, #584]	; (8002638 <HAL_DMA_IRQHandler+0x258>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a92      	ldr	r2, [pc, #584]	; (800263c <HAL_DMA_IRQHandler+0x25c>)
 80023f2:	fba2 2303 	umull	r2, r3, r2, r3
 80023f6:	0a9b      	lsrs	r3, r3, #10
 80023f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800240a:	2208      	movs	r2, #8
 800240c:	409a      	lsls	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4013      	ands	r3, r2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d01a      	beq.n	800244c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d013      	beq.n	800244c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 0204 	bic.w	r2, r2, #4
 8002432:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002438:	2208      	movs	r2, #8
 800243a:	409a      	lsls	r2, r3
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002444:	f043 0201 	orr.w	r2, r3, #1
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002450:	2201      	movs	r2, #1
 8002452:	409a      	lsls	r2, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	4013      	ands	r3, r2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d012      	beq.n	8002482 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00b      	beq.n	8002482 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800246e:	2201      	movs	r2, #1
 8002470:	409a      	lsls	r2, r3
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247a:	f043 0202 	orr.w	r2, r3, #2
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002486:	2204      	movs	r2, #4
 8002488:	409a      	lsls	r2, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	4013      	ands	r3, r2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d012      	beq.n	80024b8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00b      	beq.n	80024b8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a4:	2204      	movs	r2, #4
 80024a6:	409a      	lsls	r2, r3
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024b0:	f043 0204 	orr.w	r2, r3, #4
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024bc:	2210      	movs	r2, #16
 80024be:	409a      	lsls	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4013      	ands	r3, r2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d043      	beq.n	8002550 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d03c      	beq.n	8002550 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024da:	2210      	movs	r2, #16
 80024dc:	409a      	lsls	r2, r3
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d018      	beq.n	8002522 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d108      	bne.n	8002510 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	2b00      	cmp	r3, #0
 8002504:	d024      	beq.n	8002550 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	4798      	blx	r3
 800250e:	e01f      	b.n	8002550 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002514:	2b00      	cmp	r3, #0
 8002516:	d01b      	beq.n	8002550 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	4798      	blx	r3
 8002520:	e016      	b.n	8002550 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800252c:	2b00      	cmp	r3, #0
 800252e:	d107      	bne.n	8002540 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f022 0208 	bic.w	r2, r2, #8
 800253e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002544:	2b00      	cmp	r3, #0
 8002546:	d003      	beq.n	8002550 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	6878      	ldr	r0, [r7, #4]
 800254e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002554:	2220      	movs	r2, #32
 8002556:	409a      	lsls	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	4013      	ands	r3, r2
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 808e 	beq.w	800267e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0310 	and.w	r3, r3, #16
 800256c:	2b00      	cmp	r3, #0
 800256e:	f000 8086 	beq.w	800267e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002576:	2220      	movs	r2, #32
 8002578:	409a      	lsls	r2, r3
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b05      	cmp	r3, #5
 8002588:	d136      	bne.n	80025f8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0216 	bic.w	r2, r2, #22
 8002598:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	695a      	ldr	r2, [r3, #20]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025a8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d103      	bne.n	80025ba <HAL_DMA_IRQHandler+0x1da>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d007      	beq.n	80025ca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 0208 	bic.w	r2, r2, #8
 80025c8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ce:	223f      	movs	r2, #63	; 0x3f
 80025d0:	409a      	lsls	r2, r3
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d07d      	beq.n	80026ea <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	4798      	blx	r3
        }
        return;
 80025f6:	e078      	b.n	80026ea <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d01c      	beq.n	8002640 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d108      	bne.n	8002626 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002618:	2b00      	cmp	r3, #0
 800261a:	d030      	beq.n	800267e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	4798      	blx	r3
 8002624:	e02b      	b.n	800267e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800262a:	2b00      	cmp	r3, #0
 800262c:	d027      	beq.n	800267e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	4798      	blx	r3
 8002636:	e022      	b.n	800267e <HAL_DMA_IRQHandler+0x29e>
 8002638:	20000000 	.word	0x20000000
 800263c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800264a:	2b00      	cmp	r3, #0
 800264c:	d10f      	bne.n	800266e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0210 	bic.w	r2, r2, #16
 800265c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002672:	2b00      	cmp	r3, #0
 8002674:	d003      	beq.n	800267e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002682:	2b00      	cmp	r3, #0
 8002684:	d032      	beq.n	80026ec <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d022      	beq.n	80026d8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2205      	movs	r2, #5
 8002696:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0201 	bic.w	r2, r2, #1
 80026a8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	3301      	adds	r3, #1
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d307      	bcc.n	80026c6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0301 	and.w	r3, r3, #1
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d1f2      	bne.n	80026aa <HAL_DMA_IRQHandler+0x2ca>
 80026c4:	e000      	b.n	80026c8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80026c6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	4798      	blx	r3
 80026e8:	e000      	b.n	80026ec <HAL_DMA_IRQHandler+0x30c>
        return;
 80026ea:	bf00      	nop
    }
  }
}
 80026ec:	3718      	adds	r7, #24
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop

080026f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
 8002700:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002710:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	2b40      	cmp	r3, #64	; 0x40
 8002720:	d108      	bne.n	8002734 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002732:	e007      	b.n	8002744 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	60da      	str	r2, [r3, #12]
}
 8002744:	bf00      	nop
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	b2db      	uxtb	r3, r3
 800275e:	3b10      	subs	r3, #16
 8002760:	4a14      	ldr	r2, [pc, #80]	; (80027b4 <DMA_CalcBaseAndBitshift+0x64>)
 8002762:	fba2 2303 	umull	r2, r3, r2, r3
 8002766:	091b      	lsrs	r3, r3, #4
 8002768:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800276a:	4a13      	ldr	r2, [pc, #76]	; (80027b8 <DMA_CalcBaseAndBitshift+0x68>)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4413      	add	r3, r2
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	461a      	mov	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2b03      	cmp	r3, #3
 800277c:	d909      	bls.n	8002792 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002786:	f023 0303 	bic.w	r3, r3, #3
 800278a:	1d1a      	adds	r2, r3, #4
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	659a      	str	r2, [r3, #88]	; 0x58
 8002790:	e007      	b.n	80027a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800279a:	f023 0303 	bic.w	r3, r3, #3
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	aaaaaaab 	.word	0xaaaaaaab
 80027b8:	0800b8f4 	.word	0x0800b8f4

080027bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d11f      	bne.n	8002816 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d855      	bhi.n	8002888 <DMA_CheckFifoParam+0xcc>
 80027dc:	a201      	add	r2, pc, #4	; (adr r2, 80027e4 <DMA_CheckFifoParam+0x28>)
 80027de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e2:	bf00      	nop
 80027e4:	080027f5 	.word	0x080027f5
 80027e8:	08002807 	.word	0x08002807
 80027ec:	080027f5 	.word	0x080027f5
 80027f0:	08002889 	.word	0x08002889
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d045      	beq.n	800288c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002804:	e042      	b.n	800288c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800280e:	d13f      	bne.n	8002890 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002814:	e03c      	b.n	8002890 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800281e:	d121      	bne.n	8002864 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	2b03      	cmp	r3, #3
 8002824:	d836      	bhi.n	8002894 <DMA_CheckFifoParam+0xd8>
 8002826:	a201      	add	r2, pc, #4	; (adr r2, 800282c <DMA_CheckFifoParam+0x70>)
 8002828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282c:	0800283d 	.word	0x0800283d
 8002830:	08002843 	.word	0x08002843
 8002834:	0800283d 	.word	0x0800283d
 8002838:	08002855 	.word	0x08002855
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	73fb      	strb	r3, [r7, #15]
      break;
 8002840:	e02f      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002846:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d024      	beq.n	8002898 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002852:	e021      	b.n	8002898 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002858:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800285c:	d11e      	bne.n	800289c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002862:	e01b      	b.n	800289c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	2b02      	cmp	r3, #2
 8002868:	d902      	bls.n	8002870 <DMA_CheckFifoParam+0xb4>
 800286a:	2b03      	cmp	r3, #3
 800286c:	d003      	beq.n	8002876 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800286e:	e018      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	73fb      	strb	r3, [r7, #15]
      break;
 8002874:	e015      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800287a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00e      	beq.n	80028a0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	73fb      	strb	r3, [r7, #15]
      break;
 8002886:	e00b      	b.n	80028a0 <DMA_CheckFifoParam+0xe4>
      break;
 8002888:	bf00      	nop
 800288a:	e00a      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
      break;
 800288c:	bf00      	nop
 800288e:	e008      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
      break;
 8002890:	bf00      	nop
 8002892:	e006      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
      break;
 8002894:	bf00      	nop
 8002896:	e004      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
      break;
 8002898:	bf00      	nop
 800289a:	e002      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
      break;   
 800289c:	bf00      	nop
 800289e:	e000      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
      break;
 80028a0:	bf00      	nop
    }
  } 
  
  return status; 
 80028a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b089      	sub	sp, #36	; 0x24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028be:	2300      	movs	r3, #0
 80028c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028c6:	2300      	movs	r3, #0
 80028c8:	61fb      	str	r3, [r7, #28]
 80028ca:	e16b      	b.n	8002ba4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028cc:	2201      	movs	r2, #1
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	4013      	ands	r3, r2
 80028de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	f040 815a 	bne.w	8002b9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d00b      	beq.n	800290a <HAL_GPIO_Init+0x5a>
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d007      	beq.n	800290a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028fe:	2b11      	cmp	r3, #17
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b12      	cmp	r3, #18
 8002908:	d130      	bne.n	800296c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	2203      	movs	r2, #3
 8002916:	fa02 f303 	lsl.w	r3, r2, r3
 800291a:	43db      	mvns	r3, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4013      	ands	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	68da      	ldr	r2, [r3, #12]
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002940:	2201      	movs	r2, #1
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	43db      	mvns	r3, r3
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	4013      	ands	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	091b      	lsrs	r3, r3, #4
 8002956:	f003 0201 	and.w	r2, r3, #1
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	2203      	movs	r2, #3
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d003      	beq.n	80029ac <HAL_GPIO_Init+0xfc>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	2b12      	cmp	r3, #18
 80029aa:	d123      	bne.n	80029f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	08da      	lsrs	r2, r3, #3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	3208      	adds	r2, #8
 80029b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	f003 0307 	and.w	r3, r3, #7
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	220f      	movs	r2, #15
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43db      	mvns	r3, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4013      	ands	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	691a      	ldr	r2, [r3, #16]
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	08da      	lsrs	r2, r3, #3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	3208      	adds	r2, #8
 80029ee:	69b9      	ldr	r1, [r7, #24]
 80029f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	2203      	movs	r2, #3
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	43db      	mvns	r3, r3
 8002a06:	69ba      	ldr	r2, [r7, #24]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f003 0203 	and.w	r2, r3, #3
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	69ba      	ldr	r2, [r7, #24]
 8002a26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f000 80b4 	beq.w	8002b9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	4b5f      	ldr	r3, [pc, #380]	; (8002bb8 <HAL_GPIO_Init+0x308>)
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a3e:	4a5e      	ldr	r2, [pc, #376]	; (8002bb8 <HAL_GPIO_Init+0x308>)
 8002a40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a44:	6453      	str	r3, [r2, #68]	; 0x44
 8002a46:	4b5c      	ldr	r3, [pc, #368]	; (8002bb8 <HAL_GPIO_Init+0x308>)
 8002a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a52:	4a5a      	ldr	r2, [pc, #360]	; (8002bbc <HAL_GPIO_Init+0x30c>)
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	089b      	lsrs	r3, r3, #2
 8002a58:	3302      	adds	r3, #2
 8002a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	220f      	movs	r2, #15
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43db      	mvns	r3, r3
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	4013      	ands	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a51      	ldr	r2, [pc, #324]	; (8002bc0 <HAL_GPIO_Init+0x310>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d02b      	beq.n	8002ad6 <HAL_GPIO_Init+0x226>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a50      	ldr	r2, [pc, #320]	; (8002bc4 <HAL_GPIO_Init+0x314>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d025      	beq.n	8002ad2 <HAL_GPIO_Init+0x222>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a4f      	ldr	r2, [pc, #316]	; (8002bc8 <HAL_GPIO_Init+0x318>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d01f      	beq.n	8002ace <HAL_GPIO_Init+0x21e>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a4e      	ldr	r2, [pc, #312]	; (8002bcc <HAL_GPIO_Init+0x31c>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d019      	beq.n	8002aca <HAL_GPIO_Init+0x21a>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a4d      	ldr	r2, [pc, #308]	; (8002bd0 <HAL_GPIO_Init+0x320>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d013      	beq.n	8002ac6 <HAL_GPIO_Init+0x216>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a4c      	ldr	r2, [pc, #304]	; (8002bd4 <HAL_GPIO_Init+0x324>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d00d      	beq.n	8002ac2 <HAL_GPIO_Init+0x212>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a4b      	ldr	r2, [pc, #300]	; (8002bd8 <HAL_GPIO_Init+0x328>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d007      	beq.n	8002abe <HAL_GPIO_Init+0x20e>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a4a      	ldr	r2, [pc, #296]	; (8002bdc <HAL_GPIO_Init+0x32c>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d101      	bne.n	8002aba <HAL_GPIO_Init+0x20a>
 8002ab6:	2307      	movs	r3, #7
 8002ab8:	e00e      	b.n	8002ad8 <HAL_GPIO_Init+0x228>
 8002aba:	2308      	movs	r3, #8
 8002abc:	e00c      	b.n	8002ad8 <HAL_GPIO_Init+0x228>
 8002abe:	2306      	movs	r3, #6
 8002ac0:	e00a      	b.n	8002ad8 <HAL_GPIO_Init+0x228>
 8002ac2:	2305      	movs	r3, #5
 8002ac4:	e008      	b.n	8002ad8 <HAL_GPIO_Init+0x228>
 8002ac6:	2304      	movs	r3, #4
 8002ac8:	e006      	b.n	8002ad8 <HAL_GPIO_Init+0x228>
 8002aca:	2303      	movs	r3, #3
 8002acc:	e004      	b.n	8002ad8 <HAL_GPIO_Init+0x228>
 8002ace:	2302      	movs	r3, #2
 8002ad0:	e002      	b.n	8002ad8 <HAL_GPIO_Init+0x228>
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e000      	b.n	8002ad8 <HAL_GPIO_Init+0x228>
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	69fa      	ldr	r2, [r7, #28]
 8002ada:	f002 0203 	and.w	r2, r2, #3
 8002ade:	0092      	lsls	r2, r2, #2
 8002ae0:	4093      	lsls	r3, r2
 8002ae2:	69ba      	ldr	r2, [r7, #24]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ae8:	4934      	ldr	r1, [pc, #208]	; (8002bbc <HAL_GPIO_Init+0x30c>)
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	089b      	lsrs	r3, r3, #2
 8002aee:	3302      	adds	r3, #2
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002af6:	4b3a      	ldr	r3, [pc, #232]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	43db      	mvns	r3, r3
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	4013      	ands	r3, r2
 8002b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d003      	beq.n	8002b1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b1a:	4a31      	ldr	r2, [pc, #196]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b20:	4b2f      	ldr	r3, [pc, #188]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d003      	beq.n	8002b44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b44:	4a26      	ldr	r2, [pc, #152]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b4a:	4b25      	ldr	r3, [pc, #148]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	43db      	mvns	r3, r3
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	4013      	ands	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b6e:	4a1c      	ldr	r2, [pc, #112]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b74:	4b1a      	ldr	r3, [pc, #104]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	43db      	mvns	r3, r3
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4013      	ands	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d003      	beq.n	8002b98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b98:	4a11      	ldr	r2, [pc, #68]	; (8002be0 <HAL_GPIO_Init+0x330>)
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	61fb      	str	r3, [r7, #28]
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	2b0f      	cmp	r3, #15
 8002ba8:	f67f ae90 	bls.w	80028cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bac:	bf00      	nop
 8002bae:	3724      	adds	r7, #36	; 0x24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr
 8002bb8:	40023800 	.word	0x40023800
 8002bbc:	40013800 	.word	0x40013800
 8002bc0:	40020000 	.word	0x40020000
 8002bc4:	40020400 	.word	0x40020400
 8002bc8:	40020800 	.word	0x40020800
 8002bcc:	40020c00 	.word	0x40020c00
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	40021400 	.word	0x40021400
 8002bd8:	40021800 	.word	0x40021800
 8002bdc:	40021c00 	.word	0x40021c00
 8002be0:	40013c00 	.word	0x40013c00

08002be4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	807b      	strh	r3, [r7, #2]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bf4:	787b      	ldrb	r3, [r7, #1]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bfa:	887a      	ldrh	r2, [r7, #2]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c00:	e003      	b.n	8002c0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c02:	887b      	ldrh	r3, [r7, #2]
 8002c04:	041a      	lsls	r2, r3, #16
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	619a      	str	r2, [r3, #24]
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	460b      	mov	r3, r1
 8002c20:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	695a      	ldr	r2, [r3, #20]
 8002c26:	887b      	ldrh	r3, [r7, #2]
 8002c28:	401a      	ands	r2, r3
 8002c2a:	887b      	ldrh	r3, [r7, #2]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d104      	bne.n	8002c3a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002c30:	887b      	ldrh	r3, [r7, #2]
 8002c32:	041a      	lsls	r2, r3, #16
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002c38:	e002      	b.n	8002c40 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002c3a:	887a      	ldrh	r2, [r7, #2]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	619a      	str	r2, [r3, #24]
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c4e:	b08f      	sub	sp, #60	; 0x3c
 8002c50:	af0a      	add	r7, sp, #40	; 0x28
 8002c52:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e054      	b.n	8002d08 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d106      	bne.n	8002c7e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f007 fe6d 	bl	800a958 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2203      	movs	r2, #3
 8002c82:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d102      	bne.n	8002c98 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f005 f829 	bl	8007cf4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	603b      	str	r3, [r7, #0]
 8002ca8:	687e      	ldr	r6, [r7, #4]
 8002caa:	466d      	mov	r5, sp
 8002cac:	f106 0410 	add.w	r4, r6, #16
 8002cb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cb8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002cbc:	e885 0003 	stmia.w	r5, {r0, r1}
 8002cc0:	1d33      	adds	r3, r6, #4
 8002cc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cc4:	6838      	ldr	r0, [r7, #0]
 8002cc6:	f004 ffa3 	bl	8007c10 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2101      	movs	r1, #1
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f005 f820 	bl	8007d16 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	603b      	str	r3, [r7, #0]
 8002cdc:	687e      	ldr	r6, [r7, #4]
 8002cde:	466d      	mov	r5, sp
 8002ce0:	f106 0410 	add.w	r4, r6, #16
 8002ce4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ce6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ce8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002cec:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002cf0:	e885 0003 	stmia.w	r5, {r0, r1}
 8002cf4:	1d33      	adds	r3, r6, #4
 8002cf6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cf8:	6838      	ldr	r0, [r7, #0]
 8002cfa:	f005 f933 	bl	8007f64 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2201      	movs	r2, #1
 8002d02:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002d10 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002d10:	b590      	push	{r4, r7, lr}
 8002d12:	b089      	sub	sp, #36	; 0x24
 8002d14:	af04      	add	r7, sp, #16
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	4608      	mov	r0, r1
 8002d1a:	4611      	mov	r1, r2
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4603      	mov	r3, r0
 8002d20:	70fb      	strb	r3, [r7, #3]
 8002d22:	460b      	mov	r3, r1
 8002d24:	70bb      	strb	r3, [r7, #2]
 8002d26:	4613      	mov	r3, r2
 8002d28:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d101      	bne.n	8002d38 <HAL_HCD_HC_Init+0x28>
 8002d34:	2302      	movs	r3, #2
 8002d36:	e07f      	b.n	8002e38 <HAL_HCD_HC_Init+0x128>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	00db      	lsls	r3, r3, #3
 8002d4c:	440b      	add	r3, r1
 8002d4e:	333d      	adds	r3, #61	; 0x3d
 8002d50:	2200      	movs	r2, #0
 8002d52:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002d54:	78fa      	ldrb	r2, [r7, #3]
 8002d56:	6879      	ldr	r1, [r7, #4]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	4413      	add	r3, r2
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	440b      	add	r3, r1
 8002d62:	3338      	adds	r3, #56	; 0x38
 8002d64:	787a      	ldrb	r2, [r7, #1]
 8002d66:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002d68:	78fa      	ldrb	r2, [r7, #3]
 8002d6a:	6879      	ldr	r1, [r7, #4]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	4413      	add	r3, r2
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	440b      	add	r3, r1
 8002d76:	3340      	adds	r3, #64	; 0x40
 8002d78:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002d7a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002d7c:	78fa      	ldrb	r2, [r7, #3]
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	4613      	mov	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	4413      	add	r3, r2
 8002d86:	00db      	lsls	r3, r3, #3
 8002d88:	440b      	add	r3, r1
 8002d8a:	3339      	adds	r3, #57	; 0x39
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002d90:	78fa      	ldrb	r2, [r7, #3]
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	00db      	lsls	r3, r3, #3
 8002d9c:	440b      	add	r3, r1
 8002d9e:	333f      	adds	r3, #63	; 0x3f
 8002da0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002da4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002da6:	78fa      	ldrb	r2, [r7, #3]
 8002da8:	78bb      	ldrb	r3, [r7, #2]
 8002daa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dae:	b2d8      	uxtb	r0, r3
 8002db0:	6879      	ldr	r1, [r7, #4]
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	00db      	lsls	r3, r3, #3
 8002dba:	440b      	add	r3, r1
 8002dbc:	333a      	adds	r3, #58	; 0x3a
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002dc2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	da0a      	bge.n	8002de0 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002dca:	78fa      	ldrb	r2, [r7, #3]
 8002dcc:	6879      	ldr	r1, [r7, #4]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4413      	add	r3, r2
 8002dd4:	00db      	lsls	r3, r3, #3
 8002dd6:	440b      	add	r3, r1
 8002dd8:	333b      	adds	r3, #59	; 0x3b
 8002dda:	2201      	movs	r2, #1
 8002ddc:	701a      	strb	r2, [r3, #0]
 8002dde:	e009      	b.n	8002df4 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4413      	add	r3, r2
 8002dea:	00db      	lsls	r3, r3, #3
 8002dec:	440b      	add	r3, r1
 8002dee:	333b      	adds	r3, #59	; 0x3b
 8002df0:	2200      	movs	r2, #0
 8002df2:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002df4:	78fa      	ldrb	r2, [r7, #3]
 8002df6:	6879      	ldr	r1, [r7, #4]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4413      	add	r3, r2
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	440b      	add	r3, r1
 8002e02:	333c      	adds	r3, #60	; 0x3c
 8002e04:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e08:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6818      	ldr	r0, [r3, #0]
 8002e0e:	787c      	ldrb	r4, [r7, #1]
 8002e10:	78ba      	ldrb	r2, [r7, #2]
 8002e12:	78f9      	ldrb	r1, [r7, #3]
 8002e14:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002e16:	9302      	str	r3, [sp, #8]
 8002e18:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002e1c:	9301      	str	r3, [sp, #4]
 8002e1e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	4623      	mov	r3, r4
 8002e26:	f005 fa1f 	bl	8008268 <USB_HC_Init>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd90      	pop	{r4, r7, pc}

08002e40 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	460b      	mov	r3, r1
 8002e4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d101      	bne.n	8002e5e <HAL_HCD_HC_Halt+0x1e>
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	e00f      	b.n	8002e7e <HAL_HCD_HC_Halt+0x3e>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2201      	movs	r2, #1
 8002e62:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	78fa      	ldrb	r2, [r7, #3]
 8002e6c:	4611      	mov	r1, r2
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f005 fc5b 	bl	800872a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8002e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
	...

08002e88 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	4608      	mov	r0, r1
 8002e92:	4611      	mov	r1, r2
 8002e94:	461a      	mov	r2, r3
 8002e96:	4603      	mov	r3, r0
 8002e98:	70fb      	strb	r3, [r7, #3]
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	70bb      	strb	r3, [r7, #2]
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	440b      	add	r3, r1
 8002eb0:	333b      	adds	r3, #59	; 0x3b
 8002eb2:	78ba      	ldrb	r2, [r7, #2]
 8002eb4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002eb6:	78fa      	ldrb	r2, [r7, #3]
 8002eb8:	6879      	ldr	r1, [r7, #4]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	00db      	lsls	r3, r3, #3
 8002ec2:	440b      	add	r3, r1
 8002ec4:	333f      	adds	r3, #63	; 0x3f
 8002ec6:	787a      	ldrb	r2, [r7, #1]
 8002ec8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002eca:	7c3b      	ldrb	r3, [r7, #16]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d114      	bne.n	8002efa <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002ed0:	78fa      	ldrb	r2, [r7, #3]
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	4413      	add	r3, r2
 8002eda:	00db      	lsls	r3, r3, #3
 8002edc:	440b      	add	r3, r1
 8002ede:	3342      	adds	r3, #66	; 0x42
 8002ee0:	2203      	movs	r2, #3
 8002ee2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002ee4:	78fa      	ldrb	r2, [r7, #3]
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	00db      	lsls	r3, r3, #3
 8002ef0:	440b      	add	r3, r1
 8002ef2:	333d      	adds	r3, #61	; 0x3d
 8002ef4:	7f3a      	ldrb	r2, [r7, #28]
 8002ef6:	701a      	strb	r2, [r3, #0]
 8002ef8:	e009      	b.n	8002f0e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002efa:	78fa      	ldrb	r2, [r7, #3]
 8002efc:	6879      	ldr	r1, [r7, #4]
 8002efe:	4613      	mov	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	00db      	lsls	r3, r3, #3
 8002f06:	440b      	add	r3, r1
 8002f08:	3342      	adds	r3, #66	; 0x42
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002f0e:	787b      	ldrb	r3, [r7, #1]
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	f200 80d6 	bhi.w	80030c2 <HAL_HCD_HC_SubmitRequest+0x23a>
 8002f16:	a201      	add	r2, pc, #4	; (adr r2, 8002f1c <HAL_HCD_HC_SubmitRequest+0x94>)
 8002f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f1c:	08002f2d 	.word	0x08002f2d
 8002f20:	080030ad 	.word	0x080030ad
 8002f24:	08002f99 	.word	0x08002f99
 8002f28:	08003023 	.word	0x08003023
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002f2c:	7c3b      	ldrb	r3, [r7, #16]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	f040 80c9 	bne.w	80030c6 <HAL_HCD_HC_SubmitRequest+0x23e>
 8002f34:	78bb      	ldrb	r3, [r7, #2]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f040 80c5 	bne.w	80030c6 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8002f3c:	8b3b      	ldrh	r3, [r7, #24]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d109      	bne.n	8002f56 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002f42:	78fa      	ldrb	r2, [r7, #3]
 8002f44:	6879      	ldr	r1, [r7, #4]
 8002f46:	4613      	mov	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4413      	add	r3, r2
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	440b      	add	r3, r1
 8002f50:	3351      	adds	r3, #81	; 0x51
 8002f52:	2201      	movs	r2, #1
 8002f54:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f56:	78fa      	ldrb	r2, [r7, #3]
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	00db      	lsls	r3, r3, #3
 8002f62:	440b      	add	r3, r1
 8002f64:	3351      	adds	r3, #81	; 0x51
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d10a      	bne.n	8002f82 <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f6c:	78fa      	ldrb	r2, [r7, #3]
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	440b      	add	r3, r1
 8002f7a:	3342      	adds	r3, #66	; 0x42
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002f80:	e0a1      	b.n	80030c6 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f82:	78fa      	ldrb	r2, [r7, #3]
 8002f84:	6879      	ldr	r1, [r7, #4]
 8002f86:	4613      	mov	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	440b      	add	r3, r1
 8002f90:	3342      	adds	r3, #66	; 0x42
 8002f92:	2202      	movs	r2, #2
 8002f94:	701a      	strb	r2, [r3, #0]
      break;
 8002f96:	e096      	b.n	80030c6 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002f98:	78bb      	ldrb	r3, [r7, #2]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d120      	bne.n	8002fe0 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4413      	add	r3, r2
 8002fa8:	00db      	lsls	r3, r3, #3
 8002faa:	440b      	add	r3, r1
 8002fac:	3351      	adds	r3, #81	; 0x51
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10a      	bne.n	8002fca <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4413      	add	r3, r2
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	440b      	add	r3, r1
 8002fc2:	3342      	adds	r3, #66	; 0x42
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002fc8:	e07e      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fca:	78fa      	ldrb	r2, [r7, #3]
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	009b      	lsls	r3, r3, #2
 8002fd2:	4413      	add	r3, r2
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	440b      	add	r3, r1
 8002fd8:	3342      	adds	r3, #66	; 0x42
 8002fda:	2202      	movs	r2, #2
 8002fdc:	701a      	strb	r2, [r3, #0]
      break;
 8002fde:	e073      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	440b      	add	r3, r1
 8002fee:	3350      	adds	r3, #80	; 0x50
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10a      	bne.n	800300c <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	00db      	lsls	r3, r3, #3
 8003002:	440b      	add	r3, r1
 8003004:	3342      	adds	r3, #66	; 0x42
 8003006:	2200      	movs	r2, #0
 8003008:	701a      	strb	r2, [r3, #0]
      break;
 800300a:	e05d      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800300c:	78fa      	ldrb	r2, [r7, #3]
 800300e:	6879      	ldr	r1, [r7, #4]
 8003010:	4613      	mov	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	440b      	add	r3, r1
 800301a:	3342      	adds	r3, #66	; 0x42
 800301c:	2202      	movs	r2, #2
 800301e:	701a      	strb	r2, [r3, #0]
      break;
 8003020:	e052      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003022:	78bb      	ldrb	r3, [r7, #2]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d120      	bne.n	800306a <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	00db      	lsls	r3, r3, #3
 8003034:	440b      	add	r3, r1
 8003036:	3351      	adds	r3, #81	; 0x51
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10a      	bne.n	8003054 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800303e:	78fa      	ldrb	r2, [r7, #3]
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	440b      	add	r3, r1
 800304c:	3342      	adds	r3, #66	; 0x42
 800304e:	2200      	movs	r2, #0
 8003050:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003052:	e039      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003054:	78fa      	ldrb	r2, [r7, #3]
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	4413      	add	r3, r2
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	440b      	add	r3, r1
 8003062:	3342      	adds	r3, #66	; 0x42
 8003064:	2202      	movs	r2, #2
 8003066:	701a      	strb	r2, [r3, #0]
      break;
 8003068:	e02e      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800306a:	78fa      	ldrb	r2, [r7, #3]
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	4613      	mov	r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	440b      	add	r3, r1
 8003078:	3350      	adds	r3, #80	; 0x50
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10a      	bne.n	8003096 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003080:	78fa      	ldrb	r2, [r7, #3]
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	4413      	add	r3, r2
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	440b      	add	r3, r1
 800308e:	3342      	adds	r3, #66	; 0x42
 8003090:	2200      	movs	r2, #0
 8003092:	701a      	strb	r2, [r3, #0]
      break;
 8003094:	e018      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003096:	78fa      	ldrb	r2, [r7, #3]
 8003098:	6879      	ldr	r1, [r7, #4]
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	00db      	lsls	r3, r3, #3
 80030a2:	440b      	add	r3, r1
 80030a4:	3342      	adds	r3, #66	; 0x42
 80030a6:	2202      	movs	r2, #2
 80030a8:	701a      	strb	r2, [r3, #0]
      break;
 80030aa:	e00d      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030ac:	78fa      	ldrb	r2, [r7, #3]
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	4613      	mov	r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	4413      	add	r3, r2
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	440b      	add	r3, r1
 80030ba:	3342      	adds	r3, #66	; 0x42
 80030bc:	2200      	movs	r2, #0
 80030be:	701a      	strb	r2, [r3, #0]
      break;
 80030c0:	e002      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 80030c2:	bf00      	nop
 80030c4:	e000      	b.n	80030c8 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 80030c6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80030c8:	78fa      	ldrb	r2, [r7, #3]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	440b      	add	r3, r1
 80030d6:	3344      	adds	r3, #68	; 0x44
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80030dc:	78fa      	ldrb	r2, [r7, #3]
 80030de:	8b39      	ldrh	r1, [r7, #24]
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	4413      	add	r3, r2
 80030e8:	00db      	lsls	r3, r3, #3
 80030ea:	4403      	add	r3, r0
 80030ec:	3348      	adds	r3, #72	; 0x48
 80030ee:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80030f0:	78fa      	ldrb	r2, [r7, #3]
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4413      	add	r3, r2
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	440b      	add	r3, r1
 80030fe:	335c      	adds	r3, #92	; 0x5c
 8003100:	2200      	movs	r2, #0
 8003102:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003104:	78fa      	ldrb	r2, [r7, #3]
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	440b      	add	r3, r1
 8003112:	334c      	adds	r3, #76	; 0x4c
 8003114:	2200      	movs	r2, #0
 8003116:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003118:	78fa      	ldrb	r2, [r7, #3]
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	4613      	mov	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4413      	add	r3, r2
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	440b      	add	r3, r1
 8003126:	3339      	adds	r3, #57	; 0x39
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800312c:	78fa      	ldrb	r2, [r7, #3]
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	4613      	mov	r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	440b      	add	r3, r1
 800313a:	335d      	adds	r3, #93	; 0x5d
 800313c:	2200      	movs	r2, #0
 800313e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6818      	ldr	r0, [r3, #0]
 8003144:	78fa      	ldrb	r2, [r7, #3]
 8003146:	4613      	mov	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4413      	add	r3, r2
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	3338      	adds	r3, #56	; 0x38
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	18d1      	adds	r1, r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	691b      	ldr	r3, [r3, #16]
 8003158:	b2db      	uxtb	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	f005 f98e 	bl	800847c <USB_HC_StartXfer>
 8003160:	4603      	mov	r3, r0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop

0800316c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4618      	mov	r0, r3
 8003184:	f004 feab 	bl	8007ede <USB_GetMode>
 8003188:	4603      	mov	r3, r0
 800318a:	2b01      	cmp	r3, #1
 800318c:	f040 80ef 	bne.w	800336e <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4618      	mov	r0, r3
 8003196:	f004 fe8f 	bl	8007eb8 <USB_ReadInterrupts>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	f000 80e5 	beq.w	800336c <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f004 fe86 	bl	8007eb8 <USB_ReadInterrupts>
 80031ac:	4603      	mov	r3, r0
 80031ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031b6:	d104      	bne.n	80031c2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80031c0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f004 fe76 	bl	8007eb8 <USB_ReadInterrupts>
 80031cc:	4603      	mov	r3, r0
 80031ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031d6:	d104      	bne.n	80031e2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80031e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f004 fe66 	bl	8007eb8 <USB_ReadInterrupts>
 80031ec:	4603      	mov	r3, r0
 80031ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031f6:	d104      	bne.n	8003202 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003200:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f004 fe56 	bl	8007eb8 <USB_ReadInterrupts>
 800320c:	4603      	mov	r3, r0
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b02      	cmp	r3, #2
 8003214:	d103      	bne.n	800321e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2202      	movs	r2, #2
 800321c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4618      	mov	r0, r3
 8003224:	f004 fe48 	bl	8007eb8 <USB_ReadInterrupts>
 8003228:	4603      	mov	r3, r0
 800322a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800322e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003232:	d115      	bne.n	8003260 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800323c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	d108      	bne.n	8003260 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f007 fc00 	bl	800aa54 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2101      	movs	r1, #1
 800325a:	4618      	mov	r0, r3
 800325c:	f004 ff3e 	bl	80080dc <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f004 fe27 	bl	8007eb8 <USB_ReadInterrupts>
 800326a:	4603      	mov	r3, r0
 800326c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003270:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003274:	d102      	bne.n	800327c <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f001 f966 	bl	8004548 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f004 fe19 	bl	8007eb8 <USB_ReadInterrupts>
 8003286:	4603      	mov	r3, r0
 8003288:	f003 0308 	and.w	r3, r3, #8
 800328c:	2b08      	cmp	r3, #8
 800328e:	d106      	bne.n	800329e <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f007 fbc3 	bl	800aa1c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2208      	movs	r2, #8
 800329c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f004 fe08 	bl	8007eb8 <USB_ReadInterrupts>
 80032a8:	4603      	mov	r3, r0
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032b2:	d138      	bne.n	8003326 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f005 fa25 	bl	8008708 <USB_HC_ReadInterrupt>
 80032be:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80032c0:	2300      	movs	r3, #0
 80032c2:	617b      	str	r3, [r7, #20]
 80032c4:	e025      	b.n	8003312 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	f003 030f 	and.w	r3, r3, #15
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	fa22 f303 	lsr.w	r3, r2, r3
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d018      	beq.n	800330c <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	015a      	lsls	r2, r3, #5
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	4413      	add	r3, r2
 80032e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032f0:	d106      	bne.n	8003300 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	4619      	mov	r1, r3
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 f8cf 	bl	800349c <HCD_HC_IN_IRQHandler>
 80032fe:	e005      	b.n	800330c <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	b2db      	uxtb	r3, r3
 8003304:	4619      	mov	r1, r3
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 fcfd 	bl	8003d06 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	3301      	adds	r3, #1
 8003310:	617b      	str	r3, [r7, #20]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	429a      	cmp	r2, r3
 800331a:	d3d4      	bcc.n	80032c6 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003324:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4618      	mov	r0, r3
 800332c:	f004 fdc4 	bl	8007eb8 <USB_ReadInterrupts>
 8003330:	4603      	mov	r3, r0
 8003332:	f003 0310 	and.w	r3, r3, #16
 8003336:	2b10      	cmp	r3, #16
 8003338:	d101      	bne.n	800333e <HAL_HCD_IRQHandler+0x1d2>
 800333a:	2301      	movs	r3, #1
 800333c:	e000      	b.n	8003340 <HAL_HCD_IRQHandler+0x1d4>
 800333e:	2300      	movs	r3, #0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d014      	beq.n	800336e <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	699a      	ldr	r2, [r3, #24]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f022 0210 	bic.w	r2, r2, #16
 8003352:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f001 f84b 	bl	80043f0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	699a      	ldr	r2, [r3, #24]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f042 0210 	orr.w	r2, r2, #16
 8003368:	619a      	str	r2, [r3, #24]
 800336a:	e000      	b.n	800336e <HAL_HCD_IRQHandler+0x202>
      return;
 800336c:	bf00      	nop
    }
  }
}
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003382:	2b01      	cmp	r3, #1
 8003384:	d101      	bne.n	800338a <HAL_HCD_Start+0x16>
 8003386:	2302      	movs	r3, #2
 8003388:	e013      	b.n	80033b2 <HAL_HCD_Start+0x3e>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f004 fc9b 	bl	8007cd2 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2101      	movs	r1, #1
 80033a2:	4618      	mov	r0, r3
 80033a4:	f004 fefe 	bl	80081a4 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 80033b0:	2300      	movs	r3, #0
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b082      	sub	sp, #8
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d101      	bne.n	80033d0 <HAL_HCD_Stop+0x16>
 80033cc:	2302      	movs	r3, #2
 80033ce:	e00d      	b.n	80033ec <HAL_HCD_Stop+0x32>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4618      	mov	r0, r3
 80033de:	f005 fadf 	bl	80089a0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3708      	adds	r7, #8
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4618      	mov	r0, r3
 8003402:	f004 fea5 	bl	8008150 <USB_ResetPort>
 8003406:	4603      	mov	r3, r0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3708      	adds	r7, #8
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	460b      	mov	r3, r1
 800341a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800341c:	78fa      	ldrb	r2, [r7, #3]
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	4613      	mov	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	4413      	add	r3, r2
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	440b      	add	r3, r1
 800342a:	335c      	adds	r3, #92	; 0x5c
 800342c:	781b      	ldrb	r3, [r3, #0]
}
 800342e:	4618      	mov	r0, r3
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
 8003442:	460b      	mov	r3, r1
 8003444:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003446:	78fa      	ldrb	r2, [r7, #3]
 8003448:	6879      	ldr	r1, [r7, #4]
 800344a:	4613      	mov	r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	4413      	add	r3, r2
 8003450:	00db      	lsls	r3, r3, #3
 8003452:	440b      	add	r3, r1
 8003454:	334c      	adds	r3, #76	; 0x4c
 8003456:	681b      	ldr	r3, [r3, #0]
}
 8003458:	4618      	mov	r0, r3
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4618      	mov	r0, r3
 8003472:	f004 fee7 	bl	8008244 <USB_GetCurrentFrame>
 8003476:	4603      	mov	r3, r0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3708      	adds	r7, #8
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4618      	mov	r0, r3
 800348e:	f004 fec2 	bl	8008216 <USB_GetHostSpeed>
 8003492:	4603      	mov	r3, r0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3708      	adds	r7, #8
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	460b      	mov	r3, r1
 80034a6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80034b2:	78fb      	ldrb	r3, [r7, #3]
 80034b4:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	015a      	lsls	r2, r3, #5
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	4413      	add	r3, r2
 80034be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b04      	cmp	r3, #4
 80034ca:	d119      	bne.n	8003500 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	015a      	lsls	r2, r3, #5
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4413      	add	r3, r2
 80034d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d8:	461a      	mov	r2, r3
 80034da:	2304      	movs	r3, #4
 80034dc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	015a      	lsls	r2, r3, #5
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	4413      	add	r3, r2
 80034e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	0151      	lsls	r1, r2, #5
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	440a      	add	r2, r1
 80034f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80034f8:	f043 0302 	orr.w	r3, r3, #2
 80034fc:	60d3      	str	r3, [r2, #12]
 80034fe:	e0ce      	b.n	800369e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	015a      	lsls	r2, r3, #5
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	4413      	add	r3, r2
 8003508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003512:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003516:	d12c      	bne.n	8003572 <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	015a      	lsls	r2, r3, #5
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	4413      	add	r3, r2
 8003520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003524:	461a      	mov	r2, r3
 8003526:	f44f 7380 	mov.w	r3, #256	; 0x100
 800352a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800352c:	6879      	ldr	r1, [r7, #4]
 800352e:	68fa      	ldr	r2, [r7, #12]
 8003530:	4613      	mov	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	00db      	lsls	r3, r3, #3
 8003538:	440b      	add	r3, r1
 800353a:	335d      	adds	r3, #93	; 0x5d
 800353c:	2207      	movs	r2, #7
 800353e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	015a      	lsls	r2, r3, #5
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	4413      	add	r3, r2
 8003548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	0151      	lsls	r1, r2, #5
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	440a      	add	r2, r1
 8003556:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800355a:	f043 0302 	orr.w	r3, r3, #2
 800355e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	b2d2      	uxtb	r2, r2
 8003568:	4611      	mov	r1, r2
 800356a:	4618      	mov	r0, r3
 800356c:	f005 f8dd 	bl	800872a <USB_HC_Halt>
 8003570:	e095      	b.n	800369e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	015a      	lsls	r2, r3, #5
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	4413      	add	r3, r2
 800357a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 0320 	and.w	r3, r3, #32
 8003584:	2b20      	cmp	r3, #32
 8003586:	d109      	bne.n	800359c <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	015a      	lsls	r2, r3, #5
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	4413      	add	r3, r2
 8003590:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003594:	461a      	mov	r2, r3
 8003596:	2320      	movs	r3, #32
 8003598:	6093      	str	r3, [r2, #8]
 800359a:	e080      	b.n	800369e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	015a      	lsls	r2, r3, #5
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	4413      	add	r3, r2
 80035a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 0308 	and.w	r3, r3, #8
 80035ae:	2b08      	cmp	r3, #8
 80035b0:	d134      	bne.n	800361c <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	015a      	lsls	r2, r3, #5
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	4413      	add	r3, r2
 80035ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	0151      	lsls	r1, r2, #5
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	440a      	add	r2, r1
 80035c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80035cc:	f043 0302 	orr.w	r3, r3, #2
 80035d0:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	4613      	mov	r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	4413      	add	r3, r2
 80035dc:	00db      	lsls	r3, r3, #3
 80035de:	440b      	add	r3, r1
 80035e0:	335d      	adds	r3, #93	; 0x5d
 80035e2:	2205      	movs	r2, #5
 80035e4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	015a      	lsls	r2, r3, #5
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	4413      	add	r3, r2
 80035ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035f2:	461a      	mov	r2, r3
 80035f4:	2310      	movs	r3, #16
 80035f6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	015a      	lsls	r2, r3, #5
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	4413      	add	r3, r2
 8003600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003604:	461a      	mov	r2, r3
 8003606:	2308      	movs	r3, #8
 8003608:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68fa      	ldr	r2, [r7, #12]
 8003610:	b2d2      	uxtb	r2, r2
 8003612:	4611      	mov	r1, r2
 8003614:	4618      	mov	r0, r3
 8003616:	f005 f888 	bl	800872a <USB_HC_Halt>
 800361a:	e040      	b.n	800369e <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	015a      	lsls	r2, r3, #5
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	4413      	add	r3, r2
 8003624:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800362e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003632:	d134      	bne.n	800369e <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	015a      	lsls	r2, r3, #5
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	4413      	add	r3, r2
 800363c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	0151      	lsls	r1, r2, #5
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	440a      	add	r2, r1
 800364a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800364e:	f043 0302 	orr.w	r3, r3, #2
 8003652:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	4611      	mov	r1, r2
 800365e:	4618      	mov	r0, r3
 8003660:	f005 f863 	bl	800872a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	015a      	lsls	r2, r3, #5
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	4413      	add	r3, r2
 800366c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003670:	461a      	mov	r2, r3
 8003672:	2310      	movs	r3, #16
 8003674:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003676:	6879      	ldr	r1, [r7, #4]
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	4613      	mov	r3, r2
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	4413      	add	r3, r2
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	440b      	add	r3, r1
 8003684:	335d      	adds	r3, #93	; 0x5d
 8003686:	2208      	movs	r2, #8
 8003688:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	015a      	lsls	r2, r3, #5
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	4413      	add	r3, r2
 8003692:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003696:	461a      	mov	r2, r3
 8003698:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800369c:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	015a      	lsls	r2, r3, #5
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	4413      	add	r3, r2
 80036a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036b4:	d122      	bne.n	80036fc <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	015a      	lsls	r2, r3, #5
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	4413      	add	r3, r2
 80036be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	0151      	lsls	r1, r2, #5
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	440a      	add	r2, r1
 80036cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80036d0:	f043 0302 	orr.w	r3, r3, #2
 80036d4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	4611      	mov	r1, r2
 80036e0:	4618      	mov	r0, r3
 80036e2:	f005 f822 	bl	800872a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	015a      	lsls	r2, r3, #5
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	4413      	add	r3, r2
 80036ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036f2:	461a      	mov	r2, r3
 80036f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036f8:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80036fa:	e300      	b.n	8003cfe <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	015a      	lsls	r2, r3, #5
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	4413      	add	r3, r2
 8003704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b01      	cmp	r3, #1
 8003710:	f040 80fd 	bne.w	800390e <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d01b      	beq.n	8003754 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800371c:	6879      	ldr	r1, [r7, #4]
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	4613      	mov	r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4413      	add	r3, r2
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	440b      	add	r3, r1
 800372a:	3348      	adds	r3, #72	; 0x48
 800372c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	0159      	lsls	r1, r3, #5
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	440b      	add	r3, r1
 8003736:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8003740:	1ad1      	subs	r1, r2, r3
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	4613      	mov	r3, r2
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	4413      	add	r3, r2
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	4403      	add	r3, r0
 8003750:	334c      	adds	r3, #76	; 0x4c
 8003752:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003754:	6879      	ldr	r1, [r7, #4]
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	4613      	mov	r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	4413      	add	r3, r2
 800375e:	00db      	lsls	r3, r3, #3
 8003760:	440b      	add	r3, r1
 8003762:	335d      	adds	r3, #93	; 0x5d
 8003764:	2201      	movs	r2, #1
 8003766:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003768:	6879      	ldr	r1, [r7, #4]
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	4613      	mov	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	440b      	add	r3, r1
 8003776:	3358      	adds	r3, #88	; 0x58
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	015a      	lsls	r2, r3, #5
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	4413      	add	r3, r2
 8003784:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003788:	461a      	mov	r2, r3
 800378a:	2301      	movs	r3, #1
 800378c:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800378e:	6879      	ldr	r1, [r7, #4]
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	4613      	mov	r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	4413      	add	r3, r2
 8003798:	00db      	lsls	r3, r3, #3
 800379a:	440b      	add	r3, r1
 800379c:	333f      	adds	r3, #63	; 0x3f
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00a      	beq.n	80037ba <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	4613      	mov	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	4413      	add	r3, r2
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	440b      	add	r3, r1
 80037b2:	333f      	adds	r3, #63	; 0x3f
 80037b4:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d121      	bne.n	80037fe <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	015a      	lsls	r2, r3, #5
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4413      	add	r3, r2
 80037c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	0151      	lsls	r1, r2, #5
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	440a      	add	r2, r1
 80037d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80037d4:	f043 0302 	orr.w	r3, r3, #2
 80037d8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	b2d2      	uxtb	r2, r2
 80037e2:	4611      	mov	r1, r2
 80037e4:	4618      	mov	r0, r3
 80037e6:	f004 ffa0 	bl	800872a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	015a      	lsls	r2, r3, #5
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	4413      	add	r3, r2
 80037f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037f6:	461a      	mov	r2, r3
 80037f8:	2310      	movs	r3, #16
 80037fa:	6093      	str	r3, [r2, #8]
 80037fc:	e070      	b.n	80038e0 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80037fe:	6879      	ldr	r1, [r7, #4]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	4613      	mov	r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	4413      	add	r3, r2
 8003808:	00db      	lsls	r3, r3, #3
 800380a:	440b      	add	r3, r1
 800380c:	333f      	adds	r3, #63	; 0x3f
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	2b03      	cmp	r3, #3
 8003812:	d12a      	bne.n	800386a <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	015a      	lsls	r2, r3, #5
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	4413      	add	r3, r2
 800381c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	0151      	lsls	r1, r2, #5
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	440a      	add	r2, r1
 800382a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800382e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003832:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003834:	6879      	ldr	r1, [r7, #4]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4613      	mov	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4413      	add	r3, r2
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	440b      	add	r3, r1
 8003842:	335c      	adds	r3, #92	; 0x5c
 8003844:	2201      	movs	r2, #1
 8003846:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	b2d8      	uxtb	r0, r3
 800384c:	6879      	ldr	r1, [r7, #4]
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	4613      	mov	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4413      	add	r3, r2
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	440b      	add	r3, r1
 800385a:	335c      	adds	r3, #92	; 0x5c
 800385c:	781b      	ldrb	r3, [r3, #0]
 800385e:	461a      	mov	r2, r3
 8003860:	4601      	mov	r1, r0
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f007 f904 	bl	800aa70 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003868:	e03a      	b.n	80038e0 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800386a:	6879      	ldr	r1, [r7, #4]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	4613      	mov	r3, r2
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	4413      	add	r3, r2
 8003874:	00db      	lsls	r3, r3, #3
 8003876:	440b      	add	r3, r1
 8003878:	333f      	adds	r3, #63	; 0x3f
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d12f      	bne.n	80038e0 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003880:	6879      	ldr	r1, [r7, #4]
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	4613      	mov	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	4413      	add	r3, r2
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	440b      	add	r3, r1
 800388e:	335c      	adds	r3, #92	; 0x5c
 8003890:	2201      	movs	r2, #1
 8003892:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003894:	6879      	ldr	r1, [r7, #4]
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	4613      	mov	r3, r2
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	440b      	add	r3, r1
 80038a2:	3350      	adds	r3, #80	; 0x50
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	f083 0301 	eor.w	r3, r3, #1
 80038aa:	b2d8      	uxtb	r0, r3
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	4613      	mov	r3, r2
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	4413      	add	r3, r2
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	440b      	add	r3, r1
 80038ba:	3350      	adds	r3, #80	; 0x50
 80038bc:	4602      	mov	r2, r0
 80038be:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	b2d8      	uxtb	r0, r3
 80038c4:	6879      	ldr	r1, [r7, #4]
 80038c6:	68fa      	ldr	r2, [r7, #12]
 80038c8:	4613      	mov	r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	4413      	add	r3, r2
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	440b      	add	r3, r1
 80038d2:	335c      	adds	r3, #92	; 0x5c
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	461a      	mov	r2, r3
 80038d8:	4601      	mov	r1, r0
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f007 f8c8 	bl	800aa70 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80038e0:	6879      	ldr	r1, [r7, #4]
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	4613      	mov	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4413      	add	r3, r2
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	440b      	add	r3, r1
 80038ee:	3350      	adds	r3, #80	; 0x50
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	f083 0301 	eor.w	r3, r3, #1
 80038f6:	b2d8      	uxtb	r0, r3
 80038f8:	6879      	ldr	r1, [r7, #4]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	4613      	mov	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4413      	add	r3, r2
 8003902:	00db      	lsls	r3, r3, #3
 8003904:	440b      	add	r3, r1
 8003906:	3350      	adds	r3, #80	; 0x50
 8003908:	4602      	mov	r2, r0
 800390a:	701a      	strb	r2, [r3, #0]
}
 800390c:	e1f7      	b.n	8003cfe <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	015a      	lsls	r2, r3, #5
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4413      	add	r3, r2
 8003916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b02      	cmp	r3, #2
 8003922:	f040 811a 	bne.w	8003b5a <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	015a      	lsls	r2, r3, #5
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	4413      	add	r3, r2
 800392e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	0151      	lsls	r1, r2, #5
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	440a      	add	r2, r1
 800393c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003940:	f023 0302 	bic.w	r3, r3, #2
 8003944:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	4613      	mov	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4413      	add	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	440b      	add	r3, r1
 8003954:	335d      	adds	r3, #93	; 0x5d
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d10a      	bne.n	8003972 <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	4613      	mov	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	4413      	add	r3, r2
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	440b      	add	r3, r1
 800396a:	335c      	adds	r3, #92	; 0x5c
 800396c:	2201      	movs	r2, #1
 800396e:	701a      	strb	r2, [r3, #0]
 8003970:	e0d9      	b.n	8003b26 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	68fa      	ldr	r2, [r7, #12]
 8003976:	4613      	mov	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	4413      	add	r3, r2
 800397c:	00db      	lsls	r3, r3, #3
 800397e:	440b      	add	r3, r1
 8003980:	335d      	adds	r3, #93	; 0x5d
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	2b05      	cmp	r3, #5
 8003986:	d10a      	bne.n	800399e <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003988:	6879      	ldr	r1, [r7, #4]
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	4613      	mov	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	4413      	add	r3, r2
 8003992:	00db      	lsls	r3, r3, #3
 8003994:	440b      	add	r3, r1
 8003996:	335c      	adds	r3, #92	; 0x5c
 8003998:	2205      	movs	r2, #5
 800399a:	701a      	strb	r2, [r3, #0]
 800399c:	e0c3      	b.n	8003b26 <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	68fa      	ldr	r2, [r7, #12]
 80039a2:	4613      	mov	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4413      	add	r3, r2
 80039a8:	00db      	lsls	r3, r3, #3
 80039aa:	440b      	add	r3, r1
 80039ac:	335d      	adds	r3, #93	; 0x5d
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b06      	cmp	r3, #6
 80039b2:	d00a      	beq.n	80039ca <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80039b4:	6879      	ldr	r1, [r7, #4]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	4613      	mov	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4413      	add	r3, r2
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	440b      	add	r3, r1
 80039c2:	335d      	adds	r3, #93	; 0x5d
 80039c4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80039c6:	2b08      	cmp	r3, #8
 80039c8:	d156      	bne.n	8003a78 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 80039ca:	6879      	ldr	r1, [r7, #4]
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	4613      	mov	r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	4413      	add	r3, r2
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	440b      	add	r3, r1
 80039d8:	3358      	adds	r3, #88	; 0x58
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	1c59      	adds	r1, r3, #1
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	68fa      	ldr	r2, [r7, #12]
 80039e2:	4613      	mov	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	4413      	add	r3, r2
 80039e8:	00db      	lsls	r3, r3, #3
 80039ea:	4403      	add	r3, r0
 80039ec:	3358      	adds	r3, #88	; 0x58
 80039ee:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80039f0:	6879      	ldr	r1, [r7, #4]
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	4613      	mov	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	4413      	add	r3, r2
 80039fa:	00db      	lsls	r3, r3, #3
 80039fc:	440b      	add	r3, r1
 80039fe:	3358      	adds	r3, #88	; 0x58
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2b03      	cmp	r3, #3
 8003a04:	d914      	bls.n	8003a30 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	68fa      	ldr	r2, [r7, #12]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	4413      	add	r3, r2
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	440b      	add	r3, r1
 8003a14:	3358      	adds	r3, #88	; 0x58
 8003a16:	2200      	movs	r2, #0
 8003a18:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a1a:	6879      	ldr	r1, [r7, #4]
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	440b      	add	r3, r1
 8003a28:	335c      	adds	r3, #92	; 0x5c
 8003a2a:	2204      	movs	r2, #4
 8003a2c:	701a      	strb	r2, [r3, #0]
 8003a2e:	e009      	b.n	8003a44 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003a30:	6879      	ldr	r1, [r7, #4]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	4613      	mov	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	4413      	add	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	440b      	add	r3, r1
 8003a3e:	335c      	adds	r3, #92	; 0x5c
 8003a40:	2202      	movs	r2, #2
 8003a42:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	015a      	lsls	r2, r3, #5
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003a5a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a62:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	015a      	lsls	r2, r3, #5
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a70:	461a      	mov	r2, r3
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	6013      	str	r3, [r2, #0]
 8003a76:	e056      	b.n	8003b26 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003a78:	6879      	ldr	r1, [r7, #4]
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	440b      	add	r3, r1
 8003a86:	335d      	adds	r3, #93	; 0x5d
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	2b03      	cmp	r3, #3
 8003a8c:	d123      	bne.n	8003ad6 <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003a8e:	6879      	ldr	r1, [r7, #4]
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	4613      	mov	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	4413      	add	r3, r2
 8003a98:	00db      	lsls	r3, r3, #3
 8003a9a:	440b      	add	r3, r1
 8003a9c:	335c      	adds	r3, #92	; 0x5c
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	015a      	lsls	r2, r3, #5
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003ab8:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003ac0:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	015a      	lsls	r2, r3, #5
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	4413      	add	r3, r2
 8003aca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ace:	461a      	mov	r2, r3
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	e027      	b.n	8003b26 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003ad6:	6879      	ldr	r1, [r7, #4]
 8003ad8:	68fa      	ldr	r2, [r7, #12]
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	440b      	add	r3, r1
 8003ae4:	335d      	adds	r3, #93	; 0x5d
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b07      	cmp	r3, #7
 8003aea:	d11c      	bne.n	8003b26 <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	3358      	adds	r3, #88	; 0x58
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	1c59      	adds	r1, r3, #1
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	4613      	mov	r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	4413      	add	r3, r2
 8003b0a:	00db      	lsls	r3, r3, #3
 8003b0c:	4403      	add	r3, r0
 8003b0e:	3358      	adds	r3, #88	; 0x58
 8003b10:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	68fa      	ldr	r2, [r7, #12]
 8003b16:	4613      	mov	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4413      	add	r3, r2
 8003b1c:	00db      	lsls	r3, r3, #3
 8003b1e:	440b      	add	r3, r1
 8003b20:	335c      	adds	r3, #92	; 0x5c
 8003b22:	2204      	movs	r2, #4
 8003b24:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	015a      	lsls	r2, r3, #5
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b32:	461a      	mov	r2, r3
 8003b34:	2302      	movs	r3, #2
 8003b36:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	b2d8      	uxtb	r0, r3
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	4613      	mov	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	4413      	add	r3, r2
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	440b      	add	r3, r1
 8003b4a:	335c      	adds	r3, #92	; 0x5c
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	461a      	mov	r2, r3
 8003b50:	4601      	mov	r1, r0
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f006 ff8c 	bl	800aa70 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003b58:	e0d1      	b.n	8003cfe <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	015a      	lsls	r2, r3, #5
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	4413      	add	r3, r2
 8003b62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b6c:	2b80      	cmp	r3, #128	; 0x80
 8003b6e:	d13e      	bne.n	8003bee <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	015a      	lsls	r2, r3, #5
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	4413      	add	r3, r2
 8003b78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	0151      	lsls	r1, r2, #5
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	440a      	add	r2, r1
 8003b86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b8a:	f043 0302 	orr.w	r3, r3, #2
 8003b8e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	4613      	mov	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	440b      	add	r3, r1
 8003b9e:	3358      	adds	r3, #88	; 0x58
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	1c59      	adds	r1, r3, #1
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4413      	add	r3, r2
 8003bae:	00db      	lsls	r3, r3, #3
 8003bb0:	4403      	add	r3, r0
 8003bb2:	3358      	adds	r3, #88	; 0x58
 8003bb4:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003bb6:	6879      	ldr	r1, [r7, #4]
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	4413      	add	r3, r2
 8003bc0:	00db      	lsls	r3, r3, #3
 8003bc2:	440b      	add	r3, r1
 8003bc4:	335d      	adds	r3, #93	; 0x5d
 8003bc6:	2206      	movs	r2, #6
 8003bc8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	b2d2      	uxtb	r2, r2
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f004 fda8 	bl	800872a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	015a      	lsls	r2, r3, #5
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	4413      	add	r3, r2
 8003be2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003be6:	461a      	mov	r2, r3
 8003be8:	2380      	movs	r3, #128	; 0x80
 8003bea:	6093      	str	r3, [r2, #8]
}
 8003bec:	e087      	b.n	8003cfe <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	015a      	lsls	r2, r3, #5
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f003 0310 	and.w	r3, r3, #16
 8003c00:	2b10      	cmp	r3, #16
 8003c02:	d17c      	bne.n	8003cfe <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003c04:	6879      	ldr	r1, [r7, #4]
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	4413      	add	r3, r2
 8003c0e:	00db      	lsls	r3, r3, #3
 8003c10:	440b      	add	r3, r1
 8003c12:	333f      	adds	r3, #63	; 0x3f
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	2b03      	cmp	r3, #3
 8003c18:	d122      	bne.n	8003c60 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	4413      	add	r3, r2
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	440b      	add	r3, r1
 8003c28:	3358      	adds	r3, #88	; 0x58
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	015a      	lsls	r2, r3, #5
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	4413      	add	r3, r2
 8003c36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	0151      	lsls	r1, r2, #5
 8003c40:	693a      	ldr	r2, [r7, #16]
 8003c42:	440a      	add	r2, r1
 8003c44:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c48:	f043 0302 	orr.w	r3, r3, #2
 8003c4c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	b2d2      	uxtb	r2, r2
 8003c56:	4611      	mov	r1, r2
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f004 fd66 	bl	800872a <USB_HC_Halt>
 8003c5e:	e045      	b.n	8003cec <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	440b      	add	r3, r1
 8003c6e:	333f      	adds	r3, #63	; 0x3f
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4413      	add	r3, r2
 8003c80:	00db      	lsls	r3, r3, #3
 8003c82:	440b      	add	r3, r1
 8003c84:	333f      	adds	r3, #63	; 0x3f
 8003c86:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d12f      	bne.n	8003cec <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003c8c:	6879      	ldr	r1, [r7, #4]
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	4613      	mov	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	440b      	add	r3, r1
 8003c9a:	3358      	adds	r3, #88	; 0x58
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d121      	bne.n	8003cec <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8003ca8:	6879      	ldr	r1, [r7, #4]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	4613      	mov	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	4413      	add	r3, r2
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	440b      	add	r3, r1
 8003cb6:	335d      	adds	r3, #93	; 0x5d
 8003cb8:	2203      	movs	r2, #3
 8003cba:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	015a      	lsls	r2, r3, #5
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	0151      	lsls	r1, r2, #5
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	440a      	add	r2, r1
 8003cd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003cd6:	f043 0302 	orr.w	r3, r3, #2
 8003cda:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68fa      	ldr	r2, [r7, #12]
 8003ce2:	b2d2      	uxtb	r2, r2
 8003ce4:	4611      	mov	r1, r2
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f004 fd1f 	bl	800872a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	015a      	lsls	r2, r3, #5
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	2310      	movs	r3, #16
 8003cfc:	6093      	str	r3, [r2, #8]
}
 8003cfe:	bf00      	nop
 8003d00:	3718      	adds	r7, #24
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b086      	sub	sp, #24
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
 8003d0e:	460b      	mov	r3, r1
 8003d10:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003d1c:	78fb      	ldrb	r3, [r7, #3]
 8003d1e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	015a      	lsls	r2, r3, #5
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	4413      	add	r3, r2
 8003d28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f003 0304 	and.w	r3, r3, #4
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	d119      	bne.n	8003d6a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	015a      	lsls	r2, r3, #5
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d42:	461a      	mov	r2, r3
 8003d44:	2304      	movs	r3, #4
 8003d46:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	015a      	lsls	r2, r3, #5
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	4413      	add	r3, r2
 8003d50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	0151      	lsls	r1, r2, #5
 8003d5a:	693a      	ldr	r2, [r7, #16]
 8003d5c:	440a      	add	r2, r1
 8003d5e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d62:	f043 0302 	orr.w	r3, r3, #2
 8003d66:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8003d68:	e33e      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	015a      	lsls	r2, r3, #5
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	4413      	add	r3, r2
 8003d72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f003 0320 	and.w	r3, r3, #32
 8003d7c:	2b20      	cmp	r3, #32
 8003d7e:	d141      	bne.n	8003e04 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	015a      	lsls	r2, r3, #5
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	4413      	add	r3, r2
 8003d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	2320      	movs	r3, #32
 8003d90:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003d92:	6879      	ldr	r1, [r7, #4]
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	4613      	mov	r3, r2
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	4413      	add	r3, r2
 8003d9c:	00db      	lsls	r3, r3, #3
 8003d9e:	440b      	add	r3, r1
 8003da0:	333d      	adds	r3, #61	; 0x3d
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	f040 831f 	bne.w	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	4613      	mov	r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	4413      	add	r3, r2
 8003db4:	00db      	lsls	r3, r3, #3
 8003db6:	440b      	add	r3, r1
 8003db8:	333d      	adds	r3, #61	; 0x3d
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	4413      	add	r3, r2
 8003dc8:	00db      	lsls	r3, r3, #3
 8003dca:	440b      	add	r3, r1
 8003dcc:	335c      	adds	r3, #92	; 0x5c
 8003dce:	2202      	movs	r2, #2
 8003dd0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	015a      	lsls	r2, r3, #5
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	4413      	add	r3, r2
 8003dda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	0151      	lsls	r1, r2, #5
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	440a      	add	r2, r1
 8003de8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003dec:	f043 0302 	orr.w	r3, r3, #2
 8003df0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	b2d2      	uxtb	r2, r2
 8003dfa:	4611      	mov	r1, r2
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f004 fc94 	bl	800872a <USB_HC_Halt>
}
 8003e02:	e2f1      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	015a      	lsls	r2, r3, #5
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e16:	2b40      	cmp	r3, #64	; 0x40
 8003e18:	d13f      	bne.n	8003e9a <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8003e1a:	6879      	ldr	r1, [r7, #4]
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	4613      	mov	r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	4413      	add	r3, r2
 8003e24:	00db      	lsls	r3, r3, #3
 8003e26:	440b      	add	r3, r1
 8003e28:	335d      	adds	r3, #93	; 0x5d
 8003e2a:	2204      	movs	r2, #4
 8003e2c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003e2e:	6879      	ldr	r1, [r7, #4]
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	4613      	mov	r3, r2
 8003e34:	009b      	lsls	r3, r3, #2
 8003e36:	4413      	add	r3, r2
 8003e38:	00db      	lsls	r3, r3, #3
 8003e3a:	440b      	add	r3, r1
 8003e3c:	333d      	adds	r3, #61	; 0x3d
 8003e3e:	2201      	movs	r2, #1
 8003e40:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003e42:	6879      	ldr	r1, [r7, #4]
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	4613      	mov	r3, r2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	4413      	add	r3, r2
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	440b      	add	r3, r1
 8003e50:	3358      	adds	r3, #88	; 0x58
 8003e52:	2200      	movs	r2, #0
 8003e54:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	015a      	lsls	r2, r3, #5
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	68fa      	ldr	r2, [r7, #12]
 8003e66:	0151      	lsls	r1, r2, #5
 8003e68:	693a      	ldr	r2, [r7, #16]
 8003e6a:	440a      	add	r2, r1
 8003e6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e70:	f043 0302 	orr.w	r3, r3, #2
 8003e74:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	b2d2      	uxtb	r2, r2
 8003e7e:	4611      	mov	r1, r2
 8003e80:	4618      	mov	r0, r3
 8003e82:	f004 fc52 	bl	800872a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	015a      	lsls	r2, r3, #5
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e92:	461a      	mov	r2, r3
 8003e94:	2340      	movs	r3, #64	; 0x40
 8003e96:	6093      	str	r3, [r2, #8]
}
 8003e98:	e2a6      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	015a      	lsls	r2, r3, #5
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003eac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003eb0:	d122      	bne.n	8003ef8 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	015a      	lsls	r2, r3, #5
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	4413      	add	r3, r2
 8003eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	0151      	lsls	r1, r2, #5
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	440a      	add	r2, r1
 8003ec8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ecc:	f043 0302 	orr.w	r3, r3, #2
 8003ed0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	b2d2      	uxtb	r2, r2
 8003eda:	4611      	mov	r1, r2
 8003edc:	4618      	mov	r0, r3
 8003ede:	f004 fc24 	bl	800872a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	015a      	lsls	r2, r3, #5
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	4413      	add	r3, r2
 8003eea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eee:	461a      	mov	r2, r3
 8003ef0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ef4:	6093      	str	r3, [r2, #8]
}
 8003ef6:	e277      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	015a      	lsls	r2, r3, #5
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	4413      	add	r3, r2
 8003f00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d135      	bne.n	8003f7a <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003f0e:	6879      	ldr	r1, [r7, #4]
 8003f10:	68fa      	ldr	r2, [r7, #12]
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	440b      	add	r3, r1
 8003f1c:	3358      	adds	r3, #88	; 0x58
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	015a      	lsls	r2, r3, #5
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	4413      	add	r3, r2
 8003f2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	0151      	lsls	r1, r2, #5
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	440a      	add	r2, r1
 8003f38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003f3c:	f043 0302 	orr.w	r3, r3, #2
 8003f40:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	b2d2      	uxtb	r2, r2
 8003f4a:	4611      	mov	r1, r2
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f004 fbec 	bl	800872a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	015a      	lsls	r2, r3, #5
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	4413      	add	r3, r2
 8003f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f5e:	461a      	mov	r2, r3
 8003f60:	2301      	movs	r3, #1
 8003f62:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	4413      	add	r3, r2
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	440b      	add	r3, r1
 8003f72:	335d      	adds	r3, #93	; 0x5d
 8003f74:	2201      	movs	r2, #1
 8003f76:	701a      	strb	r2, [r3, #0]
}
 8003f78:	e236      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	015a      	lsls	r2, r3, #5
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	4413      	add	r3, r2
 8003f82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f003 0308 	and.w	r3, r3, #8
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d12b      	bne.n	8003fe8 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	015a      	lsls	r2, r3, #5
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	4413      	add	r3, r2
 8003f98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	2308      	movs	r3, #8
 8003fa0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	015a      	lsls	r2, r3, #5
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	4413      	add	r3, r2
 8003faa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	0151      	lsls	r1, r2, #5
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	440a      	add	r2, r1
 8003fb8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003fbc:	f043 0302 	orr.w	r3, r3, #2
 8003fc0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	b2d2      	uxtb	r2, r2
 8003fca:	4611      	mov	r1, r2
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f004 fbac 	bl	800872a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8003fd2:	6879      	ldr	r1, [r7, #4]
 8003fd4:	68fa      	ldr	r2, [r7, #12]
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	4413      	add	r3, r2
 8003fdc:	00db      	lsls	r3, r3, #3
 8003fde:	440b      	add	r3, r1
 8003fe0:	335d      	adds	r3, #93	; 0x5d
 8003fe2:	2205      	movs	r2, #5
 8003fe4:	701a      	strb	r2, [r3, #0]
}
 8003fe6:	e1ff      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	015a      	lsls	r2, r3, #5
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	4413      	add	r3, r2
 8003ff0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f003 0310 	and.w	r3, r3, #16
 8003ffa:	2b10      	cmp	r3, #16
 8003ffc:	d155      	bne.n	80040aa <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4613      	mov	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	4413      	add	r3, r2
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	440b      	add	r3, r1
 800400c:	3358      	adds	r3, #88	; 0x58
 800400e:	2200      	movs	r2, #0
 8004010:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	68fa      	ldr	r2, [r7, #12]
 8004016:	4613      	mov	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4413      	add	r3, r2
 800401c:	00db      	lsls	r3, r3, #3
 800401e:	440b      	add	r3, r1
 8004020:	335d      	adds	r3, #93	; 0x5d
 8004022:	2203      	movs	r2, #3
 8004024:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004026:	6879      	ldr	r1, [r7, #4]
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	4613      	mov	r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	4413      	add	r3, r2
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	440b      	add	r3, r1
 8004034:	333d      	adds	r3, #61	; 0x3d
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d114      	bne.n	8004066 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 800403c:	6879      	ldr	r1, [r7, #4]
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	4613      	mov	r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	4413      	add	r3, r2
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	440b      	add	r3, r1
 800404a:	333c      	adds	r3, #60	; 0x3c
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d109      	bne.n	8004066 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	4613      	mov	r3, r2
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	4413      	add	r3, r2
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	440b      	add	r3, r1
 8004060:	333d      	adds	r3, #61	; 0x3d
 8004062:	2201      	movs	r2, #1
 8004064:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	015a      	lsls	r2, r3, #5
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	4413      	add	r3, r2
 800406e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	68fa      	ldr	r2, [r7, #12]
 8004076:	0151      	lsls	r1, r2, #5
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	440a      	add	r2, r1
 800407c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004080:	f043 0302 	orr.w	r3, r3, #2
 8004084:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	b2d2      	uxtb	r2, r2
 800408e:	4611      	mov	r1, r2
 8004090:	4618      	mov	r0, r3
 8004092:	f004 fb4a 	bl	800872a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	015a      	lsls	r2, r3, #5
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	4413      	add	r3, r2
 800409e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a2:	461a      	mov	r2, r3
 80040a4:	2310      	movs	r3, #16
 80040a6:	6093      	str	r3, [r2, #8]
}
 80040a8:	e19e      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	015a      	lsls	r2, r3, #5
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	4413      	add	r3, r2
 80040b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040bc:	2b80      	cmp	r3, #128	; 0x80
 80040be:	d12b      	bne.n	8004118 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	015a      	lsls	r2, r3, #5
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	4413      	add	r3, r2
 80040c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	0151      	lsls	r1, r2, #5
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	440a      	add	r2, r1
 80040d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80040da:	f043 0302 	orr.w	r3, r3, #2
 80040de:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	b2d2      	uxtb	r2, r2
 80040e8:	4611      	mov	r1, r2
 80040ea:	4618      	mov	r0, r3
 80040ec:	f004 fb1d 	bl	800872a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80040f0:	6879      	ldr	r1, [r7, #4]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	4613      	mov	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4413      	add	r3, r2
 80040fa:	00db      	lsls	r3, r3, #3
 80040fc:	440b      	add	r3, r1
 80040fe:	335d      	adds	r3, #93	; 0x5d
 8004100:	2206      	movs	r2, #6
 8004102:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	015a      	lsls	r2, r3, #5
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	4413      	add	r3, r2
 800410c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004110:	461a      	mov	r2, r3
 8004112:	2380      	movs	r3, #128	; 0x80
 8004114:	6093      	str	r3, [r2, #8]
}
 8004116:	e167      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	015a      	lsls	r2, r3, #5
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	4413      	add	r3, r2
 8004120:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800412a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800412e:	d135      	bne.n	800419c <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	015a      	lsls	r2, r3, #5
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	4413      	add	r3, r2
 8004138:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	0151      	lsls	r1, r2, #5
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	440a      	add	r2, r1
 8004146:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800414a:	f043 0302 	orr.w	r3, r3, #2
 800414e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	b2d2      	uxtb	r2, r2
 8004158:	4611      	mov	r1, r2
 800415a:	4618      	mov	r0, r3
 800415c:	f004 fae5 	bl	800872a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	015a      	lsls	r2, r3, #5
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	4413      	add	r3, r2
 8004168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800416c:	461a      	mov	r2, r3
 800416e:	2310      	movs	r3, #16
 8004170:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	015a      	lsls	r2, r3, #5
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	4413      	add	r3, r2
 800417a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800417e:	461a      	mov	r2, r3
 8004180:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004184:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004186:	6879      	ldr	r1, [r7, #4]
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	4613      	mov	r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	4413      	add	r3, r2
 8004190:	00db      	lsls	r3, r3, #3
 8004192:	440b      	add	r3, r1
 8004194:	335d      	adds	r3, #93	; 0x5d
 8004196:	2208      	movs	r2, #8
 8004198:	701a      	strb	r2, [r3, #0]
}
 800419a:	e125      	b.n	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	015a      	lsls	r2, r3, #5
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	4413      	add	r3, r2
 80041a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	f040 811a 	bne.w	80043e8 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	015a      	lsls	r2, r3, #5
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	4413      	add	r3, r2
 80041bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	0151      	lsls	r1, r2, #5
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	440a      	add	r2, r1
 80041ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80041ce:	f023 0302 	bic.w	r3, r3, #2
 80041d2:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80041d4:	6879      	ldr	r1, [r7, #4]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	4613      	mov	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	4413      	add	r3, r2
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	440b      	add	r3, r1
 80041e2:	335d      	adds	r3, #93	; 0x5d
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d137      	bne.n	800425a <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80041ea:	6879      	ldr	r1, [r7, #4]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	4613      	mov	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	4413      	add	r3, r2
 80041f4:	00db      	lsls	r3, r3, #3
 80041f6:	440b      	add	r3, r1
 80041f8:	335c      	adds	r3, #92	; 0x5c
 80041fa:	2201      	movs	r2, #1
 80041fc:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80041fe:	6879      	ldr	r1, [r7, #4]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	4613      	mov	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	4413      	add	r3, r2
 8004208:	00db      	lsls	r3, r3, #3
 800420a:	440b      	add	r3, r1
 800420c:	333f      	adds	r3, #63	; 0x3f
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	2b02      	cmp	r3, #2
 8004212:	d00b      	beq.n	800422c <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004214:	6879      	ldr	r1, [r7, #4]
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	4613      	mov	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	4413      	add	r3, r2
 800421e:	00db      	lsls	r3, r3, #3
 8004220:	440b      	add	r3, r1
 8004222:	333f      	adds	r3, #63	; 0x3f
 8004224:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004226:	2b03      	cmp	r3, #3
 8004228:	f040 80c5 	bne.w	80043b6 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 800422c:	6879      	ldr	r1, [r7, #4]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	440b      	add	r3, r1
 800423a:	3351      	adds	r3, #81	; 0x51
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	f083 0301 	eor.w	r3, r3, #1
 8004242:	b2d8      	uxtb	r0, r3
 8004244:	6879      	ldr	r1, [r7, #4]
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	4613      	mov	r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	4413      	add	r3, r2
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	440b      	add	r3, r1
 8004252:	3351      	adds	r3, #81	; 0x51
 8004254:	4602      	mov	r2, r0
 8004256:	701a      	strb	r2, [r3, #0]
 8004258:	e0ad      	b.n	80043b6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800425a:	6879      	ldr	r1, [r7, #4]
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	4613      	mov	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4413      	add	r3, r2
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	440b      	add	r3, r1
 8004268:	335d      	adds	r3, #93	; 0x5d
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	2b03      	cmp	r3, #3
 800426e:	d10a      	bne.n	8004286 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004270:	6879      	ldr	r1, [r7, #4]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	4613      	mov	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	440b      	add	r3, r1
 800427e:	335c      	adds	r3, #92	; 0x5c
 8004280:	2202      	movs	r2, #2
 8004282:	701a      	strb	r2, [r3, #0]
 8004284:	e097      	b.n	80043b6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004286:	6879      	ldr	r1, [r7, #4]
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	4613      	mov	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	4413      	add	r3, r2
 8004290:	00db      	lsls	r3, r3, #3
 8004292:	440b      	add	r3, r1
 8004294:	335d      	adds	r3, #93	; 0x5d
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	2b04      	cmp	r3, #4
 800429a:	d10a      	bne.n	80042b2 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800429c:	6879      	ldr	r1, [r7, #4]
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	4613      	mov	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4413      	add	r3, r2
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	440b      	add	r3, r1
 80042aa:	335c      	adds	r3, #92	; 0x5c
 80042ac:	2202      	movs	r2, #2
 80042ae:	701a      	strb	r2, [r3, #0]
 80042b0:	e081      	b.n	80043b6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80042b2:	6879      	ldr	r1, [r7, #4]
 80042b4:	68fa      	ldr	r2, [r7, #12]
 80042b6:	4613      	mov	r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	00db      	lsls	r3, r3, #3
 80042be:	440b      	add	r3, r1
 80042c0:	335d      	adds	r3, #93	; 0x5d
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	2b05      	cmp	r3, #5
 80042c6:	d10a      	bne.n	80042de <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80042c8:	6879      	ldr	r1, [r7, #4]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	4613      	mov	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4413      	add	r3, r2
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	440b      	add	r3, r1
 80042d6:	335c      	adds	r3, #92	; 0x5c
 80042d8:	2205      	movs	r2, #5
 80042da:	701a      	strb	r2, [r3, #0]
 80042dc:	e06b      	b.n	80043b6 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	00db      	lsls	r3, r3, #3
 80042ea:	440b      	add	r3, r1
 80042ec:	335d      	adds	r3, #93	; 0x5d
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	2b06      	cmp	r3, #6
 80042f2:	d00a      	beq.n	800430a <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	4613      	mov	r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4413      	add	r3, r2
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	440b      	add	r3, r1
 8004302:	335d      	adds	r3, #93	; 0x5d
 8004304:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004306:	2b08      	cmp	r3, #8
 8004308:	d155      	bne.n	80043b6 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	440b      	add	r3, r1
 8004318:	3358      	adds	r3, #88	; 0x58
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	1c59      	adds	r1, r3, #1
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	4613      	mov	r3, r2
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4413      	add	r3, r2
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	4403      	add	r3, r0
 800432c:	3358      	adds	r3, #88	; 0x58
 800432e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004330:	6879      	ldr	r1, [r7, #4]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	4613      	mov	r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	4413      	add	r3, r2
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	440b      	add	r3, r1
 800433e:	3358      	adds	r3, #88	; 0x58
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2b03      	cmp	r3, #3
 8004344:	d914      	bls.n	8004370 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004346:	6879      	ldr	r1, [r7, #4]
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	4613      	mov	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	440b      	add	r3, r1
 8004354:	3358      	adds	r3, #88	; 0x58
 8004356:	2200      	movs	r2, #0
 8004358:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800435a:	6879      	ldr	r1, [r7, #4]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	4613      	mov	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4413      	add	r3, r2
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	440b      	add	r3, r1
 8004368:	335c      	adds	r3, #92	; 0x5c
 800436a:	2204      	movs	r2, #4
 800436c:	701a      	strb	r2, [r3, #0]
 800436e:	e009      	b.n	8004384 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	4613      	mov	r3, r2
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4413      	add	r3, r2
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	440b      	add	r3, r1
 800437e:	335c      	adds	r3, #92	; 0x5c
 8004380:	2202      	movs	r2, #2
 8004382:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	015a      	lsls	r2, r3, #5
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	4413      	add	r3, r2
 800438c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800439a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80043a2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	015a      	lsls	r2, r3, #5
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	4413      	add	r3, r2
 80043ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043b0:	461a      	mov	r2, r3
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	015a      	lsls	r2, r3, #5
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	4413      	add	r3, r2
 80043be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043c2:	461a      	mov	r2, r3
 80043c4:	2302      	movs	r3, #2
 80043c6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	b2d8      	uxtb	r0, r3
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4613      	mov	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	440b      	add	r3, r1
 80043da:	335c      	adds	r3, #92	; 0x5c
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	461a      	mov	r2, r3
 80043e0:	4601      	mov	r1, r0
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f006 fb44 	bl	800aa70 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80043e8:	bf00      	nop
 80043ea:	3718      	adds	r7, #24
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b08a      	sub	sp, #40	; 0x28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	6a1b      	ldr	r3, [r3, #32]
 8004408:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	0c5b      	lsrs	r3, r3, #17
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	091b      	lsrs	r3, r3, #4
 8004420:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004424:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	2b02      	cmp	r3, #2
 800442a:	d003      	beq.n	8004434 <HCD_RXQLVL_IRQHandler+0x44>
 800442c:	2b05      	cmp	r3, #5
 800442e:	f000 8082 	beq.w	8004536 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004432:	e083      	b.n	800453c <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d07f      	beq.n	800453a <HCD_RXQLVL_IRQHandler+0x14a>
 800443a:	6879      	ldr	r1, [r7, #4]
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	4613      	mov	r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	4413      	add	r3, r2
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	440b      	add	r3, r1
 8004448:	3344      	adds	r3, #68	; 0x44
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d074      	beq.n	800453a <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6818      	ldr	r0, [r3, #0]
 8004454:	6879      	ldr	r1, [r7, #4]
 8004456:	69ba      	ldr	r2, [r7, #24]
 8004458:	4613      	mov	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	4413      	add	r3, r2
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	440b      	add	r3, r1
 8004462:	3344      	adds	r3, #68	; 0x44
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	b292      	uxth	r2, r2
 800446a:	4619      	mov	r1, r3
 800446c:	f003 fcfb 	bl	8007e66 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004470:	6879      	ldr	r1, [r7, #4]
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	4613      	mov	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4413      	add	r3, r2
 800447a:	00db      	lsls	r3, r3, #3
 800447c:	440b      	add	r3, r1
 800447e:	3344      	adds	r3, #68	; 0x44
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	18d1      	adds	r1, r2, r3
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	4613      	mov	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	4413      	add	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	4403      	add	r3, r0
 8004494:	3344      	adds	r3, #68	; 0x44
 8004496:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8004498:	6879      	ldr	r1, [r7, #4]
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	4613      	mov	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	440b      	add	r3, r1
 80044a6:	334c      	adds	r3, #76	; 0x4c
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	18d1      	adds	r1, r2, r3
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	4613      	mov	r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	4413      	add	r3, r2
 80044b8:	00db      	lsls	r3, r3, #3
 80044ba:	4403      	add	r3, r0
 80044bc:	334c      	adds	r3, #76	; 0x4c
 80044be:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	015a      	lsls	r2, r3, #5
 80044c4:	6a3b      	ldr	r3, [r7, #32]
 80044c6:	4413      	add	r3, r2
 80044c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044cc:	691a      	ldr	r2, [r3, #16]
 80044ce:	4b1d      	ldr	r3, [pc, #116]	; (8004544 <HCD_RXQLVL_IRQHandler+0x154>)
 80044d0:	4013      	ands	r3, r2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d031      	beq.n	800453a <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	015a      	lsls	r2, r3, #5
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	4413      	add	r3, r2
 80044de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80044ec:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80044f4:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	015a      	lsls	r2, r3, #5
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	4413      	add	r3, r2
 80044fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004502:	461a      	mov	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8004508:	6879      	ldr	r1, [r7, #4]
 800450a:	69ba      	ldr	r2, [r7, #24]
 800450c:	4613      	mov	r3, r2
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	4413      	add	r3, r2
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	440b      	add	r3, r1
 8004516:	3350      	adds	r3, #80	; 0x50
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	f083 0301 	eor.w	r3, r3, #1
 800451e:	b2d8      	uxtb	r0, r3
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	69ba      	ldr	r2, [r7, #24]
 8004524:	4613      	mov	r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	4413      	add	r3, r2
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	440b      	add	r3, r1
 800452e:	3350      	adds	r3, #80	; 0x50
 8004530:	4602      	mov	r2, r0
 8004532:	701a      	strb	r2, [r3, #0]
      break;
 8004534:	e001      	b.n	800453a <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8004536:	bf00      	nop
 8004538:	e000      	b.n	800453c <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 800453a:	bf00      	nop
  }
}
 800453c:	bf00      	nop
 800453e:	3728      	adds	r7, #40	; 0x28
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	1ff80000 	.word	0x1ff80000

08004548 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004574:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b02      	cmp	r3, #2
 800457e:	d10b      	bne.n	8004598 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b01      	cmp	r3, #1
 8004588:	d102      	bne.n	8004590 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f006 fa54 	bl	800aa38 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	f043 0302 	orr.w	r3, r3, #2
 8004596:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	2b08      	cmp	r3, #8
 80045a0:	d132      	bne.n	8004608 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	f043 0308 	orr.w	r3, r3, #8
 80045a8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f003 0304 	and.w	r3, r3, #4
 80045b0:	2b04      	cmp	r3, #4
 80045b2:	d126      	bne.n	8004602 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d113      	bne.n	80045e4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80045c2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80045c6:	d106      	bne.n	80045d6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2102      	movs	r1, #2
 80045ce:	4618      	mov	r0, r3
 80045d0:	f003 fd84 	bl	80080dc <USB_InitFSLSPClkSel>
 80045d4:	e011      	b.n	80045fa <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2101      	movs	r1, #1
 80045dc:	4618      	mov	r0, r3
 80045de:	f003 fd7d 	bl	80080dc <USB_InitFSLSPClkSel>
 80045e2:	e00a      	b.n	80045fa <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d106      	bne.n	80045fa <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045f2:	461a      	mov	r2, r3
 80045f4:	f64e 2360 	movw	r3, #60000	; 0xea60
 80045f8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f006 fa46 	bl	800aa8c <HAL_HCD_PortEnabled_Callback>
 8004600:	e002      	b.n	8004608 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f006 fa50 	bl	800aaa8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f003 0320 	and.w	r3, r3, #32
 800460e:	2b20      	cmp	r3, #32
 8004610:	d103      	bne.n	800461a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	f043 0320 	orr.w	r3, r3, #32
 8004618:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004620:	461a      	mov	r2, r3
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	6013      	str	r3, [r2, #0]
}
 8004626:	bf00      	nop
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
	...

08004630 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e11f      	b.n	8004882 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d106      	bne.n	800465c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7fc fd3a 	bl	80010d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2224      	movs	r2, #36	; 0x24
 8004660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 0201 	bic.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004682:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004692:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004694:	f001 f9de 	bl	8005a54 <HAL_RCC_GetPCLK1Freq>
 8004698:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	4a7b      	ldr	r2, [pc, #492]	; (800488c <HAL_I2C_Init+0x25c>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d807      	bhi.n	80046b4 <HAL_I2C_Init+0x84>
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4a7a      	ldr	r2, [pc, #488]	; (8004890 <HAL_I2C_Init+0x260>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	bf94      	ite	ls
 80046ac:	2301      	movls	r3, #1
 80046ae:	2300      	movhi	r3, #0
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	e006      	b.n	80046c2 <HAL_I2C_Init+0x92>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	4a77      	ldr	r2, [pc, #476]	; (8004894 <HAL_I2C_Init+0x264>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	bf94      	ite	ls
 80046bc:	2301      	movls	r3, #1
 80046be:	2300      	movhi	r3, #0
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e0db      	b.n	8004882 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	4a72      	ldr	r2, [pc, #456]	; (8004898 <HAL_I2C_Init+0x268>)
 80046ce:	fba2 2303 	umull	r2, r3, r2, r3
 80046d2:	0c9b      	lsrs	r3, r3, #18
 80046d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68ba      	ldr	r2, [r7, #8]
 80046e6:	430a      	orrs	r2, r1
 80046e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6a1b      	ldr	r3, [r3, #32]
 80046f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	4a64      	ldr	r2, [pc, #400]	; (800488c <HAL_I2C_Init+0x25c>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d802      	bhi.n	8004704 <HAL_I2C_Init+0xd4>
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	3301      	adds	r3, #1
 8004702:	e009      	b.n	8004718 <HAL_I2C_Init+0xe8>
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800470a:	fb02 f303 	mul.w	r3, r2, r3
 800470e:	4a63      	ldr	r2, [pc, #396]	; (800489c <HAL_I2C_Init+0x26c>)
 8004710:	fba2 2303 	umull	r2, r3, r2, r3
 8004714:	099b      	lsrs	r3, r3, #6
 8004716:	3301      	adds	r3, #1
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	6812      	ldr	r2, [r2, #0]
 800471c:	430b      	orrs	r3, r1
 800471e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800472a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	4956      	ldr	r1, [pc, #344]	; (800488c <HAL_I2C_Init+0x25c>)
 8004734:	428b      	cmp	r3, r1
 8004736:	d80d      	bhi.n	8004754 <HAL_I2C_Init+0x124>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	1e59      	subs	r1, r3, #1
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	005b      	lsls	r3, r3, #1
 8004742:	fbb1 f3f3 	udiv	r3, r1, r3
 8004746:	3301      	adds	r3, #1
 8004748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800474c:	2b04      	cmp	r3, #4
 800474e:	bf38      	it	cc
 8004750:	2304      	movcc	r3, #4
 8004752:	e04f      	b.n	80047f4 <HAL_I2C_Init+0x1c4>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d111      	bne.n	8004780 <HAL_I2C_Init+0x150>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	1e58      	subs	r0, r3, #1
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6859      	ldr	r1, [r3, #4]
 8004764:	460b      	mov	r3, r1
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	440b      	add	r3, r1
 800476a:	fbb0 f3f3 	udiv	r3, r0, r3
 800476e:	3301      	adds	r3, #1
 8004770:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004774:	2b00      	cmp	r3, #0
 8004776:	bf0c      	ite	eq
 8004778:	2301      	moveq	r3, #1
 800477a:	2300      	movne	r3, #0
 800477c:	b2db      	uxtb	r3, r3
 800477e:	e012      	b.n	80047a6 <HAL_I2C_Init+0x176>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	1e58      	subs	r0, r3, #1
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6859      	ldr	r1, [r3, #4]
 8004788:	460b      	mov	r3, r1
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	440b      	add	r3, r1
 800478e:	0099      	lsls	r1, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	fbb0 f3f3 	udiv	r3, r0, r3
 8004796:	3301      	adds	r3, #1
 8004798:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800479c:	2b00      	cmp	r3, #0
 800479e:	bf0c      	ite	eq
 80047a0:	2301      	moveq	r3, #1
 80047a2:	2300      	movne	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <HAL_I2C_Init+0x17e>
 80047aa:	2301      	movs	r3, #1
 80047ac:	e022      	b.n	80047f4 <HAL_I2C_Init+0x1c4>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10e      	bne.n	80047d4 <HAL_I2C_Init+0x1a4>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	1e58      	subs	r0, r3, #1
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6859      	ldr	r1, [r3, #4]
 80047be:	460b      	mov	r3, r1
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	440b      	add	r3, r1
 80047c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80047c8:	3301      	adds	r3, #1
 80047ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047d2:	e00f      	b.n	80047f4 <HAL_I2C_Init+0x1c4>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	1e58      	subs	r0, r3, #1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6859      	ldr	r1, [r3, #4]
 80047dc:	460b      	mov	r3, r1
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	0099      	lsls	r1, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ea:	3301      	adds	r3, #1
 80047ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047f4:	6879      	ldr	r1, [r7, #4]
 80047f6:	6809      	ldr	r1, [r1, #0]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	69da      	ldr	r2, [r3, #28]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a1b      	ldr	r3, [r3, #32]
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004822:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	6911      	ldr	r1, [r2, #16]
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	68d2      	ldr	r2, [r2, #12]
 800482e:	4311      	orrs	r1, r2
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	6812      	ldr	r2, [r2, #0]
 8004834:	430b      	orrs	r3, r1
 8004836:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	695a      	ldr	r2, [r3, #20]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	430a      	orrs	r2, r1
 8004852:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f042 0201 	orr.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2220      	movs	r2, #32
 800486e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	000186a0 	.word	0x000186a0
 8004890:	001e847f 	.word	0x001e847f
 8004894:	003d08ff 	.word	0x003d08ff
 8004898:	431bde83 	.word	0x431bde83
 800489c:	10624dd3 	.word	0x10624dd3

080048a0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b088      	sub	sp, #32
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e128      	b.n	8004b04 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d109      	bne.n	80048d2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a90      	ldr	r2, [pc, #576]	; (8004b0c <HAL_I2S_Init+0x26c>)
 80048ca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f7fc fc47 	bl	8001160 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2202      	movs	r2, #2
 80048d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	69db      	ldr	r3, [r3, #28]
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	6812      	ldr	r2, [r2, #0]
 80048e4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80048e8:	f023 030f 	bic.w	r3, r3, #15
 80048ec:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2202      	movs	r2, #2
 80048f4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d060      	beq.n	80049c0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d102      	bne.n	800490c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004906:	2310      	movs	r3, #16
 8004908:	617b      	str	r3, [r7, #20]
 800490a:	e001      	b.n	8004910 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800490c:	2320      	movs	r3, #32
 800490e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	2b20      	cmp	r3, #32
 8004916:	d802      	bhi.n	800491e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	005b      	lsls	r3, r3, #1
 800491c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800491e:	2001      	movs	r0, #1
 8004920:	f001 f9a2 	bl	8005c68 <HAL_RCCEx_GetPeriphCLKFreq>
 8004924:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800492e:	d125      	bne.n	800497c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d010      	beq.n	800495a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	68fa      	ldr	r2, [r7, #12]
 800493e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004942:	4613      	mov	r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	4413      	add	r3, r2
 8004948:	005b      	lsls	r3, r3, #1
 800494a:	461a      	mov	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	fbb2 f3f3 	udiv	r3, r2, r3
 8004954:	3305      	adds	r3, #5
 8004956:	613b      	str	r3, [r7, #16]
 8004958:	e01f      	b.n	800499a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	00db      	lsls	r3, r3, #3
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	fbb2 f2f3 	udiv	r2, r2, r3
 8004964:	4613      	mov	r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	4413      	add	r3, r2
 800496a:	005b      	lsls	r3, r3, #1
 800496c:	461a      	mov	r2, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	fbb2 f3f3 	udiv	r3, r2, r3
 8004976:	3305      	adds	r3, #5
 8004978:	613b      	str	r3, [r7, #16]
 800497a:	e00e      	b.n	800499a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	fbb2 f2f3 	udiv	r2, r2, r3
 8004984:	4613      	mov	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	4413      	add	r3, r2
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	461a      	mov	r2, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	fbb2 f3f3 	udiv	r3, r2, r3
 8004996:	3305      	adds	r3, #5
 8004998:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	4a5c      	ldr	r2, [pc, #368]	; (8004b10 <HAL_I2S_Init+0x270>)
 800499e:	fba2 2303 	umull	r2, r3, r2, r3
 80049a2:	08db      	lsrs	r3, r3, #3
 80049a4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	085b      	lsrs	r3, r3, #1
 80049b6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	021b      	lsls	r3, r3, #8
 80049bc:	61bb      	str	r3, [r7, #24]
 80049be:	e003      	b.n	80049c8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80049c0:	2302      	movs	r3, #2
 80049c2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d902      	bls.n	80049d4 <HAL_I2S_Init+0x134>
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	2bff      	cmp	r3, #255	; 0xff
 80049d2:	d907      	bls.n	80049e4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d8:	f043 0210 	orr.w	r2, r3, #16
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e08f      	b.n	8004b04 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691a      	ldr	r2, [r3, #16]
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	ea42 0103 	orr.w	r1, r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	69fa      	ldr	r2, [r7, #28]
 80049f4:	430a      	orrs	r2, r1
 80049f6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004a02:	f023 030f 	bic.w	r3, r3, #15
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	6851      	ldr	r1, [r2, #4]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6892      	ldr	r2, [r2, #8]
 8004a0e:	4311      	orrs	r1, r2
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	68d2      	ldr	r2, [r2, #12]
 8004a14:	4311      	orrs	r1, r2
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	6992      	ldr	r2, [r2, #24]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	431a      	orrs	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a26:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a1b      	ldr	r3, [r3, #32]
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d161      	bne.n	8004af4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a38      	ldr	r2, [pc, #224]	; (8004b14 <HAL_I2S_Init+0x274>)
 8004a34:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a37      	ldr	r2, [pc, #220]	; (8004b18 <HAL_I2S_Init+0x278>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d101      	bne.n	8004a44 <HAL_I2S_Init+0x1a4>
 8004a40:	4b36      	ldr	r3, [pc, #216]	; (8004b1c <HAL_I2S_Init+0x27c>)
 8004a42:	e001      	b.n	8004a48 <HAL_I2S_Init+0x1a8>
 8004a44:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	6812      	ldr	r2, [r2, #0]
 8004a4e:	4932      	ldr	r1, [pc, #200]	; (8004b18 <HAL_I2S_Init+0x278>)
 8004a50:	428a      	cmp	r2, r1
 8004a52:	d101      	bne.n	8004a58 <HAL_I2S_Init+0x1b8>
 8004a54:	4a31      	ldr	r2, [pc, #196]	; (8004b1c <HAL_I2S_Init+0x27c>)
 8004a56:	e001      	b.n	8004a5c <HAL_I2S_Init+0x1bc>
 8004a58:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004a5c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004a60:	f023 030f 	bic.w	r3, r3, #15
 8004a64:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a2b      	ldr	r2, [pc, #172]	; (8004b18 <HAL_I2S_Init+0x278>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d101      	bne.n	8004a74 <HAL_I2S_Init+0x1d4>
 8004a70:	4b2a      	ldr	r3, [pc, #168]	; (8004b1c <HAL_I2S_Init+0x27c>)
 8004a72:	e001      	b.n	8004a78 <HAL_I2S_Init+0x1d8>
 8004a74:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a78:	2202      	movs	r2, #2
 8004a7a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a25      	ldr	r2, [pc, #148]	; (8004b18 <HAL_I2S_Init+0x278>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d101      	bne.n	8004a8a <HAL_I2S_Init+0x1ea>
 8004a86:	4b25      	ldr	r3, [pc, #148]	; (8004b1c <HAL_I2S_Init+0x27c>)
 8004a88:	e001      	b.n	8004a8e <HAL_I2S_Init+0x1ee>
 8004a8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a8e:	69db      	ldr	r3, [r3, #28]
 8004a90:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a9a:	d003      	beq.n	8004aa4 <HAL_I2S_Init+0x204>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d103      	bne.n	8004aac <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004aa4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004aa8:	613b      	str	r3, [r7, #16]
 8004aaa:	e001      	b.n	8004ab0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004aac:	2300      	movs	r3, #0
 8004aae:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	b299      	uxth	r1, r3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8004ac6:	4303      	orrs	r3, r0
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	430b      	orrs	r3, r1
 8004acc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	897b      	ldrh	r3, [r7, #10]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004adc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a0d      	ldr	r2, [pc, #52]	; (8004b18 <HAL_I2S_Init+0x278>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d101      	bne.n	8004aec <HAL_I2S_Init+0x24c>
 8004ae8:	4b0c      	ldr	r3, [pc, #48]	; (8004b1c <HAL_I2S_Init+0x27c>)
 8004aea:	e001      	b.n	8004af0 <HAL_I2S_Init+0x250>
 8004aec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004af0:	897a      	ldrh	r2, [r7, #10]
 8004af2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3720      	adds	r7, #32
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	08004c17 	.word	0x08004c17
 8004b10:	cccccccd 	.word	0xcccccccd
 8004b14:	08004d2d 	.word	0x08004d2d
 8004b18:	40003800 	.word	0x40003800
 8004b1c:	40003400 	.word	0x40003400

08004b20 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004b28:	bf00      	nop
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004b3c:	bf00      	nop
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b68:	881a      	ldrh	r2, [r3, #0]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b74:	1c9a      	adds	r2, r3, #2
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	3b01      	subs	r3, #1
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10e      	bne.n	8004bb0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685a      	ldr	r2, [r3, #4]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ba0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7ff ffb8 	bl	8004b20 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004bb0:	bf00      	nop
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68da      	ldr	r2, [r3, #12]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bca:	b292      	uxth	r2, r2
 8004bcc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd2:	1c9a      	adds	r2, r3, #2
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	3b01      	subs	r3, #1
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10e      	bne.n	8004c0e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004bfe:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f7ff ff93 	bl	8004b34 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004c0e:	bf00      	nop
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b086      	sub	sp, #24
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d13a      	bne.n	8004ca8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d109      	bne.n	8004c50 <I2S_IRQHandler+0x3a>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c46:	2b40      	cmp	r3, #64	; 0x40
 8004c48:	d102      	bne.n	8004c50 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7ff ffb4 	bl	8004bb8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c56:	2b40      	cmp	r3, #64	; 0x40
 8004c58:	d126      	bne.n	8004ca8 <I2S_IRQHandler+0x92>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f003 0320 	and.w	r3, r3, #32
 8004c64:	2b20      	cmp	r3, #32
 8004c66:	d11f      	bne.n	8004ca8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c76:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004c78:	2300      	movs	r3, #0
 8004c7a:	613b      	str	r3, [r7, #16]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	613b      	str	r3, [r7, #16]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	613b      	str	r3, [r7, #16]
 8004c8c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c9a:	f043 0202 	orr.w	r2, r3, #2
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f7ff ff50 	bl	8004b48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b03      	cmp	r3, #3
 8004cb2:	d136      	bne.n	8004d22 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d109      	bne.n	8004cd2 <I2S_IRQHandler+0xbc>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cc8:	2b80      	cmp	r3, #128	; 0x80
 8004cca:	d102      	bne.n	8004cd2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f7ff ff45 	bl	8004b5c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f003 0308 	and.w	r3, r3, #8
 8004cd8:	2b08      	cmp	r3, #8
 8004cda:	d122      	bne.n	8004d22 <I2S_IRQHandler+0x10c>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f003 0320 	and.w	r3, r3, #32
 8004ce6:	2b20      	cmp	r3, #32
 8004ce8:	d11b      	bne.n	8004d22 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004cf8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d14:	f043 0204 	orr.w	r2, r3, #4
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f7ff ff13 	bl	8004b48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004d22:	bf00      	nop
 8004d24:	3718      	adds	r7, #24
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
	...

08004d2c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b088      	sub	sp, #32
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4aa2      	ldr	r2, [pc, #648]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d101      	bne.n	8004d4a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004d46:	4ba2      	ldr	r3, [pc, #648]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d48:	e001      	b.n	8004d4e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004d4a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a9b      	ldr	r2, [pc, #620]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d101      	bne.n	8004d68 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004d64:	4b9a      	ldr	r3, [pc, #616]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004d66:	e001      	b.n	8004d6c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004d68:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d78:	d004      	beq.n	8004d84 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	f040 8099 	bne.w	8004eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	f003 0302 	and.w	r3, r3, #2
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d107      	bne.n	8004d9e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d002      	beq.n	8004d9e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f000 f925 	bl	8004fe8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	f003 0301 	and.w	r3, r3, #1
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d107      	bne.n	8004db8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d002      	beq.n	8004db8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 f9c8 	bl	8005148 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dbe:	2b40      	cmp	r3, #64	; 0x40
 8004dc0:	d13a      	bne.n	8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	f003 0320 	and.w	r3, r3, #32
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d035      	beq.n	8004e38 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a7e      	ldr	r2, [pc, #504]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d101      	bne.n	8004dda <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004dd6:	4b7e      	ldr	r3, [pc, #504]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004dd8:	e001      	b.n	8004dde <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8004dda:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004dde:	685a      	ldr	r2, [r3, #4]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4979      	ldr	r1, [pc, #484]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004de6:	428b      	cmp	r3, r1
 8004de8:	d101      	bne.n	8004dee <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004dea:	4b79      	ldr	r3, [pc, #484]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004dec:	e001      	b.n	8004df2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004dee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004df2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004df6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e06:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004e08:	2300      	movs	r3, #0
 8004e0a:	60fb      	str	r3, [r7, #12]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e2a:	f043 0202 	orr.w	r2, r3, #2
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f7ff fe88 	bl	8004b48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	f003 0308 	and.w	r3, r3, #8
 8004e3e:	2b08      	cmp	r3, #8
 8004e40:	f040 80be 	bne.w	8004fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	f003 0320 	and.w	r3, r3, #32
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f000 80b8 	beq.w	8004fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004e5e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a59      	ldr	r2, [pc, #356]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d101      	bne.n	8004e6e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004e6a:	4b59      	ldr	r3, [pc, #356]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004e6c:	e001      	b.n	8004e72 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004e6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4954      	ldr	r1, [pc, #336]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004e7a:	428b      	cmp	r3, r1
 8004e7c:	d101      	bne.n	8004e82 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004e7e:	4b54      	ldr	r3, [pc, #336]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004e80:	e001      	b.n	8004e86 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004e82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e86:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004e8a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	60bb      	str	r3, [r7, #8]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	60bb      	str	r3, [r7, #8]
 8004e98:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea6:	f043 0204 	orr.w	r2, r3, #4
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f7ff fe4a 	bl	8004b48 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004eb4:	e084      	b.n	8004fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d107      	bne.n	8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d002      	beq.n	8004ed0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f8be 	bl	800504c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d107      	bne.n	8004eea <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d002      	beq.n	8004eea <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f000 f8fd 	bl	80050e4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef0:	2b40      	cmp	r3, #64	; 0x40
 8004ef2:	d12f      	bne.n	8004f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f003 0320 	and.w	r3, r3, #32
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d02a      	beq.n	8004f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	685a      	ldr	r2, [r3, #4]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f0c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a2e      	ldr	r2, [pc, #184]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d101      	bne.n	8004f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004f18:	4b2d      	ldr	r3, [pc, #180]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004f1a:	e001      	b.n	8004f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004f1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4929      	ldr	r1, [pc, #164]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004f28:	428b      	cmp	r3, r1
 8004f2a:	d101      	bne.n	8004f30 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004f2c:	4b28      	ldr	r3, [pc, #160]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004f2e:	e001      	b.n	8004f34 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004f30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f34:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f38:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f46:	f043 0202 	orr.w	r2, r3, #2
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f7ff fdfa 	bl	8004b48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	f003 0308 	and.w	r3, r3, #8
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d131      	bne.n	8004fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	f003 0320 	and.w	r3, r3, #32
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d02c      	beq.n	8004fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a17      	ldr	r2, [pc, #92]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d101      	bne.n	8004f76 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004f72:	4b17      	ldr	r3, [pc, #92]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004f74:	e001      	b.n	8004f7a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004f76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f7a:	685a      	ldr	r2, [r3, #4]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4912      	ldr	r1, [pc, #72]	; (8004fcc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004f82:	428b      	cmp	r3, r1
 8004f84:	d101      	bne.n	8004f8a <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8004f86:	4b12      	ldr	r3, [pc, #72]	; (8004fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004f88:	e001      	b.n	8004f8e <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8004f8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004f8e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f92:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	685a      	ldr	r2, [r3, #4]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004fa2:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb0:	f043 0204 	orr.w	r2, r3, #4
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f7ff fdc5 	bl	8004b48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004fbe:	e000      	b.n	8004fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004fc0:	bf00      	nop
}
 8004fc2:	bf00      	nop
 8004fc4:	3720      	adds	r7, #32
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	40003800 	.word	0x40003800
 8004fd0:	40003400 	.word	0x40003400

08004fd4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004fdc:	bf00      	nop
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr

08004fe8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff4:	1c99      	adds	r1, r3, #2
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	6251      	str	r1, [r2, #36]	; 0x24
 8004ffa:	881a      	ldrh	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005006:	b29b      	uxth	r3, r3
 8005008:	3b01      	subs	r3, #1
 800500a:	b29a      	uxth	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005014:	b29b      	uxth	r3, r3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d113      	bne.n	8005042 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005028:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800502e:	b29b      	uxth	r3, r3
 8005030:	2b00      	cmp	r3, #0
 8005032:	d106      	bne.n	8005042 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f7ff ffc9 	bl	8004fd4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005042:	bf00      	nop
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
	...

0800504c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005058:	1c99      	adds	r1, r3, #2
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6251      	str	r1, [r2, #36]	; 0x24
 800505e:	8819      	ldrh	r1, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a1d      	ldr	r2, [pc, #116]	; (80050dc <I2SEx_TxISR_I2SExt+0x90>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d101      	bne.n	800506e <I2SEx_TxISR_I2SExt+0x22>
 800506a:	4b1d      	ldr	r3, [pc, #116]	; (80050e0 <I2SEx_TxISR_I2SExt+0x94>)
 800506c:	e001      	b.n	8005072 <I2SEx_TxISR_I2SExt+0x26>
 800506e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005072:	460a      	mov	r2, r1
 8005074:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800507a:	b29b      	uxth	r3, r3
 800507c:	3b01      	subs	r3, #1
 800507e:	b29a      	uxth	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d121      	bne.n	80050d2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a12      	ldr	r2, [pc, #72]	; (80050dc <I2SEx_TxISR_I2SExt+0x90>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d101      	bne.n	800509c <I2SEx_TxISR_I2SExt+0x50>
 8005098:	4b11      	ldr	r3, [pc, #68]	; (80050e0 <I2SEx_TxISR_I2SExt+0x94>)
 800509a:	e001      	b.n	80050a0 <I2SEx_TxISR_I2SExt+0x54>
 800509c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	490d      	ldr	r1, [pc, #52]	; (80050dc <I2SEx_TxISR_I2SExt+0x90>)
 80050a8:	428b      	cmp	r3, r1
 80050aa:	d101      	bne.n	80050b0 <I2SEx_TxISR_I2SExt+0x64>
 80050ac:	4b0c      	ldr	r3, [pc, #48]	; (80050e0 <I2SEx_TxISR_I2SExt+0x94>)
 80050ae:	e001      	b.n	80050b4 <I2SEx_TxISR_I2SExt+0x68>
 80050b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80050b8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80050be:	b29b      	uxth	r3, r3
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d106      	bne.n	80050d2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f7ff ff81 	bl	8004fd4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80050d2:	bf00      	nop
 80050d4:	3708      	adds	r7, #8
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	40003800 	.word	0x40003800
 80050e0:	40003400 	.word	0x40003400

080050e4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68d8      	ldr	r0, [r3, #12]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f6:	1c99      	adds	r1, r3, #2
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	62d1      	str	r1, [r2, #44]	; 0x2c
 80050fc:	b282      	uxth	r2, r0
 80050fe:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005104:	b29b      	uxth	r3, r3
 8005106:	3b01      	subs	r3, #1
 8005108:	b29a      	uxth	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005112:	b29b      	uxth	r3, r3
 8005114:	2b00      	cmp	r3, #0
 8005116:	d113      	bne.n	8005140 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	685a      	ldr	r2, [r3, #4]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005126:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800512c:	b29b      	uxth	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d106      	bne.n	8005140 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f7ff ff4a 	bl	8004fd4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005140:	bf00      	nop
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a20      	ldr	r2, [pc, #128]	; (80051d8 <I2SEx_RxISR_I2SExt+0x90>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d101      	bne.n	800515e <I2SEx_RxISR_I2SExt+0x16>
 800515a:	4b20      	ldr	r3, [pc, #128]	; (80051dc <I2SEx_RxISR_I2SExt+0x94>)
 800515c:	e001      	b.n	8005162 <I2SEx_RxISR_I2SExt+0x1a>
 800515e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005162:	68d8      	ldr	r0, [r3, #12]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005168:	1c99      	adds	r1, r3, #2
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800516e:	b282      	uxth	r2, r0
 8005170:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005176:	b29b      	uxth	r3, r3
 8005178:	3b01      	subs	r3, #1
 800517a:	b29a      	uxth	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005184:	b29b      	uxth	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d121      	bne.n	80051ce <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a12      	ldr	r2, [pc, #72]	; (80051d8 <I2SEx_RxISR_I2SExt+0x90>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d101      	bne.n	8005198 <I2SEx_RxISR_I2SExt+0x50>
 8005194:	4b11      	ldr	r3, [pc, #68]	; (80051dc <I2SEx_RxISR_I2SExt+0x94>)
 8005196:	e001      	b.n	800519c <I2SEx_RxISR_I2SExt+0x54>
 8005198:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800519c:	685a      	ldr	r2, [r3, #4]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	490d      	ldr	r1, [pc, #52]	; (80051d8 <I2SEx_RxISR_I2SExt+0x90>)
 80051a4:	428b      	cmp	r3, r1
 80051a6:	d101      	bne.n	80051ac <I2SEx_RxISR_I2SExt+0x64>
 80051a8:	4b0c      	ldr	r3, [pc, #48]	; (80051dc <I2SEx_RxISR_I2SExt+0x94>)
 80051aa:	e001      	b.n	80051b0 <I2SEx_RxISR_I2SExt+0x68>
 80051ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051b0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80051b4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d106      	bne.n	80051ce <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f7ff ff03 	bl	8004fd4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80051ce:	bf00      	nop
 80051d0:	3708      	adds	r7, #8
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	40003800 	.word	0x40003800
 80051dc:	40003400 	.word	0x40003400

080051e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e25b      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d075      	beq.n	80052ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051fe:	4ba3      	ldr	r3, [pc, #652]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f003 030c 	and.w	r3, r3, #12
 8005206:	2b04      	cmp	r3, #4
 8005208:	d00c      	beq.n	8005224 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800520a:	4ba0      	ldr	r3, [pc, #640]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005212:	2b08      	cmp	r3, #8
 8005214:	d112      	bne.n	800523c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005216:	4b9d      	ldr	r3, [pc, #628]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800521e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005222:	d10b      	bne.n	800523c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005224:	4b99      	ldr	r3, [pc, #612]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d05b      	beq.n	80052e8 <HAL_RCC_OscConfig+0x108>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d157      	bne.n	80052e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e236      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005244:	d106      	bne.n	8005254 <HAL_RCC_OscConfig+0x74>
 8005246:	4b91      	ldr	r3, [pc, #580]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a90      	ldr	r2, [pc, #576]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800524c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005250:	6013      	str	r3, [r2, #0]
 8005252:	e01d      	b.n	8005290 <HAL_RCC_OscConfig+0xb0>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800525c:	d10c      	bne.n	8005278 <HAL_RCC_OscConfig+0x98>
 800525e:	4b8b      	ldr	r3, [pc, #556]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a8a      	ldr	r2, [pc, #552]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005264:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005268:	6013      	str	r3, [r2, #0]
 800526a:	4b88      	ldr	r3, [pc, #544]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a87      	ldr	r2, [pc, #540]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005270:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005274:	6013      	str	r3, [r2, #0]
 8005276:	e00b      	b.n	8005290 <HAL_RCC_OscConfig+0xb0>
 8005278:	4b84      	ldr	r3, [pc, #528]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a83      	ldr	r2, [pc, #524]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800527e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	4b81      	ldr	r3, [pc, #516]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a80      	ldr	r2, [pc, #512]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800528a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800528e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d013      	beq.n	80052c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005298:	f7fc fa46 	bl	8001728 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052a0:	f7fc fa42 	bl	8001728 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b64      	cmp	r3, #100	; 0x64
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e1fb      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052b2:	4b76      	ldr	r3, [pc, #472]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d0f0      	beq.n	80052a0 <HAL_RCC_OscConfig+0xc0>
 80052be:	e014      	b.n	80052ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c0:	f7fc fa32 	bl	8001728 <HAL_GetTick>
 80052c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052c6:	e008      	b.n	80052da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052c8:	f7fc fa2e 	bl	8001728 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b64      	cmp	r3, #100	; 0x64
 80052d4:	d901      	bls.n	80052da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e1e7      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052da:	4b6c      	ldr	r3, [pc, #432]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1f0      	bne.n	80052c8 <HAL_RCC_OscConfig+0xe8>
 80052e6:	e000      	b.n	80052ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d063      	beq.n	80053be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052f6:	4b65      	ldr	r3, [pc, #404]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f003 030c 	and.w	r3, r3, #12
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00b      	beq.n	800531a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005302:	4b62      	ldr	r3, [pc, #392]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800530a:	2b08      	cmp	r3, #8
 800530c:	d11c      	bne.n	8005348 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800530e:	4b5f      	ldr	r3, [pc, #380]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d116      	bne.n	8005348 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800531a:	4b5c      	ldr	r3, [pc, #368]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 0302 	and.w	r3, r3, #2
 8005322:	2b00      	cmp	r3, #0
 8005324:	d005      	beq.n	8005332 <HAL_RCC_OscConfig+0x152>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	2b01      	cmp	r3, #1
 800532c:	d001      	beq.n	8005332 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e1bb      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005332:	4b56      	ldr	r3, [pc, #344]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	691b      	ldr	r3, [r3, #16]
 800533e:	00db      	lsls	r3, r3, #3
 8005340:	4952      	ldr	r1, [pc, #328]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005342:	4313      	orrs	r3, r2
 8005344:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005346:	e03a      	b.n	80053be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d020      	beq.n	8005392 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005350:	4b4f      	ldr	r3, [pc, #316]	; (8005490 <HAL_RCC_OscConfig+0x2b0>)
 8005352:	2201      	movs	r2, #1
 8005354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005356:	f7fc f9e7 	bl	8001728 <HAL_GetTick>
 800535a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800535c:	e008      	b.n	8005370 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800535e:	f7fc f9e3 	bl	8001728 <HAL_GetTick>
 8005362:	4602      	mov	r2, r0
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d901      	bls.n	8005370 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e19c      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005370:	4b46      	ldr	r3, [pc, #280]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0302 	and.w	r3, r3, #2
 8005378:	2b00      	cmp	r3, #0
 800537a:	d0f0      	beq.n	800535e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800537c:	4b43      	ldr	r3, [pc, #268]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	00db      	lsls	r3, r3, #3
 800538a:	4940      	ldr	r1, [pc, #256]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800538c:	4313      	orrs	r3, r2
 800538e:	600b      	str	r3, [r1, #0]
 8005390:	e015      	b.n	80053be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005392:	4b3f      	ldr	r3, [pc, #252]	; (8005490 <HAL_RCC_OscConfig+0x2b0>)
 8005394:	2200      	movs	r2, #0
 8005396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005398:	f7fc f9c6 	bl	8001728 <HAL_GetTick>
 800539c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800539e:	e008      	b.n	80053b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053a0:	f7fc f9c2 	bl	8001728 <HAL_GetTick>
 80053a4:	4602      	mov	r2, r0
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	1ad3      	subs	r3, r2, r3
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d901      	bls.n	80053b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	e17b      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053b2:	4b36      	ldr	r3, [pc, #216]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1f0      	bne.n	80053a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0308 	and.w	r3, r3, #8
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d030      	beq.n	800542c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d016      	beq.n	8005400 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053d2:	4b30      	ldr	r3, [pc, #192]	; (8005494 <HAL_RCC_OscConfig+0x2b4>)
 80053d4:	2201      	movs	r2, #1
 80053d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d8:	f7fc f9a6 	bl	8001728 <HAL_GetTick>
 80053dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053de:	e008      	b.n	80053f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053e0:	f7fc f9a2 	bl	8001728 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e15b      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053f2:	4b26      	ldr	r3, [pc, #152]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 80053f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d0f0      	beq.n	80053e0 <HAL_RCC_OscConfig+0x200>
 80053fe:	e015      	b.n	800542c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005400:	4b24      	ldr	r3, [pc, #144]	; (8005494 <HAL_RCC_OscConfig+0x2b4>)
 8005402:	2200      	movs	r2, #0
 8005404:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005406:	f7fc f98f 	bl	8001728 <HAL_GetTick>
 800540a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800540c:	e008      	b.n	8005420 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800540e:	f7fc f98b 	bl	8001728 <HAL_GetTick>
 8005412:	4602      	mov	r2, r0
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	2b02      	cmp	r3, #2
 800541a:	d901      	bls.n	8005420 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800541c:	2303      	movs	r3, #3
 800541e:	e144      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005420:	4b1a      	ldr	r3, [pc, #104]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005422:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1f0      	bne.n	800540e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0304 	and.w	r3, r3, #4
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 80a0 	beq.w	800557a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800543a:	2300      	movs	r3, #0
 800543c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800543e:	4b13      	ldr	r3, [pc, #76]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10f      	bne.n	800546a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800544a:	2300      	movs	r3, #0
 800544c:	60bb      	str	r3, [r7, #8]
 800544e:	4b0f      	ldr	r3, [pc, #60]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	4a0e      	ldr	r2, [pc, #56]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 8005454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005458:	6413      	str	r3, [r2, #64]	; 0x40
 800545a:	4b0c      	ldr	r3, [pc, #48]	; (800548c <HAL_RCC_OscConfig+0x2ac>)
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005462:	60bb      	str	r3, [r7, #8]
 8005464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005466:	2301      	movs	r3, #1
 8005468:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800546a:	4b0b      	ldr	r3, [pc, #44]	; (8005498 <HAL_RCC_OscConfig+0x2b8>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005472:	2b00      	cmp	r3, #0
 8005474:	d121      	bne.n	80054ba <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005476:	4b08      	ldr	r3, [pc, #32]	; (8005498 <HAL_RCC_OscConfig+0x2b8>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a07      	ldr	r2, [pc, #28]	; (8005498 <HAL_RCC_OscConfig+0x2b8>)
 800547c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005482:	f7fc f951 	bl	8001728 <HAL_GetTick>
 8005486:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005488:	e011      	b.n	80054ae <HAL_RCC_OscConfig+0x2ce>
 800548a:	bf00      	nop
 800548c:	40023800 	.word	0x40023800
 8005490:	42470000 	.word	0x42470000
 8005494:	42470e80 	.word	0x42470e80
 8005498:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800549c:	f7fc f944 	bl	8001728 <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e0fd      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054ae:	4b81      	ldr	r3, [pc, #516]	; (80056b4 <HAL_RCC_OscConfig+0x4d4>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d0f0      	beq.n	800549c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d106      	bne.n	80054d0 <HAL_RCC_OscConfig+0x2f0>
 80054c2:	4b7d      	ldr	r3, [pc, #500]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80054c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c6:	4a7c      	ldr	r2, [pc, #496]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80054c8:	f043 0301 	orr.w	r3, r3, #1
 80054cc:	6713      	str	r3, [r2, #112]	; 0x70
 80054ce:	e01c      	b.n	800550a <HAL_RCC_OscConfig+0x32a>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	2b05      	cmp	r3, #5
 80054d6:	d10c      	bne.n	80054f2 <HAL_RCC_OscConfig+0x312>
 80054d8:	4b77      	ldr	r3, [pc, #476]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80054da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054dc:	4a76      	ldr	r2, [pc, #472]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80054de:	f043 0304 	orr.w	r3, r3, #4
 80054e2:	6713      	str	r3, [r2, #112]	; 0x70
 80054e4:	4b74      	ldr	r3, [pc, #464]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80054e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e8:	4a73      	ldr	r2, [pc, #460]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80054ea:	f043 0301 	orr.w	r3, r3, #1
 80054ee:	6713      	str	r3, [r2, #112]	; 0x70
 80054f0:	e00b      	b.n	800550a <HAL_RCC_OscConfig+0x32a>
 80054f2:	4b71      	ldr	r3, [pc, #452]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80054f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f6:	4a70      	ldr	r2, [pc, #448]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80054f8:	f023 0301 	bic.w	r3, r3, #1
 80054fc:	6713      	str	r3, [r2, #112]	; 0x70
 80054fe:	4b6e      	ldr	r3, [pc, #440]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 8005500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005502:	4a6d      	ldr	r2, [pc, #436]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 8005504:	f023 0304 	bic.w	r3, r3, #4
 8005508:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d015      	beq.n	800553e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005512:	f7fc f909 	bl	8001728 <HAL_GetTick>
 8005516:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005518:	e00a      	b.n	8005530 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800551a:	f7fc f905 	bl	8001728 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	f241 3288 	movw	r2, #5000	; 0x1388
 8005528:	4293      	cmp	r3, r2
 800552a:	d901      	bls.n	8005530 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e0bc      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005530:	4b61      	ldr	r3, [pc, #388]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 8005532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	2b00      	cmp	r3, #0
 800553a:	d0ee      	beq.n	800551a <HAL_RCC_OscConfig+0x33a>
 800553c:	e014      	b.n	8005568 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800553e:	f7fc f8f3 	bl	8001728 <HAL_GetTick>
 8005542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005544:	e00a      	b.n	800555c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005546:	f7fc f8ef 	bl	8001728 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	f241 3288 	movw	r2, #5000	; 0x1388
 8005554:	4293      	cmp	r3, r2
 8005556:	d901      	bls.n	800555c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e0a6      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800555c:	4b56      	ldr	r3, [pc, #344]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 800555e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1ee      	bne.n	8005546 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005568:	7dfb      	ldrb	r3, [r7, #23]
 800556a:	2b01      	cmp	r3, #1
 800556c:	d105      	bne.n	800557a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800556e:	4b52      	ldr	r3, [pc, #328]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 8005570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005572:	4a51      	ldr	r2, [pc, #324]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 8005574:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005578:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	2b00      	cmp	r3, #0
 8005580:	f000 8092 	beq.w	80056a8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005584:	4b4c      	ldr	r3, [pc, #304]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f003 030c 	and.w	r3, r3, #12
 800558c:	2b08      	cmp	r3, #8
 800558e:	d05c      	beq.n	800564a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	699b      	ldr	r3, [r3, #24]
 8005594:	2b02      	cmp	r3, #2
 8005596:	d141      	bne.n	800561c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005598:	4b48      	ldr	r3, [pc, #288]	; (80056bc <HAL_RCC_OscConfig+0x4dc>)
 800559a:	2200      	movs	r2, #0
 800559c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800559e:	f7fc f8c3 	bl	8001728 <HAL_GetTick>
 80055a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055a4:	e008      	b.n	80055b8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055a6:	f7fc f8bf 	bl	8001728 <HAL_GetTick>
 80055aa:	4602      	mov	r2, r0
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	1ad3      	subs	r3, r2, r3
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d901      	bls.n	80055b8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	e078      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055b8:	4b3f      	ldr	r3, [pc, #252]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d1f0      	bne.n	80055a6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	69da      	ldr	r2, [r3, #28]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a1b      	ldr	r3, [r3, #32]
 80055cc:	431a      	orrs	r2, r3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d2:	019b      	lsls	r3, r3, #6
 80055d4:	431a      	orrs	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055da:	085b      	lsrs	r3, r3, #1
 80055dc:	3b01      	subs	r3, #1
 80055de:	041b      	lsls	r3, r3, #16
 80055e0:	431a      	orrs	r2, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e6:	061b      	lsls	r3, r3, #24
 80055e8:	4933      	ldr	r1, [pc, #204]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055ee:	4b33      	ldr	r3, [pc, #204]	; (80056bc <HAL_RCC_OscConfig+0x4dc>)
 80055f0:	2201      	movs	r2, #1
 80055f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f4:	f7fc f898 	bl	8001728 <HAL_GetTick>
 80055f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055fc:	f7fc f894 	bl	8001728 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e04d      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800560e:	4b2a      	ldr	r3, [pc, #168]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d0f0      	beq.n	80055fc <HAL_RCC_OscConfig+0x41c>
 800561a:	e045      	b.n	80056a8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800561c:	4b27      	ldr	r3, [pc, #156]	; (80056bc <HAL_RCC_OscConfig+0x4dc>)
 800561e:	2200      	movs	r2, #0
 8005620:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005622:	f7fc f881 	bl	8001728 <HAL_GetTick>
 8005626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005628:	e008      	b.n	800563c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800562a:	f7fc f87d 	bl	8001728 <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	2b02      	cmp	r3, #2
 8005636:	d901      	bls.n	800563c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005638:	2303      	movs	r3, #3
 800563a:	e036      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800563c:	4b1e      	ldr	r3, [pc, #120]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1f0      	bne.n	800562a <HAL_RCC_OscConfig+0x44a>
 8005648:	e02e      	b.n	80056a8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d101      	bne.n	8005656 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e029      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005656:	4b18      	ldr	r3, [pc, #96]	; (80056b8 <HAL_RCC_OscConfig+0x4d8>)
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	69db      	ldr	r3, [r3, #28]
 8005666:	429a      	cmp	r2, r3
 8005668:	d11c      	bne.n	80056a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005674:	429a      	cmp	r2, r3
 8005676:	d115      	bne.n	80056a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800567e:	4013      	ands	r3, r2
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005684:	4293      	cmp	r3, r2
 8005686:	d10d      	bne.n	80056a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005692:	429a      	cmp	r2, r3
 8005694:	d106      	bne.n	80056a4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d001      	beq.n	80056a8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e000      	b.n	80056aa <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3718      	adds	r7, #24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	40007000 	.word	0x40007000
 80056b8:	40023800 	.word	0x40023800
 80056bc:	42470060 	.word	0x42470060

080056c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d101      	bne.n	80056d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e0cc      	b.n	800586e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056d4:	4b68      	ldr	r3, [pc, #416]	; (8005878 <HAL_RCC_ClockConfig+0x1b8>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 030f 	and.w	r3, r3, #15
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d90c      	bls.n	80056fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056e2:	4b65      	ldr	r3, [pc, #404]	; (8005878 <HAL_RCC_ClockConfig+0x1b8>)
 80056e4:	683a      	ldr	r2, [r7, #0]
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ea:	4b63      	ldr	r3, [pc, #396]	; (8005878 <HAL_RCC_ClockConfig+0x1b8>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 030f 	and.w	r3, r3, #15
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d001      	beq.n	80056fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e0b8      	b.n	800586e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0302 	and.w	r3, r3, #2
 8005704:	2b00      	cmp	r3, #0
 8005706:	d020      	beq.n	800574a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0304 	and.w	r3, r3, #4
 8005710:	2b00      	cmp	r3, #0
 8005712:	d005      	beq.n	8005720 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005714:	4b59      	ldr	r3, [pc, #356]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	4a58      	ldr	r2, [pc, #352]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 800571a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800571e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 0308 	and.w	r3, r3, #8
 8005728:	2b00      	cmp	r3, #0
 800572a:	d005      	beq.n	8005738 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800572c:	4b53      	ldr	r3, [pc, #332]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	4a52      	ldr	r2, [pc, #328]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005732:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005736:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005738:	4b50      	ldr	r3, [pc, #320]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	494d      	ldr	r1, [pc, #308]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005746:	4313      	orrs	r3, r2
 8005748:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d044      	beq.n	80057e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d107      	bne.n	800576e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800575e:	4b47      	ldr	r3, [pc, #284]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d119      	bne.n	800579e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e07f      	b.n	800586e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	2b02      	cmp	r3, #2
 8005774:	d003      	beq.n	800577e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800577a:	2b03      	cmp	r3, #3
 800577c:	d107      	bne.n	800578e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800577e:	4b3f      	ldr	r3, [pc, #252]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d109      	bne.n	800579e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e06f      	b.n	800586e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800578e:	4b3b      	ldr	r3, [pc, #236]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0302 	and.w	r3, r3, #2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d101      	bne.n	800579e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e067      	b.n	800586e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800579e:	4b37      	ldr	r3, [pc, #220]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f023 0203 	bic.w	r2, r3, #3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	4934      	ldr	r1, [pc, #208]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057b0:	f7fb ffba 	bl	8001728 <HAL_GetTick>
 80057b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057b6:	e00a      	b.n	80057ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057b8:	f7fb ffb6 	bl	8001728 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d901      	bls.n	80057ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e04f      	b.n	800586e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ce:	4b2b      	ldr	r3, [pc, #172]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f003 020c 	and.w	r2, r3, #12
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	429a      	cmp	r2, r3
 80057de:	d1eb      	bne.n	80057b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057e0:	4b25      	ldr	r3, [pc, #148]	; (8005878 <HAL_RCC_ClockConfig+0x1b8>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 030f 	and.w	r3, r3, #15
 80057e8:	683a      	ldr	r2, [r7, #0]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d20c      	bcs.n	8005808 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ee:	4b22      	ldr	r3, [pc, #136]	; (8005878 <HAL_RCC_ClockConfig+0x1b8>)
 80057f0:	683a      	ldr	r2, [r7, #0]
 80057f2:	b2d2      	uxtb	r2, r2
 80057f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057f6:	4b20      	ldr	r3, [pc, #128]	; (8005878 <HAL_RCC_ClockConfig+0x1b8>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 030f 	and.w	r3, r3, #15
 80057fe:	683a      	ldr	r2, [r7, #0]
 8005800:	429a      	cmp	r2, r3
 8005802:	d001      	beq.n	8005808 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e032      	b.n	800586e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0304 	and.w	r3, r3, #4
 8005810:	2b00      	cmp	r3, #0
 8005812:	d008      	beq.n	8005826 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005814:	4b19      	ldr	r3, [pc, #100]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	4916      	ldr	r1, [pc, #88]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005822:	4313      	orrs	r3, r2
 8005824:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0308 	and.w	r3, r3, #8
 800582e:	2b00      	cmp	r3, #0
 8005830:	d009      	beq.n	8005846 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005832:	4b12      	ldr	r3, [pc, #72]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	00db      	lsls	r3, r3, #3
 8005840:	490e      	ldr	r1, [pc, #56]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 8005842:	4313      	orrs	r3, r2
 8005844:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005846:	f000 f821 	bl	800588c <HAL_RCC_GetSysClockFreq>
 800584a:	4601      	mov	r1, r0
 800584c:	4b0b      	ldr	r3, [pc, #44]	; (800587c <HAL_RCC_ClockConfig+0x1bc>)
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	091b      	lsrs	r3, r3, #4
 8005852:	f003 030f 	and.w	r3, r3, #15
 8005856:	4a0a      	ldr	r2, [pc, #40]	; (8005880 <HAL_RCC_ClockConfig+0x1c0>)
 8005858:	5cd3      	ldrb	r3, [r2, r3]
 800585a:	fa21 f303 	lsr.w	r3, r1, r3
 800585e:	4a09      	ldr	r2, [pc, #36]	; (8005884 <HAL_RCC_ClockConfig+0x1c4>)
 8005860:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005862:	4b09      	ldr	r3, [pc, #36]	; (8005888 <HAL_RCC_ClockConfig+0x1c8>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4618      	mov	r0, r3
 8005868:	f7fb ff1a 	bl	80016a0 <HAL_InitTick>

  return HAL_OK;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3710      	adds	r7, #16
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	40023c00 	.word	0x40023c00
 800587c:	40023800 	.word	0x40023800
 8005880:	0800b8dc 	.word	0x0800b8dc
 8005884:	20000000 	.word	0x20000000
 8005888:	20000004 	.word	0x20000004

0800588c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800588c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005892:	2300      	movs	r3, #0
 8005894:	607b      	str	r3, [r7, #4]
 8005896:	2300      	movs	r3, #0
 8005898:	60fb      	str	r3, [r7, #12]
 800589a:	2300      	movs	r3, #0
 800589c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800589e:	2300      	movs	r3, #0
 80058a0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058a2:	4b63      	ldr	r3, [pc, #396]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 030c 	and.w	r3, r3, #12
 80058aa:	2b04      	cmp	r3, #4
 80058ac:	d007      	beq.n	80058be <HAL_RCC_GetSysClockFreq+0x32>
 80058ae:	2b08      	cmp	r3, #8
 80058b0:	d008      	beq.n	80058c4 <HAL_RCC_GetSysClockFreq+0x38>
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f040 80b4 	bne.w	8005a20 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058b8:	4b5e      	ldr	r3, [pc, #376]	; (8005a34 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80058ba:	60bb      	str	r3, [r7, #8]
       break;
 80058bc:	e0b3      	b.n	8005a26 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058be:	4b5e      	ldr	r3, [pc, #376]	; (8005a38 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80058c0:	60bb      	str	r3, [r7, #8]
      break;
 80058c2:	e0b0      	b.n	8005a26 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058c4:	4b5a      	ldr	r3, [pc, #360]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058ce:	4b58      	ldr	r3, [pc, #352]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d04a      	beq.n	8005970 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058da:	4b55      	ldr	r3, [pc, #340]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	099b      	lsrs	r3, r3, #6
 80058e0:	f04f 0400 	mov.w	r4, #0
 80058e4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80058e8:	f04f 0200 	mov.w	r2, #0
 80058ec:	ea03 0501 	and.w	r5, r3, r1
 80058f0:	ea04 0602 	and.w	r6, r4, r2
 80058f4:	4629      	mov	r1, r5
 80058f6:	4632      	mov	r2, r6
 80058f8:	f04f 0300 	mov.w	r3, #0
 80058fc:	f04f 0400 	mov.w	r4, #0
 8005900:	0154      	lsls	r4, r2, #5
 8005902:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005906:	014b      	lsls	r3, r1, #5
 8005908:	4619      	mov	r1, r3
 800590a:	4622      	mov	r2, r4
 800590c:	1b49      	subs	r1, r1, r5
 800590e:	eb62 0206 	sbc.w	r2, r2, r6
 8005912:	f04f 0300 	mov.w	r3, #0
 8005916:	f04f 0400 	mov.w	r4, #0
 800591a:	0194      	lsls	r4, r2, #6
 800591c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005920:	018b      	lsls	r3, r1, #6
 8005922:	1a5b      	subs	r3, r3, r1
 8005924:	eb64 0402 	sbc.w	r4, r4, r2
 8005928:	f04f 0100 	mov.w	r1, #0
 800592c:	f04f 0200 	mov.w	r2, #0
 8005930:	00e2      	lsls	r2, r4, #3
 8005932:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005936:	00d9      	lsls	r1, r3, #3
 8005938:	460b      	mov	r3, r1
 800593a:	4614      	mov	r4, r2
 800593c:	195b      	adds	r3, r3, r5
 800593e:	eb44 0406 	adc.w	r4, r4, r6
 8005942:	f04f 0100 	mov.w	r1, #0
 8005946:	f04f 0200 	mov.w	r2, #0
 800594a:	0262      	lsls	r2, r4, #9
 800594c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005950:	0259      	lsls	r1, r3, #9
 8005952:	460b      	mov	r3, r1
 8005954:	4614      	mov	r4, r2
 8005956:	4618      	mov	r0, r3
 8005958:	4621      	mov	r1, r4
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f04f 0400 	mov.w	r4, #0
 8005960:	461a      	mov	r2, r3
 8005962:	4623      	mov	r3, r4
 8005964:	f7fa fc84 	bl	8000270 <__aeabi_uldivmod>
 8005968:	4603      	mov	r3, r0
 800596a:	460c      	mov	r4, r1
 800596c:	60fb      	str	r3, [r7, #12]
 800596e:	e049      	b.n	8005a04 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005970:	4b2f      	ldr	r3, [pc, #188]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	099b      	lsrs	r3, r3, #6
 8005976:	f04f 0400 	mov.w	r4, #0
 800597a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800597e:	f04f 0200 	mov.w	r2, #0
 8005982:	ea03 0501 	and.w	r5, r3, r1
 8005986:	ea04 0602 	and.w	r6, r4, r2
 800598a:	4629      	mov	r1, r5
 800598c:	4632      	mov	r2, r6
 800598e:	f04f 0300 	mov.w	r3, #0
 8005992:	f04f 0400 	mov.w	r4, #0
 8005996:	0154      	lsls	r4, r2, #5
 8005998:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800599c:	014b      	lsls	r3, r1, #5
 800599e:	4619      	mov	r1, r3
 80059a0:	4622      	mov	r2, r4
 80059a2:	1b49      	subs	r1, r1, r5
 80059a4:	eb62 0206 	sbc.w	r2, r2, r6
 80059a8:	f04f 0300 	mov.w	r3, #0
 80059ac:	f04f 0400 	mov.w	r4, #0
 80059b0:	0194      	lsls	r4, r2, #6
 80059b2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80059b6:	018b      	lsls	r3, r1, #6
 80059b8:	1a5b      	subs	r3, r3, r1
 80059ba:	eb64 0402 	sbc.w	r4, r4, r2
 80059be:	f04f 0100 	mov.w	r1, #0
 80059c2:	f04f 0200 	mov.w	r2, #0
 80059c6:	00e2      	lsls	r2, r4, #3
 80059c8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80059cc:	00d9      	lsls	r1, r3, #3
 80059ce:	460b      	mov	r3, r1
 80059d0:	4614      	mov	r4, r2
 80059d2:	195b      	adds	r3, r3, r5
 80059d4:	eb44 0406 	adc.w	r4, r4, r6
 80059d8:	f04f 0100 	mov.w	r1, #0
 80059dc:	f04f 0200 	mov.w	r2, #0
 80059e0:	02a2      	lsls	r2, r4, #10
 80059e2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80059e6:	0299      	lsls	r1, r3, #10
 80059e8:	460b      	mov	r3, r1
 80059ea:	4614      	mov	r4, r2
 80059ec:	4618      	mov	r0, r3
 80059ee:	4621      	mov	r1, r4
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f04f 0400 	mov.w	r4, #0
 80059f6:	461a      	mov	r2, r3
 80059f8:	4623      	mov	r3, r4
 80059fa:	f7fa fc39 	bl	8000270 <__aeabi_uldivmod>
 80059fe:	4603      	mov	r3, r0
 8005a00:	460c      	mov	r4, r1
 8005a02:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a04:	4b0a      	ldr	r3, [pc, #40]	; (8005a30 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	0c1b      	lsrs	r3, r3, #16
 8005a0a:	f003 0303 	and.w	r3, r3, #3
 8005a0e:	3301      	adds	r3, #1
 8005a10:	005b      	lsls	r3, r3, #1
 8005a12:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a1c:	60bb      	str	r3, [r7, #8]
      break;
 8005a1e:	e002      	b.n	8005a26 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a20:	4b04      	ldr	r3, [pc, #16]	; (8005a34 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005a22:	60bb      	str	r3, [r7, #8]
      break;
 8005a24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a26:	68bb      	ldr	r3, [r7, #8]
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3714      	adds	r7, #20
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a30:	40023800 	.word	0x40023800
 8005a34:	00f42400 	.word	0x00f42400
 8005a38:	007a1200 	.word	0x007a1200

08005a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a40:	4b03      	ldr	r3, [pc, #12]	; (8005a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a42:	681b      	ldr	r3, [r3, #0]
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr
 8005a4e:	bf00      	nop
 8005a50:	20000000 	.word	0x20000000

08005a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a58:	f7ff fff0 	bl	8005a3c <HAL_RCC_GetHCLKFreq>
 8005a5c:	4601      	mov	r1, r0
 8005a5e:	4b05      	ldr	r3, [pc, #20]	; (8005a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	0a9b      	lsrs	r3, r3, #10
 8005a64:	f003 0307 	and.w	r3, r3, #7
 8005a68:	4a03      	ldr	r2, [pc, #12]	; (8005a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a6a:	5cd3      	ldrb	r3, [r2, r3]
 8005a6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	40023800 	.word	0x40023800
 8005a78:	0800b8ec 	.word	0x0800b8ec

08005a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a80:	f7ff ffdc 	bl	8005a3c <HAL_RCC_GetHCLKFreq>
 8005a84:	4601      	mov	r1, r0
 8005a86:	4b05      	ldr	r3, [pc, #20]	; (8005a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	0b5b      	lsrs	r3, r3, #13
 8005a8c:	f003 0307 	and.w	r3, r3, #7
 8005a90:	4a03      	ldr	r2, [pc, #12]	; (8005aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a92:	5cd3      	ldrb	r3, [r2, r3]
 8005a94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	40023800 	.word	0x40023800
 8005aa0:	0800b8ec 	.word	0x0800b8ec

08005aa4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0301 	and.w	r3, r3, #1
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d105      	bne.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d035      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005acc:	4b62      	ldr	r3, [pc, #392]	; (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ad2:	f7fb fe29 	bl	8001728 <HAL_GetTick>
 8005ad6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ad8:	e008      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005ada:	f7fb fe25 	bl	8001728 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e0b0      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005aec:	4b5b      	ldr	r3, [pc, #364]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1f0      	bne.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	019a      	lsls	r2, r3, #6
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	071b      	lsls	r3, r3, #28
 8005b04:	4955      	ldr	r1, [pc, #340]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005b0c:	4b52      	ldr	r3, [pc, #328]	; (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005b0e:	2201      	movs	r2, #1
 8005b10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b12:	f7fb fe09 	bl	8001728 <HAL_GetTick>
 8005b16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b18:	e008      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b1a:	f7fb fe05 	bl	8001728 <HAL_GetTick>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d901      	bls.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e090      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b2c:	4b4b      	ldr	r3, [pc, #300]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d0f0      	beq.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	f000 8083 	beq.w	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b46:	2300      	movs	r3, #0
 8005b48:	60fb      	str	r3, [r7, #12]
 8005b4a:	4b44      	ldr	r3, [pc, #272]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4e:	4a43      	ldr	r2, [pc, #268]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b54:	6413      	str	r3, [r2, #64]	; 0x40
 8005b56:	4b41      	ldr	r3, [pc, #260]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b5e:	60fb      	str	r3, [r7, #12]
 8005b60:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005b62:	4b3f      	ldr	r3, [pc, #252]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a3e      	ldr	r2, [pc, #248]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b6c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005b6e:	f7fb fddb 	bl	8001728 <HAL_GetTick>
 8005b72:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005b74:	e008      	b.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005b76:	f7fb fdd7 	bl	8001728 <HAL_GetTick>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	2b02      	cmp	r3, #2
 8005b82:	d901      	bls.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005b84:	2303      	movs	r3, #3
 8005b86:	e062      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005b88:	4b35      	ldr	r3, [pc, #212]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0f0      	beq.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005b94:	4b31      	ldr	r3, [pc, #196]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b9c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d02f      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d028      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005bb2:	4b2a      	ldr	r3, [pc, #168]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bba:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005bbc:	4b29      	ldr	r3, [pc, #164]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005bc2:	4b28      	ldr	r3, [pc, #160]	; (8005c64 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005bc8:	4a24      	ldr	r2, [pc, #144]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005bce:	4b23      	ldr	r3, [pc, #140]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd2:	f003 0301 	and.w	r3, r3, #1
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d114      	bne.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005bda:	f7fb fda5 	bl	8001728 <HAL_GetTick>
 8005bde:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005be0:	e00a      	b.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005be2:	f7fb fda1 	bl	8001728 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d901      	bls.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e02a      	b.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bf8:	4b18      	ldr	r3, [pc, #96]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bfc:	f003 0302 	and.w	r3, r3, #2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d0ee      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c0c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c10:	d10d      	bne.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005c12:	4b12      	ldr	r3, [pc, #72]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005c22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c26:	490d      	ldr	r1, [pc, #52]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	608b      	str	r3, [r1, #8]
 8005c2c:	e005      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005c2e:	4b0b      	ldr	r3, [pc, #44]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	4a0a      	ldr	r2, [pc, #40]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c34:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005c38:	6093      	str	r3, [r2, #8]
 8005c3a:	4b08      	ldr	r3, [pc, #32]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c3c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c46:	4905      	ldr	r1, [pc, #20]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3718      	adds	r7, #24
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	42470068 	.word	0x42470068
 8005c5c:	40023800 	.word	0x40023800
 8005c60:	40007000 	.word	0x40007000
 8005c64:	42470e40 	.word	0x42470e40

08005c68 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b087      	sub	sp, #28
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005c74:	2300      	movs	r3, #0
 8005c76:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d13d      	bne.n	8005d02 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005c86:	4b22      	ldr	r3, [pc, #136]	; (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c8e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d004      	beq.n	8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d12f      	bne.n	8005cfa <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005c9a:	4b1e      	ldr	r3, [pc, #120]	; (8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8005c9c:	617b      	str	r3, [r7, #20]
          break;
 8005c9e:	e02f      	b.n	8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005ca0:	4b1b      	ldr	r3, [pc, #108]	; (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ca8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cac:	d108      	bne.n	8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005cae:	4b18      	ldr	r3, [pc, #96]	; (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005cb6:	4a18      	ldr	r2, [pc, #96]	; (8005d18 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cbc:	613b      	str	r3, [r7, #16]
 8005cbe:	e007      	b.n	8005cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005cc0:	4b13      	ldr	r3, [pc, #76]	; (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005cc8:	4a14      	ldr	r2, [pc, #80]	; (8005d1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cce:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005cd0:	4b0f      	ldr	r3, [pc, #60]	; (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005cd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cd6:	099b      	lsrs	r3, r3, #6
 8005cd8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	fb02 f303 	mul.w	r3, r2, r3
 8005ce2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005ce4:	4b0a      	ldr	r3, [pc, #40]	; (8005d10 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8005ce6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cea:	0f1b      	lsrs	r3, r3, #28
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf6:	617b      	str	r3, [r7, #20]
          break;
 8005cf8:	e002      	b.n	8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]
          break;
 8005cfe:	bf00      	nop
        }
      }
      break;
 8005d00:	bf00      	nop
    }
  }
  return frequency;
 8005d02:	697b      	ldr	r3, [r7, #20]
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	371c      	adds	r7, #28
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr
 8005d10:	40023800 	.word	0x40023800
 8005d14:	00bb8000 	.word	0x00bb8000
 8005d18:	007a1200 	.word	0x007a1200
 8005d1c:	00f42400 	.word	0x00f42400

08005d20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b082      	sub	sp, #8
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d101      	bne.n	8005d32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	e056      	b.n	8005de0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d106      	bne.n	8005d52 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f7fb fa6f 	bl	8001230 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2202      	movs	r2, #2
 8005d56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d68:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685a      	ldr	r2, [r3, #4]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	431a      	orrs	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	431a      	orrs	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	695b      	ldr	r3, [r3, #20]
 8005d84:	431a      	orrs	r2, r3
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	69db      	ldr	r3, [r3, #28]
 8005d94:	431a      	orrs	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a1b      	ldr	r3, [r3, #32]
 8005d9a:	ea42 0103 	orr.w	r1, r2, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	0c1b      	lsrs	r3, r3, #16
 8005db0:	f003 0104 	and.w	r1, r3, #4
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	430a      	orrs	r2, r1
 8005dbe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	69da      	ldr	r2, [r3, #28]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005dce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3708      	adds	r7, #8
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d101      	bne.n	8005dfa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e01d      	b.n	8005e36 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d106      	bne.n	8005e14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7fb fa56 	bl	80012c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2202      	movs	r2, #2
 8005e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3304      	adds	r3, #4
 8005e24:	4619      	mov	r1, r3
 8005e26:	4610      	mov	r0, r2
 8005e28:	f000 fcb8 	bl	800679c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3708      	adds	r7, #8
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e3e:	b480      	push	{r7}
 8005e40:	b085      	sub	sp, #20
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	68da      	ldr	r2, [r3, #12]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f042 0201 	orr.w	r2, r2, #1
 8005e54:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	689b      	ldr	r3, [r3, #8]
 8005e5c:	f003 0307 	and.w	r3, r3, #7
 8005e60:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2b06      	cmp	r3, #6
 8005e66:	d007      	beq.n	8005e78 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f042 0201 	orr.w	r2, r2, #1
 8005e76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3714      	adds	r7, #20
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr

08005e86 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e86:	b580      	push	{r7, lr}
 8005e88:	b082      	sub	sp, #8
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d101      	bne.n	8005e98 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	e01d      	b.n	8005ed4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d106      	bne.n	8005eb2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 f815 	bl	8005edc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2202      	movs	r2, #2
 8005eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	3304      	adds	r3, #4
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	4610      	mov	r0, r2
 8005ec6:	f000 fc69 	bl	800679c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3708      	adds	r7, #8
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
 8005efc:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if (htim->State == HAL_TIM_STATE_BUSY)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d101      	bne.n	8005f0e <HAL_TIM_PWM_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8005f0a:	2302      	movs	r3, #2
 8005f0c:	e0f3      	b.n	80060f6 <HAL_TIM_PWM_Start_DMA+0x206>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d10b      	bne.n	8005f32 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if ((pData == NULL) && (Length > 0U))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d104      	bne.n	8005f2a <HAL_TIM_PWM_Start_DMA+0x3a>
 8005f20:	887b      	ldrh	r3, [r7, #2]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d001      	beq.n	8005f2a <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e0e5      	b.n	80060f6 <HAL_TIM_PWM_Start_DMA+0x206>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2202      	movs	r2, #2
 8005f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  else
  {
    /* nothing to do */
  }

  switch (Channel)
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2b0c      	cmp	r3, #12
 8005f36:	f200 80ad 	bhi.w	8006094 <HAL_TIM_PWM_Start_DMA+0x1a4>
 8005f3a:	a201      	add	r2, pc, #4	; (adr r2, 8005f40 <HAL_TIM_PWM_Start_DMA+0x50>)
 8005f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f40:	08005f75 	.word	0x08005f75
 8005f44:	08006095 	.word	0x08006095
 8005f48:	08006095 	.word	0x08006095
 8005f4c:	08006095 	.word	0x08006095
 8005f50:	08005fbd 	.word	0x08005fbd
 8005f54:	08006095 	.word	0x08006095
 8005f58:	08006095 	.word	0x08006095
 8005f5c:	08006095 	.word	0x08006095
 8005f60:	08006005 	.word	0x08006005
 8005f64:	08006095 	.word	0x08006095
 8005f68:	08006095 	.word	0x08006095
 8005f6c:	08006095 	.word	0x08006095
 8005f70:	0800604d 	.word	0x0800604d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f78:	4a61      	ldr	r2, [pc, #388]	; (8006100 <HAL_TIM_PWM_Start_DMA+0x210>)
 8005f7a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f80:	4a60      	ldr	r2, [pc, #384]	; (8006104 <HAL_TIM_PWM_Start_DMA+0x214>)
 8005f82:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f88:	4a5f      	ldr	r2, [pc, #380]	; (8006108 <HAL_TIM_PWM_Start_DMA+0x218>)
 8005f8a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8005f90:	6879      	ldr	r1, [r7, #4]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	3334      	adds	r3, #52	; 0x34
 8005f98:	461a      	mov	r2, r3
 8005f9a:	887b      	ldrh	r3, [r7, #2]
 8005f9c:	f7fc f9a6 	bl	80022ec <HAL_DMA_Start_IT>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d001      	beq.n	8005faa <HAL_TIM_PWM_Start_DMA+0xba>
      {
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e0a5      	b.n	80060f6 <HAL_TIM_PWM_Start_DMA+0x206>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68da      	ldr	r2, [r3, #12]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fb8:	60da      	str	r2, [r3, #12]
      break;
 8005fba:	e06c      	b.n	8006096 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc0:	4a4f      	ldr	r2, [pc, #316]	; (8006100 <HAL_TIM_PWM_Start_DMA+0x210>)
 8005fc2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc8:	4a4e      	ldr	r2, [pc, #312]	; (8006104 <HAL_TIM_PWM_Start_DMA+0x214>)
 8005fca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fd0:	4a4d      	ldr	r2, [pc, #308]	; (8006108 <HAL_TIM_PWM_Start_DMA+0x218>)
 8005fd2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005fd8:	6879      	ldr	r1, [r7, #4]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	3338      	adds	r3, #56	; 0x38
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	887b      	ldrh	r3, [r7, #2]
 8005fe4:	f7fc f982 	bl	80022ec <HAL_DMA_Start_IT>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d001      	beq.n	8005ff2 <HAL_TIM_PWM_Start_DMA+0x102>
      {
        return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e081      	b.n	80060f6 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68da      	ldr	r2, [r3, #12]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006000:	60da      	str	r2, [r3, #12]
      break;
 8006002:	e048      	b.n	8006096 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006008:	4a3d      	ldr	r2, [pc, #244]	; (8006100 <HAL_TIM_PWM_Start_DMA+0x210>)
 800600a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006010:	4a3c      	ldr	r2, [pc, #240]	; (8006104 <HAL_TIM_PWM_Start_DMA+0x214>)
 8006012:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006018:	4a3b      	ldr	r2, [pc, #236]	; (8006108 <HAL_TIM_PWM_Start_DMA+0x218>)
 800601a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006020:	6879      	ldr	r1, [r7, #4]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	333c      	adds	r3, #60	; 0x3c
 8006028:	461a      	mov	r2, r3
 800602a:	887b      	ldrh	r3, [r7, #2]
 800602c:	f7fc f95e 	bl	80022ec <HAL_DMA_Start_IT>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d001      	beq.n	800603a <HAL_TIM_PWM_Start_DMA+0x14a>
      {
        return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e05d      	b.n	80060f6 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	68da      	ldr	r2, [r3, #12]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006048:	60da      	str	r2, [r3, #12]
      break;
 800604a:	e024      	b.n	8006096 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006050:	4a2b      	ldr	r2, [pc, #172]	; (8006100 <HAL_TIM_PWM_Start_DMA+0x210>)
 8006052:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006058:	4a2a      	ldr	r2, [pc, #168]	; (8006104 <HAL_TIM_PWM_Start_DMA+0x214>)
 800605a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006060:	4a29      	ldr	r2, [pc, #164]	; (8006108 <HAL_TIM_PWM_Start_DMA+0x218>)
 8006062:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006068:	6879      	ldr	r1, [r7, #4]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	3340      	adds	r3, #64	; 0x40
 8006070:	461a      	mov	r2, r3
 8006072:	887b      	ldrh	r3, [r7, #2]
 8006074:	f7fc f93a 	bl	80022ec <HAL_DMA_Start_IT>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d001      	beq.n	8006082 <HAL_TIM_PWM_Start_DMA+0x192>
      {
        return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e039      	b.n	80060f6 <HAL_TIM_PWM_Start_DMA+0x206>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68da      	ldr	r2, [r3, #12]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006090:	60da      	str	r2, [r3, #12]
      break;
 8006092:	e000      	b.n	8006096 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }

    default:
      break;
 8006094:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	2201      	movs	r2, #1
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 fe66 	bl	8006d70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a18      	ldr	r2, [pc, #96]	; (800610c <HAL_TIM_PWM_Start_DMA+0x21c>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d004      	beq.n	80060b8 <HAL_TIM_PWM_Start_DMA+0x1c8>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a17      	ldr	r2, [pc, #92]	; (8006110 <HAL_TIM_PWM_Start_DMA+0x220>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d101      	bne.n	80060bc <HAL_TIM_PWM_Start_DMA+0x1cc>
 80060b8:	2301      	movs	r3, #1
 80060ba:	e000      	b.n	80060be <HAL_TIM_PWM_Start_DMA+0x1ce>
 80060bc:	2300      	movs	r3, #0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d007      	beq.n	80060d2 <HAL_TIM_PWM_Start_DMA+0x1e2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060d0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f003 0307 	and.w	r3, r3, #7
 80060dc:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	2b06      	cmp	r3, #6
 80060e2:	d007      	beq.n	80060f4 <HAL_TIM_PWM_Start_DMA+0x204>
  {
    __HAL_TIM_ENABLE(htim);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f042 0201 	orr.w	r2, r2, #1
 80060f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060f4:	2300      	movs	r3, #0
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3718      	adds	r7, #24
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	080066bb 	.word	0x080066bb
 8006104:	0800672b 	.word	0x0800672b
 8006108:	08006697 	.word	0x08006697
 800610c:	40010000 	.word	0x40010000
 8006110:	40010400 	.word	0x40010400

08006114 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	f003 0302 	and.w	r3, r3, #2
 8006126:	2b02      	cmp	r3, #2
 8006128:	d122      	bne.n	8006170 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	f003 0302 	and.w	r3, r3, #2
 8006134:	2b02      	cmp	r3, #2
 8006136:	d11b      	bne.n	8006170 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f06f 0202 	mvn.w	r2, #2
 8006140:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2201      	movs	r2, #1
 8006146:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	f003 0303 	and.w	r3, r3, #3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d003      	beq.n	800615e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 fa6b 	bl	8006632 <HAL_TIM_IC_CaptureCallback>
 800615c:	e005      	b.n	800616a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 fa5d 	bl	800661e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 fa6e 	bl	8006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	f003 0304 	and.w	r3, r3, #4
 800617a:	2b04      	cmp	r3, #4
 800617c:	d122      	bne.n	80061c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f003 0304 	and.w	r3, r3, #4
 8006188:	2b04      	cmp	r3, #4
 800618a:	d11b      	bne.n	80061c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f06f 0204 	mvn.w	r2, #4
 8006194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2202      	movs	r2, #2
 800619a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d003      	beq.n	80061b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 fa41 	bl	8006632 <HAL_TIM_IC_CaptureCallback>
 80061b0:	e005      	b.n	80061be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 fa33 	bl	800661e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 fa44 	bl	8006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	f003 0308 	and.w	r3, r3, #8
 80061ce:	2b08      	cmp	r3, #8
 80061d0:	d122      	bne.n	8006218 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f003 0308 	and.w	r3, r3, #8
 80061dc:	2b08      	cmp	r3, #8
 80061de:	d11b      	bne.n	8006218 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f06f 0208 	mvn.w	r2, #8
 80061e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2204      	movs	r2, #4
 80061ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	f003 0303 	and.w	r3, r3, #3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 fa17 	bl	8006632 <HAL_TIM_IC_CaptureCallback>
 8006204:	e005      	b.n	8006212 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 fa09 	bl	800661e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 fa1a 	bl	8006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	f003 0310 	and.w	r3, r3, #16
 8006222:	2b10      	cmp	r3, #16
 8006224:	d122      	bne.n	800626c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	f003 0310 	and.w	r3, r3, #16
 8006230:	2b10      	cmp	r3, #16
 8006232:	d11b      	bne.n	800626c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f06f 0210 	mvn.w	r2, #16
 800623c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2208      	movs	r2, #8
 8006242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	69db      	ldr	r3, [r3, #28]
 800624a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f9ed 	bl	8006632 <HAL_TIM_IC_CaptureCallback>
 8006258:	e005      	b.n	8006266 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f9df 	bl	800661e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 f9f0 	bl	8006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	f003 0301 	and.w	r3, r3, #1
 8006276:	2b01      	cmp	r3, #1
 8006278:	d10e      	bne.n	8006298 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	2b01      	cmp	r3, #1
 8006286:	d107      	bne.n	8006298 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f06f 0201 	mvn.w	r2, #1
 8006290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7fa f96c 	bl	8000570 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a2:	2b80      	cmp	r3, #128	; 0x80
 80062a4:	d10e      	bne.n	80062c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062b0:	2b80      	cmp	r3, #128	; 0x80
 80062b2:	d107      	bne.n	80062c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 fe02 	bl	8006ec8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ce:	2b40      	cmp	r3, #64	; 0x40
 80062d0:	d10e      	bne.n	80062f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062dc:	2b40      	cmp	r3, #64	; 0x40
 80062de:	d107      	bne.n	80062f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 f9bf 	bl	800666e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	f003 0320 	and.w	r3, r3, #32
 80062fa:	2b20      	cmp	r3, #32
 80062fc:	d10e      	bne.n	800631c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	f003 0320 	and.w	r3, r3, #32
 8006308:	2b20      	cmp	r3, #32
 800630a:	d107      	bne.n	800631c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f06f 0220 	mvn.w	r2, #32
 8006314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 fdcc 	bl	8006eb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800631c:	bf00      	nop
 800631e:	3708      	adds	r7, #8
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006336:	2b01      	cmp	r3, #1
 8006338:	d101      	bne.n	800633e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800633a:	2302      	movs	r3, #2
 800633c:	e0b4      	b.n	80064a8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2202      	movs	r2, #2
 800634a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2b0c      	cmp	r3, #12
 8006352:	f200 809f 	bhi.w	8006494 <HAL_TIM_PWM_ConfigChannel+0x170>
 8006356:	a201      	add	r2, pc, #4	; (adr r2, 800635c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800635c:	08006391 	.word	0x08006391
 8006360:	08006495 	.word	0x08006495
 8006364:	08006495 	.word	0x08006495
 8006368:	08006495 	.word	0x08006495
 800636c:	080063d1 	.word	0x080063d1
 8006370:	08006495 	.word	0x08006495
 8006374:	08006495 	.word	0x08006495
 8006378:	08006495 	.word	0x08006495
 800637c:	08006413 	.word	0x08006413
 8006380:	08006495 	.word	0x08006495
 8006384:	08006495 	.word	0x08006495
 8006388:	08006495 	.word	0x08006495
 800638c:	08006453 	.word	0x08006453
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68b9      	ldr	r1, [r7, #8]
 8006396:	4618      	mov	r0, r3
 8006398:	f000 faa0 	bl	80068dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	699a      	ldr	r2, [r3, #24]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f042 0208 	orr.w	r2, r2, #8
 80063aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	699a      	ldr	r2, [r3, #24]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 0204 	bic.w	r2, r2, #4
 80063ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6999      	ldr	r1, [r3, #24]
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	691a      	ldr	r2, [r3, #16]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	430a      	orrs	r2, r1
 80063cc:	619a      	str	r2, [r3, #24]
      break;
 80063ce:	e062      	b.n	8006496 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68b9      	ldr	r1, [r7, #8]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 faf0 	bl	80069bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	699a      	ldr	r2, [r3, #24]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	699a      	ldr	r2, [r3, #24]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6999      	ldr	r1, [r3, #24]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	021a      	lsls	r2, r3, #8
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	430a      	orrs	r2, r1
 800640e:	619a      	str	r2, [r3, #24]
      break;
 8006410:	e041      	b.n	8006496 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	68b9      	ldr	r1, [r7, #8]
 8006418:	4618      	mov	r0, r3
 800641a:	f000 fb45 	bl	8006aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	69da      	ldr	r2, [r3, #28]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f042 0208 	orr.w	r2, r2, #8
 800642c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	69da      	ldr	r2, [r3, #28]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f022 0204 	bic.w	r2, r2, #4
 800643c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	69d9      	ldr	r1, [r3, #28]
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	691a      	ldr	r2, [r3, #16]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	430a      	orrs	r2, r1
 800644e:	61da      	str	r2, [r3, #28]
      break;
 8006450:	e021      	b.n	8006496 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68b9      	ldr	r1, [r7, #8]
 8006458:	4618      	mov	r0, r3
 800645a:	f000 fb99 	bl	8006b90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	69da      	ldr	r2, [r3, #28]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800646c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	69da      	ldr	r2, [r3, #28]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800647c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	69d9      	ldr	r1, [r3, #28]
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	021a      	lsls	r2, r3, #8
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	430a      	orrs	r2, r1
 8006490:	61da      	str	r2, [r3, #28]
      break;
 8006492:	e000      	b.n	8006496 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006494:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2201      	movs	r2, #1
 800649a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3710      	adds	r7, #16
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d101      	bne.n	80064c8 <HAL_TIM_ConfigClockSource+0x18>
 80064c4:	2302      	movs	r3, #2
 80064c6:	e0a6      	b.n	8006616 <HAL_TIM_ConfigClockSource+0x166>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2202      	movs	r2, #2
 80064d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80064e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80064ee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b40      	cmp	r3, #64	; 0x40
 80064fe:	d067      	beq.n	80065d0 <HAL_TIM_ConfigClockSource+0x120>
 8006500:	2b40      	cmp	r3, #64	; 0x40
 8006502:	d80b      	bhi.n	800651c <HAL_TIM_ConfigClockSource+0x6c>
 8006504:	2b10      	cmp	r3, #16
 8006506:	d073      	beq.n	80065f0 <HAL_TIM_ConfigClockSource+0x140>
 8006508:	2b10      	cmp	r3, #16
 800650a:	d802      	bhi.n	8006512 <HAL_TIM_ConfigClockSource+0x62>
 800650c:	2b00      	cmp	r3, #0
 800650e:	d06f      	beq.n	80065f0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006510:	e078      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006512:	2b20      	cmp	r3, #32
 8006514:	d06c      	beq.n	80065f0 <HAL_TIM_ConfigClockSource+0x140>
 8006516:	2b30      	cmp	r3, #48	; 0x30
 8006518:	d06a      	beq.n	80065f0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800651a:	e073      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800651c:	2b70      	cmp	r3, #112	; 0x70
 800651e:	d00d      	beq.n	800653c <HAL_TIM_ConfigClockSource+0x8c>
 8006520:	2b70      	cmp	r3, #112	; 0x70
 8006522:	d804      	bhi.n	800652e <HAL_TIM_ConfigClockSource+0x7e>
 8006524:	2b50      	cmp	r3, #80	; 0x50
 8006526:	d033      	beq.n	8006590 <HAL_TIM_ConfigClockSource+0xe0>
 8006528:	2b60      	cmp	r3, #96	; 0x60
 800652a:	d041      	beq.n	80065b0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800652c:	e06a      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800652e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006532:	d066      	beq.n	8006602 <HAL_TIM_ConfigClockSource+0x152>
 8006534:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006538:	d017      	beq.n	800656a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800653a:	e063      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6818      	ldr	r0, [r3, #0]
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	6899      	ldr	r1, [r3, #8]
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	685a      	ldr	r2, [r3, #4]
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	f000 fbf0 	bl	8006d30 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800655e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	609a      	str	r2, [r3, #8]
      break;
 8006568:	e04c      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6818      	ldr	r0, [r3, #0]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	6899      	ldr	r1, [r3, #8]
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	68db      	ldr	r3, [r3, #12]
 800657a:	f000 fbd9 	bl	8006d30 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	689a      	ldr	r2, [r3, #8]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800658c:	609a      	str	r2, [r3, #8]
      break;
 800658e:	e039      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6818      	ldr	r0, [r3, #0]
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	6859      	ldr	r1, [r3, #4]
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	461a      	mov	r2, r3
 800659e:	f000 fb4d 	bl	8006c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2150      	movs	r1, #80	; 0x50
 80065a8:	4618      	mov	r0, r3
 80065aa:	f000 fba6 	bl	8006cfa <TIM_ITRx_SetConfig>
      break;
 80065ae:	e029      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6818      	ldr	r0, [r3, #0]
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	6859      	ldr	r1, [r3, #4]
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	461a      	mov	r2, r3
 80065be:	f000 fb6c 	bl	8006c9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2160      	movs	r1, #96	; 0x60
 80065c8:	4618      	mov	r0, r3
 80065ca:	f000 fb96 	bl	8006cfa <TIM_ITRx_SetConfig>
      break;
 80065ce:	e019      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6818      	ldr	r0, [r3, #0]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	6859      	ldr	r1, [r3, #4]
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	461a      	mov	r2, r3
 80065de:	f000 fb2d 	bl	8006c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2140      	movs	r1, #64	; 0x40
 80065e8:	4618      	mov	r0, r3
 80065ea:	f000 fb86 	bl	8006cfa <TIM_ITRx_SetConfig>
      break;
 80065ee:	e009      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4619      	mov	r1, r3
 80065fa:	4610      	mov	r0, r2
 80065fc:	f000 fb7d 	bl	8006cfa <TIM_ITRx_SetConfig>
      break;
 8006600:	e000      	b.n	8006604 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006602:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006614:	2300      	movs	r3, #0
}
 8006616:	4618      	mov	r0, r3
 8006618:	3710      	adds	r7, #16
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}

0800661e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800661e:	b480      	push	{r7}
 8006620:	b083      	sub	sp, #12
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006626:	bf00      	nop
 8006628:	370c      	adds	r7, #12
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr

08006632 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006632:	b480      	push	{r7}
 8006634:	b083      	sub	sp, #12
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800663a:	bf00      	nop
 800663c:	370c      	adds	r7, #12
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr

08006646 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006646:	b480      	push	{r7}
 8006648:	b083      	sub	sp, #12
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800664e:	bf00      	nop
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr

0800665a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800665a:	b480      	push	{r7}
 800665c:	b083      	sub	sp, #12
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006662:	bf00      	nop
 8006664:	370c      	adds	r7, #12
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr

0800666e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800666e:	b480      	push	{r7}
 8006670:	b083      	sub	sp, #12
 8006672:	af00      	add	r7, sp, #0
 8006674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006676:	bf00      	nop
 8006678:	370c      	adds	r7, #12
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr

08006682 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006682:	b480      	push	{r7}
 8006684:	b083      	sub	sp, #12
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800668a:	bf00      	nop
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b084      	sub	sp, #16
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a2:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f7ff ffe8 	bl	8006682 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 80066b2:	bf00      	nop
 80066b4:	3710      	adds	r7, #16
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b084      	sub	sp, #16
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066c6:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d103      	bne.n	80066e2 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2201      	movs	r2, #1
 80066de:	771a      	strb	r2, [r3, #28]
 80066e0:	e019      	b.n	8006716 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d103      	bne.n	80066f4 <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2202      	movs	r2, #2
 80066f0:	771a      	strb	r2, [r3, #28]
 80066f2:	e010      	b.n	8006716 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d103      	bne.n	8006706 <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2204      	movs	r2, #4
 8006702:	771a      	strb	r2, [r3, #28]
 8006704:	e007      	b.n	8006716 <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	429a      	cmp	r2, r3
 800670e:	d102      	bne.n	8006716 <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2208      	movs	r2, #8
 8006714:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006716:	68f8      	ldr	r0, [r7, #12]
 8006718:	f7ff ff95 	bl	8006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	771a      	strb	r2, [r3, #28]
}
 8006722:	bf00      	nop
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800672a:	b580      	push	{r7, lr}
 800672c:	b084      	sub	sp, #16
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006736:	60fb      	str	r3, [r7, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	429a      	cmp	r2, r3
 8006748:	d103      	bne.n	8006752 <TIM_DMADelayPulseHalfCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2201      	movs	r2, #1
 800674e:	771a      	strb	r2, [r3, #28]
 8006750:	e019      	b.n	8006786 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	429a      	cmp	r2, r3
 800675a:	d103      	bne.n	8006764 <TIM_DMADelayPulseHalfCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2202      	movs	r2, #2
 8006760:	771a      	strb	r2, [r3, #28]
 8006762:	e010      	b.n	8006786 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	429a      	cmp	r2, r3
 800676c:	d103      	bne.n	8006776 <TIM_DMADelayPulseHalfCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2204      	movs	r2, #4
 8006772:	771a      	strb	r2, [r3, #28]
 8006774:	e007      	b.n	8006786 <TIM_DMADelayPulseHalfCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	429a      	cmp	r2, r3
 800677e:	d102      	bne.n	8006786 <TIM_DMADelayPulseHalfCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2208      	movs	r2, #8
 8006784:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006786:	68f8      	ldr	r0, [r7, #12]
 8006788:	f7ff ff67 	bl	800665a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	771a      	strb	r2, [r3, #28]
}
 8006792:	bf00      	nop
 8006794:	3710      	adds	r7, #16
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
	...

0800679c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800679c:	b480      	push	{r7}
 800679e:	b085      	sub	sp, #20
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4a40      	ldr	r2, [pc, #256]	; (80068b0 <TIM_Base_SetConfig+0x114>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d013      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067ba:	d00f      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a3d      	ldr	r2, [pc, #244]	; (80068b4 <TIM_Base_SetConfig+0x118>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d00b      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a3c      	ldr	r2, [pc, #240]	; (80068b8 <TIM_Base_SetConfig+0x11c>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d007      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a3b      	ldr	r2, [pc, #236]	; (80068bc <TIM_Base_SetConfig+0x120>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d003      	beq.n	80067dc <TIM_Base_SetConfig+0x40>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a3a      	ldr	r2, [pc, #232]	; (80068c0 <TIM_Base_SetConfig+0x124>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d108      	bne.n	80067ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	68fa      	ldr	r2, [r7, #12]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a2f      	ldr	r2, [pc, #188]	; (80068b0 <TIM_Base_SetConfig+0x114>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d02b      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067fc:	d027      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a2c      	ldr	r2, [pc, #176]	; (80068b4 <TIM_Base_SetConfig+0x118>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d023      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a2b      	ldr	r2, [pc, #172]	; (80068b8 <TIM_Base_SetConfig+0x11c>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d01f      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a2a      	ldr	r2, [pc, #168]	; (80068bc <TIM_Base_SetConfig+0x120>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d01b      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a29      	ldr	r2, [pc, #164]	; (80068c0 <TIM_Base_SetConfig+0x124>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d017      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a28      	ldr	r2, [pc, #160]	; (80068c4 <TIM_Base_SetConfig+0x128>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d013      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a27      	ldr	r2, [pc, #156]	; (80068c8 <TIM_Base_SetConfig+0x12c>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d00f      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a26      	ldr	r2, [pc, #152]	; (80068cc <TIM_Base_SetConfig+0x130>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d00b      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a25      	ldr	r2, [pc, #148]	; (80068d0 <TIM_Base_SetConfig+0x134>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d007      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a24      	ldr	r2, [pc, #144]	; (80068d4 <TIM_Base_SetConfig+0x138>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d003      	beq.n	800684e <TIM_Base_SetConfig+0xb2>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a23      	ldr	r2, [pc, #140]	; (80068d8 <TIM_Base_SetConfig+0x13c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d108      	bne.n	8006860 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	4313      	orrs	r3, r2
 800685e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	695b      	ldr	r3, [r3, #20]
 800686a:	4313      	orrs	r3, r2
 800686c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	689a      	ldr	r2, [r3, #8]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a0a      	ldr	r2, [pc, #40]	; (80068b0 <TIM_Base_SetConfig+0x114>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d003      	beq.n	8006894 <TIM_Base_SetConfig+0xf8>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a0c      	ldr	r2, [pc, #48]	; (80068c0 <TIM_Base_SetConfig+0x124>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d103      	bne.n	800689c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	691a      	ldr	r2, [r3, #16]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	615a      	str	r2, [r3, #20]
}
 80068a2:	bf00      	nop
 80068a4:	3714      	adds	r7, #20
 80068a6:	46bd      	mov	sp, r7
 80068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop
 80068b0:	40010000 	.word	0x40010000
 80068b4:	40000400 	.word	0x40000400
 80068b8:	40000800 	.word	0x40000800
 80068bc:	40000c00 	.word	0x40000c00
 80068c0:	40010400 	.word	0x40010400
 80068c4:	40014000 	.word	0x40014000
 80068c8:	40014400 	.word	0x40014400
 80068cc:	40014800 	.word	0x40014800
 80068d0:	40001800 	.word	0x40001800
 80068d4:	40001c00 	.word	0x40001c00
 80068d8:	40002000 	.word	0x40002000

080068dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068dc:	b480      	push	{r7}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	f023 0201 	bic.w	r2, r3, #1
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a1b      	ldr	r3, [r3, #32]
 80068f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800690a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f023 0303 	bic.w	r3, r3, #3
 8006912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	4313      	orrs	r3, r2
 800691c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	f023 0302 	bic.w	r3, r3, #2
 8006924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	4313      	orrs	r3, r2
 800692e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a20      	ldr	r2, [pc, #128]	; (80069b4 <TIM_OC1_SetConfig+0xd8>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d003      	beq.n	8006940 <TIM_OC1_SetConfig+0x64>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	4a1f      	ldr	r2, [pc, #124]	; (80069b8 <TIM_OC1_SetConfig+0xdc>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d10c      	bne.n	800695a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	f023 0308 	bic.w	r3, r3, #8
 8006946:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	4313      	orrs	r3, r2
 8006950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f023 0304 	bic.w	r3, r3, #4
 8006958:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a15      	ldr	r2, [pc, #84]	; (80069b4 <TIM_OC1_SetConfig+0xd8>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d003      	beq.n	800696a <TIM_OC1_SetConfig+0x8e>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a14      	ldr	r2, [pc, #80]	; (80069b8 <TIM_OC1_SetConfig+0xdc>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d111      	bne.n	800698e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006970:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006978:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	693a      	ldr	r2, [r7, #16]
 8006980:	4313      	orrs	r3, r2
 8006982:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	4313      	orrs	r3, r2
 800698c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	685a      	ldr	r2, [r3, #4]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	697a      	ldr	r2, [r7, #20]
 80069a6:	621a      	str	r2, [r3, #32]
}
 80069a8:	bf00      	nop
 80069aa:	371c      	adds	r7, #28
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr
 80069b4:	40010000 	.word	0x40010000
 80069b8:	40010400 	.word	0x40010400

080069bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069bc:	b480      	push	{r7}
 80069be:	b087      	sub	sp, #28
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	f023 0210 	bic.w	r2, r3, #16
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	021b      	lsls	r3, r3, #8
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f023 0320 	bic.w	r3, r3, #32
 8006a06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	011b      	lsls	r3, r3, #4
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a22      	ldr	r2, [pc, #136]	; (8006aa0 <TIM_OC2_SetConfig+0xe4>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d003      	beq.n	8006a24 <TIM_OC2_SetConfig+0x68>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a21      	ldr	r2, [pc, #132]	; (8006aa4 <TIM_OC2_SetConfig+0xe8>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d10d      	bne.n	8006a40 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	011b      	lsls	r3, r3, #4
 8006a32:	697a      	ldr	r2, [r7, #20]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a17      	ldr	r2, [pc, #92]	; (8006aa0 <TIM_OC2_SetConfig+0xe4>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d003      	beq.n	8006a50 <TIM_OC2_SetConfig+0x94>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a16      	ldr	r2, [pc, #88]	; (8006aa4 <TIM_OC2_SetConfig+0xe8>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d113      	bne.n	8006a78 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	695b      	ldr	r3, [r3, #20]
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	693a      	ldr	r2, [r7, #16]
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	693a      	ldr	r2, [r7, #16]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	693a      	ldr	r2, [r7, #16]
 8006a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	621a      	str	r2, [r3, #32]
}
 8006a92:	bf00      	nop
 8006a94:	371c      	adds	r7, #28
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	40010000 	.word	0x40010000
 8006aa4:	40010400 	.word	0x40010400

08006aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b087      	sub	sp, #28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
 8006ac2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f023 0303 	bic.w	r3, r3, #3
 8006ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68fa      	ldr	r2, [r7, #12]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	021b      	lsls	r3, r3, #8
 8006af8:	697a      	ldr	r2, [r7, #20]
 8006afa:	4313      	orrs	r3, r2
 8006afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a21      	ldr	r2, [pc, #132]	; (8006b88 <TIM_OC3_SetConfig+0xe0>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d003      	beq.n	8006b0e <TIM_OC3_SetConfig+0x66>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a20      	ldr	r2, [pc, #128]	; (8006b8c <TIM_OC3_SetConfig+0xe4>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d10d      	bne.n	8006b2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	68db      	ldr	r3, [r3, #12]
 8006b1a:	021b      	lsls	r3, r3, #8
 8006b1c:	697a      	ldr	r2, [r7, #20]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a16      	ldr	r2, [pc, #88]	; (8006b88 <TIM_OC3_SetConfig+0xe0>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d003      	beq.n	8006b3a <TIM_OC3_SetConfig+0x92>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a15      	ldr	r2, [pc, #84]	; (8006b8c <TIM_OC3_SetConfig+0xe4>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d113      	bne.n	8006b62 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	011b      	lsls	r3, r3, #4
 8006b50:	693a      	ldr	r2, [r7, #16]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	699b      	ldr	r3, [r3, #24]
 8006b5a:	011b      	lsls	r3, r3, #4
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68fa      	ldr	r2, [r7, #12]
 8006b6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	685a      	ldr	r2, [r3, #4]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	621a      	str	r2, [r3, #32]
}
 8006b7c:	bf00      	nop
 8006b7e:	371c      	adds	r7, #28
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr
 8006b88:	40010000 	.word	0x40010000
 8006b8c:	40010400 	.word	0x40010400

08006b90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b087      	sub	sp, #28
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	69db      	ldr	r3, [r3, #28]
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	021b      	lsls	r3, r3, #8
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	031b      	lsls	r3, r3, #12
 8006be2:	693a      	ldr	r2, [r7, #16]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a12      	ldr	r2, [pc, #72]	; (8006c34 <TIM_OC4_SetConfig+0xa4>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d003      	beq.n	8006bf8 <TIM_OC4_SetConfig+0x68>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a11      	ldr	r2, [pc, #68]	; (8006c38 <TIM_OC4_SetConfig+0xa8>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d109      	bne.n	8006c0c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006bfe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	695b      	ldr	r3, [r3, #20]
 8006c04:	019b      	lsls	r3, r3, #6
 8006c06:	697a      	ldr	r2, [r7, #20]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	685a      	ldr	r2, [r3, #4]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	693a      	ldr	r2, [r7, #16]
 8006c24:	621a      	str	r2, [r3, #32]
}
 8006c26:	bf00      	nop
 8006c28:	371c      	adds	r7, #28
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	40010000 	.word	0x40010000
 8006c38:	40010400 	.word	0x40010400

08006c3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b087      	sub	sp, #28
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6a1b      	ldr	r3, [r3, #32]
 8006c4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6a1b      	ldr	r3, [r3, #32]
 8006c52:	f023 0201 	bic.w	r2, r3, #1
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	699b      	ldr	r3, [r3, #24]
 8006c5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	011b      	lsls	r3, r3, #4
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c72:	697b      	ldr	r3, [r7, #20]
 8006c74:	f023 030a 	bic.w	r3, r3, #10
 8006c78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	697a      	ldr	r2, [r7, #20]
 8006c8c:	621a      	str	r2, [r3, #32]
}
 8006c8e:	bf00      	nop
 8006c90:	371c      	adds	r7, #28
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr

08006c9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c9a:	b480      	push	{r7}
 8006c9c:	b087      	sub	sp, #28
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	60f8      	str	r0, [r7, #12]
 8006ca2:	60b9      	str	r1, [r7, #8]
 8006ca4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	f023 0210 	bic.w	r2, r3, #16
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	699b      	ldr	r3, [r3, #24]
 8006cb6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6a1b      	ldr	r3, [r3, #32]
 8006cbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006cc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	031b      	lsls	r3, r3, #12
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006cd6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	011b      	lsls	r3, r3, #4
 8006cdc:	693a      	ldr	r2, [r7, #16]
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	621a      	str	r2, [r3, #32]
}
 8006cee:	bf00      	nop
 8006cf0:	371c      	adds	r7, #28
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr

08006cfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b085      	sub	sp, #20
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
 8006d02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	f043 0307 	orr.w	r3, r3, #7
 8006d1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	609a      	str	r2, [r3, #8]
}
 8006d24:	bf00      	nop
 8006d26:	3714      	adds	r7, #20
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b087      	sub	sp, #28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
 8006d3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	021a      	lsls	r2, r3, #8
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	431a      	orrs	r2, r3
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	697a      	ldr	r2, [r7, #20]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	697a      	ldr	r2, [r7, #20]
 8006d62:	609a      	str	r2, [r3, #8]
}
 8006d64:	bf00      	nop
 8006d66:	371c      	adds	r7, #28
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f003 031f 	and.w	r3, r3, #31
 8006d82:	2201      	movs	r2, #1
 8006d84:	fa02 f303 	lsl.w	r3, r2, r3
 8006d88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6a1a      	ldr	r2, [r3, #32]
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	43db      	mvns	r3, r3
 8006d92:	401a      	ands	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6a1a      	ldr	r2, [r3, #32]
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f003 031f 	and.w	r3, r3, #31
 8006da2:	6879      	ldr	r1, [r7, #4]
 8006da4:	fa01 f303 	lsl.w	r3, r1, r3
 8006da8:	431a      	orrs	r2, r3
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	621a      	str	r2, [r3, #32]
}
 8006dae:	bf00      	nop
 8006db0:	371c      	adds	r7, #28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
	...

08006dbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b085      	sub	sp, #20
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d101      	bne.n	8006dd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006dd0:	2302      	movs	r3, #2
 8006dd2:	e05a      	b.n	8006e8a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2202      	movs	r2, #2
 8006de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	68fa      	ldr	r2, [r7, #12]
 8006e0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a21      	ldr	r2, [pc, #132]	; (8006e98 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d022      	beq.n	8006e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e20:	d01d      	beq.n	8006e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a1d      	ldr	r2, [pc, #116]	; (8006e9c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d018      	beq.n	8006e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a1b      	ldr	r2, [pc, #108]	; (8006ea0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d013      	beq.n	8006e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a1a      	ldr	r2, [pc, #104]	; (8006ea4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d00e      	beq.n	8006e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a18      	ldr	r2, [pc, #96]	; (8006ea8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d009      	beq.n	8006e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a17      	ldr	r2, [pc, #92]	; (8006eac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d004      	beq.n	8006e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a15      	ldr	r2, [pc, #84]	; (8006eb0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d10c      	bne.n	8006e78 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	68ba      	ldr	r2, [r7, #8]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2200      	movs	r2, #0
 8006e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3714      	adds	r7, #20
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	40010000 	.word	0x40010000
 8006e9c:	40000400 	.word	0x40000400
 8006ea0:	40000800 	.word	0x40000800
 8006ea4:	40000c00 	.word	0x40000c00
 8006ea8:	40010400 	.word	0x40010400
 8006eac:	40014000 	.word	0x40014000
 8006eb0:	40001800 	.word	0x40001800

08006eb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ed0:	bf00      	nop
 8006ed2:	370c      	adds	r7, #12
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr

08006edc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b082      	sub	sp, #8
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d101      	bne.n	8006eee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e03f      	b.n	8006f6e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d106      	bne.n	8006f08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f7fa fa88 	bl	8001418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2224      	movs	r2, #36	; 0x24
 8006f0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	68da      	ldr	r2, [r3, #12]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f000 faf9 	bl	8007518 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	691a      	ldr	r2, [r3, #16]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006f34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	695a      	ldr	r2, [r3, #20]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006f44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68da      	ldr	r2, [r3, #12]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2220      	movs	r2, #32
 8006f60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2220      	movs	r2, #32
 8006f68:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3708      	adds	r7, #8
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f76:	b480      	push	{r7}
 8006f78:	b085      	sub	sp, #20
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	60f8      	str	r0, [r7, #12]
 8006f7e:	60b9      	str	r1, [r7, #8]
 8006f80:	4613      	mov	r3, r2
 8006f82:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	2b20      	cmp	r3, #32
 8006f8e:	d130      	bne.n	8006ff2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d002      	beq.n	8006f9c <HAL_UART_Transmit_IT+0x26>
 8006f96:	88fb      	ldrh	r3, [r7, #6]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d101      	bne.n	8006fa0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e029      	b.n	8006ff4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d101      	bne.n	8006fae <HAL_UART_Transmit_IT+0x38>
 8006faa:	2302      	movs	r3, #2
 8006fac:	e022      	b.n	8006ff4 <HAL_UART_Transmit_IT+0x7e>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	68ba      	ldr	r2, [r7, #8]
 8006fba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	88fa      	ldrh	r2, [r7, #6]
 8006fc0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	88fa      	ldrh	r2, [r7, #6]
 8006fc6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2221      	movs	r2, #33	; 0x21
 8006fd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68da      	ldr	r2, [r3, #12]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006fec:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	e000      	b.n	8006ff4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006ff2:	2302      	movs	r3, #2
  }
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3714      	adds	r7, #20
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	60f8      	str	r0, [r7, #12]
 8007008:	60b9      	str	r1, [r7, #8]
 800700a:	4613      	mov	r3, r2
 800700c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007014:	b2db      	uxtb	r3, r3
 8007016:	2b20      	cmp	r3, #32
 8007018:	d140      	bne.n	800709c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d002      	beq.n	8007026 <HAL_UART_Receive_IT+0x26>
 8007020:	88fb      	ldrh	r3, [r7, #6]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d101      	bne.n	800702a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	e039      	b.n	800709e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007030:	2b01      	cmp	r3, #1
 8007032:	d101      	bne.n	8007038 <HAL_UART_Receive_IT+0x38>
 8007034:	2302      	movs	r3, #2
 8007036:	e032      	b.n	800709e <HAL_UART_Receive_IT+0x9e>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	68ba      	ldr	r2, [r7, #8]
 8007044:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	88fa      	ldrh	r2, [r7, #6]
 800704a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	88fa      	ldrh	r2, [r7, #6]
 8007050:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2200      	movs	r2, #0
 8007056:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2222      	movs	r2, #34	; 0x22
 800705c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68da      	ldr	r2, [r3, #12]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007076:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	695a      	ldr	r2, [r3, #20]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f042 0201 	orr.w	r2, r2, #1
 8007086:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	68da      	ldr	r2, [r3, #12]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f042 0220 	orr.w	r2, r2, #32
 8007096:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007098:	2300      	movs	r3, #0
 800709a:	e000      	b.n	800709e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800709c:	2302      	movs	r3, #2
  }
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
	...

080070ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b088      	sub	sp, #32
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	695b      	ldr	r3, [r3, #20]
 80070ca:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80070cc:	2300      	movs	r3, #0
 80070ce:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80070d0:	2300      	movs	r3, #0
 80070d2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	f003 030f 	and.w	r3, r3, #15
 80070da:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d10d      	bne.n	80070fe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070e2:	69fb      	ldr	r3, [r7, #28]
 80070e4:	f003 0320 	and.w	r3, r3, #32
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d008      	beq.n	80070fe <HAL_UART_IRQHandler+0x52>
 80070ec:	69bb      	ldr	r3, [r7, #24]
 80070ee:	f003 0320 	and.w	r3, r3, #32
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d003      	beq.n	80070fe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 f98c 	bl	8007414 <UART_Receive_IT>
      return;
 80070fc:	e0d1      	b.n	80072a2 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 80b0 	beq.w	8007266 <HAL_UART_IRQHandler+0x1ba>
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	f003 0301 	and.w	r3, r3, #1
 800710c:	2b00      	cmp	r3, #0
 800710e:	d105      	bne.n	800711c <HAL_UART_IRQHandler+0x70>
 8007110:	69bb      	ldr	r3, [r7, #24]
 8007112:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007116:	2b00      	cmp	r3, #0
 8007118:	f000 80a5 	beq.w	8007266 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800711c:	69fb      	ldr	r3, [r7, #28]
 800711e:	f003 0301 	and.w	r3, r3, #1
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00a      	beq.n	800713c <HAL_UART_IRQHandler+0x90>
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800712c:	2b00      	cmp	r3, #0
 800712e:	d005      	beq.n	800713c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007134:	f043 0201 	orr.w	r2, r3, #1
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	f003 0304 	and.w	r3, r3, #4
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00a      	beq.n	800715c <HAL_UART_IRQHandler+0xb0>
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	f003 0301 	and.w	r3, r3, #1
 800714c:	2b00      	cmp	r3, #0
 800714e:	d005      	beq.n	800715c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007154:	f043 0202 	orr.w	r2, r3, #2
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00a      	beq.n	800717c <HAL_UART_IRQHandler+0xd0>
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	f003 0301 	and.w	r3, r3, #1
 800716c:	2b00      	cmp	r3, #0
 800716e:	d005      	beq.n	800717c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007174:	f043 0204 	orr.w	r2, r3, #4
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800717c:	69fb      	ldr	r3, [r7, #28]
 800717e:	f003 0308 	and.w	r3, r3, #8
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00f      	beq.n	80071a6 <HAL_UART_IRQHandler+0xfa>
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	f003 0320 	and.w	r3, r3, #32
 800718c:	2b00      	cmp	r3, #0
 800718e:	d104      	bne.n	800719a <HAL_UART_IRQHandler+0xee>
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	2b00      	cmp	r3, #0
 8007198:	d005      	beq.n	80071a6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800719e:	f043 0208 	orr.w	r2, r3, #8
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d078      	beq.n	80072a0 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	f003 0320 	and.w	r3, r3, #32
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d007      	beq.n	80071c8 <HAL_UART_IRQHandler+0x11c>
 80071b8:	69bb      	ldr	r3, [r7, #24]
 80071ba:	f003 0320 	and.w	r3, r3, #32
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d002      	beq.n	80071c8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 f926 	bl	8007414 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071d2:	2b40      	cmp	r3, #64	; 0x40
 80071d4:	bf0c      	ite	eq
 80071d6:	2301      	moveq	r3, #1
 80071d8:	2300      	movne	r3, #0
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071e2:	f003 0308 	and.w	r3, r3, #8
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d102      	bne.n	80071f0 <HAL_UART_IRQHandler+0x144>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d031      	beq.n	8007254 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 f86f 	bl	80072d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	695b      	ldr	r3, [r3, #20]
 80071fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007200:	2b40      	cmp	r3, #64	; 0x40
 8007202:	d123      	bne.n	800724c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	695a      	ldr	r2, [r3, #20]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007212:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007218:	2b00      	cmp	r3, #0
 800721a:	d013      	beq.n	8007244 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007220:	4a21      	ldr	r2, [pc, #132]	; (80072a8 <HAL_UART_IRQHandler+0x1fc>)
 8007222:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007228:	4618      	mov	r0, r3
 800722a:	f7fb f8b7 	bl	800239c <HAL_DMA_Abort_IT>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d016      	beq.n	8007262 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800723e:	4610      	mov	r0, r2
 8007240:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007242:	e00e      	b.n	8007262 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f000 f83b 	bl	80072c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800724a:	e00a      	b.n	8007262 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 f837 	bl	80072c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007252:	e006      	b.n	8007262 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f833 	bl	80072c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007260:	e01e      	b.n	80072a0 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007262:	bf00      	nop
    return;
 8007264:	e01c      	b.n	80072a0 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800726c:	2b00      	cmp	r3, #0
 800726e:	d008      	beq.n	8007282 <HAL_UART_IRQHandler+0x1d6>
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007276:	2b00      	cmp	r3, #0
 8007278:	d003      	beq.n	8007282 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 f85c 	bl	8007338 <UART_Transmit_IT>
    return;
 8007280:	e00f      	b.n	80072a2 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007288:	2b00      	cmp	r3, #0
 800728a:	d00a      	beq.n	80072a2 <HAL_UART_IRQHandler+0x1f6>
 800728c:	69bb      	ldr	r3, [r7, #24]
 800728e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007292:	2b00      	cmp	r3, #0
 8007294:	d005      	beq.n	80072a2 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 f8a4 	bl	80073e4 <UART_EndTransmit_IT>
    return;
 800729c:	bf00      	nop
 800729e:	e000      	b.n	80072a2 <HAL_UART_IRQHandler+0x1f6>
    return;
 80072a0:	bf00      	nop
  }
}
 80072a2:	3720      	adds	r7, #32
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	08007311 	.word	0x08007311

080072ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80072b4:	bf00      	nop
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	68da      	ldr	r2, [r3, #12]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80072ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	695a      	ldr	r2, [r3, #20]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f022 0201 	bic.w	r2, r2, #1
 80072fa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2220      	movs	r2, #32
 8007300:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800731c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2200      	movs	r2, #0
 8007322:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800732a:	68f8      	ldr	r0, [r7, #12]
 800732c:	f7ff ffc8 	bl	80072c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007330:	bf00      	nop
 8007332:	3710      	adds	r7, #16
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007346:	b2db      	uxtb	r3, r3
 8007348:	2b21      	cmp	r3, #33	; 0x21
 800734a:	d144      	bne.n	80073d6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007354:	d11a      	bne.n	800738c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a1b      	ldr	r3, [r3, #32]
 800735a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	881b      	ldrh	r3, [r3, #0]
 8007360:	461a      	mov	r2, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800736a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	691b      	ldr	r3, [r3, #16]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d105      	bne.n	8007380 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6a1b      	ldr	r3, [r3, #32]
 8007378:	1c9a      	adds	r2, r3, #2
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	621a      	str	r2, [r3, #32]
 800737e:	e00e      	b.n	800739e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6a1b      	ldr	r3, [r3, #32]
 8007384:	1c5a      	adds	r2, r3, #1
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	621a      	str	r2, [r3, #32]
 800738a:	e008      	b.n	800739e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6a1b      	ldr	r3, [r3, #32]
 8007390:	1c59      	adds	r1, r3, #1
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	6211      	str	r1, [r2, #32]
 8007396:	781a      	ldrb	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	3b01      	subs	r3, #1
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	4619      	mov	r1, r3
 80073ac:	84d1      	strh	r1, [r2, #38]	; 0x26
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10f      	bne.n	80073d2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	68da      	ldr	r2, [r3, #12]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68da      	ldr	r2, [r3, #12]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	e000      	b.n	80073d8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80073d6:	2302      	movs	r3, #2
  }
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3714      	adds	r7, #20
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b082      	sub	sp, #8
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	68da      	ldr	r2, [r3, #12]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2220      	movs	r2, #32
 8007400:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f7ff ff51 	bl	80072ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	3708      	adds	r7, #8
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}

08007414 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007422:	b2db      	uxtb	r3, r3
 8007424:	2b22      	cmp	r3, #34	; 0x22
 8007426:	d171      	bne.n	800750c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007430:	d123      	bne.n	800747a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007436:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d10e      	bne.n	800745e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	b29b      	uxth	r3, r3
 8007448:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800744c:	b29a      	uxth	r2, r3
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007456:	1c9a      	adds	r2, r3, #2
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	629a      	str	r2, [r3, #40]	; 0x28
 800745c:	e029      	b.n	80074b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	b29b      	uxth	r3, r3
 8007466:	b2db      	uxtb	r3, r3
 8007468:	b29a      	uxth	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007472:	1c5a      	adds	r2, r3, #1
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	629a      	str	r2, [r3, #40]	; 0x28
 8007478:	e01b      	b.n	80074b2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10a      	bne.n	8007498 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6858      	ldr	r0, [r3, #4]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800748c:	1c59      	adds	r1, r3, #1
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	6291      	str	r1, [r2, #40]	; 0x28
 8007492:	b2c2      	uxtb	r2, r0
 8007494:	701a      	strb	r2, [r3, #0]
 8007496:	e00c      	b.n	80074b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	b2da      	uxtb	r2, r3
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074a4:	1c58      	adds	r0, r3, #1
 80074a6:	6879      	ldr	r1, [r7, #4]
 80074a8:	6288      	str	r0, [r1, #40]	; 0x28
 80074aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80074ae:	b2d2      	uxtb	r2, r2
 80074b0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	3b01      	subs	r3, #1
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	4619      	mov	r1, r3
 80074c0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d120      	bne.n	8007508 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	68da      	ldr	r2, [r3, #12]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f022 0220 	bic.w	r2, r2, #32
 80074d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	68da      	ldr	r2, [r3, #12]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80074e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	695a      	ldr	r2, [r3, #20]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f022 0201 	bic.w	r2, r2, #1
 80074f4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2220      	movs	r2, #32
 80074fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f7f9 f846 	bl	8000590 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007504:	2300      	movs	r3, #0
 8007506:	e002      	b.n	800750e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007508:	2300      	movs	r3, #0
 800750a:	e000      	b.n	800750e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800750c:	2302      	movs	r3, #2
  }
}
 800750e:	4618      	mov	r0, r3
 8007510:	3710      	adds	r7, #16
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
	...

08007518 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800751c:	b085      	sub	sp, #20
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	691b      	ldr	r3, [r3, #16]
 8007528:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	68da      	ldr	r2, [r3, #12]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	430a      	orrs	r2, r1
 8007536:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689a      	ldr	r2, [r3, #8]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	431a      	orrs	r2, r3
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	695b      	ldr	r3, [r3, #20]
 8007546:	431a      	orrs	r2, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	69db      	ldr	r3, [r3, #28]
 800754c:	4313      	orrs	r3, r2
 800754e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800755a:	f023 030c 	bic.w	r3, r3, #12
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	6812      	ldr	r2, [r2, #0]
 8007562:	68f9      	ldr	r1, [r7, #12]
 8007564:	430b      	orrs	r3, r1
 8007566:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	699a      	ldr	r2, [r3, #24]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	430a      	orrs	r2, r1
 800757c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	69db      	ldr	r3, [r3, #28]
 8007582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007586:	f040 818b 	bne.w	80078a0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4ac1      	ldr	r2, [pc, #772]	; (8007894 <UART_SetConfig+0x37c>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d005      	beq.n	80075a0 <UART_SetConfig+0x88>
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4abf      	ldr	r2, [pc, #764]	; (8007898 <UART_SetConfig+0x380>)
 800759a:	4293      	cmp	r3, r2
 800759c:	f040 80bd 	bne.w	800771a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80075a0:	f7fe fa6c 	bl	8005a7c <HAL_RCC_GetPCLK2Freq>
 80075a4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	461d      	mov	r5, r3
 80075aa:	f04f 0600 	mov.w	r6, #0
 80075ae:	46a8      	mov	r8, r5
 80075b0:	46b1      	mov	r9, r6
 80075b2:	eb18 0308 	adds.w	r3, r8, r8
 80075b6:	eb49 0409 	adc.w	r4, r9, r9
 80075ba:	4698      	mov	r8, r3
 80075bc:	46a1      	mov	r9, r4
 80075be:	eb18 0805 	adds.w	r8, r8, r5
 80075c2:	eb49 0906 	adc.w	r9, r9, r6
 80075c6:	f04f 0100 	mov.w	r1, #0
 80075ca:	f04f 0200 	mov.w	r2, #0
 80075ce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80075d2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80075d6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80075da:	4688      	mov	r8, r1
 80075dc:	4691      	mov	r9, r2
 80075de:	eb18 0005 	adds.w	r0, r8, r5
 80075e2:	eb49 0106 	adc.w	r1, r9, r6
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	461d      	mov	r5, r3
 80075ec:	f04f 0600 	mov.w	r6, #0
 80075f0:	196b      	adds	r3, r5, r5
 80075f2:	eb46 0406 	adc.w	r4, r6, r6
 80075f6:	461a      	mov	r2, r3
 80075f8:	4623      	mov	r3, r4
 80075fa:	f7f8 fe39 	bl	8000270 <__aeabi_uldivmod>
 80075fe:	4603      	mov	r3, r0
 8007600:	460c      	mov	r4, r1
 8007602:	461a      	mov	r2, r3
 8007604:	4ba5      	ldr	r3, [pc, #660]	; (800789c <UART_SetConfig+0x384>)
 8007606:	fba3 2302 	umull	r2, r3, r3, r2
 800760a:	095b      	lsrs	r3, r3, #5
 800760c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	461d      	mov	r5, r3
 8007614:	f04f 0600 	mov.w	r6, #0
 8007618:	46a9      	mov	r9, r5
 800761a:	46b2      	mov	sl, r6
 800761c:	eb19 0309 	adds.w	r3, r9, r9
 8007620:	eb4a 040a 	adc.w	r4, sl, sl
 8007624:	4699      	mov	r9, r3
 8007626:	46a2      	mov	sl, r4
 8007628:	eb19 0905 	adds.w	r9, r9, r5
 800762c:	eb4a 0a06 	adc.w	sl, sl, r6
 8007630:	f04f 0100 	mov.w	r1, #0
 8007634:	f04f 0200 	mov.w	r2, #0
 8007638:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800763c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007640:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007644:	4689      	mov	r9, r1
 8007646:	4692      	mov	sl, r2
 8007648:	eb19 0005 	adds.w	r0, r9, r5
 800764c:	eb4a 0106 	adc.w	r1, sl, r6
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	461d      	mov	r5, r3
 8007656:	f04f 0600 	mov.w	r6, #0
 800765a:	196b      	adds	r3, r5, r5
 800765c:	eb46 0406 	adc.w	r4, r6, r6
 8007660:	461a      	mov	r2, r3
 8007662:	4623      	mov	r3, r4
 8007664:	f7f8 fe04 	bl	8000270 <__aeabi_uldivmod>
 8007668:	4603      	mov	r3, r0
 800766a:	460c      	mov	r4, r1
 800766c:	461a      	mov	r2, r3
 800766e:	4b8b      	ldr	r3, [pc, #556]	; (800789c <UART_SetConfig+0x384>)
 8007670:	fba3 1302 	umull	r1, r3, r3, r2
 8007674:	095b      	lsrs	r3, r3, #5
 8007676:	2164      	movs	r1, #100	; 0x64
 8007678:	fb01 f303 	mul.w	r3, r1, r3
 800767c:	1ad3      	subs	r3, r2, r3
 800767e:	00db      	lsls	r3, r3, #3
 8007680:	3332      	adds	r3, #50	; 0x32
 8007682:	4a86      	ldr	r2, [pc, #536]	; (800789c <UART_SetConfig+0x384>)
 8007684:	fba2 2303 	umull	r2, r3, r2, r3
 8007688:	095b      	lsrs	r3, r3, #5
 800768a:	005b      	lsls	r3, r3, #1
 800768c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007690:	4498      	add	r8, r3
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	461d      	mov	r5, r3
 8007696:	f04f 0600 	mov.w	r6, #0
 800769a:	46a9      	mov	r9, r5
 800769c:	46b2      	mov	sl, r6
 800769e:	eb19 0309 	adds.w	r3, r9, r9
 80076a2:	eb4a 040a 	adc.w	r4, sl, sl
 80076a6:	4699      	mov	r9, r3
 80076a8:	46a2      	mov	sl, r4
 80076aa:	eb19 0905 	adds.w	r9, r9, r5
 80076ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80076b2:	f04f 0100 	mov.w	r1, #0
 80076b6:	f04f 0200 	mov.w	r2, #0
 80076ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80076be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80076c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80076c6:	4689      	mov	r9, r1
 80076c8:	4692      	mov	sl, r2
 80076ca:	eb19 0005 	adds.w	r0, r9, r5
 80076ce:	eb4a 0106 	adc.w	r1, sl, r6
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	461d      	mov	r5, r3
 80076d8:	f04f 0600 	mov.w	r6, #0
 80076dc:	196b      	adds	r3, r5, r5
 80076de:	eb46 0406 	adc.w	r4, r6, r6
 80076e2:	461a      	mov	r2, r3
 80076e4:	4623      	mov	r3, r4
 80076e6:	f7f8 fdc3 	bl	8000270 <__aeabi_uldivmod>
 80076ea:	4603      	mov	r3, r0
 80076ec:	460c      	mov	r4, r1
 80076ee:	461a      	mov	r2, r3
 80076f0:	4b6a      	ldr	r3, [pc, #424]	; (800789c <UART_SetConfig+0x384>)
 80076f2:	fba3 1302 	umull	r1, r3, r3, r2
 80076f6:	095b      	lsrs	r3, r3, #5
 80076f8:	2164      	movs	r1, #100	; 0x64
 80076fa:	fb01 f303 	mul.w	r3, r1, r3
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	00db      	lsls	r3, r3, #3
 8007702:	3332      	adds	r3, #50	; 0x32
 8007704:	4a65      	ldr	r2, [pc, #404]	; (800789c <UART_SetConfig+0x384>)
 8007706:	fba2 2303 	umull	r2, r3, r2, r3
 800770a:	095b      	lsrs	r3, r3, #5
 800770c:	f003 0207 	and.w	r2, r3, #7
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4442      	add	r2, r8
 8007716:	609a      	str	r2, [r3, #8]
 8007718:	e26f      	b.n	8007bfa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800771a:	f7fe f99b 	bl	8005a54 <HAL_RCC_GetPCLK1Freq>
 800771e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	461d      	mov	r5, r3
 8007724:	f04f 0600 	mov.w	r6, #0
 8007728:	46a8      	mov	r8, r5
 800772a:	46b1      	mov	r9, r6
 800772c:	eb18 0308 	adds.w	r3, r8, r8
 8007730:	eb49 0409 	adc.w	r4, r9, r9
 8007734:	4698      	mov	r8, r3
 8007736:	46a1      	mov	r9, r4
 8007738:	eb18 0805 	adds.w	r8, r8, r5
 800773c:	eb49 0906 	adc.w	r9, r9, r6
 8007740:	f04f 0100 	mov.w	r1, #0
 8007744:	f04f 0200 	mov.w	r2, #0
 8007748:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800774c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007750:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007754:	4688      	mov	r8, r1
 8007756:	4691      	mov	r9, r2
 8007758:	eb18 0005 	adds.w	r0, r8, r5
 800775c:	eb49 0106 	adc.w	r1, r9, r6
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	461d      	mov	r5, r3
 8007766:	f04f 0600 	mov.w	r6, #0
 800776a:	196b      	adds	r3, r5, r5
 800776c:	eb46 0406 	adc.w	r4, r6, r6
 8007770:	461a      	mov	r2, r3
 8007772:	4623      	mov	r3, r4
 8007774:	f7f8 fd7c 	bl	8000270 <__aeabi_uldivmod>
 8007778:	4603      	mov	r3, r0
 800777a:	460c      	mov	r4, r1
 800777c:	461a      	mov	r2, r3
 800777e:	4b47      	ldr	r3, [pc, #284]	; (800789c <UART_SetConfig+0x384>)
 8007780:	fba3 2302 	umull	r2, r3, r3, r2
 8007784:	095b      	lsrs	r3, r3, #5
 8007786:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	461d      	mov	r5, r3
 800778e:	f04f 0600 	mov.w	r6, #0
 8007792:	46a9      	mov	r9, r5
 8007794:	46b2      	mov	sl, r6
 8007796:	eb19 0309 	adds.w	r3, r9, r9
 800779a:	eb4a 040a 	adc.w	r4, sl, sl
 800779e:	4699      	mov	r9, r3
 80077a0:	46a2      	mov	sl, r4
 80077a2:	eb19 0905 	adds.w	r9, r9, r5
 80077a6:	eb4a 0a06 	adc.w	sl, sl, r6
 80077aa:	f04f 0100 	mov.w	r1, #0
 80077ae:	f04f 0200 	mov.w	r2, #0
 80077b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077b6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80077ba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80077be:	4689      	mov	r9, r1
 80077c0:	4692      	mov	sl, r2
 80077c2:	eb19 0005 	adds.w	r0, r9, r5
 80077c6:	eb4a 0106 	adc.w	r1, sl, r6
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	461d      	mov	r5, r3
 80077d0:	f04f 0600 	mov.w	r6, #0
 80077d4:	196b      	adds	r3, r5, r5
 80077d6:	eb46 0406 	adc.w	r4, r6, r6
 80077da:	461a      	mov	r2, r3
 80077dc:	4623      	mov	r3, r4
 80077de:	f7f8 fd47 	bl	8000270 <__aeabi_uldivmod>
 80077e2:	4603      	mov	r3, r0
 80077e4:	460c      	mov	r4, r1
 80077e6:	461a      	mov	r2, r3
 80077e8:	4b2c      	ldr	r3, [pc, #176]	; (800789c <UART_SetConfig+0x384>)
 80077ea:	fba3 1302 	umull	r1, r3, r3, r2
 80077ee:	095b      	lsrs	r3, r3, #5
 80077f0:	2164      	movs	r1, #100	; 0x64
 80077f2:	fb01 f303 	mul.w	r3, r1, r3
 80077f6:	1ad3      	subs	r3, r2, r3
 80077f8:	00db      	lsls	r3, r3, #3
 80077fa:	3332      	adds	r3, #50	; 0x32
 80077fc:	4a27      	ldr	r2, [pc, #156]	; (800789c <UART_SetConfig+0x384>)
 80077fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007802:	095b      	lsrs	r3, r3, #5
 8007804:	005b      	lsls	r3, r3, #1
 8007806:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800780a:	4498      	add	r8, r3
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	461d      	mov	r5, r3
 8007810:	f04f 0600 	mov.w	r6, #0
 8007814:	46a9      	mov	r9, r5
 8007816:	46b2      	mov	sl, r6
 8007818:	eb19 0309 	adds.w	r3, r9, r9
 800781c:	eb4a 040a 	adc.w	r4, sl, sl
 8007820:	4699      	mov	r9, r3
 8007822:	46a2      	mov	sl, r4
 8007824:	eb19 0905 	adds.w	r9, r9, r5
 8007828:	eb4a 0a06 	adc.w	sl, sl, r6
 800782c:	f04f 0100 	mov.w	r1, #0
 8007830:	f04f 0200 	mov.w	r2, #0
 8007834:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007838:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800783c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007840:	4689      	mov	r9, r1
 8007842:	4692      	mov	sl, r2
 8007844:	eb19 0005 	adds.w	r0, r9, r5
 8007848:	eb4a 0106 	adc.w	r1, sl, r6
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	461d      	mov	r5, r3
 8007852:	f04f 0600 	mov.w	r6, #0
 8007856:	196b      	adds	r3, r5, r5
 8007858:	eb46 0406 	adc.w	r4, r6, r6
 800785c:	461a      	mov	r2, r3
 800785e:	4623      	mov	r3, r4
 8007860:	f7f8 fd06 	bl	8000270 <__aeabi_uldivmod>
 8007864:	4603      	mov	r3, r0
 8007866:	460c      	mov	r4, r1
 8007868:	461a      	mov	r2, r3
 800786a:	4b0c      	ldr	r3, [pc, #48]	; (800789c <UART_SetConfig+0x384>)
 800786c:	fba3 1302 	umull	r1, r3, r3, r2
 8007870:	095b      	lsrs	r3, r3, #5
 8007872:	2164      	movs	r1, #100	; 0x64
 8007874:	fb01 f303 	mul.w	r3, r1, r3
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	00db      	lsls	r3, r3, #3
 800787c:	3332      	adds	r3, #50	; 0x32
 800787e:	4a07      	ldr	r2, [pc, #28]	; (800789c <UART_SetConfig+0x384>)
 8007880:	fba2 2303 	umull	r2, r3, r2, r3
 8007884:	095b      	lsrs	r3, r3, #5
 8007886:	f003 0207 	and.w	r2, r3, #7
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4442      	add	r2, r8
 8007890:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007892:	e1b2      	b.n	8007bfa <UART_SetConfig+0x6e2>
 8007894:	40011000 	.word	0x40011000
 8007898:	40011400 	.word	0x40011400
 800789c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4ad7      	ldr	r2, [pc, #860]	; (8007c04 <UART_SetConfig+0x6ec>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d005      	beq.n	80078b6 <UART_SetConfig+0x39e>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4ad6      	ldr	r2, [pc, #856]	; (8007c08 <UART_SetConfig+0x6f0>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	f040 80d1 	bne.w	8007a58 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80078b6:	f7fe f8e1 	bl	8005a7c <HAL_RCC_GetPCLK2Freq>
 80078ba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	469a      	mov	sl, r3
 80078c0:	f04f 0b00 	mov.w	fp, #0
 80078c4:	46d0      	mov	r8, sl
 80078c6:	46d9      	mov	r9, fp
 80078c8:	eb18 0308 	adds.w	r3, r8, r8
 80078cc:	eb49 0409 	adc.w	r4, r9, r9
 80078d0:	4698      	mov	r8, r3
 80078d2:	46a1      	mov	r9, r4
 80078d4:	eb18 080a 	adds.w	r8, r8, sl
 80078d8:	eb49 090b 	adc.w	r9, r9, fp
 80078dc:	f04f 0100 	mov.w	r1, #0
 80078e0:	f04f 0200 	mov.w	r2, #0
 80078e4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80078e8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80078ec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80078f0:	4688      	mov	r8, r1
 80078f2:	4691      	mov	r9, r2
 80078f4:	eb1a 0508 	adds.w	r5, sl, r8
 80078f8:	eb4b 0609 	adc.w	r6, fp, r9
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	4619      	mov	r1, r3
 8007902:	f04f 0200 	mov.w	r2, #0
 8007906:	f04f 0300 	mov.w	r3, #0
 800790a:	f04f 0400 	mov.w	r4, #0
 800790e:	0094      	lsls	r4, r2, #2
 8007910:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007914:	008b      	lsls	r3, r1, #2
 8007916:	461a      	mov	r2, r3
 8007918:	4623      	mov	r3, r4
 800791a:	4628      	mov	r0, r5
 800791c:	4631      	mov	r1, r6
 800791e:	f7f8 fca7 	bl	8000270 <__aeabi_uldivmod>
 8007922:	4603      	mov	r3, r0
 8007924:	460c      	mov	r4, r1
 8007926:	461a      	mov	r2, r3
 8007928:	4bb8      	ldr	r3, [pc, #736]	; (8007c0c <UART_SetConfig+0x6f4>)
 800792a:	fba3 2302 	umull	r2, r3, r3, r2
 800792e:	095b      	lsrs	r3, r3, #5
 8007930:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	469b      	mov	fp, r3
 8007938:	f04f 0c00 	mov.w	ip, #0
 800793c:	46d9      	mov	r9, fp
 800793e:	46e2      	mov	sl, ip
 8007940:	eb19 0309 	adds.w	r3, r9, r9
 8007944:	eb4a 040a 	adc.w	r4, sl, sl
 8007948:	4699      	mov	r9, r3
 800794a:	46a2      	mov	sl, r4
 800794c:	eb19 090b 	adds.w	r9, r9, fp
 8007950:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007954:	f04f 0100 	mov.w	r1, #0
 8007958:	f04f 0200 	mov.w	r2, #0
 800795c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007960:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007964:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007968:	4689      	mov	r9, r1
 800796a:	4692      	mov	sl, r2
 800796c:	eb1b 0509 	adds.w	r5, fp, r9
 8007970:	eb4c 060a 	adc.w	r6, ip, sl
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	4619      	mov	r1, r3
 800797a:	f04f 0200 	mov.w	r2, #0
 800797e:	f04f 0300 	mov.w	r3, #0
 8007982:	f04f 0400 	mov.w	r4, #0
 8007986:	0094      	lsls	r4, r2, #2
 8007988:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800798c:	008b      	lsls	r3, r1, #2
 800798e:	461a      	mov	r2, r3
 8007990:	4623      	mov	r3, r4
 8007992:	4628      	mov	r0, r5
 8007994:	4631      	mov	r1, r6
 8007996:	f7f8 fc6b 	bl	8000270 <__aeabi_uldivmod>
 800799a:	4603      	mov	r3, r0
 800799c:	460c      	mov	r4, r1
 800799e:	461a      	mov	r2, r3
 80079a0:	4b9a      	ldr	r3, [pc, #616]	; (8007c0c <UART_SetConfig+0x6f4>)
 80079a2:	fba3 1302 	umull	r1, r3, r3, r2
 80079a6:	095b      	lsrs	r3, r3, #5
 80079a8:	2164      	movs	r1, #100	; 0x64
 80079aa:	fb01 f303 	mul.w	r3, r1, r3
 80079ae:	1ad3      	subs	r3, r2, r3
 80079b0:	011b      	lsls	r3, r3, #4
 80079b2:	3332      	adds	r3, #50	; 0x32
 80079b4:	4a95      	ldr	r2, [pc, #596]	; (8007c0c <UART_SetConfig+0x6f4>)
 80079b6:	fba2 2303 	umull	r2, r3, r2, r3
 80079ba:	095b      	lsrs	r3, r3, #5
 80079bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80079c0:	4498      	add	r8, r3
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	469b      	mov	fp, r3
 80079c6:	f04f 0c00 	mov.w	ip, #0
 80079ca:	46d9      	mov	r9, fp
 80079cc:	46e2      	mov	sl, ip
 80079ce:	eb19 0309 	adds.w	r3, r9, r9
 80079d2:	eb4a 040a 	adc.w	r4, sl, sl
 80079d6:	4699      	mov	r9, r3
 80079d8:	46a2      	mov	sl, r4
 80079da:	eb19 090b 	adds.w	r9, r9, fp
 80079de:	eb4a 0a0c 	adc.w	sl, sl, ip
 80079e2:	f04f 0100 	mov.w	r1, #0
 80079e6:	f04f 0200 	mov.w	r2, #0
 80079ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079ee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80079f2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80079f6:	4689      	mov	r9, r1
 80079f8:	4692      	mov	sl, r2
 80079fa:	eb1b 0509 	adds.w	r5, fp, r9
 80079fe:	eb4c 060a 	adc.w	r6, ip, sl
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	4619      	mov	r1, r3
 8007a08:	f04f 0200 	mov.w	r2, #0
 8007a0c:	f04f 0300 	mov.w	r3, #0
 8007a10:	f04f 0400 	mov.w	r4, #0
 8007a14:	0094      	lsls	r4, r2, #2
 8007a16:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007a1a:	008b      	lsls	r3, r1, #2
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	4623      	mov	r3, r4
 8007a20:	4628      	mov	r0, r5
 8007a22:	4631      	mov	r1, r6
 8007a24:	f7f8 fc24 	bl	8000270 <__aeabi_uldivmod>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	460c      	mov	r4, r1
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	4b77      	ldr	r3, [pc, #476]	; (8007c0c <UART_SetConfig+0x6f4>)
 8007a30:	fba3 1302 	umull	r1, r3, r3, r2
 8007a34:	095b      	lsrs	r3, r3, #5
 8007a36:	2164      	movs	r1, #100	; 0x64
 8007a38:	fb01 f303 	mul.w	r3, r1, r3
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	011b      	lsls	r3, r3, #4
 8007a40:	3332      	adds	r3, #50	; 0x32
 8007a42:	4a72      	ldr	r2, [pc, #456]	; (8007c0c <UART_SetConfig+0x6f4>)
 8007a44:	fba2 2303 	umull	r2, r3, r2, r3
 8007a48:	095b      	lsrs	r3, r3, #5
 8007a4a:	f003 020f 	and.w	r2, r3, #15
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4442      	add	r2, r8
 8007a54:	609a      	str	r2, [r3, #8]
 8007a56:	e0d0      	b.n	8007bfa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007a58:	f7fd fffc 	bl	8005a54 <HAL_RCC_GetPCLK1Freq>
 8007a5c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	469a      	mov	sl, r3
 8007a62:	f04f 0b00 	mov.w	fp, #0
 8007a66:	46d0      	mov	r8, sl
 8007a68:	46d9      	mov	r9, fp
 8007a6a:	eb18 0308 	adds.w	r3, r8, r8
 8007a6e:	eb49 0409 	adc.w	r4, r9, r9
 8007a72:	4698      	mov	r8, r3
 8007a74:	46a1      	mov	r9, r4
 8007a76:	eb18 080a 	adds.w	r8, r8, sl
 8007a7a:	eb49 090b 	adc.w	r9, r9, fp
 8007a7e:	f04f 0100 	mov.w	r1, #0
 8007a82:	f04f 0200 	mov.w	r2, #0
 8007a86:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007a8a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007a8e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007a92:	4688      	mov	r8, r1
 8007a94:	4691      	mov	r9, r2
 8007a96:	eb1a 0508 	adds.w	r5, sl, r8
 8007a9a:	eb4b 0609 	adc.w	r6, fp, r9
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	f04f 0200 	mov.w	r2, #0
 8007aa8:	f04f 0300 	mov.w	r3, #0
 8007aac:	f04f 0400 	mov.w	r4, #0
 8007ab0:	0094      	lsls	r4, r2, #2
 8007ab2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007ab6:	008b      	lsls	r3, r1, #2
 8007ab8:	461a      	mov	r2, r3
 8007aba:	4623      	mov	r3, r4
 8007abc:	4628      	mov	r0, r5
 8007abe:	4631      	mov	r1, r6
 8007ac0:	f7f8 fbd6 	bl	8000270 <__aeabi_uldivmod>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	460c      	mov	r4, r1
 8007ac8:	461a      	mov	r2, r3
 8007aca:	4b50      	ldr	r3, [pc, #320]	; (8007c0c <UART_SetConfig+0x6f4>)
 8007acc:	fba3 2302 	umull	r2, r3, r3, r2
 8007ad0:	095b      	lsrs	r3, r3, #5
 8007ad2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	469b      	mov	fp, r3
 8007ada:	f04f 0c00 	mov.w	ip, #0
 8007ade:	46d9      	mov	r9, fp
 8007ae0:	46e2      	mov	sl, ip
 8007ae2:	eb19 0309 	adds.w	r3, r9, r9
 8007ae6:	eb4a 040a 	adc.w	r4, sl, sl
 8007aea:	4699      	mov	r9, r3
 8007aec:	46a2      	mov	sl, r4
 8007aee:	eb19 090b 	adds.w	r9, r9, fp
 8007af2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007af6:	f04f 0100 	mov.w	r1, #0
 8007afa:	f04f 0200 	mov.w	r2, #0
 8007afe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007b06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007b0a:	4689      	mov	r9, r1
 8007b0c:	4692      	mov	sl, r2
 8007b0e:	eb1b 0509 	adds.w	r5, fp, r9
 8007b12:	eb4c 060a 	adc.w	r6, ip, sl
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	f04f 0200 	mov.w	r2, #0
 8007b20:	f04f 0300 	mov.w	r3, #0
 8007b24:	f04f 0400 	mov.w	r4, #0
 8007b28:	0094      	lsls	r4, r2, #2
 8007b2a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007b2e:	008b      	lsls	r3, r1, #2
 8007b30:	461a      	mov	r2, r3
 8007b32:	4623      	mov	r3, r4
 8007b34:	4628      	mov	r0, r5
 8007b36:	4631      	mov	r1, r6
 8007b38:	f7f8 fb9a 	bl	8000270 <__aeabi_uldivmod>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	460c      	mov	r4, r1
 8007b40:	461a      	mov	r2, r3
 8007b42:	4b32      	ldr	r3, [pc, #200]	; (8007c0c <UART_SetConfig+0x6f4>)
 8007b44:	fba3 1302 	umull	r1, r3, r3, r2
 8007b48:	095b      	lsrs	r3, r3, #5
 8007b4a:	2164      	movs	r1, #100	; 0x64
 8007b4c:	fb01 f303 	mul.w	r3, r1, r3
 8007b50:	1ad3      	subs	r3, r2, r3
 8007b52:	011b      	lsls	r3, r3, #4
 8007b54:	3332      	adds	r3, #50	; 0x32
 8007b56:	4a2d      	ldr	r2, [pc, #180]	; (8007c0c <UART_SetConfig+0x6f4>)
 8007b58:	fba2 2303 	umull	r2, r3, r2, r3
 8007b5c:	095b      	lsrs	r3, r3, #5
 8007b5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b62:	4498      	add	r8, r3
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	469b      	mov	fp, r3
 8007b68:	f04f 0c00 	mov.w	ip, #0
 8007b6c:	46d9      	mov	r9, fp
 8007b6e:	46e2      	mov	sl, ip
 8007b70:	eb19 0309 	adds.w	r3, r9, r9
 8007b74:	eb4a 040a 	adc.w	r4, sl, sl
 8007b78:	4699      	mov	r9, r3
 8007b7a:	46a2      	mov	sl, r4
 8007b7c:	eb19 090b 	adds.w	r9, r9, fp
 8007b80:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007b84:	f04f 0100 	mov.w	r1, #0
 8007b88:	f04f 0200 	mov.w	r2, #0
 8007b8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b90:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007b94:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007b98:	4689      	mov	r9, r1
 8007b9a:	4692      	mov	sl, r2
 8007b9c:	eb1b 0509 	adds.w	r5, fp, r9
 8007ba0:	eb4c 060a 	adc.w	r6, ip, sl
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	4619      	mov	r1, r3
 8007baa:	f04f 0200 	mov.w	r2, #0
 8007bae:	f04f 0300 	mov.w	r3, #0
 8007bb2:	f04f 0400 	mov.w	r4, #0
 8007bb6:	0094      	lsls	r4, r2, #2
 8007bb8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007bbc:	008b      	lsls	r3, r1, #2
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	4623      	mov	r3, r4
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	4631      	mov	r1, r6
 8007bc6:	f7f8 fb53 	bl	8000270 <__aeabi_uldivmod>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	460c      	mov	r4, r1
 8007bce:	461a      	mov	r2, r3
 8007bd0:	4b0e      	ldr	r3, [pc, #56]	; (8007c0c <UART_SetConfig+0x6f4>)
 8007bd2:	fba3 1302 	umull	r1, r3, r3, r2
 8007bd6:	095b      	lsrs	r3, r3, #5
 8007bd8:	2164      	movs	r1, #100	; 0x64
 8007bda:	fb01 f303 	mul.w	r3, r1, r3
 8007bde:	1ad3      	subs	r3, r2, r3
 8007be0:	011b      	lsls	r3, r3, #4
 8007be2:	3332      	adds	r3, #50	; 0x32
 8007be4:	4a09      	ldr	r2, [pc, #36]	; (8007c0c <UART_SetConfig+0x6f4>)
 8007be6:	fba2 2303 	umull	r2, r3, r2, r3
 8007bea:	095b      	lsrs	r3, r3, #5
 8007bec:	f003 020f 	and.w	r2, r3, #15
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4442      	add	r2, r8
 8007bf6:	609a      	str	r2, [r3, #8]
}
 8007bf8:	e7ff      	b.n	8007bfa <UART_SetConfig+0x6e2>
 8007bfa:	bf00      	nop
 8007bfc:	3714      	adds	r7, #20
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c04:	40011000 	.word	0x40011000
 8007c08:	40011400 	.word	0x40011400
 8007c0c:	51eb851f 	.word	0x51eb851f

08007c10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c10:	b084      	sub	sp, #16
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b084      	sub	sp, #16
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
 8007c1a:	f107 001c 	add.w	r0, r7, #28
 8007c1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	d122      	bne.n	8007c6e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c2c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007c3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c40:	687a      	ldr	r2, [r7, #4]
 8007c42:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007c50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d105      	bne.n	8007c62 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 f94a 	bl	8007efc <USB_CoreReset>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	73fb      	strb	r3, [r7, #15]
 8007c6c:	e01a      	b.n	8007ca4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 f93e 	bl	8007efc <USB_CoreReset>
 8007c80:	4603      	mov	r3, r0
 8007c82:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007c84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d106      	bne.n	8007c98 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c8e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	639a      	str	r2, [r3, #56]	; 0x38
 8007c96:	e005      	b.n	8007ca4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c9c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d10b      	bne.n	8007cc2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	f043 0206 	orr.w	r2, r3, #6
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	689b      	ldr	r3, [r3, #8]
 8007cba:	f043 0220 	orr.w	r2, r3, #32
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3710      	adds	r7, #16
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007cce:	b004      	add	sp, #16
 8007cd0:	4770      	bx	lr

08007cd2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cd2:	b480      	push	{r7}
 8007cd4:	b083      	sub	sp, #12
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	f043 0201 	orr.w	r2, r3, #1
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	f023 0201 	bic.w	r2, r3, #1
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	370c      	adds	r7, #12
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr

08007d16 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b082      	sub	sp, #8
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	6078      	str	r0, [r7, #4]
 8007d1e:	460b      	mov	r3, r1
 8007d20:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007d2e:	78fb      	ldrb	r3, [r7, #3]
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d106      	bne.n	8007d42 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	60da      	str	r2, [r3, #12]
 8007d40:	e00b      	b.n	8007d5a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007d42:	78fb      	ldrb	r3, [r7, #3]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d106      	bne.n	8007d56 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	68db      	ldr	r3, [r3, #12]
 8007d4c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	60da      	str	r2, [r3, #12]
 8007d54:	e001      	b.n	8007d5a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	e003      	b.n	8007d62 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007d5a:	2032      	movs	r0, #50	; 0x32
 8007d5c:	f7f9 fcf0 	bl	8001740 <HAL_Delay>

  return HAL_OK;
 8007d60:	2300      	movs	r3, #0
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3708      	adds	r7, #8
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
	...

08007d6c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007d76:	2300      	movs	r3, #0
 8007d78:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	019b      	lsls	r3, r3, #6
 8007d7e:	f043 0220 	orr.w	r2, r3, #32
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	60fb      	str	r3, [r7, #12]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	4a09      	ldr	r2, [pc, #36]	; (8007db4 <USB_FlushTxFifo+0x48>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d901      	bls.n	8007d98 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007d94:	2303      	movs	r3, #3
 8007d96:	e006      	b.n	8007da6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	691b      	ldr	r3, [r3, #16]
 8007d9c:	f003 0320 	and.w	r3, r3, #32
 8007da0:	2b20      	cmp	r3, #32
 8007da2:	d0f0      	beq.n	8007d86 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3714      	adds	r7, #20
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	00030d40 	.word	0x00030d40

08007db8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b085      	sub	sp, #20
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2210      	movs	r2, #16
 8007dc8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	3301      	adds	r3, #1
 8007dce:	60fb      	str	r3, [r7, #12]
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	4a09      	ldr	r2, [pc, #36]	; (8007df8 <USB_FlushRxFifo+0x40>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d901      	bls.n	8007ddc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007dd8:	2303      	movs	r3, #3
 8007dda:	e006      	b.n	8007dea <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	691b      	ldr	r3, [r3, #16]
 8007de0:	f003 0310 	and.w	r3, r3, #16
 8007de4:	2b10      	cmp	r3, #16
 8007de6:	d0f0      	beq.n	8007dca <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3714      	adds	r7, #20
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop
 8007df8:	00030d40 	.word	0x00030d40

08007dfc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b089      	sub	sp, #36	; 0x24
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	4611      	mov	r1, r2
 8007e08:	461a      	mov	r2, r3
 8007e0a:	460b      	mov	r3, r1
 8007e0c:	71fb      	strb	r3, [r7, #7]
 8007e0e:	4613      	mov	r3, r2
 8007e10:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007e1a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d11a      	bne.n	8007e58 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007e22:	88bb      	ldrh	r3, [r7, #4]
 8007e24:	3303      	adds	r3, #3
 8007e26:	089b      	lsrs	r3, r3, #2
 8007e28:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	61bb      	str	r3, [r7, #24]
 8007e2e:	e00f      	b.n	8007e50 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007e30:	79fb      	ldrb	r3, [r7, #7]
 8007e32:	031a      	lsls	r2, r3, #12
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	4413      	add	r3, r2
 8007e38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	69fb      	ldr	r3, [r7, #28]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007e44:	69fb      	ldr	r3, [r7, #28]
 8007e46:	3304      	adds	r3, #4
 8007e48:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	61bb      	str	r3, [r7, #24]
 8007e50:	69ba      	ldr	r2, [r7, #24]
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d3eb      	bcc.n	8007e30 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3724      	adds	r7, #36	; 0x24
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr

08007e66 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007e66:	b480      	push	{r7}
 8007e68:	b089      	sub	sp, #36	; 0x24
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	60f8      	str	r0, [r7, #12]
 8007e6e:	60b9      	str	r1, [r7, #8]
 8007e70:	4613      	mov	r3, r2
 8007e72:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007e7c:	88fb      	ldrh	r3, [r7, #6]
 8007e7e:	3303      	adds	r3, #3
 8007e80:	089b      	lsrs	r3, r3, #2
 8007e82:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007e84:	2300      	movs	r3, #0
 8007e86:	61bb      	str	r3, [r7, #24]
 8007e88:	e00b      	b.n	8007ea2 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	69fb      	ldr	r3, [r7, #28]
 8007e94:	601a      	str	r2, [r3, #0]
    pDest++;
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	3304      	adds	r3, #4
 8007e9a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007e9c:	69bb      	ldr	r3, [r7, #24]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	61bb      	str	r3, [r7, #24]
 8007ea2:	69ba      	ldr	r2, [r7, #24]
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d3ef      	bcc.n	8007e8a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007eaa:	69fb      	ldr	r3, [r7, #28]
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3724      	adds	r7, #36	; 0x24
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr

08007eb8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b085      	sub	sp, #20
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	695b      	ldr	r3, [r3, #20]
 8007ec4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	699b      	ldr	r3, [r3, #24]
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	4013      	ands	r3, r2
 8007ece:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3714      	adds	r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b083      	sub	sp, #12
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	695b      	ldr	r3, [r3, #20]
 8007eea:	f003 0301 	and.w	r3, r3, #1
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	370c      	adds	r7, #12
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
	...

08007efc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b085      	sub	sp, #20
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007f04:	2300      	movs	r3, #0
 8007f06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	60fb      	str	r3, [r7, #12]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	4a13      	ldr	r2, [pc, #76]	; (8007f60 <USB_CoreReset+0x64>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d901      	bls.n	8007f1a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007f16:	2303      	movs	r3, #3
 8007f18:	e01b      	b.n	8007f52 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	daf2      	bge.n	8007f08 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007f22:	2300      	movs	r3, #0
 8007f24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	f043 0201 	orr.w	r2, r3, #1
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	3301      	adds	r3, #1
 8007f36:	60fb      	str	r3, [r7, #12]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	4a09      	ldr	r2, [pc, #36]	; (8007f60 <USB_CoreReset+0x64>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d901      	bls.n	8007f44 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007f40:	2303      	movs	r3, #3
 8007f42:	e006      	b.n	8007f52 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	691b      	ldr	r3, [r3, #16]
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d0f0      	beq.n	8007f32 <USB_CoreReset+0x36>

  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3714      	adds	r7, #20
 8007f56:	46bd      	mov	sp, r7
 8007f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5c:	4770      	bx	lr
 8007f5e:	bf00      	nop
 8007f60:	00030d40 	.word	0x00030d40

08007f64 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007f64:	b084      	sub	sp, #16
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b084      	sub	sp, #16
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
 8007f6e:	f107 001c 	add.w	r0, r7, #28
 8007f72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007f80:	461a      	mov	r2, r3
 8007f82:	2300      	movs	r3, #0
 8007f84:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f8a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f96:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fa2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d018      	beq.n	8007fe8 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d10a      	bne.n	8007fd2 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68ba      	ldr	r2, [r7, #8]
 8007fc6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007fca:	f043 0304 	orr.w	r3, r3, #4
 8007fce:	6013      	str	r3, [r2, #0]
 8007fd0:	e014      	b.n	8007ffc <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68ba      	ldr	r2, [r7, #8]
 8007fdc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007fe0:	f023 0304 	bic.w	r3, r3, #4
 8007fe4:	6013      	str	r3, [r2, #0]
 8007fe6:	e009      	b.n	8007ffc <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	68ba      	ldr	r2, [r7, #8]
 8007ff2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007ff6:	f023 0304 	bic.w	r3, r3, #4
 8007ffa:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8007ffc:	2110      	movs	r1, #16
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f7ff feb4 	bl	8007d6c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f7ff fed7 	bl	8007db8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800800a:	2300      	movs	r3, #0
 800800c:	60fb      	str	r3, [r7, #12]
 800800e:	e015      	b.n	800803c <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	015a      	lsls	r2, r3, #5
 8008014:	68bb      	ldr	r3, [r7, #8]
 8008016:	4413      	add	r3, r2
 8008018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800801c:	461a      	mov	r2, r3
 800801e:	f04f 33ff 	mov.w	r3, #4294967295
 8008022:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	015a      	lsls	r2, r3, #5
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	4413      	add	r3, r2
 800802c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008030:	461a      	mov	r2, r3
 8008032:	2300      	movs	r3, #0
 8008034:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	3301      	adds	r3, #1
 800803a:	60fb      	str	r3, [r7, #12]
 800803c:	6a3b      	ldr	r3, [r7, #32]
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	429a      	cmp	r2, r3
 8008042:	d3e5      	bcc.n	8008010 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8008044:	2101      	movs	r1, #1
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 f8ac 	bl	80081a4 <USB_DriveVbus>

  HAL_Delay(200U);
 800804c:	20c8      	movs	r0, #200	; 0xc8
 800804e:	f7f9 fb77 	bl	8001740 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f04f 32ff 	mov.w	r2, #4294967295
 800805e:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008068:	2b00      	cmp	r3, #0
 800806a:	d00b      	beq.n	8008084 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008072:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a14      	ldr	r2, [pc, #80]	; (80080c8 <USB_HostInit+0x164>)
 8008078:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a13      	ldr	r2, [pc, #76]	; (80080cc <USB_HostInit+0x168>)
 800807e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8008082:	e009      	b.n	8008098 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2280      	movs	r2, #128	; 0x80
 8008088:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	4a10      	ldr	r2, [pc, #64]	; (80080d0 <USB_HostInit+0x16c>)
 800808e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	4a10      	ldr	r2, [pc, #64]	; (80080d4 <USB_HostInit+0x170>)
 8008094:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008098:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800809a:	2b00      	cmp	r3, #0
 800809c:	d105      	bne.n	80080aa <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	699b      	ldr	r3, [r3, #24]
 80080a2:	f043 0210 	orr.w	r2, r3, #16
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	699a      	ldr	r2, [r3, #24]
 80080ae:	4b0a      	ldr	r3, [pc, #40]	; (80080d8 <USB_HostInit+0x174>)
 80080b0:	4313      	orrs	r3, r2
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80080b6:	2300      	movs	r3, #0
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80080c2:	b004      	add	sp, #16
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	01000200 	.word	0x01000200
 80080cc:	00e00300 	.word	0x00e00300
 80080d0:	00600080 	.word	0x00600080
 80080d4:	004000e0 	.word	0x004000e0
 80080d8:	a3200008 	.word	0xa3200008

080080dc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80080dc:	b480      	push	{r7}
 80080de:	b085      	sub	sp, #20
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	460b      	mov	r3, r1
 80080e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	68fa      	ldr	r2, [r7, #12]
 80080f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080fa:	f023 0303 	bic.w	r3, r3, #3
 80080fe:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	78fb      	ldrb	r3, [r7, #3]
 800810a:	f003 0303 	and.w	r3, r3, #3
 800810e:	68f9      	ldr	r1, [r7, #12]
 8008110:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008114:	4313      	orrs	r3, r2
 8008116:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008118:	78fb      	ldrb	r3, [r7, #3]
 800811a:	2b01      	cmp	r3, #1
 800811c:	d107      	bne.n	800812e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008124:	461a      	mov	r2, r3
 8008126:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800812a:	6053      	str	r3, [r2, #4]
 800812c:	e009      	b.n	8008142 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800812e:	78fb      	ldrb	r3, [r7, #3]
 8008130:	2b02      	cmp	r3, #2
 8008132:	d106      	bne.n	8008142 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800813a:	461a      	mov	r2, r3
 800813c:	f241 7370 	movw	r3, #6000	; 0x1770
 8008140:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008142:	2300      	movs	r3, #0
}
 8008144:	4618      	mov	r0, r3
 8008146:	3714      	adds	r7, #20
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr

08008150 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800815c:	2300      	movs	r3, #0
 800815e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008170:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	68fa      	ldr	r2, [r7, #12]
 8008176:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800817a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800817e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008180:	2064      	movs	r0, #100	; 0x64
 8008182:	f7f9 fadd 	bl	8001740 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	68fa      	ldr	r2, [r7, #12]
 800818a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800818e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008192:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008194:	200a      	movs	r0, #10
 8008196:	f7f9 fad3 	bl	8001740 <HAL_Delay>

  return HAL_OK;
 800819a:	2300      	movs	r3, #0
}
 800819c:	4618      	mov	r0, r3
 800819e:	3710      	adds	r7, #16
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b085      	sub	sp, #20
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	460b      	mov	r3, r1
 80081ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80081b4:	2300      	movs	r3, #0
 80081b6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80081c8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d109      	bne.n	80081e8 <USB_DriveVbus+0x44>
 80081d4:	78fb      	ldrb	r3, [r7, #3]
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d106      	bne.n	80081e8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80081e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80081e6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80081ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081f2:	d109      	bne.n	8008208 <USB_DriveVbus+0x64>
 80081f4:	78fb      	ldrb	r3, [r7, #3]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d106      	bne.n	8008208 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	68fa      	ldr	r2, [r7, #12]
 80081fe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008202:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008206:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008216:	b480      	push	{r7}
 8008218:	b085      	sub	sp, #20
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008222:	2300      	movs	r3, #0
 8008224:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	0c5b      	lsrs	r3, r3, #17
 8008234:	f003 0303 	and.w	r3, r3, #3
}
 8008238:	4618      	mov	r0, r3
 800823a:	3714      	adds	r7, #20
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008244:	b480      	push	{r7}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	b29b      	uxth	r3, r3
}
 800825a:	4618      	mov	r0, r3
 800825c:	3714      	adds	r7, #20
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr
	...

08008268 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008268:	b480      	push	{r7}
 800826a:	b087      	sub	sp, #28
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	4608      	mov	r0, r1
 8008272:	4611      	mov	r1, r2
 8008274:	461a      	mov	r2, r3
 8008276:	4603      	mov	r3, r0
 8008278:	70fb      	strb	r3, [r7, #3]
 800827a:	460b      	mov	r3, r1
 800827c:	70bb      	strb	r3, [r7, #2]
 800827e:	4613      	mov	r3, r2
 8008280:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008282:	2300      	movs	r3, #0
 8008284:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800828a:	78fb      	ldrb	r3, [r7, #3]
 800828c:	015a      	lsls	r2, r3, #5
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	4413      	add	r3, r2
 8008292:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008296:	461a      	mov	r2, r3
 8008298:	f04f 33ff 	mov.w	r3, #4294967295
 800829c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800829e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80082a2:	2b03      	cmp	r3, #3
 80082a4:	d87e      	bhi.n	80083a4 <USB_HC_Init+0x13c>
 80082a6:	a201      	add	r2, pc, #4	; (adr r2, 80082ac <USB_HC_Init+0x44>)
 80082a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ac:	080082bd 	.word	0x080082bd
 80082b0:	08008367 	.word	0x08008367
 80082b4:	080082bd 	.word	0x080082bd
 80082b8:	08008329 	.word	0x08008329
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80082bc:	78fb      	ldrb	r3, [r7, #3]
 80082be:	015a      	lsls	r2, r3, #5
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	4413      	add	r3, r2
 80082c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082c8:	461a      	mov	r2, r3
 80082ca:	f240 439d 	movw	r3, #1181	; 0x49d
 80082ce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80082d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	da10      	bge.n	80082fa <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80082d8:	78fb      	ldrb	r3, [r7, #3]
 80082da:	015a      	lsls	r2, r3, #5
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	4413      	add	r3, r2
 80082e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	78fa      	ldrb	r2, [r7, #3]
 80082e8:	0151      	lsls	r1, r2, #5
 80082ea:	68ba      	ldr	r2, [r7, #8]
 80082ec:	440a      	add	r2, r1
 80082ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80082f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082f6:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 80082f8:	e057      	b.n	80083aa <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008302:	2b00      	cmp	r3, #0
 8008304:	d051      	beq.n	80083aa <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8008306:	78fb      	ldrb	r3, [r7, #3]
 8008308:	015a      	lsls	r2, r3, #5
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	4413      	add	r3, r2
 800830e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	78fa      	ldrb	r2, [r7, #3]
 8008316:	0151      	lsls	r1, r2, #5
 8008318:	68ba      	ldr	r2, [r7, #8]
 800831a:	440a      	add	r2, r1
 800831c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008320:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008324:	60d3      	str	r3, [r2, #12]
      break;
 8008326:	e040      	b.n	80083aa <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008328:	78fb      	ldrb	r3, [r7, #3]
 800832a:	015a      	lsls	r2, r3, #5
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	4413      	add	r3, r2
 8008330:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008334:	461a      	mov	r2, r3
 8008336:	f240 639d 	movw	r3, #1693	; 0x69d
 800833a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800833c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008340:	2b00      	cmp	r3, #0
 8008342:	da34      	bge.n	80083ae <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008344:	78fb      	ldrb	r3, [r7, #3]
 8008346:	015a      	lsls	r2, r3, #5
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	4413      	add	r3, r2
 800834c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	78fa      	ldrb	r2, [r7, #3]
 8008354:	0151      	lsls	r1, r2, #5
 8008356:	68ba      	ldr	r2, [r7, #8]
 8008358:	440a      	add	r2, r1
 800835a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800835e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008362:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008364:	e023      	b.n	80083ae <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008366:	78fb      	ldrb	r3, [r7, #3]
 8008368:	015a      	lsls	r2, r3, #5
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	4413      	add	r3, r2
 800836e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008372:	461a      	mov	r2, r3
 8008374:	f240 2325 	movw	r3, #549	; 0x225
 8008378:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800837a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800837e:	2b00      	cmp	r3, #0
 8008380:	da17      	bge.n	80083b2 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008382:	78fb      	ldrb	r3, [r7, #3]
 8008384:	015a      	lsls	r2, r3, #5
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	4413      	add	r3, r2
 800838a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	78fa      	ldrb	r2, [r7, #3]
 8008392:	0151      	lsls	r1, r2, #5
 8008394:	68ba      	ldr	r2, [r7, #8]
 8008396:	440a      	add	r2, r1
 8008398:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800839c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80083a0:	60d3      	str	r3, [r2, #12]
      }
      break;
 80083a2:	e006      	b.n	80083b2 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	75fb      	strb	r3, [r7, #23]
      break;
 80083a8:	e004      	b.n	80083b4 <USB_HC_Init+0x14c>
      break;
 80083aa:	bf00      	nop
 80083ac:	e002      	b.n	80083b4 <USB_HC_Init+0x14c>
      break;
 80083ae:	bf00      	nop
 80083b0:	e000      	b.n	80083b4 <USB_HC_Init+0x14c>
      break;
 80083b2:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80083ba:	699a      	ldr	r2, [r3, #24]
 80083bc:	78fb      	ldrb	r3, [r7, #3]
 80083be:	f003 030f 	and.w	r3, r3, #15
 80083c2:	2101      	movs	r1, #1
 80083c4:	fa01 f303 	lsl.w	r3, r1, r3
 80083c8:	68b9      	ldr	r1, [r7, #8]
 80083ca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80083ce:	4313      	orrs	r3, r2
 80083d0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	699b      	ldr	r3, [r3, #24]
 80083d6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80083de:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	da03      	bge.n	80083ee <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80083e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083ea:	613b      	str	r3, [r7, #16]
 80083ec:	e001      	b.n	80083f2 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 80083ee:	2300      	movs	r3, #0
 80083f0:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 80083f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d103      	bne.n	8008402 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80083fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80083fe:	60fb      	str	r3, [r7, #12]
 8008400:	e001      	b.n	8008406 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008402:	2300      	movs	r3, #0
 8008404:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008406:	787b      	ldrb	r3, [r7, #1]
 8008408:	059b      	lsls	r3, r3, #22
 800840a:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800840e:	78bb      	ldrb	r3, [r7, #2]
 8008410:	02db      	lsls	r3, r3, #11
 8008412:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008416:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008418:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800841c:	049b      	lsls	r3, r3, #18
 800841e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008422:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8008424:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008426:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800842a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008430:	78fb      	ldrb	r3, [r7, #3]
 8008432:	0159      	lsls	r1, r3, #5
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	440b      	add	r3, r1
 8008438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800843c:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008442:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8008444:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008448:	2b03      	cmp	r3, #3
 800844a:	d10f      	bne.n	800846c <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800844c:	78fb      	ldrb	r3, [r7, #3]
 800844e:	015a      	lsls	r2, r3, #5
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	4413      	add	r3, r2
 8008454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	78fa      	ldrb	r2, [r7, #3]
 800845c:	0151      	lsls	r1, r2, #5
 800845e:	68ba      	ldr	r2, [r7, #8]
 8008460:	440a      	add	r2, r1
 8008462:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008466:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800846a:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800846c:	7dfb      	ldrb	r3, [r7, #23]
}
 800846e:	4618      	mov	r0, r3
 8008470:	371c      	adds	r7, #28
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop

0800847c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b08c      	sub	sp, #48	; 0x30
 8008480:	af02      	add	r7, sp, #8
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	4613      	mov	r3, r2
 8008488:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	785b      	ldrb	r3, [r3, #1]
 8008492:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008494:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008498:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800849e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d028      	beq.n	80084f8 <USB_HC_StartXfer+0x7c>
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	791b      	ldrb	r3, [r3, #4]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d124      	bne.n	80084f8 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 80084ae:	79fb      	ldrb	r3, [r7, #7]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d10b      	bne.n	80084cc <USB_HC_StartXfer+0x50>
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	795b      	ldrb	r3, [r3, #5]
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d107      	bne.n	80084cc <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	785b      	ldrb	r3, [r3, #1]
 80084c0:	4619      	mov	r1, r3
 80084c2:	68f8      	ldr	r0, [r7, #12]
 80084c4:	f000 fa30 	bl	8008928 <USB_DoPing>
      return HAL_OK;
 80084c8:	2300      	movs	r3, #0
 80084ca:	e114      	b.n	80086f6 <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 80084cc:	79fb      	ldrb	r3, [r7, #7]
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d112      	bne.n	80084f8 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 80084d2:	69fb      	ldr	r3, [r7, #28]
 80084d4:	015a      	lsls	r2, r3, #5
 80084d6:	6a3b      	ldr	r3, [r7, #32]
 80084d8:	4413      	add	r3, r2
 80084da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084de:	68db      	ldr	r3, [r3, #12]
 80084e0:	69fa      	ldr	r2, [r7, #28]
 80084e2:	0151      	lsls	r1, r2, #5
 80084e4:	6a3a      	ldr	r2, [r7, #32]
 80084e6:	440a      	add	r2, r1
 80084e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084ec:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80084f0:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	2200      	movs	r2, #0
 80084f6:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	691b      	ldr	r3, [r3, #16]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d018      	beq.n	8008532 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	691b      	ldr	r3, [r3, #16]
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	8912      	ldrh	r2, [r2, #8]
 8008508:	4413      	add	r3, r2
 800850a:	3b01      	subs	r3, #1
 800850c:	68ba      	ldr	r2, [r7, #8]
 800850e:	8912      	ldrh	r2, [r2, #8]
 8008510:	fbb3 f3f2 	udiv	r3, r3, r2
 8008514:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8008516:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008518:	8b7b      	ldrh	r3, [r7, #26]
 800851a:	429a      	cmp	r2, r3
 800851c:	d90b      	bls.n	8008536 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800851e:	8b7b      	ldrh	r3, [r7, #26]
 8008520:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8008522:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008524:	68ba      	ldr	r2, [r7, #8]
 8008526:	8912      	ldrh	r2, [r2, #8]
 8008528:	fb02 f203 	mul.w	r2, r2, r3
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	611a      	str	r2, [r3, #16]
 8008530:	e001      	b.n	8008536 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8008532:	2301      	movs	r3, #1
 8008534:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	78db      	ldrb	r3, [r3, #3]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d006      	beq.n	800854c <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800853e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008540:	68ba      	ldr	r2, [r7, #8]
 8008542:	8912      	ldrh	r2, [r2, #8]
 8008544:	fb02 f203 	mul.w	r2, r2, r3
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	691b      	ldr	r3, [r3, #16]
 8008550:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008554:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008556:	04d9      	lsls	r1, r3, #19
 8008558:	4b69      	ldr	r3, [pc, #420]	; (8008700 <USB_HC_StartXfer+0x284>)
 800855a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800855c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	7a9b      	ldrb	r3, [r3, #10]
 8008562:	075b      	lsls	r3, r3, #29
 8008564:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8008568:	69f9      	ldr	r1, [r7, #28]
 800856a:	0148      	lsls	r0, r1, #5
 800856c:	6a39      	ldr	r1, [r7, #32]
 800856e:	4401      	add	r1, r0
 8008570:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008574:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8008576:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008578:	79fb      	ldrb	r3, [r7, #7]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d009      	beq.n	8008592 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	68d9      	ldr	r1, [r3, #12]
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	015a      	lsls	r2, r3, #5
 8008586:	6a3b      	ldr	r3, [r7, #32]
 8008588:	4413      	add	r3, r2
 800858a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800858e:	460a      	mov	r2, r1
 8008590:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008592:	6a3b      	ldr	r3, [r7, #32]
 8008594:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	f003 0301 	and.w	r3, r3, #1
 800859e:	2b00      	cmp	r3, #0
 80085a0:	bf0c      	ite	eq
 80085a2:	2301      	moveq	r3, #1
 80085a4:	2300      	movne	r3, #0
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	015a      	lsls	r2, r3, #5
 80085ae:	6a3b      	ldr	r3, [r7, #32]
 80085b0:	4413      	add	r3, r2
 80085b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	69fa      	ldr	r2, [r7, #28]
 80085ba:	0151      	lsls	r1, r2, #5
 80085bc:	6a3a      	ldr	r2, [r7, #32]
 80085be:	440a      	add	r2, r1
 80085c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80085c4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80085c8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80085ca:	69fb      	ldr	r3, [r7, #28]
 80085cc:	015a      	lsls	r2, r3, #5
 80085ce:	6a3b      	ldr	r3, [r7, #32]
 80085d0:	4413      	add	r3, r2
 80085d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	7e7b      	ldrb	r3, [r7, #25]
 80085da:	075b      	lsls	r3, r3, #29
 80085dc:	69f9      	ldr	r1, [r7, #28]
 80085de:	0148      	lsls	r0, r1, #5
 80085e0:	6a39      	ldr	r1, [r7, #32]
 80085e2:	4401      	add	r1, r0
 80085e4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80085e8:	4313      	orrs	r3, r2
 80085ea:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	015a      	lsls	r2, r3, #5
 80085f0:	6a3b      	ldr	r3, [r7, #32]
 80085f2:	4413      	add	r3, r2
 80085f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a42      	ldr	r2, [pc, #264]	; (8008704 <USB_HC_StartXfer+0x288>)
 80085fc:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80085fe:	4b41      	ldr	r3, [pc, #260]	; (8008704 <USB_HC_StartXfer+0x288>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008606:	4a3f      	ldr	r2, [pc, #252]	; (8008704 <USB_HC_StartXfer+0x288>)
 8008608:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	78db      	ldrb	r3, [r3, #3]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d006      	beq.n	8008620 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008612:	4b3c      	ldr	r3, [pc, #240]	; (8008704 <USB_HC_StartXfer+0x288>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800861a:	4a3a      	ldr	r2, [pc, #232]	; (8008704 <USB_HC_StartXfer+0x288>)
 800861c:	6013      	str	r3, [r2, #0]
 800861e:	e005      	b.n	800862c <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008620:	4b38      	ldr	r3, [pc, #224]	; (8008704 <USB_HC_StartXfer+0x288>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008628:	4a36      	ldr	r2, [pc, #216]	; (8008704 <USB_HC_StartXfer+0x288>)
 800862a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800862c:	4b35      	ldr	r3, [pc, #212]	; (8008704 <USB_HC_StartXfer+0x288>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008634:	4a33      	ldr	r2, [pc, #204]	; (8008704 <USB_HC_StartXfer+0x288>)
 8008636:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008638:	69fb      	ldr	r3, [r7, #28]
 800863a:	015a      	lsls	r2, r3, #5
 800863c:	6a3b      	ldr	r3, [r7, #32]
 800863e:	4413      	add	r3, r2
 8008640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008644:	461a      	mov	r2, r3
 8008646:	4b2f      	ldr	r3, [pc, #188]	; (8008704 <USB_HC_StartXfer+0x288>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800864c:	79fb      	ldrb	r3, [r7, #7]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d001      	beq.n	8008656 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008652:	2300      	movs	r3, #0
 8008654:	e04f      	b.n	80086f6 <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	78db      	ldrb	r3, [r3, #3]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d14a      	bne.n	80086f4 <USB_HC_StartXfer+0x278>
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	691b      	ldr	r3, [r3, #16]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d046      	beq.n	80086f4 <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	79db      	ldrb	r3, [r3, #7]
 800866a:	2b03      	cmp	r3, #3
 800866c:	d830      	bhi.n	80086d0 <USB_HC_StartXfer+0x254>
 800866e:	a201      	add	r2, pc, #4	; (adr r2, 8008674 <USB_HC_StartXfer+0x1f8>)
 8008670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008674:	08008685 	.word	0x08008685
 8008678:	080086a9 	.word	0x080086a9
 800867c:	08008685 	.word	0x08008685
 8008680:	080086a9 	.word	0x080086a9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	691b      	ldr	r3, [r3, #16]
 8008688:	3303      	adds	r3, #3
 800868a:	089b      	lsrs	r3, r3, #2
 800868c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800868e:	8afa      	ldrh	r2, [r7, #22]
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008694:	b29b      	uxth	r3, r3
 8008696:	429a      	cmp	r2, r3
 8008698:	d91c      	bls.n	80086d4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	699b      	ldr	r3, [r3, #24]
 800869e:	f043 0220 	orr.w	r2, r3, #32
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	619a      	str	r2, [r3, #24]
        }
        break;
 80086a6:	e015      	b.n	80086d4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	691b      	ldr	r3, [r3, #16]
 80086ac:	3303      	adds	r3, #3
 80086ae:	089b      	lsrs	r3, r3, #2
 80086b0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80086b2:	8afa      	ldrh	r2, [r7, #22]
 80086b4:	6a3b      	ldr	r3, [r7, #32]
 80086b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	b29b      	uxth	r3, r3
 80086be:	429a      	cmp	r2, r3
 80086c0:	d90a      	bls.n	80086d8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	699b      	ldr	r3, [r3, #24]
 80086c6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	619a      	str	r2, [r3, #24]
        }
        break;
 80086ce:	e003      	b.n	80086d8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80086d0:	bf00      	nop
 80086d2:	e002      	b.n	80086da <USB_HC_StartXfer+0x25e>
        break;
 80086d4:	bf00      	nop
 80086d6:	e000      	b.n	80086da <USB_HC_StartXfer+0x25e>
        break;
 80086d8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	68d9      	ldr	r1, [r3, #12]
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	785a      	ldrb	r2, [r3, #1]
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	b298      	uxth	r0, r3
 80086e8:	2300      	movs	r3, #0
 80086ea:	9300      	str	r3, [sp, #0]
 80086ec:	4603      	mov	r3, r0
 80086ee:	68f8      	ldr	r0, [r7, #12]
 80086f0:	f7ff fb84 	bl	8007dfc <USB_WritePacket>
  }

  return HAL_OK;
 80086f4:	2300      	movs	r3, #0
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3728      	adds	r7, #40	; 0x28
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	1ff80000 	.word	0x1ff80000
 8008704:	2000022c 	.word	0x2000022c

08008708 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008708:	b480      	push	{r7}
 800870a:	b085      	sub	sp, #20
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800871a:	695b      	ldr	r3, [r3, #20]
 800871c:	b29b      	uxth	r3, r3
}
 800871e:	4618      	mov	r0, r3
 8008720:	3714      	adds	r7, #20
 8008722:	46bd      	mov	sp, r7
 8008724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008728:	4770      	bx	lr

0800872a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800872a:	b480      	push	{r7}
 800872c:	b087      	sub	sp, #28
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
 8008732:	460b      	mov	r3, r1
 8008734:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800873a:	78fb      	ldrb	r3, [r7, #3]
 800873c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800873e:	2300      	movs	r3, #0
 8008740:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	015a      	lsls	r2, r3, #5
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	4413      	add	r3, r2
 800874a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	0c9b      	lsrs	r3, r3, #18
 8008752:	f003 0303 	and.w	r3, r3, #3
 8008756:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d002      	beq.n	8008764 <USB_HC_Halt+0x3a>
 800875e:	68bb      	ldr	r3, [r7, #8]
 8008760:	2b02      	cmp	r3, #2
 8008762:	d16c      	bne.n	800883e <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	015a      	lsls	r2, r3, #5
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	4413      	add	r3, r2
 800876c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	0151      	lsls	r1, r2, #5
 8008776:	693a      	ldr	r2, [r7, #16]
 8008778:	440a      	add	r2, r1
 800877a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800877e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008782:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008788:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800878c:	2b00      	cmp	r3, #0
 800878e:	d143      	bne.n	8008818 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	015a      	lsls	r2, r3, #5
 8008794:	693b      	ldr	r3, [r7, #16]
 8008796:	4413      	add	r3, r2
 8008798:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	68fa      	ldr	r2, [r7, #12]
 80087a0:	0151      	lsls	r1, r2, #5
 80087a2:	693a      	ldr	r2, [r7, #16]
 80087a4:	440a      	add	r2, r1
 80087a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80087ae:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	015a      	lsls	r2, r3, #5
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	4413      	add	r3, r2
 80087b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68fa      	ldr	r2, [r7, #12]
 80087c0:	0151      	lsls	r1, r2, #5
 80087c2:	693a      	ldr	r2, [r7, #16]
 80087c4:	440a      	add	r2, r1
 80087c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80087ce:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	015a      	lsls	r2, r3, #5
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	4413      	add	r3, r2
 80087d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	68fa      	ldr	r2, [r7, #12]
 80087e0:	0151      	lsls	r1, r2, #5
 80087e2:	693a      	ldr	r2, [r7, #16]
 80087e4:	440a      	add	r2, r1
 80087e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087ea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80087ee:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	3301      	adds	r3, #1
 80087f4:	617b      	str	r3, [r7, #20]
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80087fc:	d81d      	bhi.n	800883a <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	015a      	lsls	r2, r3, #5
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	4413      	add	r3, r2
 8008806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008810:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008814:	d0ec      	beq.n	80087f0 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008816:	e080      	b.n	800891a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	015a      	lsls	r2, r3, #5
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	4413      	add	r3, r2
 8008820:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	0151      	lsls	r1, r2, #5
 800882a:	693a      	ldr	r2, [r7, #16]
 800882c:	440a      	add	r2, r1
 800882e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008832:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008836:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008838:	e06f      	b.n	800891a <USB_HC_Halt+0x1f0>
          break;
 800883a:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800883c:	e06d      	b.n	800891a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	015a      	lsls	r2, r3, #5
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	4413      	add	r3, r2
 8008846:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	0151      	lsls	r1, r2, #5
 8008850:	693a      	ldr	r2, [r7, #16]
 8008852:	440a      	add	r2, r1
 8008854:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008858:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800885c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008864:	691b      	ldr	r3, [r3, #16]
 8008866:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800886a:	2b00      	cmp	r3, #0
 800886c:	d143      	bne.n	80088f6 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	015a      	lsls	r2, r3, #5
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	4413      	add	r3, r2
 8008876:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	0151      	lsls	r1, r2, #5
 8008880:	693a      	ldr	r2, [r7, #16]
 8008882:	440a      	add	r2, r1
 8008884:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008888:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800888c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	015a      	lsls	r2, r3, #5
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	4413      	add	r3, r2
 8008896:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68fa      	ldr	r2, [r7, #12]
 800889e:	0151      	lsls	r1, r2, #5
 80088a0:	693a      	ldr	r2, [r7, #16]
 80088a2:	440a      	add	r2, r1
 80088a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80088a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80088ac:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	015a      	lsls	r2, r3, #5
 80088b2:	693b      	ldr	r3, [r7, #16]
 80088b4:	4413      	add	r3, r2
 80088b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	68fa      	ldr	r2, [r7, #12]
 80088be:	0151      	lsls	r1, r2, #5
 80088c0:	693a      	ldr	r2, [r7, #16]
 80088c2:	440a      	add	r2, r1
 80088c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80088c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80088cc:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80088ce:	697b      	ldr	r3, [r7, #20]
 80088d0:	3301      	adds	r3, #1
 80088d2:	617b      	str	r3, [r7, #20]
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80088da:	d81d      	bhi.n	8008918 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	015a      	lsls	r2, r3, #5
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	4413      	add	r3, r2
 80088e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088f2:	d0ec      	beq.n	80088ce <USB_HC_Halt+0x1a4>
 80088f4:	e011      	b.n	800891a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	015a      	lsls	r2, r3, #5
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	4413      	add	r3, r2
 80088fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68fa      	ldr	r2, [r7, #12]
 8008906:	0151      	lsls	r1, r2, #5
 8008908:	693a      	ldr	r2, [r7, #16]
 800890a:	440a      	add	r2, r1
 800890c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008910:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008914:	6013      	str	r3, [r2, #0]
 8008916:	e000      	b.n	800891a <USB_HC_Halt+0x1f0>
          break;
 8008918:	bf00      	nop
    }
  }

  return HAL_OK;
 800891a:	2300      	movs	r3, #0
}
 800891c:	4618      	mov	r0, r3
 800891e:	371c      	adds	r7, #28
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008928:	b480      	push	{r7}
 800892a:	b087      	sub	sp, #28
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	460b      	mov	r3, r1
 8008932:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008938:	78fb      	ldrb	r3, [r7, #3]
 800893a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800893c:	2301      	movs	r3, #1
 800893e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	04da      	lsls	r2, r3, #19
 8008944:	4b15      	ldr	r3, [pc, #84]	; (800899c <USB_DoPing+0x74>)
 8008946:	4013      	ands	r3, r2
 8008948:	693a      	ldr	r2, [r7, #16]
 800894a:	0151      	lsls	r1, r2, #5
 800894c:	697a      	ldr	r2, [r7, #20]
 800894e:	440a      	add	r2, r1
 8008950:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008954:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008958:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	4413      	add	r3, r2
 8008962:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008970:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008978:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	015a      	lsls	r2, r3, #5
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	4413      	add	r3, r2
 8008982:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008986:	461a      	mov	r2, r3
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800898c:	2300      	movs	r3, #0
}
 800898e:	4618      	mov	r0, r3
 8008990:	371c      	adds	r7, #28
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	1ff80000 	.word	0x1ff80000

080089a0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b086      	sub	sp, #24
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80089ac:	2300      	movs	r3, #0
 80089ae:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7ff f99f 	bl	8007cf4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80089b6:	2110      	movs	r1, #16
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f7ff f9d7 	bl	8007d6c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f7ff f9fa 	bl	8007db8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80089c4:	2300      	movs	r3, #0
 80089c6:	613b      	str	r3, [r7, #16]
 80089c8:	e01f      	b.n	8008a0a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80089ca:	693b      	ldr	r3, [r7, #16]
 80089cc:	015a      	lsls	r2, r3, #5
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	4413      	add	r3, r2
 80089d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80089e0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80089e8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80089f0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	015a      	lsls	r2, r3, #5
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	4413      	add	r3, r2
 80089fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089fe:	461a      	mov	r2, r3
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	3301      	adds	r3, #1
 8008a08:	613b      	str	r3, [r7, #16]
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	2b0f      	cmp	r3, #15
 8008a0e:	d9dc      	bls.n	80089ca <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008a10:	2300      	movs	r3, #0
 8008a12:	613b      	str	r3, [r7, #16]
 8008a14:	e034      	b.n	8008a80 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	015a      	lsls	r2, r3, #5
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a2c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a34:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008a3c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	015a      	lsls	r2, r3, #5
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	4413      	add	r3, r2
 8008a46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	3301      	adds	r3, #1
 8008a54:	617b      	str	r3, [r7, #20]
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008a5c:	d80c      	bhi.n	8008a78 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	015a      	lsls	r2, r3, #5
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	4413      	add	r3, r2
 8008a66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a74:	d0ec      	beq.n	8008a50 <USB_StopHost+0xb0>
 8008a76:	e000      	b.n	8008a7a <USB_StopHost+0xda>
        break;
 8008a78:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	3301      	adds	r3, #1
 8008a7e:	613b      	str	r3, [r7, #16]
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	2b0f      	cmp	r3, #15
 8008a84:	d9c7      	bls.n	8008a16 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008a8c:	461a      	mov	r2, r3
 8008a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8008a92:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f04f 32ff 	mov.w	r2, #4294967295
 8008a9a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f7ff f918 	bl	8007cd2 <USB_EnableGlobalInt>

  return HAL_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3718      	adds	r7, #24
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008aac:	b590      	push	{r4, r7, lr}
 8008aae:	b089      	sub	sp, #36	; 0x24
 8008ab0:	af04      	add	r7, sp, #16
 8008ab2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	2202      	movs	r2, #2
 8008ab8:	2102      	movs	r1, #2
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f000 fc68 	bl	8009390 <USBH_FindInterface>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008ac4:	7bfb      	ldrb	r3, [r7, #15]
 8008ac6:	2bff      	cmp	r3, #255	; 0xff
 8008ac8:	d002      	beq.n	8008ad0 <USBH_CDC_InterfaceInit+0x24>
 8008aca:	7bfb      	ldrb	r3, [r7, #15]
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d901      	bls.n	8008ad4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008ad0:	2302      	movs	r3, #2
 8008ad2:	e13d      	b.n	8008d50 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008ad4:	7bfb      	ldrb	r3, [r7, #15]
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 fc3d 	bl	8009358 <USBH_SelectInterface>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008ae2:	7bbb      	ldrb	r3, [r7, #14]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d001      	beq.n	8008aec <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008ae8:	2302      	movs	r3, #2
 8008aea:	e131      	b.n	8008d50 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008af2:	2050      	movs	r0, #80	; 0x50
 8008af4:	f002 fa08 	bl	800af08 <malloc>
 8008af8:	4603      	mov	r3, r0
 8008afa:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008b02:	69db      	ldr	r3, [r3, #28]
 8008b04:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d101      	bne.n	8008b10 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008b0c:	2302      	movs	r3, #2
 8008b0e:	e11f      	b.n	8008d50 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008b10:	2250      	movs	r2, #80	; 0x50
 8008b12:	2100      	movs	r1, #0
 8008b14:	68b8      	ldr	r0, [r7, #8]
 8008b16:	f002 fa07 	bl	800af28 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8008b1a:	7bfb      	ldrb	r3, [r7, #15]
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	211a      	movs	r1, #26
 8008b20:	fb01 f303 	mul.w	r3, r1, r3
 8008b24:	4413      	add	r3, r2
 8008b26:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008b2a:	781b      	ldrb	r3, [r3, #0]
 8008b2c:	b25b      	sxtb	r3, r3
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	da15      	bge.n	8008b5e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008b32:	7bfb      	ldrb	r3, [r7, #15]
 8008b34:	687a      	ldr	r2, [r7, #4]
 8008b36:	211a      	movs	r1, #26
 8008b38:	fb01 f303 	mul.w	r3, r1, r3
 8008b3c:	4413      	add	r3, r2
 8008b3e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008b42:	781a      	ldrb	r2, [r3, #0]
 8008b44:	68bb      	ldr	r3, [r7, #8]
 8008b46:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008b48:	7bfb      	ldrb	r3, [r7, #15]
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	211a      	movs	r1, #26
 8008b4e:	fb01 f303 	mul.w	r3, r1, r3
 8008b52:	4413      	add	r3, r2
 8008b54:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008b58:	881a      	ldrh	r2, [r3, #0]
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	785b      	ldrb	r3, [r3, #1]
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f001 fe36 	bl	800a7d6 <USBH_AllocPipe>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	461a      	mov	r2, r3
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	7819      	ldrb	r1, [r3, #0]
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	7858      	ldrb	r0, [r3, #1]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008b86:	68ba      	ldr	r2, [r7, #8]
 8008b88:	8952      	ldrh	r2, [r2, #10]
 8008b8a:	9202      	str	r2, [sp, #8]
 8008b8c:	2203      	movs	r2, #3
 8008b8e:	9201      	str	r2, [sp, #4]
 8008b90:	9300      	str	r3, [sp, #0]
 8008b92:	4623      	mov	r3, r4
 8008b94:	4602      	mov	r2, r0
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f001 fdee 	bl	800a778 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f002 f8fb 	bl	800ada0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008baa:	2300      	movs	r3, #0
 8008bac:	2200      	movs	r2, #0
 8008bae:	210a      	movs	r1, #10
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 fbed 	bl	8009390 <USBH_FindInterface>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008bba:	7bfb      	ldrb	r3, [r7, #15]
 8008bbc:	2bff      	cmp	r3, #255	; 0xff
 8008bbe:	d002      	beq.n	8008bc6 <USBH_CDC_InterfaceInit+0x11a>
 8008bc0:	7bfb      	ldrb	r3, [r7, #15]
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d901      	bls.n	8008bca <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008bc6:	2302      	movs	r3, #2
 8008bc8:	e0c2      	b.n	8008d50 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8008bca:	7bfb      	ldrb	r3, [r7, #15]
 8008bcc:	687a      	ldr	r2, [r7, #4]
 8008bce:	211a      	movs	r1, #26
 8008bd0:	fb01 f303 	mul.w	r3, r1, r3
 8008bd4:	4413      	add	r3, r2
 8008bd6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	b25b      	sxtb	r3, r3
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	da16      	bge.n	8008c10 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008be2:	7bfb      	ldrb	r3, [r7, #15]
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	211a      	movs	r1, #26
 8008be8:	fb01 f303 	mul.w	r3, r1, r3
 8008bec:	4413      	add	r3, r2
 8008bee:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008bf2:	781a      	ldrb	r2, [r3, #0]
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008bf8:	7bfb      	ldrb	r3, [r7, #15]
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	211a      	movs	r1, #26
 8008bfe:	fb01 f303 	mul.w	r3, r1, r3
 8008c02:	4413      	add	r3, r2
 8008c04:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008c08:	881a      	ldrh	r2, [r3, #0]
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	835a      	strh	r2, [r3, #26]
 8008c0e:	e015      	b.n	8008c3c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	211a      	movs	r1, #26
 8008c16:	fb01 f303 	mul.w	r3, r1, r3
 8008c1a:	4413      	add	r3, r2
 8008c1c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008c20:	781a      	ldrb	r2, [r3, #0]
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008c26:	7bfb      	ldrb	r3, [r7, #15]
 8008c28:	687a      	ldr	r2, [r7, #4]
 8008c2a:	211a      	movs	r1, #26
 8008c2c:	fb01 f303 	mul.w	r3, r1, r3
 8008c30:	4413      	add	r3, r2
 8008c32:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008c36:	881a      	ldrh	r2, [r3, #0]
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8008c3c:	7bfb      	ldrb	r3, [r7, #15]
 8008c3e:	687a      	ldr	r2, [r7, #4]
 8008c40:	211a      	movs	r1, #26
 8008c42:	fb01 f303 	mul.w	r3, r1, r3
 8008c46:	4413      	add	r3, r2
 8008c48:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	b25b      	sxtb	r3, r3
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	da16      	bge.n	8008c82 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008c54:	7bfb      	ldrb	r3, [r7, #15]
 8008c56:	687a      	ldr	r2, [r7, #4]
 8008c58:	211a      	movs	r1, #26
 8008c5a:	fb01 f303 	mul.w	r3, r1, r3
 8008c5e:	4413      	add	r3, r2
 8008c60:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008c64:	781a      	ldrb	r2, [r3, #0]
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008c6a:	7bfb      	ldrb	r3, [r7, #15]
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	211a      	movs	r1, #26
 8008c70:	fb01 f303 	mul.w	r3, r1, r3
 8008c74:	4413      	add	r3, r2
 8008c76:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008c7a:	881a      	ldrh	r2, [r3, #0]
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	835a      	strh	r2, [r3, #26]
 8008c80:	e015      	b.n	8008cae <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008c82:	7bfb      	ldrb	r3, [r7, #15]
 8008c84:	687a      	ldr	r2, [r7, #4]
 8008c86:	211a      	movs	r1, #26
 8008c88:	fb01 f303 	mul.w	r3, r1, r3
 8008c8c:	4413      	add	r3, r2
 8008c8e:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008c92:	781a      	ldrb	r2, [r3, #0]
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008c98:	7bfb      	ldrb	r3, [r7, #15]
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	211a      	movs	r1, #26
 8008c9e:	fb01 f303 	mul.w	r3, r1, r3
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008ca8:	881a      	ldrh	r2, [r3, #0]
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	7b9b      	ldrb	r3, [r3, #14]
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f001 fd8e 	bl	800a7d6 <USBH_AllocPipe>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	7bdb      	ldrb	r3, [r3, #15]
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f001 fd84 	bl	800a7d6 <USBH_AllocPipe>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	7b59      	ldrb	r1, [r3, #13]
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	7b98      	ldrb	r0, [r3, #14]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008cea:	68ba      	ldr	r2, [r7, #8]
 8008cec:	8b12      	ldrh	r2, [r2, #24]
 8008cee:	9202      	str	r2, [sp, #8]
 8008cf0:	2202      	movs	r2, #2
 8008cf2:	9201      	str	r2, [sp, #4]
 8008cf4:	9300      	str	r3, [sp, #0]
 8008cf6:	4623      	mov	r3, r4
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f001 fd3c 	bl	800a778 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	7b19      	ldrb	r1, [r3, #12]
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	7bd8      	ldrb	r0, [r3, #15]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008d14:	68ba      	ldr	r2, [r7, #8]
 8008d16:	8b52      	ldrh	r2, [r2, #26]
 8008d18:	9202      	str	r2, [sp, #8]
 8008d1a:	2202      	movs	r2, #2
 8008d1c:	9201      	str	r2, [sp, #4]
 8008d1e:	9300      	str	r3, [sp, #0]
 8008d20:	4623      	mov	r3, r4
 8008d22:	4602      	mov	r2, r0
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f001 fd27 	bl	800a778 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	7b5b      	ldrb	r3, [r3, #13]
 8008d36:	2200      	movs	r2, #0
 8008d38:	4619      	mov	r1, r3
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f002 f830 	bl	800ada0 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	7b1b      	ldrb	r3, [r3, #12]
 8008d44:	2200      	movs	r2, #0
 8008d46:	4619      	mov	r1, r3
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f002 f829 	bl	800ada0 <USBH_LL_SetToggle>

  return USBH_OK;
 8008d4e:	2300      	movs	r3, #0
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3714      	adds	r7, #20
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd90      	pop	{r4, r7, pc}

08008d58 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008d66:	69db      	ldr	r3, [r3, #28]
 8008d68:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d00e      	beq.n	8008d90 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	781b      	ldrb	r3, [r3, #0]
 8008d76:	4619      	mov	r1, r3
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f001 fd1c 	bl	800a7b6 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	4619      	mov	r1, r3
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f001 fd47 	bl	800a818 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2200      	movs	r2, #0
 8008d8e:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	7b1b      	ldrb	r3, [r3, #12]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d00e      	beq.n	8008db6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	7b1b      	ldrb	r3, [r3, #12]
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f001 fd09 	bl	800a7b6 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	7b1b      	ldrb	r3, [r3, #12]
 8008da8:	4619      	mov	r1, r3
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f001 fd34 	bl	800a818 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2200      	movs	r2, #0
 8008db4:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	7b5b      	ldrb	r3, [r3, #13]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d00e      	beq.n	8008ddc <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	7b5b      	ldrb	r3, [r3, #13]
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f001 fcf6 	bl	800a7b6 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	7b5b      	ldrb	r3, [r3, #13]
 8008dce:	4619      	mov	r1, r3
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f001 fd21 	bl	800a818 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008de2:	69db      	ldr	r3, [r3, #28]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00b      	beq.n	8008e00 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008dee:	69db      	ldr	r3, [r3, #28]
 8008df0:	4618      	mov	r0, r3
 8008df2:	f002 f891 	bl	800af18 <free>
    phost->pActiveClass->pData = 0U;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008e00:	2300      	movs	r3, #0
}
 8008e02:	4618      	mov	r0, r3
 8008e04:	3710      	adds	r7, #16
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}

08008e0a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008e0a:	b580      	push	{r7, lr}
 8008e0c:	b084      	sub	sp, #16
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e18:	69db      	ldr	r3, [r3, #28]
 8008e1a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	3340      	adds	r3, #64	; 0x40
 8008e20:	4619      	mov	r1, r3
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 f8b1 	bl	8008f8a <GetLineCoding>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008e2c:	7afb      	ldrb	r3, [r7, #11]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d105      	bne.n	8008e3e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008e38:	2102      	movs	r1, #2
 8008e3a:	6878      	ldr	r0, [r7, #4]
 8008e3c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008e3e:	7afb      	ldrb	r3, [r7, #11]
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3710      	adds	r7, #16
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008e50:	2301      	movs	r3, #1
 8008e52:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008e54:	2300      	movs	r3, #0
 8008e56:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008e5e:	69db      	ldr	r3, [r3, #28]
 8008e60:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008e68:	2b04      	cmp	r3, #4
 8008e6a:	d877      	bhi.n	8008f5c <USBH_CDC_Process+0x114>
 8008e6c:	a201      	add	r2, pc, #4	; (adr r2, 8008e74 <USBH_CDC_Process+0x2c>)
 8008e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e72:	bf00      	nop
 8008e74:	08008e89 	.word	0x08008e89
 8008e78:	08008e8f 	.word	0x08008e8f
 8008e7c:	08008ebf 	.word	0x08008ebf
 8008e80:	08008f33 	.word	0x08008f33
 8008e84:	08008f41 	.word	0x08008f41
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e8c:	e06d      	b.n	8008f6a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e92:	4619      	mov	r1, r3
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f000 f897 	bl	8008fc8 <SetLineCoding>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008e9e:	7bbb      	ldrb	r3, [r7, #14]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d104      	bne.n	8008eae <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	2202      	movs	r2, #2
 8008ea8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008eac:	e058      	b.n	8008f60 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008eae:	7bbb      	ldrb	r3, [r7, #14]
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d055      	beq.n	8008f60 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008eb4:	68bb      	ldr	r3, [r7, #8]
 8008eb6:	2204      	movs	r2, #4
 8008eb8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008ebc:	e050      	b.n	8008f60 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	3340      	adds	r3, #64	; 0x40
 8008ec2:	4619      	mov	r1, r3
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 f860 	bl	8008f8a <GetLineCoding>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008ece:	7bbb      	ldrb	r3, [r7, #14]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d126      	bne.n	8008f22 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ee6:	791b      	ldrb	r3, [r3, #4]
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d13b      	bne.n	8008f64 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ef6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d133      	bne.n	8008f64 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f06:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d12b      	bne.n	8008f64 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f14:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d124      	bne.n	8008f64 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f000 f95a 	bl	80091d4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008f20:	e020      	b.n	8008f64 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008f22:	7bbb      	ldrb	r3, [r7, #14]
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d01d      	beq.n	8008f64 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	2204      	movs	r2, #4
 8008f2c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008f30:	e018      	b.n	8008f64 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 f867 	bl	8009006 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f000 f8dc 	bl	80090f6 <CDC_ProcessReception>
      break;
 8008f3e:	e014      	b.n	8008f6a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008f40:	2100      	movs	r1, #0
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 ffe5 	bl	8009f12 <USBH_ClrFeature>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008f4c:	7bbb      	ldrb	r3, [r7, #14]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d10a      	bne.n	8008f68 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	2200      	movs	r2, #0
 8008f56:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8008f5a:	e005      	b.n	8008f68 <USBH_CDC_Process+0x120>

    default:
      break;
 8008f5c:	bf00      	nop
 8008f5e:	e004      	b.n	8008f6a <USBH_CDC_Process+0x122>
      break;
 8008f60:	bf00      	nop
 8008f62:	e002      	b.n	8008f6a <USBH_CDC_Process+0x122>
      break;
 8008f64:	bf00      	nop
 8008f66:	e000      	b.n	8008f6a <USBH_CDC_Process+0x122>
      break;
 8008f68:	bf00      	nop

  }

  return status;
 8008f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3710      	adds	r7, #16
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}

08008f74 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b083      	sub	sp, #12
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008f7c:	2300      	movs	r3, #0
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	370c      	adds	r7, #12
 8008f82:	46bd      	mov	sp, r7
 8008f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f88:	4770      	bx	lr

08008f8a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008f8a:	b580      	push	{r7, lr}
 8008f8c:	b082      	sub	sp, #8
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
 8008f92:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	22a1      	movs	r2, #161	; 0xa1
 8008f98:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2221      	movs	r2, #33	; 0x21
 8008f9e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2207      	movs	r2, #7
 8008fb0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	2207      	movs	r2, #7
 8008fb6:	4619      	mov	r1, r3
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f001 f98a 	bl	800a2d2 <USBH_CtlReq>
 8008fbe:	4603      	mov	r3, r0
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3708      	adds	r7, #8
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2221      	movs	r2, #33	; 0x21
 8008fd6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2220      	movs	r2, #32
 8008fdc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2207      	movs	r2, #7
 8008fee:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	2207      	movs	r2, #7
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f001 f96b 	bl	800a2d2 <USBH_CtlReq>
 8008ffc:	4603      	mov	r3, r0
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3708      	adds	r7, #8
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b086      	sub	sp, #24
 800900a:	af02      	add	r7, sp, #8
 800900c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009014:	69db      	ldr	r3, [r3, #28]
 8009016:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009018:	2300      	movs	r3, #0
 800901a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8009022:	2b01      	cmp	r3, #1
 8009024:	d002      	beq.n	800902c <CDC_ProcessTransmission+0x26>
 8009026:	2b02      	cmp	r3, #2
 8009028:	d025      	beq.n	8009076 <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 800902a:	e060      	b.n	80090ee <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	8b12      	ldrh	r2, [r2, #24]
 8009034:	4293      	cmp	r3, r2
 8009036:	d90c      	bls.n	8009052 <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	69d9      	ldr	r1, [r3, #28]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	8b1a      	ldrh	r2, [r3, #24]
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	7b58      	ldrb	r0, [r3, #13]
 8009044:	2301      	movs	r3, #1
 8009046:	9300      	str	r3, [sp, #0]
 8009048:	4603      	mov	r3, r0
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f001 fb51 	bl	800a6f2 <USBH_BulkSendData>
 8009050:	e00c      	b.n	800906c <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800905a:	b29a      	uxth	r2, r3
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	7b58      	ldrb	r0, [r3, #13]
 8009060:	2301      	movs	r3, #1
 8009062:	9300      	str	r3, [sp, #0]
 8009064:	4603      	mov	r3, r0
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f001 fb43 	bl	800a6f2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2202      	movs	r2, #2
 8009070:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009074:	e03b      	b.n	80090ee <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	7b5b      	ldrb	r3, [r3, #13]
 800907a:	4619      	mov	r1, r3
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f001 fe65 	bl	800ad4c <USBH_LL_GetURBState>
 8009082:	4603      	mov	r3, r0
 8009084:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009086:	7afb      	ldrb	r3, [r7, #11]
 8009088:	2b01      	cmp	r3, #1
 800908a:	d128      	bne.n	80090de <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009090:	68fa      	ldr	r2, [r7, #12]
 8009092:	8b12      	ldrh	r2, [r2, #24]
 8009094:	4293      	cmp	r3, r2
 8009096:	d90e      	bls.n	80090b6 <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800909c:	68fa      	ldr	r2, [r7, #12]
 800909e:	8b12      	ldrh	r2, [r2, #24]
 80090a0:	1a9a      	subs	r2, r3, r2
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	69db      	ldr	r3, [r3, #28]
 80090aa:	68fa      	ldr	r2, [r7, #12]
 80090ac:	8b12      	ldrh	r2, [r2, #24]
 80090ae:	441a      	add	r2, r3
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	61da      	str	r2, [r3, #28]
 80090b4:	e002      	b.n	80090bc <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2200      	movs	r2, #0
 80090ba:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d004      	beq.n	80090ce <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2201      	movs	r2, #1
 80090c8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80090cc:	e00e      	b.n	80090ec <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2200      	movs	r2, #0
 80090d2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f000 f868 	bl	80091ac <USBH_CDC_TransmitCallback>
      break;
 80090dc:	e006      	b.n	80090ec <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 80090de:	7afb      	ldrb	r3, [r7, #11]
 80090e0:	2b02      	cmp	r3, #2
 80090e2:	d103      	bne.n	80090ec <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	2201      	movs	r2, #1
 80090e8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80090ec:	bf00      	nop
  }
}
 80090ee:	bf00      	nop
 80090f0:	3710      	adds	r7, #16
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}

080090f6 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80090f6:	b580      	push	{r7, lr}
 80090f8:	b086      	sub	sp, #24
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009104:	69db      	ldr	r3, [r3, #28]
 8009106:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009108:	2300      	movs	r3, #0
 800910a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8009112:	2b03      	cmp	r3, #3
 8009114:	d002      	beq.n	800911c <CDC_ProcessReception+0x26>
 8009116:	2b04      	cmp	r3, #4
 8009118:	d00e      	beq.n	8009138 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800911a:	e043      	b.n	80091a4 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	6a19      	ldr	r1, [r3, #32]
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	8b5a      	ldrh	r2, [r3, #26]
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	7b1b      	ldrb	r3, [r3, #12]
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f001 fb07 	bl	800a73c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	2204      	movs	r2, #4
 8009132:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8009136:	e035      	b.n	80091a4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	7b1b      	ldrb	r3, [r3, #12]
 800913c:	4619      	mov	r1, r3
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f001 fe04 	bl	800ad4c <USBH_LL_GetURBState>
 8009144:	4603      	mov	r3, r0
 8009146:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009148:	7cfb      	ldrb	r3, [r7, #19]
 800914a:	2b01      	cmp	r3, #1
 800914c:	d129      	bne.n	80091a2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	7b1b      	ldrb	r3, [r3, #12]
 8009152:	4619      	mov	r1, r3
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f001 fd67 	bl	800ac28 <USBH_LL_GetLastXferSize>
 800915a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009160:	68fa      	ldr	r2, [r7, #12]
 8009162:	429a      	cmp	r2, r3
 8009164:	d016      	beq.n	8009194 <CDC_ProcessReception+0x9e>
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	8b5b      	ldrh	r3, [r3, #26]
 800916a:	461a      	mov	r2, r3
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	4293      	cmp	r3, r2
 8009170:	d910      	bls.n	8009194 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8009172:	697b      	ldr	r3, [r7, #20]
 8009174:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	1ad2      	subs	r2, r2, r3
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	6a1a      	ldr	r2, [r3, #32]
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	441a      	add	r2, r3
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	2203      	movs	r2, #3
 800918e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8009192:	e006      	b.n	80091a2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	2200      	movs	r2, #0
 8009198:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f000 f80f 	bl	80091c0 <USBH_CDC_ReceiveCallback>
      break;
 80091a2:	bf00      	nop
  }
}
 80091a4:	bf00      	nop
 80091a6:	3718      	adds	r7, #24
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80091b4:	bf00      	nop
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr

080091c0 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b083      	sub	sp, #12
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80091c8:	bf00      	nop
 80091ca:	370c      	adds	r7, #12
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr

080091d4 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80091dc:	bf00      	nop
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr

080091e8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b084      	sub	sp, #16
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	60f8      	str	r0, [r7, #12]
 80091f0:	60b9      	str	r1, [r7, #8]
 80091f2:	4613      	mov	r3, r2
 80091f4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d101      	bne.n	8009200 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80091fc:	2302      	movs	r3, #2
 80091fe:	e029      	b.n	8009254 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	79fa      	ldrb	r2, [r7, #7]
 8009204:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2200      	movs	r2, #0
 800920c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2200      	movs	r2, #0
 8009214:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	f000 f81f 	bl	800925c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2200      	movs	r2, #0
 8009222:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2200      	movs	r2, #0
 800922a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2200      	movs	r2, #0
 800923a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d003      	beq.n	800924c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	68ba      	ldr	r2, [r7, #8]
 8009248:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800924c:	68f8      	ldr	r0, [r7, #12]
 800924e:	f001 fc39 	bl	800aac4 <USBH_LL_Init>

  return USBH_OK;
 8009252:	2300      	movs	r3, #0
}
 8009254:	4618      	mov	r0, r3
 8009256:	3710      	adds	r7, #16
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800925c:	b480      	push	{r7}
 800925e:	b085      	sub	sp, #20
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009264:	2300      	movs	r3, #0
 8009266:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009268:	2300      	movs	r3, #0
 800926a:	60fb      	str	r3, [r7, #12]
 800926c:	e009      	b.n	8009282 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800926e:	687a      	ldr	r2, [r7, #4]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	33e0      	adds	r3, #224	; 0xe0
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	4413      	add	r3, r2
 8009278:	2200      	movs	r2, #0
 800927a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	3301      	adds	r3, #1
 8009280:	60fb      	str	r3, [r7, #12]
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2b0e      	cmp	r3, #14
 8009286:	d9f2      	bls.n	800926e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009288:	2300      	movs	r3, #0
 800928a:	60fb      	str	r3, [r7, #12]
 800928c:	e009      	b.n	80092a2 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800928e:	687a      	ldr	r2, [r7, #4]
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	4413      	add	r3, r2
 8009294:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009298:	2200      	movs	r2, #0
 800929a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	3301      	adds	r3, #1
 80092a0:	60fb      	str	r3, [r7, #12]
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092a8:	d3f1      	bcc.n	800928e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2200      	movs	r2, #0
 80092ae:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2200      	movs	r2, #0
 80092b4:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2201      	movs	r2, #1
 80092ba:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2201      	movs	r2, #1
 80092c8:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2240      	movs	r2, #64	; 0x40
 80092ce:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2200      	movs	r2, #0
 80092da:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2201      	movs	r2, #1
 80092e2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2200      	movs	r2, #0
 80092ea:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80092f6:	2300      	movs	r3, #0
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3714      	adds	r7, #20
 80092fc:	46bd      	mov	sp, r7
 80092fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009302:	4770      	bx	lr

08009304 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d016      	beq.n	8009346 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800931e:	2b00      	cmp	r3, #0
 8009320:	d10e      	bne.n	8009340 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009328:	1c59      	adds	r1, r3, #1
 800932a:	687a      	ldr	r2, [r7, #4]
 800932c:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8009330:	687a      	ldr	r2, [r7, #4]
 8009332:	33de      	adds	r3, #222	; 0xde
 8009334:	6839      	ldr	r1, [r7, #0]
 8009336:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800933a:	2300      	movs	r3, #0
 800933c:	73fb      	strb	r3, [r7, #15]
 800933e:	e004      	b.n	800934a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009340:	2302      	movs	r3, #2
 8009342:	73fb      	strb	r3, [r7, #15]
 8009344:	e001      	b.n	800934a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009346:	2302      	movs	r3, #2
 8009348:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800934a:	7bfb      	ldrb	r3, [r7, #15]
}
 800934c:	4618      	mov	r0, r3
 800934e:	3714      	adds	r7, #20
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009358:	b480      	push	{r7}
 800935a:	b085      	sub	sp, #20
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	460b      	mov	r3, r1
 8009362:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009364:	2300      	movs	r3, #0
 8009366:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800936e:	78fa      	ldrb	r2, [r7, #3]
 8009370:	429a      	cmp	r2, r3
 8009372:	d204      	bcs.n	800937e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	78fa      	ldrb	r2, [r7, #3]
 8009378:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800937c:	e001      	b.n	8009382 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800937e:	2302      	movs	r3, #2
 8009380:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009382:	7bfb      	ldrb	r3, [r7, #15]
}
 8009384:	4618      	mov	r0, r3
 8009386:	3714      	adds	r7, #20
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009390:	b480      	push	{r7}
 8009392:	b087      	sub	sp, #28
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	4608      	mov	r0, r1
 800939a:	4611      	mov	r1, r2
 800939c:	461a      	mov	r2, r3
 800939e:	4603      	mov	r3, r0
 80093a0:	70fb      	strb	r3, [r7, #3]
 80093a2:	460b      	mov	r3, r1
 80093a4:	70bb      	strb	r3, [r7, #2]
 80093a6:	4613      	mov	r3, r2
 80093a8:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80093aa:	2300      	movs	r3, #0
 80093ac:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 80093ae:	2300      	movs	r3, #0
 80093b0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80093b8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80093ba:	e025      	b.n	8009408 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80093bc:	7dfb      	ldrb	r3, [r7, #23]
 80093be:	221a      	movs	r2, #26
 80093c0:	fb02 f303 	mul.w	r3, r2, r3
 80093c4:	3308      	adds	r3, #8
 80093c6:	68fa      	ldr	r2, [r7, #12]
 80093c8:	4413      	add	r3, r2
 80093ca:	3302      	adds	r3, #2
 80093cc:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	795b      	ldrb	r3, [r3, #5]
 80093d2:	78fa      	ldrb	r2, [r7, #3]
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d002      	beq.n	80093de <USBH_FindInterface+0x4e>
 80093d8:	78fb      	ldrb	r3, [r7, #3]
 80093da:	2bff      	cmp	r3, #255	; 0xff
 80093dc:	d111      	bne.n	8009402 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80093e2:	78ba      	ldrb	r2, [r7, #2]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d002      	beq.n	80093ee <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80093e8:	78bb      	ldrb	r3, [r7, #2]
 80093ea:	2bff      	cmp	r3, #255	; 0xff
 80093ec:	d109      	bne.n	8009402 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80093f2:	787a      	ldrb	r2, [r7, #1]
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d002      	beq.n	80093fe <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80093f8:	787b      	ldrb	r3, [r7, #1]
 80093fa:	2bff      	cmp	r3, #255	; 0xff
 80093fc:	d101      	bne.n	8009402 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80093fe:	7dfb      	ldrb	r3, [r7, #23]
 8009400:	e006      	b.n	8009410 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009402:	7dfb      	ldrb	r3, [r7, #23]
 8009404:	3301      	adds	r3, #1
 8009406:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009408:	7dfb      	ldrb	r3, [r7, #23]
 800940a:	2b01      	cmp	r3, #1
 800940c:	d9d6      	bls.n	80093bc <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800940e:	23ff      	movs	r3, #255	; 0xff
}
 8009410:	4618      	mov	r0, r3
 8009412:	371c      	adds	r7, #28
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f001 fb89 	bl	800ab3c <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800942a:	2101      	movs	r1, #1
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f001 fca0 	bl	800ad72 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009432:	2300      	movs	r3, #0
}
 8009434:	4618      	mov	r0, r3
 8009436:	3708      	adds	r7, #8
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}

0800943c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b088      	sub	sp, #32
 8009440:	af04      	add	r7, sp, #16
 8009442:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009444:	2302      	movs	r3, #2
 8009446:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009448:	2300      	movs	r3, #0
 800944a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009452:	b2db      	uxtb	r3, r3
 8009454:	2b01      	cmp	r3, #1
 8009456:	d102      	bne.n	800945e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2203      	movs	r2, #3
 800945c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	781b      	ldrb	r3, [r3, #0]
 8009462:	b2db      	uxtb	r3, r3
 8009464:	2b0b      	cmp	r3, #11
 8009466:	f200 81b3 	bhi.w	80097d0 <USBH_Process+0x394>
 800946a:	a201      	add	r2, pc, #4	; (adr r2, 8009470 <USBH_Process+0x34>)
 800946c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009470:	080094a1 	.word	0x080094a1
 8009474:	080094d3 	.word	0x080094d3
 8009478:	0800953b 	.word	0x0800953b
 800947c:	0800976b 	.word	0x0800976b
 8009480:	080097d1 	.word	0x080097d1
 8009484:	080095df 	.word	0x080095df
 8009488:	08009711 	.word	0x08009711
 800948c:	08009615 	.word	0x08009615
 8009490:	08009635 	.word	0x08009635
 8009494:	08009655 	.word	0x08009655
 8009498:	08009683 	.word	0x08009683
 800949c:	08009753 	.word	0x08009753
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	f000 8193 	beq.w	80097d4 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2201      	movs	r2, #1
 80094b2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80094b4:	20c8      	movs	r0, #200	; 0xc8
 80094b6:	f001 fca6 	bl	800ae06 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f001 fb99 	bl	800abf2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2200      	movs	r2, #0
 80094cc:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80094d0:	e180      	b.n	80097d4 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 80094d8:	2b01      	cmp	r3, #1
 80094da:	d107      	bne.n	80094ec <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2200      	movs	r2, #0
 80094e0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2202      	movs	r2, #2
 80094e8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80094ea:	e182      	b.n	80097f2 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80094f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80094f6:	d914      	bls.n	8009522 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80094fe:	3301      	adds	r3, #1
 8009500:	b2da      	uxtb	r2, r3
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800950e:	2b03      	cmp	r3, #3
 8009510:	d903      	bls.n	800951a <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	220d      	movs	r2, #13
 8009516:	701a      	strb	r2, [r3, #0]
      break;
 8009518:	e16b      	b.n	80097f2 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	701a      	strb	r2, [r3, #0]
      break;
 8009520:	e167      	b.n	80097f2 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009528:	f103 020a 	add.w	r2, r3, #10
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8009532:	200a      	movs	r0, #10
 8009534:	f001 fc67 	bl	800ae06 <USBH_Delay>
      break;
 8009538:	e15b      	b.n	80097f2 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009540:	2b00      	cmp	r3, #0
 8009542:	d005      	beq.n	8009550 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800954a:	2104      	movs	r1, #4
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009550:	2064      	movs	r0, #100	; 0x64
 8009552:	f001 fc58 	bl	800ae06 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f001 fb26 	bl	800aba8 <USBH_LL_GetSpeed>
 800955c:	4603      	mov	r3, r0
 800955e:	461a      	mov	r2, r3
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2205      	movs	r2, #5
 800956a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800956c:	2100      	movs	r1, #0
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f001 f931 	bl	800a7d6 <USBH_AllocPipe>
 8009574:	4603      	mov	r3, r0
 8009576:	461a      	mov	r2, r3
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800957c:	2180      	movs	r1, #128	; 0x80
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f001 f929 	bl	800a7d6 <USBH_AllocPipe>
 8009584:	4603      	mov	r3, r0
 8009586:	461a      	mov	r2, r3
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	7919      	ldrb	r1, [r3, #4]
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800959c:	687a      	ldr	r2, [r7, #4]
 800959e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80095a0:	b292      	uxth	r2, r2
 80095a2:	9202      	str	r2, [sp, #8]
 80095a4:	2200      	movs	r2, #0
 80095a6:	9201      	str	r2, [sp, #4]
 80095a8:	9300      	str	r3, [sp, #0]
 80095aa:	4603      	mov	r3, r0
 80095ac:	2280      	movs	r2, #128	; 0x80
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	f001 f8e2 	bl	800a778 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	7959      	ldrb	r1, [r3, #5]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80095c8:	b292      	uxth	r2, r2
 80095ca:	9202      	str	r2, [sp, #8]
 80095cc:	2200      	movs	r2, #0
 80095ce:	9201      	str	r2, [sp, #4]
 80095d0:	9300      	str	r3, [sp, #0]
 80095d2:	4603      	mov	r3, r0
 80095d4:	2200      	movs	r2, #0
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f001 f8ce 	bl	800a778 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80095dc:	e109      	b.n	80097f2 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 f90c 	bl	80097fc <USBH_HandleEnum>
 80095e4:	4603      	mov	r3, r0
 80095e6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80095e8:	7bbb      	ldrb	r3, [r7, #14]
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	f040 80f3 	bne.w	80097d8 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8009600:	2b01      	cmp	r3, #1
 8009602:	d103      	bne.n	800960c <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2208      	movs	r2, #8
 8009608:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800960a:	e0e5      	b.n	80097d8 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2207      	movs	r2, #7
 8009610:	701a      	strb	r2, [r3, #0]
      break;
 8009612:	e0e1      	b.n	80097d8 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800961a:	2b00      	cmp	r3, #0
 800961c:	f000 80de 	beq.w	80097dc <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009626:	2101      	movs	r1, #1
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2208      	movs	r2, #8
 8009630:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8009632:	e0d3      	b.n	80097dc <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800963a:	b29b      	uxth	r3, r3
 800963c:	4619      	mov	r1, r3
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f000 fc20 	bl	8009e84 <USBH_SetCfg>
 8009644:	4603      	mov	r3, r0
 8009646:	2b00      	cmp	r3, #0
 8009648:	f040 80ca 	bne.w	80097e0 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2209      	movs	r2, #9
 8009650:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009652:	e0c5      	b.n	80097e0 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800965a:	f003 0320 	and.w	r3, r3, #32
 800965e:	2b00      	cmp	r3, #0
 8009660:	d00b      	beq.n	800967a <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8009662:	2101      	movs	r1, #1
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f000 fc30 	bl	8009eca <USBH_SetFeature>
 800966a:	4603      	mov	r3, r0
 800966c:	2b00      	cmp	r3, #0
 800966e:	f040 80b9 	bne.w	80097e4 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	220a      	movs	r2, #10
 8009676:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009678:	e0b4      	b.n	80097e4 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	220a      	movs	r2, #10
 800967e:	701a      	strb	r2, [r3, #0]
      break;
 8009680:	e0b0      	b.n	80097e4 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009688:	2b00      	cmp	r3, #0
 800968a:	f000 80ad 	beq.w	80097e8 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2200      	movs	r2, #0
 8009692:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009696:	2300      	movs	r3, #0
 8009698:	73fb      	strb	r3, [r7, #15]
 800969a:	e016      	b.n	80096ca <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800969c:	7bfa      	ldrb	r2, [r7, #15]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	32de      	adds	r2, #222	; 0xde
 80096a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096a6:	791a      	ldrb	r2, [r3, #4]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d108      	bne.n	80096c4 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 80096b2:	7bfa      	ldrb	r2, [r7, #15]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	32de      	adds	r2, #222	; 0xde
 80096b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80096c2:	e005      	b.n	80096d0 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80096c4:	7bfb      	ldrb	r3, [r7, #15]
 80096c6:	3301      	adds	r3, #1
 80096c8:	73fb      	strb	r3, [r7, #15]
 80096ca:	7bfb      	ldrb	r3, [r7, #15]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d0e5      	beq.n	800969c <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d016      	beq.n	8009708 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80096e0:	689b      	ldr	r3, [r3, #8]
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	4798      	blx	r3
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d109      	bne.n	8009700 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2206      	movs	r2, #6
 80096f0:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80096f8:	2103      	movs	r1, #3
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80096fe:	e073      	b.n	80097e8 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	220d      	movs	r2, #13
 8009704:	701a      	strb	r2, [r3, #0]
      break;
 8009706:	e06f      	b.n	80097e8 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	220d      	movs	r2, #13
 800970c:	701a      	strb	r2, [r3, #0]
      break;
 800970e:	e06b      	b.n	80097e8 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009716:	2b00      	cmp	r3, #0
 8009718:	d017      	beq.n	800974a <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009720:	691b      	ldr	r3, [r3, #16]
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	4798      	blx	r3
 8009726:	4603      	mov	r3, r0
 8009728:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800972a:	7bbb      	ldrb	r3, [r7, #14]
 800972c:	b2db      	uxtb	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	d103      	bne.n	800973a <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	220b      	movs	r2, #11
 8009736:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8009738:	e058      	b.n	80097ec <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800973a:	7bbb      	ldrb	r3, [r7, #14]
 800973c:	b2db      	uxtb	r3, r3
 800973e:	2b02      	cmp	r3, #2
 8009740:	d154      	bne.n	80097ec <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	220d      	movs	r2, #13
 8009746:	701a      	strb	r2, [r3, #0]
      break;
 8009748:	e050      	b.n	80097ec <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	220d      	movs	r2, #13
 800974e:	701a      	strb	r2, [r3, #0]
      break;
 8009750:	e04c      	b.n	80097ec <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009758:	2b00      	cmp	r3, #0
 800975a:	d049      	beq.n	80097f0 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009762:	695b      	ldr	r3, [r3, #20]
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	4798      	blx	r3
      }
      break;
 8009768:	e042      	b.n	80097f0 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f7ff fd72 	bl	800925c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800977e:	2b00      	cmp	r3, #0
 8009780:	d009      	beq.n	8009796 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009788:	68db      	ldr	r3, [r3, #12]
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2200      	movs	r2, #0
 8009792:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800979c:	2b00      	cmp	r3, #0
 800979e:	d005      	beq.n	80097ac <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80097a6:	2105      	movs	r1, #5
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80097b2:	b2db      	uxtb	r3, r3
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	d107      	bne.n	80097c8 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2200      	movs	r2, #0
 80097bc:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f7ff fe2b 	bl	800941c <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80097c6:	e014      	b.n	80097f2 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 f9b7 	bl	800ab3c <USBH_LL_Start>
      break;
 80097ce:	e010      	b.n	80097f2 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 80097d0:	bf00      	nop
 80097d2:	e00e      	b.n	80097f2 <USBH_Process+0x3b6>
      break;
 80097d4:	bf00      	nop
 80097d6:	e00c      	b.n	80097f2 <USBH_Process+0x3b6>
      break;
 80097d8:	bf00      	nop
 80097da:	e00a      	b.n	80097f2 <USBH_Process+0x3b6>
    break;
 80097dc:	bf00      	nop
 80097de:	e008      	b.n	80097f2 <USBH_Process+0x3b6>
      break;
 80097e0:	bf00      	nop
 80097e2:	e006      	b.n	80097f2 <USBH_Process+0x3b6>
      break;
 80097e4:	bf00      	nop
 80097e6:	e004      	b.n	80097f2 <USBH_Process+0x3b6>
      break;
 80097e8:	bf00      	nop
 80097ea:	e002      	b.n	80097f2 <USBH_Process+0x3b6>
      break;
 80097ec:	bf00      	nop
 80097ee:	e000      	b.n	80097f2 <USBH_Process+0x3b6>
      break;
 80097f0:	bf00      	nop
  }
  return USBH_OK;
 80097f2:	2300      	movs	r3, #0
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3710      	adds	r7, #16
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}

080097fc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b088      	sub	sp, #32
 8009800:	af04      	add	r7, sp, #16
 8009802:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009804:	2301      	movs	r3, #1
 8009806:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009808:	2301      	movs	r3, #1
 800980a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	785b      	ldrb	r3, [r3, #1]
 8009810:	2b07      	cmp	r3, #7
 8009812:	f200 81c1 	bhi.w	8009b98 <USBH_HandleEnum+0x39c>
 8009816:	a201      	add	r2, pc, #4	; (adr r2, 800981c <USBH_HandleEnum+0x20>)
 8009818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800981c:	0800983d 	.word	0x0800983d
 8009820:	080098fb 	.word	0x080098fb
 8009824:	08009965 	.word	0x08009965
 8009828:	080099f3 	.word	0x080099f3
 800982c:	08009a5d 	.word	0x08009a5d
 8009830:	08009acd 	.word	0x08009acd
 8009834:	08009b13 	.word	0x08009b13
 8009838:	08009b59 	.word	0x08009b59
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800983c:	2108      	movs	r1, #8
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 fa50 	bl	8009ce4 <USBH_Get_DevDesc>
 8009844:	4603      	mov	r3, r0
 8009846:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009848:	7bbb      	ldrb	r3, [r7, #14]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d130      	bne.n	80098b0 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	7919      	ldrb	r1, [r3, #4]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009872:	b292      	uxth	r2, r2
 8009874:	9202      	str	r2, [sp, #8]
 8009876:	2200      	movs	r2, #0
 8009878:	9201      	str	r2, [sp, #4]
 800987a:	9300      	str	r3, [sp, #0]
 800987c:	4603      	mov	r3, r0
 800987e:	2280      	movs	r2, #128	; 0x80
 8009880:	6878      	ldr	r0, [r7, #4]
 8009882:	f000 ff79 	bl	800a778 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	7959      	ldrb	r1, [r3, #5]
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8009896:	687a      	ldr	r2, [r7, #4]
 8009898:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800989a:	b292      	uxth	r2, r2
 800989c:	9202      	str	r2, [sp, #8]
 800989e:	2200      	movs	r2, #0
 80098a0:	9201      	str	r2, [sp, #4]
 80098a2:	9300      	str	r3, [sp, #0]
 80098a4:	4603      	mov	r3, r0
 80098a6:	2200      	movs	r2, #0
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f000 ff65 	bl	800a778 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80098ae:	e175      	b.n	8009b9c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80098b0:	7bbb      	ldrb	r3, [r7, #14]
 80098b2:	2b03      	cmp	r3, #3
 80098b4:	f040 8172 	bne.w	8009b9c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80098be:	3301      	adds	r3, #1
 80098c0:	b2da      	uxtb	r2, r3
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80098ce:	2b03      	cmp	r3, #3
 80098d0:	d903      	bls.n	80098da <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	220d      	movs	r2, #13
 80098d6:	701a      	strb	r2, [r3, #0]
      break;
 80098d8:	e160      	b.n	8009b9c <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	795b      	ldrb	r3, [r3, #5]
 80098de:	4619      	mov	r1, r3
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f000 ff99 	bl	800a818 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	791b      	ldrb	r3, [r3, #4]
 80098ea:	4619      	mov	r1, r3
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f000 ff93 	bl	800a818 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2200      	movs	r2, #0
 80098f6:	701a      	strb	r2, [r3, #0]
      break;
 80098f8:	e150      	b.n	8009b9c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80098fa:	2112      	movs	r1, #18
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 f9f1 	bl	8009ce4 <USBH_Get_DevDesc>
 8009902:	4603      	mov	r3, r0
 8009904:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009906:	7bbb      	ldrb	r3, [r7, #14]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d103      	bne.n	8009914 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2202      	movs	r2, #2
 8009910:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009912:	e145      	b.n	8009ba0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009914:	7bbb      	ldrb	r3, [r7, #14]
 8009916:	2b03      	cmp	r3, #3
 8009918:	f040 8142 	bne.w	8009ba0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009922:	3301      	adds	r3, #1
 8009924:	b2da      	uxtb	r2, r3
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009932:	2b03      	cmp	r3, #3
 8009934:	d903      	bls.n	800993e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	220d      	movs	r2, #13
 800993a:	701a      	strb	r2, [r3, #0]
      break;
 800993c:	e130      	b.n	8009ba0 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	795b      	ldrb	r3, [r3, #5]
 8009942:	4619      	mov	r1, r3
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 ff67 	bl	800a818 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	791b      	ldrb	r3, [r3, #4]
 800994e:	4619      	mov	r1, r3
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 ff61 	bl	800a818 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2200      	movs	r2, #0
 800995a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	701a      	strb	r2, [r3, #0]
      break;
 8009962:	e11d      	b.n	8009ba0 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009964:	2101      	movs	r1, #1
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f000 fa68 	bl	8009e3c <USBH_SetAddress>
 800996c:	4603      	mov	r3, r0
 800996e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009970:	7bbb      	ldrb	r3, [r7, #14]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d132      	bne.n	80099dc <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8009976:	2002      	movs	r0, #2
 8009978:	f001 fa45 	bl	800ae06 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2201      	movs	r2, #1
 8009980:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2203      	movs	r2, #3
 8009988:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	7919      	ldrb	r1, [r3, #4]
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800999e:	b292      	uxth	r2, r2
 80099a0:	9202      	str	r2, [sp, #8]
 80099a2:	2200      	movs	r2, #0
 80099a4:	9201      	str	r2, [sp, #4]
 80099a6:	9300      	str	r3, [sp, #0]
 80099a8:	4603      	mov	r3, r0
 80099aa:	2280      	movs	r2, #128	; 0x80
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f000 fee3 	bl	800a778 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	7959      	ldrb	r1, [r3, #5]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80099c2:	687a      	ldr	r2, [r7, #4]
 80099c4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80099c6:	b292      	uxth	r2, r2
 80099c8:	9202      	str	r2, [sp, #8]
 80099ca:	2200      	movs	r2, #0
 80099cc:	9201      	str	r2, [sp, #4]
 80099ce:	9300      	str	r3, [sp, #0]
 80099d0:	4603      	mov	r3, r0
 80099d2:	2200      	movs	r2, #0
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	f000 fecf 	bl	800a778 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80099da:	e0e3      	b.n	8009ba4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80099dc:	7bbb      	ldrb	r3, [r7, #14]
 80099de:	2b03      	cmp	r3, #3
 80099e0:	f040 80e0 	bne.w	8009ba4 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	220d      	movs	r2, #13
 80099e8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2200      	movs	r2, #0
 80099ee:	705a      	strb	r2, [r3, #1]
      break;
 80099f0:	e0d8      	b.n	8009ba4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80099f2:	2109      	movs	r1, #9
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f000 f99d 	bl	8009d34 <USBH_Get_CfgDesc>
 80099fa:	4603      	mov	r3, r0
 80099fc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80099fe:	7bbb      	ldrb	r3, [r7, #14]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d103      	bne.n	8009a0c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2204      	movs	r2, #4
 8009a08:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009a0a:	e0cd      	b.n	8009ba8 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a0c:	7bbb      	ldrb	r3, [r7, #14]
 8009a0e:	2b03      	cmp	r3, #3
 8009a10:	f040 80ca 	bne.w	8009ba8 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	b2da      	uxtb	r2, r3
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a2a:	2b03      	cmp	r3, #3
 8009a2c:	d903      	bls.n	8009a36 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	220d      	movs	r2, #13
 8009a32:	701a      	strb	r2, [r3, #0]
      break;
 8009a34:	e0b8      	b.n	8009ba8 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	795b      	ldrb	r3, [r3, #5]
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 feeb 	bl	800a818 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	791b      	ldrb	r3, [r3, #4]
 8009a46:	4619      	mov	r1, r3
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 fee5 	bl	800a818 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2200      	movs	r2, #0
 8009a52:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	701a      	strb	r2, [r3, #0]
      break;
 8009a5a:	e0a5      	b.n	8009ba8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8009a62:	4619      	mov	r1, r3
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f000 f965 	bl	8009d34 <USBH_Get_CfgDesc>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009a6e:	7bbb      	ldrb	r3, [r7, #14]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d103      	bne.n	8009a7c <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2205      	movs	r2, #5
 8009a78:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009a7a:	e097      	b.n	8009bac <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a7c:	7bbb      	ldrb	r3, [r7, #14]
 8009a7e:	2b03      	cmp	r3, #3
 8009a80:	f040 8094 	bne.w	8009bac <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	b2da      	uxtb	r2, r3
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a9a:	2b03      	cmp	r3, #3
 8009a9c:	d903      	bls.n	8009aa6 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	220d      	movs	r2, #13
 8009aa2:	701a      	strb	r2, [r3, #0]
      break;
 8009aa4:	e082      	b.n	8009bac <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	795b      	ldrb	r3, [r3, #5]
 8009aaa:	4619      	mov	r1, r3
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f000 feb3 	bl	800a818 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	791b      	ldrb	r3, [r3, #4]
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 fead 	bl	800a818 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	701a      	strb	r2, [r3, #0]
      break;
 8009aca:	e06f      	b.n	8009bac <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d019      	beq.n	8009b0a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009ae2:	23ff      	movs	r3, #255	; 0xff
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f000 f949 	bl	8009d7c <USBH_Get_StringDesc>
 8009aea:	4603      	mov	r3, r0
 8009aec:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009aee:	7bbb      	ldrb	r3, [r7, #14]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d103      	bne.n	8009afc <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2206      	movs	r2, #6
 8009af8:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009afa:	e059      	b.n	8009bb0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009afc:	7bbb      	ldrb	r3, [r7, #14]
 8009afe:	2b03      	cmp	r3, #3
 8009b00:	d156      	bne.n	8009bb0 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2206      	movs	r2, #6
 8009b06:	705a      	strb	r2, [r3, #1]
      break;
 8009b08:	e052      	b.n	8009bb0 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2206      	movs	r2, #6
 8009b0e:	705a      	strb	r2, [r3, #1]
      break;
 8009b10:	e04e      	b.n	8009bb0 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d019      	beq.n	8009b50 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009b28:	23ff      	movs	r3, #255	; 0xff
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f000 f926 	bl	8009d7c <USBH_Get_StringDesc>
 8009b30:	4603      	mov	r3, r0
 8009b32:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009b34:	7bbb      	ldrb	r3, [r7, #14]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d103      	bne.n	8009b42 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2207      	movs	r2, #7
 8009b3e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8009b40:	e038      	b.n	8009bb4 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b42:	7bbb      	ldrb	r3, [r7, #14]
 8009b44:	2b03      	cmp	r3, #3
 8009b46:	d135      	bne.n	8009bb4 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2207      	movs	r2, #7
 8009b4c:	705a      	strb	r2, [r3, #1]
      break;
 8009b4e:	e031      	b.n	8009bb4 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2207      	movs	r2, #7
 8009b54:	705a      	strb	r2, [r3, #1]
      break;
 8009b56:	e02d      	b.n	8009bb4 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d017      	beq.n	8009b92 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009b6e:	23ff      	movs	r3, #255	; 0xff
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f000 f903 	bl	8009d7c <USBH_Get_StringDesc>
 8009b76:	4603      	mov	r3, r0
 8009b78:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009b7a:	7bbb      	ldrb	r3, [r7, #14]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d102      	bne.n	8009b86 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009b80:	2300      	movs	r3, #0
 8009b82:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009b84:	e018      	b.n	8009bb8 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b86:	7bbb      	ldrb	r3, [r7, #14]
 8009b88:	2b03      	cmp	r3, #3
 8009b8a:	d115      	bne.n	8009bb8 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	73fb      	strb	r3, [r7, #15]
      break;
 8009b90:	e012      	b.n	8009bb8 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8009b92:	2300      	movs	r3, #0
 8009b94:	73fb      	strb	r3, [r7, #15]
      break;
 8009b96:	e00f      	b.n	8009bb8 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8009b98:	bf00      	nop
 8009b9a:	e00e      	b.n	8009bba <USBH_HandleEnum+0x3be>
      break;
 8009b9c:	bf00      	nop
 8009b9e:	e00c      	b.n	8009bba <USBH_HandleEnum+0x3be>
      break;
 8009ba0:	bf00      	nop
 8009ba2:	e00a      	b.n	8009bba <USBH_HandleEnum+0x3be>
      break;
 8009ba4:	bf00      	nop
 8009ba6:	e008      	b.n	8009bba <USBH_HandleEnum+0x3be>
      break;
 8009ba8:	bf00      	nop
 8009baa:	e006      	b.n	8009bba <USBH_HandleEnum+0x3be>
      break;
 8009bac:	bf00      	nop
 8009bae:	e004      	b.n	8009bba <USBH_HandleEnum+0x3be>
      break;
 8009bb0:	bf00      	nop
 8009bb2:	e002      	b.n	8009bba <USBH_HandleEnum+0x3be>
      break;
 8009bb4:	bf00      	nop
 8009bb6:	e000      	b.n	8009bba <USBH_HandleEnum+0x3be>
      break;
 8009bb8:	bf00      	nop
  }
  return Status;
 8009bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3710      	adds	r7, #16
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b083      	sub	sp, #12
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
 8009bcc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	683a      	ldr	r2, [r7, #0]
 8009bd2:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8009bd6:	bf00      	nop
 8009bd8:	370c      	adds	r7, #12
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be0:	4770      	bx	lr

08009be2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009be2:	b580      	push	{r7, lr}
 8009be4:	b082      	sub	sp, #8
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009bf0:	1c5a      	adds	r2, r3, #1
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 f804 	bl	8009c06 <USBH_HandleSof>
}
 8009bfe:	bf00      	nop
 8009c00:	3708      	adds	r7, #8
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b082      	sub	sp, #8
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	781b      	ldrb	r3, [r3, #0]
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	2b0b      	cmp	r3, #11
 8009c16:	d10a      	bne.n	8009c2e <USBH_HandleSof+0x28>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d005      	beq.n	8009c2e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c28:	699b      	ldr	r3, [r3, #24]
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	4798      	blx	r3
  }
}
 8009c2e:	bf00      	nop
 8009c30:	3708      	adds	r7, #8
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}

08009c36 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009c36:	b480      	push	{r7}
 8009c38:	b083      	sub	sp, #12
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2201      	movs	r2, #1
 8009c42:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8009c46:	bf00      	nop
}
 8009c48:	370c      	adds	r7, #12
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c50:	4770      	bx	lr

08009c52 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009c52:	b480      	push	{r7}
 8009c54:	b083      	sub	sp, #12
 8009c56:	af00      	add	r7, sp, #0
 8009c58:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8009c62:	bf00      	nop
}
 8009c64:	370c      	adds	r7, #12
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr

08009c6e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009c6e:	b480      	push	{r7}
 8009c70:	b083      	sub	sp, #12
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2201      	movs	r2, #1
 8009c7a:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2200      	movs	r2, #0
 8009c82:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8009c8e:	2300      	movs	r3, #0
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	370c      	adds	r7, #12
 8009c94:	46bd      	mov	sp, r7
 8009c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9a:	4770      	bx	lr

08009c9c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b082      	sub	sp, #8
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2201      	movs	r2, #1
 8009ca8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 ff58 	bl	800ab72 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	791b      	ldrb	r3, [r3, #4]
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 fda5 	bl	800a818 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	795b      	ldrb	r3, [r3, #5]
 8009cd2:	4619      	mov	r1, r3
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f000 fd9f 	bl	800a818 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8009cda:	2300      	movs	r3, #0
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b086      	sub	sp, #24
 8009ce8:	af02      	add	r7, sp, #8
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	460b      	mov	r3, r1
 8009cee:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8009cf6:	78fb      	ldrb	r3, [r7, #3]
 8009cf8:	b29b      	uxth	r3, r3
 8009cfa:	9300      	str	r3, [sp, #0]
 8009cfc:	4613      	mov	r3, r2
 8009cfe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009d02:	2100      	movs	r1, #0
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f000 f864 	bl	8009dd2 <USBH_GetDescriptor>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	73fb      	strb	r3, [r7, #15]
 8009d0e:	7bfb      	ldrb	r3, [r7, #15]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d10a      	bne.n	8009d2a <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f203 3026 	addw	r0, r3, #806	; 0x326
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009d20:	78fa      	ldrb	r2, [r7, #3]
 8009d22:	b292      	uxth	r2, r2
 8009d24:	4619      	mov	r1, r3
 8009d26:	f000 f918 	bl	8009f5a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8009d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	3710      	adds	r7, #16
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}

08009d34 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b086      	sub	sp, #24
 8009d38:	af02      	add	r7, sp, #8
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	460b      	mov	r3, r1
 8009d3e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	331c      	adds	r3, #28
 8009d44:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009d46:	887b      	ldrh	r3, [r7, #2]
 8009d48:	9300      	str	r3, [sp, #0]
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009d50:	2100      	movs	r1, #0
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 f83d 	bl	8009dd2 <USBH_GetDescriptor>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	72fb      	strb	r3, [r7, #11]
 8009d5c:	7afb      	ldrb	r3, [r7, #11]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d107      	bne.n	8009d72 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009d68:	887a      	ldrh	r2, [r7, #2]
 8009d6a:	68f9      	ldr	r1, [r7, #12]
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	f000 f964 	bl	800a03a <USBH_ParseCfgDesc>
  }

  return status;
 8009d72:	7afb      	ldrb	r3, [r7, #11]
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3710      	adds	r7, #16
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b088      	sub	sp, #32
 8009d80:	af02      	add	r7, sp, #8
 8009d82:	60f8      	str	r0, [r7, #12]
 8009d84:	607a      	str	r2, [r7, #4]
 8009d86:	461a      	mov	r2, r3
 8009d88:	460b      	mov	r3, r1
 8009d8a:	72fb      	strb	r3, [r7, #11]
 8009d8c:	4613      	mov	r3, r2
 8009d8e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8009d90:	7afb      	ldrb	r3, [r7, #11]
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009d98:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8009da0:	893b      	ldrh	r3, [r7, #8]
 8009da2:	9300      	str	r3, [sp, #0]
 8009da4:	460b      	mov	r3, r1
 8009da6:	2100      	movs	r1, #0
 8009da8:	68f8      	ldr	r0, [r7, #12]
 8009daa:	f000 f812 	bl	8009dd2 <USBH_GetDescriptor>
 8009dae:	4603      	mov	r3, r0
 8009db0:	75fb      	strb	r3, [r7, #23]
 8009db2:	7dfb      	ldrb	r3, [r7, #23]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d107      	bne.n	8009dc8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009dbe:	893a      	ldrh	r2, [r7, #8]
 8009dc0:	6879      	ldr	r1, [r7, #4]
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f000 fa37 	bl	800a236 <USBH_ParseStringDesc>
  }

  return status;
 8009dc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3718      	adds	r7, #24
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}

08009dd2 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009dd2:	b580      	push	{r7, lr}
 8009dd4:	b084      	sub	sp, #16
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	60f8      	str	r0, [r7, #12]
 8009dda:	607b      	str	r3, [r7, #4]
 8009ddc:	460b      	mov	r3, r1
 8009dde:	72fb      	strb	r3, [r7, #11]
 8009de0:	4613      	mov	r3, r2
 8009de2:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	789b      	ldrb	r3, [r3, #2]
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	d11c      	bne.n	8009e26 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009dec:	7afb      	ldrb	r3, [r7, #11]
 8009dee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009df2:	b2da      	uxtb	r2, r3
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2206      	movs	r2, #6
 8009dfc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	893a      	ldrh	r2, [r7, #8]
 8009e02:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009e04:	893b      	ldrh	r3, [r7, #8]
 8009e06:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009e0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009e0e:	d104      	bne.n	8009e1a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	f240 4209 	movw	r2, #1033	; 0x409
 8009e16:	829a      	strh	r2, [r3, #20]
 8009e18:	e002      	b.n	8009e20 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	8b3a      	ldrh	r2, [r7, #24]
 8009e24:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009e26:	8b3b      	ldrh	r3, [r7, #24]
 8009e28:	461a      	mov	r2, r3
 8009e2a:	6879      	ldr	r1, [r7, #4]
 8009e2c:	68f8      	ldr	r0, [r7, #12]
 8009e2e:	f000 fa50 	bl	800a2d2 <USBH_CtlReq>
 8009e32:	4603      	mov	r3, r0
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	3710      	adds	r7, #16
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}

08009e3c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	460b      	mov	r3, r1
 8009e46:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	789b      	ldrb	r3, [r3, #2]
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d10f      	bne.n	8009e70 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2200      	movs	r2, #0
 8009e54:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	2205      	movs	r2, #5
 8009e5a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009e5c:	78fb      	ldrb	r3, [r7, #3]
 8009e5e:	b29a      	uxth	r2, r3
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2200      	movs	r2, #0
 8009e68:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009e70:	2200      	movs	r2, #0
 8009e72:	2100      	movs	r1, #0
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f000 fa2c 	bl	800a2d2 <USBH_CtlReq>
 8009e7a:	4603      	mov	r3, r0
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3708      	adds	r7, #8
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}

08009e84 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b082      	sub	sp, #8
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	789b      	ldrb	r3, [r3, #2]
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d10e      	bne.n	8009eb6 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2209      	movs	r2, #9
 8009ea2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	887a      	ldrh	r2, [r7, #2]
 8009ea8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2200      	movs	r2, #0
 8009eae:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	2100      	movs	r1, #0
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 fa09 	bl	800a2d2 <USBH_CtlReq>
 8009ec0:	4603      	mov	r3, r0
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3708      	adds	r7, #8
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}

08009eca <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b082      	sub	sp, #8
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
 8009ed2:	460b      	mov	r3, r1
 8009ed4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	789b      	ldrb	r3, [r3, #2]
 8009eda:	2b01      	cmp	r3, #1
 8009edc:	d10f      	bne.n	8009efe <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2203      	movs	r2, #3
 8009ee8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009eea:	78fb      	ldrb	r3, [r7, #3]
 8009eec:	b29a      	uxth	r2, r3
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8009efe:	2200      	movs	r2, #0
 8009f00:	2100      	movs	r1, #0
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f000 f9e5 	bl	800a2d2 <USBH_CtlReq>
 8009f08:	4603      	mov	r3, r0
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3708      	adds	r7, #8
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}

08009f12 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009f12:	b580      	push	{r7, lr}
 8009f14:	b082      	sub	sp, #8
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	6078      	str	r0, [r7, #4]
 8009f1a:	460b      	mov	r3, r1
 8009f1c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	789b      	ldrb	r3, [r3, #2]
 8009f22:	2b01      	cmp	r3, #1
 8009f24:	d10f      	bne.n	8009f46 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2202      	movs	r2, #2
 8009f2a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2200      	movs	r2, #0
 8009f36:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009f38:	78fb      	ldrb	r3, [r7, #3]
 8009f3a:	b29a      	uxth	r2, r3
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8009f46:	2200      	movs	r2, #0
 8009f48:	2100      	movs	r1, #0
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f000 f9c1 	bl	800a2d2 <USBH_CtlReq>
 8009f50:	4603      	mov	r3, r0
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3708      	adds	r7, #8
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8009f5a:	b480      	push	{r7}
 8009f5c:	b085      	sub	sp, #20
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	60f8      	str	r0, [r7, #12]
 8009f62:	60b9      	str	r1, [r7, #8]
 8009f64:	4613      	mov	r3, r2
 8009f66:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	781a      	ldrb	r2, [r3, #0]
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	785a      	ldrb	r2, [r3, #1]
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	3302      	adds	r3, #2
 8009f7c:	781b      	ldrb	r3, [r3, #0]
 8009f7e:	b29a      	uxth	r2, r3
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	3303      	adds	r3, #3
 8009f84:	781b      	ldrb	r3, [r3, #0]
 8009f86:	b29b      	uxth	r3, r3
 8009f88:	021b      	lsls	r3, r3, #8
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	b29a      	uxth	r2, r3
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	791a      	ldrb	r2, [r3, #4]
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	795a      	ldrb	r2, [r3, #5]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	799a      	ldrb	r2, [r3, #6]
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	79da      	ldrb	r2, [r3, #7]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8009fb4:	88fb      	ldrh	r3, [r7, #6]
 8009fb6:	2b08      	cmp	r3, #8
 8009fb8:	d939      	bls.n	800a02e <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	3308      	adds	r3, #8
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	b29a      	uxth	r2, r3
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	3309      	adds	r3, #9
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	021b      	lsls	r3, r3, #8
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	4313      	orrs	r3, r2
 8009fd0:	b29a      	uxth	r2, r3
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	330a      	adds	r3, #10
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	b29a      	uxth	r2, r3
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	330b      	adds	r3, #11
 8009fe2:	781b      	ldrb	r3, [r3, #0]
 8009fe4:	b29b      	uxth	r3, r3
 8009fe6:	021b      	lsls	r3, r3, #8
 8009fe8:	b29b      	uxth	r3, r3
 8009fea:	4313      	orrs	r3, r2
 8009fec:	b29a      	uxth	r2, r3
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	330c      	adds	r3, #12
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	b29a      	uxth	r2, r3
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	330d      	adds	r3, #13
 8009ffe:	781b      	ldrb	r3, [r3, #0]
 800a000:	b29b      	uxth	r3, r3
 800a002:	021b      	lsls	r3, r3, #8
 800a004:	b29b      	uxth	r3, r3
 800a006:	4313      	orrs	r3, r2
 800a008:	b29a      	uxth	r2, r3
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	7b9a      	ldrb	r2, [r3, #14]
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	7bda      	ldrb	r2, [r3, #15]
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	7c1a      	ldrb	r2, [r3, #16]
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800a026:	68bb      	ldr	r3, [r7, #8]
 800a028:	7c5a      	ldrb	r2, [r3, #17]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	745a      	strb	r2, [r3, #17]
  }
}
 800a02e:	bf00      	nop
 800a030:	3714      	adds	r7, #20
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr

0800a03a <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800a03a:	b580      	push	{r7, lr}
 800a03c:	b08a      	sub	sp, #40	; 0x28
 800a03e:	af00      	add	r7, sp, #0
 800a040:	60f8      	str	r0, [r7, #12]
 800a042:	60b9      	str	r1, [r7, #8]
 800a044:	4613      	mov	r3, r2
 800a046:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a04c:	2300      	movs	r3, #0
 800a04e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800a052:	2300      	movs	r3, #0
 800a054:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	781a      	ldrb	r2, [r3, #0]
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	785a      	ldrb	r2, [r3, #1]
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	3302      	adds	r3, #2
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	b29a      	uxth	r2, r3
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	3303      	adds	r3, #3
 800a078:	781b      	ldrb	r3, [r3, #0]
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	021b      	lsls	r3, r3, #8
 800a07e:	b29b      	uxth	r3, r3
 800a080:	4313      	orrs	r3, r2
 800a082:	b29a      	uxth	r2, r3
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	791a      	ldrb	r2, [r3, #4]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	795a      	ldrb	r2, [r3, #5]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	799a      	ldrb	r2, [r3, #6]
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	79da      	ldrb	r2, [r3, #7]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	7a1a      	ldrb	r2, [r3, #8]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a0b0:	88fb      	ldrh	r3, [r7, #6]
 800a0b2:	2b09      	cmp	r3, #9
 800a0b4:	d95f      	bls.n	800a176 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800a0b6:	2309      	movs	r3, #9
 800a0b8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a0be:	e051      	b.n	800a164 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a0c0:	f107 0316 	add.w	r3, r7, #22
 800a0c4:	4619      	mov	r1, r3
 800a0c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a0c8:	f000 f8e8 	bl	800a29c <USBH_GetNextDesc>
 800a0cc:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800a0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d0:	785b      	ldrb	r3, [r3, #1]
 800a0d2:	2b04      	cmp	r3, #4
 800a0d4:	d146      	bne.n	800a164 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800a0d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a0da:	221a      	movs	r2, #26
 800a0dc:	fb02 f303 	mul.w	r3, r2, r3
 800a0e0:	3308      	adds	r3, #8
 800a0e2:	68fa      	ldr	r2, [r7, #12]
 800a0e4:	4413      	add	r3, r2
 800a0e6:	3302      	adds	r3, #2
 800a0e8:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a0ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a0ec:	69f8      	ldr	r0, [r7, #28]
 800a0ee:	f000 f846 	bl	800a17e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a0fc:	e022      	b.n	800a144 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a0fe:	f107 0316 	add.w	r3, r7, #22
 800a102:	4619      	mov	r1, r3
 800a104:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a106:	f000 f8c9 	bl	800a29c <USBH_GetNextDesc>
 800a10a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800a10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a10e:	785b      	ldrb	r3, [r3, #1]
 800a110:	2b05      	cmp	r3, #5
 800a112:	d117      	bne.n	800a144 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a114:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a118:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a11c:	3201      	adds	r2, #1
 800a11e:	00d2      	lsls	r2, r2, #3
 800a120:	211a      	movs	r1, #26
 800a122:	fb01 f303 	mul.w	r3, r1, r3
 800a126:	4413      	add	r3, r2
 800a128:	3308      	adds	r3, #8
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	4413      	add	r3, r2
 800a12e:	3304      	adds	r3, #4
 800a130:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800a132:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a134:	69b8      	ldr	r0, [r7, #24]
 800a136:	f000 f851 	bl	800a1dc <USBH_ParseEPDesc>
            ep_ix++;
 800a13a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800a13e:	3301      	adds	r3, #1
 800a140:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a144:	69fb      	ldr	r3, [r7, #28]
 800a146:	791b      	ldrb	r3, [r3, #4]
 800a148:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d204      	bcs.n	800a15a <USBH_ParseCfgDesc+0x120>
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	885a      	ldrh	r2, [r3, #2]
 800a154:	8afb      	ldrh	r3, [r7, #22]
 800a156:	429a      	cmp	r2, r3
 800a158:	d8d1      	bhi.n	800a0fe <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800a15a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a15e:	3301      	adds	r3, #1
 800a160:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a164:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d804      	bhi.n	800a176 <USBH_ParseCfgDesc+0x13c>
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	885a      	ldrh	r2, [r3, #2]
 800a170:	8afb      	ldrh	r3, [r7, #22]
 800a172:	429a      	cmp	r2, r3
 800a174:	d8a4      	bhi.n	800a0c0 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800a176:	bf00      	nop
 800a178:	3728      	adds	r7, #40	; 0x28
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}

0800a17e <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a17e:	b480      	push	{r7}
 800a180:	b083      	sub	sp, #12
 800a182:	af00      	add	r7, sp, #0
 800a184:	6078      	str	r0, [r7, #4]
 800a186:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	781a      	ldrb	r2, [r3, #0]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	785a      	ldrb	r2, [r3, #1]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	789a      	ldrb	r2, [r3, #2]
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	78da      	ldrb	r2, [r3, #3]
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	791a      	ldrb	r2, [r3, #4]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	795a      	ldrb	r2, [r3, #5]
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	799a      	ldrb	r2, [r3, #6]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	79da      	ldrb	r2, [r3, #7]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	7a1a      	ldrb	r2, [r3, #8]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	721a      	strb	r2, [r3, #8]
}
 800a1d0:	bf00      	nop
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b083      	sub	sp, #12
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	781a      	ldrb	r2, [r3, #0]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	785a      	ldrb	r2, [r3, #1]
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	789a      	ldrb	r2, [r3, #2]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	78da      	ldrb	r2, [r3, #3]
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	3304      	adds	r3, #4
 800a20a:	781b      	ldrb	r3, [r3, #0]
 800a20c:	b29a      	uxth	r2, r3
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	3305      	adds	r3, #5
 800a212:	781b      	ldrb	r3, [r3, #0]
 800a214:	b29b      	uxth	r3, r3
 800a216:	021b      	lsls	r3, r3, #8
 800a218:	b29b      	uxth	r3, r3
 800a21a:	4313      	orrs	r3, r2
 800a21c:	b29a      	uxth	r2, r3
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	799a      	ldrb	r2, [r3, #6]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	719a      	strb	r2, [r3, #6]
}
 800a22a:	bf00      	nop
 800a22c:	370c      	adds	r7, #12
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr

0800a236 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a236:	b480      	push	{r7}
 800a238:	b087      	sub	sp, #28
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	60f8      	str	r0, [r7, #12]
 800a23e:	60b9      	str	r1, [r7, #8]
 800a240:	4613      	mov	r3, r2
 800a242:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	3301      	adds	r3, #1
 800a248:	781b      	ldrb	r3, [r3, #0]
 800a24a:	2b03      	cmp	r3, #3
 800a24c:	d120      	bne.n	800a290 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	781b      	ldrb	r3, [r3, #0]
 800a252:	1e9a      	subs	r2, r3, #2
 800a254:	88fb      	ldrh	r3, [r7, #6]
 800a256:	4293      	cmp	r3, r2
 800a258:	bf28      	it	cs
 800a25a:	4613      	movcs	r3, r2
 800a25c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	3302      	adds	r3, #2
 800a262:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a264:	2300      	movs	r3, #0
 800a266:	82fb      	strh	r3, [r7, #22]
 800a268:	e00b      	b.n	800a282 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a26a:	8afb      	ldrh	r3, [r7, #22]
 800a26c:	68fa      	ldr	r2, [r7, #12]
 800a26e:	4413      	add	r3, r2
 800a270:	781a      	ldrb	r2, [r3, #0]
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	3301      	adds	r3, #1
 800a27a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a27c:	8afb      	ldrh	r3, [r7, #22]
 800a27e:	3302      	adds	r3, #2
 800a280:	82fb      	strh	r3, [r7, #22]
 800a282:	8afa      	ldrh	r2, [r7, #22]
 800a284:	8abb      	ldrh	r3, [r7, #20]
 800a286:	429a      	cmp	r2, r3
 800a288:	d3ef      	bcc.n	800a26a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	2200      	movs	r2, #0
 800a28e:	701a      	strb	r2, [r3, #0]
  }
}
 800a290:	bf00      	nop
 800a292:	371c      	adds	r7, #28
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr

0800a29c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b085      	sub	sp, #20
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
 800a2a4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	881a      	ldrh	r2, [r3, #0]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	b29b      	uxth	r3, r3
 800a2b0:	4413      	add	r3, r2
 800a2b2:	b29a      	uxth	r2, r3
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	781b      	ldrb	r3, [r3, #0]
 800a2bc:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	4413      	add	r3, r2
 800a2c2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3714      	adds	r7, #20
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr

0800a2d2 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a2d2:	b580      	push	{r7, lr}
 800a2d4:	b086      	sub	sp, #24
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	60f8      	str	r0, [r7, #12]
 800a2da:	60b9      	str	r1, [r7, #8]
 800a2dc:	4613      	mov	r3, r2
 800a2de:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	789b      	ldrb	r3, [r3, #2]
 800a2e8:	2b01      	cmp	r3, #1
 800a2ea:	d002      	beq.n	800a2f2 <USBH_CtlReq+0x20>
 800a2ec:	2b02      	cmp	r3, #2
 800a2ee:	d00f      	beq.n	800a310 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800a2f0:	e027      	b.n	800a342 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	68ba      	ldr	r2, [r7, #8]
 800a2f6:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	88fa      	ldrh	r2, [r7, #6]
 800a2fc:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2201      	movs	r2, #1
 800a302:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	2202      	movs	r2, #2
 800a308:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a30a:	2301      	movs	r3, #1
 800a30c:	75fb      	strb	r3, [r7, #23]
      break;
 800a30e:	e018      	b.n	800a342 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a310:	68f8      	ldr	r0, [r7, #12]
 800a312:	f000 f81b 	bl	800a34c <USBH_HandleControl>
 800a316:	4603      	mov	r3, r0
 800a318:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a31a:	7dfb      	ldrb	r3, [r7, #23]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d002      	beq.n	800a326 <USBH_CtlReq+0x54>
 800a320:	7dfb      	ldrb	r3, [r7, #23]
 800a322:	2b03      	cmp	r3, #3
 800a324:	d106      	bne.n	800a334 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	2201      	movs	r2, #1
 800a32a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	2200      	movs	r2, #0
 800a330:	761a      	strb	r2, [r3, #24]
      break;
 800a332:	e005      	b.n	800a340 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a334:	7dfb      	ldrb	r3, [r7, #23]
 800a336:	2b02      	cmp	r3, #2
 800a338:	d102      	bne.n	800a340 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2201      	movs	r2, #1
 800a33e:	709a      	strb	r2, [r3, #2]
      break;
 800a340:	bf00      	nop
  }
  return status;
 800a342:	7dfb      	ldrb	r3, [r7, #23]
}
 800a344:	4618      	mov	r0, r3
 800a346:	3718      	adds	r7, #24
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b086      	sub	sp, #24
 800a350:	af02      	add	r7, sp, #8
 800a352:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a354:	2301      	movs	r3, #1
 800a356:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a358:	2300      	movs	r3, #0
 800a35a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	7e1b      	ldrb	r3, [r3, #24]
 800a360:	3b01      	subs	r3, #1
 800a362:	2b0a      	cmp	r3, #10
 800a364:	f200 8158 	bhi.w	800a618 <USBH_HandleControl+0x2cc>
 800a368:	a201      	add	r2, pc, #4	; (adr r2, 800a370 <USBH_HandleControl+0x24>)
 800a36a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a36e:	bf00      	nop
 800a370:	0800a39d 	.word	0x0800a39d
 800a374:	0800a3b7 	.word	0x0800a3b7
 800a378:	0800a421 	.word	0x0800a421
 800a37c:	0800a447 	.word	0x0800a447
 800a380:	0800a47f 	.word	0x0800a47f
 800a384:	0800a4ab 	.word	0x0800a4ab
 800a388:	0800a4fd 	.word	0x0800a4fd
 800a38c:	0800a51f 	.word	0x0800a51f
 800a390:	0800a55b 	.word	0x0800a55b
 800a394:	0800a583 	.word	0x0800a583
 800a398:	0800a5c1 	.word	0x0800a5c1
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f103 0110 	add.w	r1, r3, #16
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	795b      	ldrb	r3, [r3, #5]
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f000 f945 	bl	800a638 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2202      	movs	r2, #2
 800a3b2:	761a      	strb	r2, [r3, #24]
      break;
 800a3b4:	e13b      	b.n	800a62e <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	795b      	ldrb	r3, [r3, #5]
 800a3ba:	4619      	mov	r1, r3
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f000 fcc5 	bl	800ad4c <USBH_LL_GetURBState>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a3c6:	7bbb      	ldrb	r3, [r7, #14]
 800a3c8:	2b01      	cmp	r3, #1
 800a3ca:	d11e      	bne.n	800a40a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	7c1b      	ldrb	r3, [r3, #16]
 800a3d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a3d4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	8adb      	ldrh	r3, [r3, #22]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00a      	beq.n	800a3f4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a3de:	7b7b      	ldrb	r3, [r7, #13]
 800a3e0:	2b80      	cmp	r3, #128	; 0x80
 800a3e2:	d103      	bne.n	800a3ec <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2203      	movs	r2, #3
 800a3e8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a3ea:	e117      	b.n	800a61c <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2205      	movs	r2, #5
 800a3f0:	761a      	strb	r2, [r3, #24]
      break;
 800a3f2:	e113      	b.n	800a61c <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 800a3f4:	7b7b      	ldrb	r3, [r7, #13]
 800a3f6:	2b80      	cmp	r3, #128	; 0x80
 800a3f8:	d103      	bne.n	800a402 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2209      	movs	r2, #9
 800a3fe:	761a      	strb	r2, [r3, #24]
      break;
 800a400:	e10c      	b.n	800a61c <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2207      	movs	r2, #7
 800a406:	761a      	strb	r2, [r3, #24]
      break;
 800a408:	e108      	b.n	800a61c <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a40a:	7bbb      	ldrb	r3, [r7, #14]
 800a40c:	2b04      	cmp	r3, #4
 800a40e:	d003      	beq.n	800a418 <USBH_HandleControl+0xcc>
 800a410:	7bbb      	ldrb	r3, [r7, #14]
 800a412:	2b02      	cmp	r3, #2
 800a414:	f040 8102 	bne.w	800a61c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	220b      	movs	r2, #11
 800a41c:	761a      	strb	r2, [r3, #24]
      break;
 800a41e:	e0fd      	b.n	800a61c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a426:	b29a      	uxth	r2, r3
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6899      	ldr	r1, [r3, #8]
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	899a      	ldrh	r2, [r3, #12]
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	791b      	ldrb	r3, [r3, #4]
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 f93c 	bl	800a6b6 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2204      	movs	r2, #4
 800a442:	761a      	strb	r2, [r3, #24]
      break;
 800a444:	e0f3      	b.n	800a62e <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	791b      	ldrb	r3, [r3, #4]
 800a44a:	4619      	mov	r1, r3
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 fc7d 	bl	800ad4c <USBH_LL_GetURBState>
 800a452:	4603      	mov	r3, r0
 800a454:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a456:	7bbb      	ldrb	r3, [r7, #14]
 800a458:	2b01      	cmp	r3, #1
 800a45a:	d102      	bne.n	800a462 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2209      	movs	r2, #9
 800a460:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a462:	7bbb      	ldrb	r3, [r7, #14]
 800a464:	2b05      	cmp	r3, #5
 800a466:	d102      	bne.n	800a46e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a468:	2303      	movs	r3, #3
 800a46a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a46c:	e0d8      	b.n	800a620 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a46e:	7bbb      	ldrb	r3, [r7, #14]
 800a470:	2b04      	cmp	r3, #4
 800a472:	f040 80d5 	bne.w	800a620 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	220b      	movs	r2, #11
 800a47a:	761a      	strb	r2, [r3, #24]
      break;
 800a47c:	e0d0      	b.n	800a620 <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6899      	ldr	r1, [r3, #8]
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	899a      	ldrh	r2, [r3, #12]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	7958      	ldrb	r0, [r3, #5]
 800a48a:	2301      	movs	r3, #1
 800a48c:	9300      	str	r3, [sp, #0]
 800a48e:	4603      	mov	r3, r0
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f000 f8eb 	bl	800a66c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a49c:	b29a      	uxth	r2, r3
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2206      	movs	r2, #6
 800a4a6:	761a      	strb	r2, [r3, #24]
      break;
 800a4a8:	e0c1      	b.n	800a62e <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	795b      	ldrb	r3, [r3, #5]
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f000 fc4b 	bl	800ad4c <USBH_LL_GetURBState>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a4ba:	7bbb      	ldrb	r3, [r7, #14]
 800a4bc:	2b01      	cmp	r3, #1
 800a4be:	d103      	bne.n	800a4c8 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2207      	movs	r2, #7
 800a4c4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a4c6:	e0ad      	b.n	800a624 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 800a4c8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ca:	2b05      	cmp	r3, #5
 800a4cc:	d105      	bne.n	800a4da <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	220c      	movs	r2, #12
 800a4d2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a4d4:	2303      	movs	r3, #3
 800a4d6:	73fb      	strb	r3, [r7, #15]
      break;
 800a4d8:	e0a4      	b.n	800a624 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a4da:	7bbb      	ldrb	r3, [r7, #14]
 800a4dc:	2b02      	cmp	r3, #2
 800a4de:	d103      	bne.n	800a4e8 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2205      	movs	r2, #5
 800a4e4:	761a      	strb	r2, [r3, #24]
      break;
 800a4e6:	e09d      	b.n	800a624 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 800a4e8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ea:	2b04      	cmp	r3, #4
 800a4ec:	f040 809a 	bne.w	800a624 <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	220b      	movs	r2, #11
 800a4f4:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a4f6:	2302      	movs	r3, #2
 800a4f8:	73fb      	strb	r3, [r7, #15]
      break;
 800a4fa:	e093      	b.n	800a624 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	791b      	ldrb	r3, [r3, #4]
 800a500:	2200      	movs	r2, #0
 800a502:	2100      	movs	r1, #0
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f000 f8d6 	bl	800a6b6 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a510:	b29a      	uxth	r2, r3
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2208      	movs	r2, #8
 800a51a:	761a      	strb	r2, [r3, #24]

      break;
 800a51c:	e087      	b.n	800a62e <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	791b      	ldrb	r3, [r3, #4]
 800a522:	4619      	mov	r1, r3
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f000 fc11 	bl	800ad4c <USBH_LL_GetURBState>
 800a52a:	4603      	mov	r3, r0
 800a52c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a52e:	7bbb      	ldrb	r3, [r7, #14]
 800a530:	2b01      	cmp	r3, #1
 800a532:	d105      	bne.n	800a540 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	220d      	movs	r2, #13
 800a538:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a53a:	2300      	movs	r3, #0
 800a53c:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a53e:	e073      	b.n	800a628 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 800a540:	7bbb      	ldrb	r3, [r7, #14]
 800a542:	2b04      	cmp	r3, #4
 800a544:	d103      	bne.n	800a54e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	220b      	movs	r2, #11
 800a54a:	761a      	strb	r2, [r3, #24]
      break;
 800a54c:	e06c      	b.n	800a628 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 800a54e:	7bbb      	ldrb	r3, [r7, #14]
 800a550:	2b05      	cmp	r3, #5
 800a552:	d169      	bne.n	800a628 <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 800a554:	2303      	movs	r3, #3
 800a556:	73fb      	strb	r3, [r7, #15]
      break;
 800a558:	e066      	b.n	800a628 <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	795a      	ldrb	r2, [r3, #5]
 800a55e:	2301      	movs	r3, #1
 800a560:	9300      	str	r3, [sp, #0]
 800a562:	4613      	mov	r3, r2
 800a564:	2200      	movs	r2, #0
 800a566:	2100      	movs	r1, #0
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 f87f 	bl	800a66c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a574:	b29a      	uxth	r2, r3
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	220a      	movs	r2, #10
 800a57e:	761a      	strb	r2, [r3, #24]
      break;
 800a580:	e055      	b.n	800a62e <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	795b      	ldrb	r3, [r3, #5]
 800a586:	4619      	mov	r1, r3
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f000 fbdf 	bl	800ad4c <USBH_LL_GetURBState>
 800a58e:	4603      	mov	r3, r0
 800a590:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a592:	7bbb      	ldrb	r3, [r7, #14]
 800a594:	2b01      	cmp	r3, #1
 800a596:	d105      	bne.n	800a5a4 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 800a598:	2300      	movs	r3, #0
 800a59a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	220d      	movs	r2, #13
 800a5a0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800a5a2:	e043      	b.n	800a62c <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a5a4:	7bbb      	ldrb	r3, [r7, #14]
 800a5a6:	2b02      	cmp	r3, #2
 800a5a8:	d103      	bne.n	800a5b2 <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2209      	movs	r2, #9
 800a5ae:	761a      	strb	r2, [r3, #24]
      break;
 800a5b0:	e03c      	b.n	800a62c <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 800a5b2:	7bbb      	ldrb	r3, [r7, #14]
 800a5b4:	2b04      	cmp	r3, #4
 800a5b6:	d139      	bne.n	800a62c <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	220b      	movs	r2, #11
 800a5bc:	761a      	strb	r2, [r3, #24]
      break;
 800a5be:	e035      	b.n	800a62c <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	7e5b      	ldrb	r3, [r3, #25]
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	b2da      	uxtb	r2, r3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	765a      	strb	r2, [r3, #25]
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	7e5b      	ldrb	r3, [r3, #25]
 800a5d0:	2b02      	cmp	r3, #2
 800a5d2:	d806      	bhi.n	800a5e2 <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2201      	movs	r2, #1
 800a5d8:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2201      	movs	r2, #1
 800a5de:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a5e0:	e025      	b.n	800a62e <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a5e8:	2106      	movs	r1, #6
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	795b      	ldrb	r3, [r3, #5]
 800a5f8:	4619      	mov	r1, r3
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f000 f90c 	bl	800a818 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	791b      	ldrb	r3, [r3, #4]
 800a604:	4619      	mov	r1, r3
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f000 f906 	bl	800a818 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2200      	movs	r2, #0
 800a610:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a612:	2302      	movs	r3, #2
 800a614:	73fb      	strb	r3, [r7, #15]
      break;
 800a616:	e00a      	b.n	800a62e <USBH_HandleControl+0x2e2>

    default:
      break;
 800a618:	bf00      	nop
 800a61a:	e008      	b.n	800a62e <USBH_HandleControl+0x2e2>
      break;
 800a61c:	bf00      	nop
 800a61e:	e006      	b.n	800a62e <USBH_HandleControl+0x2e2>
      break;
 800a620:	bf00      	nop
 800a622:	e004      	b.n	800a62e <USBH_HandleControl+0x2e2>
      break;
 800a624:	bf00      	nop
 800a626:	e002      	b.n	800a62e <USBH_HandleControl+0x2e2>
      break;
 800a628:	bf00      	nop
 800a62a:	e000      	b.n	800a62e <USBH_HandleControl+0x2e2>
      break;
 800a62c:	bf00      	nop
  }

  return status;
 800a62e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a630:	4618      	mov	r0, r3
 800a632:	3710      	adds	r7, #16
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}

0800a638 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b088      	sub	sp, #32
 800a63c:	af04      	add	r7, sp, #16
 800a63e:	60f8      	str	r0, [r7, #12]
 800a640:	60b9      	str	r1, [r7, #8]
 800a642:	4613      	mov	r3, r2
 800a644:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a646:	79f9      	ldrb	r1, [r7, #7]
 800a648:	2300      	movs	r3, #0
 800a64a:	9303      	str	r3, [sp, #12]
 800a64c:	2308      	movs	r3, #8
 800a64e:	9302      	str	r3, [sp, #8]
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	9301      	str	r3, [sp, #4]
 800a654:	2300      	movs	r3, #0
 800a656:	9300      	str	r3, [sp, #0]
 800a658:	2300      	movs	r3, #0
 800a65a:	2200      	movs	r2, #0
 800a65c:	68f8      	ldr	r0, [r7, #12]
 800a65e:	f000 fb44 	bl	800acea <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800a662:	2300      	movs	r3, #0
}
 800a664:	4618      	mov	r0, r3
 800a666:	3710      	adds	r7, #16
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}

0800a66c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b088      	sub	sp, #32
 800a670:	af04      	add	r7, sp, #16
 800a672:	60f8      	str	r0, [r7, #12]
 800a674:	60b9      	str	r1, [r7, #8]
 800a676:	4611      	mov	r1, r2
 800a678:	461a      	mov	r2, r3
 800a67a:	460b      	mov	r3, r1
 800a67c:	80fb      	strh	r3, [r7, #6]
 800a67e:	4613      	mov	r3, r2
 800a680:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d001      	beq.n	800a690 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a68c:	2300      	movs	r3, #0
 800a68e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a690:	7979      	ldrb	r1, [r7, #5]
 800a692:	7e3b      	ldrb	r3, [r7, #24]
 800a694:	9303      	str	r3, [sp, #12]
 800a696:	88fb      	ldrh	r3, [r7, #6]
 800a698:	9302      	str	r3, [sp, #8]
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	9301      	str	r3, [sp, #4]
 800a69e:	2301      	movs	r3, #1
 800a6a0:	9300      	str	r3, [sp, #0]
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	68f8      	ldr	r0, [r7, #12]
 800a6a8:	f000 fb1f 	bl	800acea <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a6ac:	2300      	movs	r3, #0
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b088      	sub	sp, #32
 800a6ba:	af04      	add	r7, sp, #16
 800a6bc:	60f8      	str	r0, [r7, #12]
 800a6be:	60b9      	str	r1, [r7, #8]
 800a6c0:	4611      	mov	r1, r2
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	80fb      	strh	r3, [r7, #6]
 800a6c8:	4613      	mov	r3, r2
 800a6ca:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a6cc:	7979      	ldrb	r1, [r7, #5]
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	9303      	str	r3, [sp, #12]
 800a6d2:	88fb      	ldrh	r3, [r7, #6]
 800a6d4:	9302      	str	r3, [sp, #8]
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	9301      	str	r3, [sp, #4]
 800a6da:	2301      	movs	r3, #1
 800a6dc:	9300      	str	r3, [sp, #0]
 800a6de:	2300      	movs	r3, #0
 800a6e0:	2201      	movs	r2, #1
 800a6e2:	68f8      	ldr	r0, [r7, #12]
 800a6e4:	f000 fb01 	bl	800acea <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800a6e8:	2300      	movs	r3, #0

}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3710      	adds	r7, #16
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}

0800a6f2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a6f2:	b580      	push	{r7, lr}
 800a6f4:	b088      	sub	sp, #32
 800a6f6:	af04      	add	r7, sp, #16
 800a6f8:	60f8      	str	r0, [r7, #12]
 800a6fa:	60b9      	str	r1, [r7, #8]
 800a6fc:	4611      	mov	r1, r2
 800a6fe:	461a      	mov	r2, r3
 800a700:	460b      	mov	r3, r1
 800a702:	80fb      	strh	r3, [r7, #6]
 800a704:	4613      	mov	r3, r2
 800a706:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d001      	beq.n	800a716 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a712:	2300      	movs	r3, #0
 800a714:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a716:	7979      	ldrb	r1, [r7, #5]
 800a718:	7e3b      	ldrb	r3, [r7, #24]
 800a71a:	9303      	str	r3, [sp, #12]
 800a71c:	88fb      	ldrh	r3, [r7, #6]
 800a71e:	9302      	str	r3, [sp, #8]
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	9301      	str	r3, [sp, #4]
 800a724:	2301      	movs	r3, #1
 800a726:	9300      	str	r3, [sp, #0]
 800a728:	2302      	movs	r3, #2
 800a72a:	2200      	movs	r2, #0
 800a72c:	68f8      	ldr	r0, [r7, #12]
 800a72e:	f000 fadc 	bl	800acea <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a732:	2300      	movs	r3, #0
}
 800a734:	4618      	mov	r0, r3
 800a736:	3710      	adds	r7, #16
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}

0800a73c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b088      	sub	sp, #32
 800a740:	af04      	add	r7, sp, #16
 800a742:	60f8      	str	r0, [r7, #12]
 800a744:	60b9      	str	r1, [r7, #8]
 800a746:	4611      	mov	r1, r2
 800a748:	461a      	mov	r2, r3
 800a74a:	460b      	mov	r3, r1
 800a74c:	80fb      	strh	r3, [r7, #6]
 800a74e:	4613      	mov	r3, r2
 800a750:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800a752:	7979      	ldrb	r1, [r7, #5]
 800a754:	2300      	movs	r3, #0
 800a756:	9303      	str	r3, [sp, #12]
 800a758:	88fb      	ldrh	r3, [r7, #6]
 800a75a:	9302      	str	r3, [sp, #8]
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	9301      	str	r3, [sp, #4]
 800a760:	2301      	movs	r3, #1
 800a762:	9300      	str	r3, [sp, #0]
 800a764:	2302      	movs	r3, #2
 800a766:	2201      	movs	r2, #1
 800a768:	68f8      	ldr	r0, [r7, #12]
 800a76a:	f000 fabe 	bl	800acea <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800a76e:	2300      	movs	r3, #0
}
 800a770:	4618      	mov	r0, r3
 800a772:	3710      	adds	r7, #16
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b086      	sub	sp, #24
 800a77c:	af04      	add	r7, sp, #16
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	4608      	mov	r0, r1
 800a782:	4611      	mov	r1, r2
 800a784:	461a      	mov	r2, r3
 800a786:	4603      	mov	r3, r0
 800a788:	70fb      	strb	r3, [r7, #3]
 800a78a:	460b      	mov	r3, r1
 800a78c:	70bb      	strb	r3, [r7, #2]
 800a78e:	4613      	mov	r3, r2
 800a790:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a792:	7878      	ldrb	r0, [r7, #1]
 800a794:	78ba      	ldrb	r2, [r7, #2]
 800a796:	78f9      	ldrb	r1, [r7, #3]
 800a798:	8b3b      	ldrh	r3, [r7, #24]
 800a79a:	9302      	str	r3, [sp, #8]
 800a79c:	7d3b      	ldrb	r3, [r7, #20]
 800a79e:	9301      	str	r3, [sp, #4]
 800a7a0:	7c3b      	ldrb	r3, [r7, #16]
 800a7a2:	9300      	str	r3, [sp, #0]
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 fa51 	bl	800ac4e <USBH_LL_OpenPipe>

  return USBH_OK;
 800a7ac:	2300      	movs	r3, #0
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3708      	adds	r7, #8
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}

0800a7b6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a7b6:	b580      	push	{r7, lr}
 800a7b8:	b082      	sub	sp, #8
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	6078      	str	r0, [r7, #4]
 800a7be:	460b      	mov	r3, r1
 800a7c0:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800a7c2:	78fb      	ldrb	r3, [r7, #3]
 800a7c4:	4619      	mov	r1, r3
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f000 fa70 	bl	800acac <USBH_LL_ClosePipe>

  return USBH_OK;
 800a7cc:	2300      	movs	r3, #0
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3708      	adds	r7, #8
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}

0800a7d6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a7d6:	b580      	push	{r7, lr}
 800a7d8:	b084      	sub	sp, #16
 800a7da:	af00      	add	r7, sp, #0
 800a7dc:	6078      	str	r0, [r7, #4]
 800a7de:	460b      	mov	r3, r1
 800a7e0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a7e2:	6878      	ldr	r0, [r7, #4]
 800a7e4:	f000 f836 	bl	800a854 <USBH_GetFreePipe>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a7ec:	89fb      	ldrh	r3, [r7, #14]
 800a7ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d00a      	beq.n	800a80c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800a7f6:	78fa      	ldrb	r2, [r7, #3]
 800a7f8:	89fb      	ldrh	r3, [r7, #14]
 800a7fa:	f003 030f 	and.w	r3, r3, #15
 800a7fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a802:	6879      	ldr	r1, [r7, #4]
 800a804:	33e0      	adds	r3, #224	; 0xe0
 800a806:	009b      	lsls	r3, r3, #2
 800a808:	440b      	add	r3, r1
 800a80a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a80c:	89fb      	ldrh	r3, [r7, #14]
 800a80e:	b2db      	uxtb	r3, r3
}
 800a810:	4618      	mov	r0, r3
 800a812:	3710      	adds	r7, #16
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}

0800a818 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
 800a820:	460b      	mov	r3, r1
 800a822:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800a824:	78fb      	ldrb	r3, [r7, #3]
 800a826:	2b0a      	cmp	r3, #10
 800a828:	d80d      	bhi.n	800a846 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a82a:	78fb      	ldrb	r3, [r7, #3]
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	33e0      	adds	r3, #224	; 0xe0
 800a830:	009b      	lsls	r3, r3, #2
 800a832:	4413      	add	r3, r2
 800a834:	685a      	ldr	r2, [r3, #4]
 800a836:	78fb      	ldrb	r3, [r7, #3]
 800a838:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a83c:	6879      	ldr	r1, [r7, #4]
 800a83e:	33e0      	adds	r3, #224	; 0xe0
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	440b      	add	r3, r1
 800a844:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a846:	2300      	movs	r3, #0
}
 800a848:	4618      	mov	r0, r3
 800a84a:	370c      	adds	r7, #12
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr

0800a854 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a854:	b480      	push	{r7}
 800a856:	b085      	sub	sp, #20
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a85c:	2300      	movs	r3, #0
 800a85e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800a860:	2300      	movs	r3, #0
 800a862:	73fb      	strb	r3, [r7, #15]
 800a864:	e00f      	b.n	800a886 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a866:	7bfb      	ldrb	r3, [r7, #15]
 800a868:	687a      	ldr	r2, [r7, #4]
 800a86a:	33e0      	adds	r3, #224	; 0xe0
 800a86c:	009b      	lsls	r3, r3, #2
 800a86e:	4413      	add	r3, r2
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a876:	2b00      	cmp	r3, #0
 800a878:	d102      	bne.n	800a880 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a87a:	7bfb      	ldrb	r3, [r7, #15]
 800a87c:	b29b      	uxth	r3, r3
 800a87e:	e007      	b.n	800a890 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800a880:	7bfb      	ldrb	r3, [r7, #15]
 800a882:	3301      	adds	r3, #1
 800a884:	73fb      	strb	r3, [r7, #15]
 800a886:	7bfb      	ldrb	r3, [r7, #15]
 800a888:	2b0a      	cmp	r3, #10
 800a88a:	d9ec      	bls.n	800a866 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a88c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a890:	4618      	mov	r0, r3
 800a892:	3714      	adds	r7, #20
 800a894:	46bd      	mov	sp, r7
 800a896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89a:	4770      	bx	lr

0800a89c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	490e      	ldr	r1, [pc, #56]	; (800a8dc <MX_USB_HOST_Init+0x40>)
 800a8a4:	480e      	ldr	r0, [pc, #56]	; (800a8e0 <MX_USB_HOST_Init+0x44>)
 800a8a6:	f7fe fc9f 	bl	80091e8 <USBH_Init>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d001      	beq.n	800a8b4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a8b0:	f7f6 fb4e 	bl	8000f50 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a8b4:	490b      	ldr	r1, [pc, #44]	; (800a8e4 <MX_USB_HOST_Init+0x48>)
 800a8b6:	480a      	ldr	r0, [pc, #40]	; (800a8e0 <MX_USB_HOST_Init+0x44>)
 800a8b8:	f7fe fd24 	bl	8009304 <USBH_RegisterClass>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d001      	beq.n	800a8c6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a8c2:	f7f6 fb45 	bl	8000f50 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a8c6:	4806      	ldr	r0, [pc, #24]	; (800a8e0 <MX_USB_HOST_Init+0x44>)
 800a8c8:	f7fe fda8 	bl	800941c <USBH_Start>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d001      	beq.n	800a8d6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a8d2:	f7f6 fb3d 	bl	8000f50 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a8d6:	bf00      	nop
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	bf00      	nop
 800a8dc:	0800a8fd 	.word	0x0800a8fd
 800a8e0:	20000574 	.word	0x20000574
 800a8e4:	2000000c 	.word	0x2000000c

0800a8e8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a8ec:	4802      	ldr	r0, [pc, #8]	; (800a8f8 <MX_USB_HOST_Process+0x10>)
 800a8ee:	f7fe fda5 	bl	800943c <USBH_Process>
}
 800a8f2:	bf00      	nop
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	20000574 	.word	0x20000574

0800a8fc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a8fc:	b480      	push	{r7}
 800a8fe:	b083      	sub	sp, #12
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
 800a904:	460b      	mov	r3, r1
 800a906:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a908:	78fb      	ldrb	r3, [r7, #3]
 800a90a:	3b01      	subs	r3, #1
 800a90c:	2b04      	cmp	r3, #4
 800a90e:	d819      	bhi.n	800a944 <USBH_UserProcess+0x48>
 800a910:	a201      	add	r2, pc, #4	; (adr r2, 800a918 <USBH_UserProcess+0x1c>)
 800a912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a916:	bf00      	nop
 800a918:	0800a945 	.word	0x0800a945
 800a91c:	0800a935 	.word	0x0800a935
 800a920:	0800a945 	.word	0x0800a945
 800a924:	0800a93d 	.word	0x0800a93d
 800a928:	0800a92d 	.word	0x0800a92d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a92c:	4b09      	ldr	r3, [pc, #36]	; (800a954 <USBH_UserProcess+0x58>)
 800a92e:	2203      	movs	r2, #3
 800a930:	701a      	strb	r2, [r3, #0]
  break;
 800a932:	e008      	b.n	800a946 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a934:	4b07      	ldr	r3, [pc, #28]	; (800a954 <USBH_UserProcess+0x58>)
 800a936:	2202      	movs	r2, #2
 800a938:	701a      	strb	r2, [r3, #0]
  break;
 800a93a:	e004      	b.n	800a946 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a93c:	4b05      	ldr	r3, [pc, #20]	; (800a954 <USBH_UserProcess+0x58>)
 800a93e:	2201      	movs	r2, #1
 800a940:	701a      	strb	r2, [r3, #0]
  break;
 800a942:	e000      	b.n	800a946 <USBH_UserProcess+0x4a>

  default:
  break;
 800a944:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a946:	bf00      	nop
 800a948:	370c      	adds	r7, #12
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr
 800a952:	bf00      	nop
 800a954:	20000230 	.word	0x20000230

0800a958 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b08a      	sub	sp, #40	; 0x28
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a960:	f107 0314 	add.w	r3, r7, #20
 800a964:	2200      	movs	r2, #0
 800a966:	601a      	str	r2, [r3, #0]
 800a968:	605a      	str	r2, [r3, #4]
 800a96a:	609a      	str	r2, [r3, #8]
 800a96c:	60da      	str	r2, [r3, #12]
 800a96e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a978:	d147      	bne.n	800aa0a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a97a:	2300      	movs	r3, #0
 800a97c:	613b      	str	r3, [r7, #16]
 800a97e:	4b25      	ldr	r3, [pc, #148]	; (800aa14 <HAL_HCD_MspInit+0xbc>)
 800a980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a982:	4a24      	ldr	r2, [pc, #144]	; (800aa14 <HAL_HCD_MspInit+0xbc>)
 800a984:	f043 0301 	orr.w	r3, r3, #1
 800a988:	6313      	str	r3, [r2, #48]	; 0x30
 800a98a:	4b22      	ldr	r3, [pc, #136]	; (800aa14 <HAL_HCD_MspInit+0xbc>)
 800a98c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a98e:	f003 0301 	and.w	r3, r3, #1
 800a992:	613b      	str	r3, [r7, #16]
 800a994:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a996:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a99a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a99c:	2300      	movs	r3, #0
 800a99e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a9a4:	f107 0314 	add.w	r3, r7, #20
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	481b      	ldr	r0, [pc, #108]	; (800aa18 <HAL_HCD_MspInit+0xc0>)
 800a9ac:	f7f7 ff80 	bl	80028b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a9b0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800a9b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9b6:	2302      	movs	r3, #2
 800a9b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a9c2:	230a      	movs	r3, #10
 800a9c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a9c6:	f107 0314 	add.w	r3, r7, #20
 800a9ca:	4619      	mov	r1, r3
 800a9cc:	4812      	ldr	r0, [pc, #72]	; (800aa18 <HAL_HCD_MspInit+0xc0>)
 800a9ce:	f7f7 ff6f 	bl	80028b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a9d2:	4b10      	ldr	r3, [pc, #64]	; (800aa14 <HAL_HCD_MspInit+0xbc>)
 800a9d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9d6:	4a0f      	ldr	r2, [pc, #60]	; (800aa14 <HAL_HCD_MspInit+0xbc>)
 800a9d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9dc:	6353      	str	r3, [r2, #52]	; 0x34
 800a9de:	2300      	movs	r3, #0
 800a9e0:	60fb      	str	r3, [r7, #12]
 800a9e2:	4b0c      	ldr	r3, [pc, #48]	; (800aa14 <HAL_HCD_MspInit+0xbc>)
 800a9e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9e6:	4a0b      	ldr	r2, [pc, #44]	; (800aa14 <HAL_HCD_MspInit+0xbc>)
 800a9e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a9ec:	6453      	str	r3, [r2, #68]	; 0x44
 800a9ee:	4b09      	ldr	r3, [pc, #36]	; (800aa14 <HAL_HCD_MspInit+0xbc>)
 800a9f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a9f6:	60fb      	str	r3, [r7, #12]
 800a9f8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	2100      	movs	r1, #0
 800a9fe:	2043      	movs	r0, #67	; 0x43
 800aa00:	f7f7 fb8f 	bl	8002122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aa04:	2043      	movs	r0, #67	; 0x43
 800aa06:	f7f7 fba8 	bl	800215a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aa0a:	bf00      	nop
 800aa0c:	3728      	adds	r7, #40	; 0x28
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}
 800aa12:	bf00      	nop
 800aa14:	40023800 	.word	0x40023800
 800aa18:	40020000 	.word	0x40020000

0800aa1c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b082      	sub	sp, #8
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7ff f8d9 	bl	8009be2 <USBH_LL_IncTimer>
}
 800aa30:	bf00      	nop
 800aa32:	3708      	adds	r7, #8
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bd80      	pop	{r7, pc}

0800aa38 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b082      	sub	sp, #8
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa46:	4618      	mov	r0, r3
 800aa48:	f7ff f911 	bl	8009c6e <USBH_LL_Connect>
}
 800aa4c:	bf00      	nop
 800aa4e:	3708      	adds	r7, #8
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd80      	pop	{r7, pc}

0800aa54 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b082      	sub	sp, #8
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7ff f91a 	bl	8009c9c <USBH_LL_Disconnect>
}
 800aa68:	bf00      	nop
 800aa6a:	3708      	adds	r7, #8
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b083      	sub	sp, #12
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	460b      	mov	r3, r1
 800aa7a:	70fb      	strb	r3, [r7, #3]
 800aa7c:	4613      	mov	r3, r2
 800aa7e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800aa80:	bf00      	nop
 800aa82:	370c      	adds	r7, #12
 800aa84:	46bd      	mov	sp, r7
 800aa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8a:	4770      	bx	lr

0800aa8c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b082      	sub	sp, #8
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f7ff f8cb 	bl	8009c36 <USBH_LL_PortEnabled>
}
 800aaa0:	bf00      	nop
 800aaa2:	3708      	adds	r7, #8
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b082      	sub	sp, #8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aab6:	4618      	mov	r0, r3
 800aab8:	f7ff f8cb 	bl	8009c52 <USBH_LL_PortDisabled>
}
 800aabc:	bf00      	nop
 800aabe:	3708      	adds	r7, #8
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd80      	pop	{r7, pc}

0800aac4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b082      	sub	sp, #8
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800aad2:	2b01      	cmp	r3, #1
 800aad4:	d12a      	bne.n	800ab2c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800aad6:	4a18      	ldr	r2, [pc, #96]	; (800ab38 <USBH_LL_Init+0x74>)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	4a15      	ldr	r2, [pc, #84]	; (800ab38 <USBH_LL_Init+0x74>)
 800aae2:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800aae6:	4b14      	ldr	r3, [pc, #80]	; (800ab38 <USBH_LL_Init+0x74>)
 800aae8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800aaec:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800aaee:	4b12      	ldr	r3, [pc, #72]	; (800ab38 <USBH_LL_Init+0x74>)
 800aaf0:	2208      	movs	r2, #8
 800aaf2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800aaf4:	4b10      	ldr	r3, [pc, #64]	; (800ab38 <USBH_LL_Init+0x74>)
 800aaf6:	2201      	movs	r2, #1
 800aaf8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aafa:	4b0f      	ldr	r3, [pc, #60]	; (800ab38 <USBH_LL_Init+0x74>)
 800aafc:	2200      	movs	r2, #0
 800aafe:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ab00:	4b0d      	ldr	r3, [pc, #52]	; (800ab38 <USBH_LL_Init+0x74>)
 800ab02:	2202      	movs	r2, #2
 800ab04:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ab06:	4b0c      	ldr	r3, [pc, #48]	; (800ab38 <USBH_LL_Init+0x74>)
 800ab08:	2200      	movs	r2, #0
 800ab0a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ab0c:	480a      	ldr	r0, [pc, #40]	; (800ab38 <USBH_LL_Init+0x74>)
 800ab0e:	f7f8 f89d 	bl	8002c4c <HAL_HCD_Init>
 800ab12:	4603      	mov	r3, r0
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d001      	beq.n	800ab1c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800ab18:	f7f6 fa1a 	bl	8000f50 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ab1c:	4806      	ldr	r0, [pc, #24]	; (800ab38 <USBH_LL_Init+0x74>)
 800ab1e:	f7f8 fca1 	bl	8003464 <HAL_HCD_GetCurrentFrame>
 800ab22:	4603      	mov	r3, r0
 800ab24:	4619      	mov	r1, r3
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f7ff f84c 	bl	8009bc4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ab2c:	2300      	movs	r3, #0
}
 800ab2e:	4618      	mov	r0, r3
 800ab30:	3708      	adds	r7, #8
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
 800ab36:	bf00      	nop
 800ab38:	2000094c 	.word	0x2000094c

0800ab3c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b084      	sub	sp, #16
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab44:	2300      	movs	r3, #0
 800ab46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ab48:	2300      	movs	r3, #0
 800ab4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ab52:	4618      	mov	r0, r3
 800ab54:	f7f8 fc0e 	bl	8003374 <HAL_HCD_Start>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ab5c:	7bfb      	ldrb	r3, [r7, #15]
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f000 f95c 	bl	800ae1c <USBH_Get_USB_Status>
 800ab64:	4603      	mov	r3, r0
 800ab66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab68:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}

0800ab72 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ab72:	b580      	push	{r7, lr}
 800ab74:	b084      	sub	sp, #16
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ab88:	4618      	mov	r0, r3
 800ab8a:	f7f8 fc16 	bl	80033ba <HAL_HCD_Stop>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ab92:	7bfb      	ldrb	r3, [r7, #15]
 800ab94:	4618      	mov	r0, r3
 800ab96:	f000 f941 	bl	800ae1c <USBH_Get_USB_Status>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab9e:	7bbb      	ldrb	r3, [r7, #14]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3710      	adds	r7, #16
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b084      	sub	sp, #16
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800abb0:	2301      	movs	r3, #1
 800abb2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800abba:	4618      	mov	r0, r3
 800abbc:	f7f8 fc60 	bl	8003480 <HAL_HCD_GetCurrentSpeed>
 800abc0:	4603      	mov	r3, r0
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	d007      	beq.n	800abd6 <USBH_LL_GetSpeed+0x2e>
 800abc6:	2b01      	cmp	r3, #1
 800abc8:	d302      	bcc.n	800abd0 <USBH_LL_GetSpeed+0x28>
 800abca:	2b02      	cmp	r3, #2
 800abcc:	d006      	beq.n	800abdc <USBH_LL_GetSpeed+0x34>
 800abce:	e008      	b.n	800abe2 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800abd0:	2300      	movs	r3, #0
 800abd2:	73fb      	strb	r3, [r7, #15]
    break;
 800abd4:	e008      	b.n	800abe8 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800abd6:	2301      	movs	r3, #1
 800abd8:	73fb      	strb	r3, [r7, #15]
    break;
 800abda:	e005      	b.n	800abe8 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800abdc:	2302      	movs	r3, #2
 800abde:	73fb      	strb	r3, [r7, #15]
    break;
 800abe0:	e002      	b.n	800abe8 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800abe2:	2301      	movs	r3, #1
 800abe4:	73fb      	strb	r3, [r7, #15]
    break;
 800abe6:	bf00      	nop
  }
  return  speed;
 800abe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800abea:	4618      	mov	r0, r3
 800abec:	3710      	adds	r7, #16
 800abee:	46bd      	mov	sp, r7
 800abf0:	bd80      	pop	{r7, pc}

0800abf2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800abf2:	b580      	push	{r7, lr}
 800abf4:	b084      	sub	sp, #16
 800abf6:	af00      	add	r7, sp, #0
 800abf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abfa:	2300      	movs	r3, #0
 800abfc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800abfe:	2300      	movs	r3, #0
 800ac00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f7f8 fbf3 	bl	80033f4 <HAL_HCD_ResetPort>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ac12:	7bfb      	ldrb	r3, [r7, #15]
 800ac14:	4618      	mov	r0, r3
 800ac16:	f000 f901 	bl	800ae1c <USBH_Get_USB_Status>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac1e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3710      	adds	r7, #16
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b082      	sub	sp, #8
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
 800ac30:	460b      	mov	r3, r1
 800ac32:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ac3a:	78fa      	ldrb	r2, [r7, #3]
 800ac3c:	4611      	mov	r1, r2
 800ac3e:	4618      	mov	r0, r3
 800ac40:	f7f8 fbfb 	bl	800343a <HAL_HCD_HC_GetXferCount>
 800ac44:	4603      	mov	r3, r0
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3708      	adds	r7, #8
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}

0800ac4e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ac4e:	b590      	push	{r4, r7, lr}
 800ac50:	b089      	sub	sp, #36	; 0x24
 800ac52:	af04      	add	r7, sp, #16
 800ac54:	6078      	str	r0, [r7, #4]
 800ac56:	4608      	mov	r0, r1
 800ac58:	4611      	mov	r1, r2
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	70fb      	strb	r3, [r7, #3]
 800ac60:	460b      	mov	r3, r1
 800ac62:	70bb      	strb	r3, [r7, #2]
 800ac64:	4613      	mov	r3, r2
 800ac66:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ac76:	787c      	ldrb	r4, [r7, #1]
 800ac78:	78ba      	ldrb	r2, [r7, #2]
 800ac7a:	78f9      	ldrb	r1, [r7, #3]
 800ac7c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ac7e:	9302      	str	r3, [sp, #8]
 800ac80:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ac84:	9301      	str	r3, [sp, #4]
 800ac86:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ac8a:	9300      	str	r3, [sp, #0]
 800ac8c:	4623      	mov	r3, r4
 800ac8e:	f7f8 f83f 	bl	8002d10 <HAL_HCD_HC_Init>
 800ac92:	4603      	mov	r3, r0
 800ac94:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800ac96:	7bfb      	ldrb	r3, [r7, #15]
 800ac98:	4618      	mov	r0, r3
 800ac9a:	f000 f8bf 	bl	800ae1c <USBH_Get_USB_Status>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aca2:	7bbb      	ldrb	r3, [r7, #14]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3714      	adds	r7, #20
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd90      	pop	{r4, r7, pc}

0800acac <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b084      	sub	sp, #16
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
 800acb4:	460b      	mov	r3, r1
 800acb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acb8:	2300      	movs	r3, #0
 800acba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800acbc:	2300      	movs	r3, #0
 800acbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800acc6:	78fa      	ldrb	r2, [r7, #3]
 800acc8:	4611      	mov	r1, r2
 800acca:	4618      	mov	r0, r3
 800accc:	f7f8 f8b8 	bl	8002e40 <HAL_HCD_HC_Halt>
 800acd0:	4603      	mov	r3, r0
 800acd2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800acd4:	7bfb      	ldrb	r3, [r7, #15]
 800acd6:	4618      	mov	r0, r3
 800acd8:	f000 f8a0 	bl	800ae1c <USBH_Get_USB_Status>
 800acdc:	4603      	mov	r3, r0
 800acde:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ace0:	7bbb      	ldrb	r3, [r7, #14]
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3710      	adds	r7, #16
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}

0800acea <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800acea:	b590      	push	{r4, r7, lr}
 800acec:	b089      	sub	sp, #36	; 0x24
 800acee:	af04      	add	r7, sp, #16
 800acf0:	6078      	str	r0, [r7, #4]
 800acf2:	4608      	mov	r0, r1
 800acf4:	4611      	mov	r1, r2
 800acf6:	461a      	mov	r2, r3
 800acf8:	4603      	mov	r3, r0
 800acfa:	70fb      	strb	r3, [r7, #3]
 800acfc:	460b      	mov	r3, r1
 800acfe:	70bb      	strb	r3, [r7, #2]
 800ad00:	4613      	mov	r3, r2
 800ad02:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad04:	2300      	movs	r3, #0
 800ad06:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800ad12:	787c      	ldrb	r4, [r7, #1]
 800ad14:	78ba      	ldrb	r2, [r7, #2]
 800ad16:	78f9      	ldrb	r1, [r7, #3]
 800ad18:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ad1c:	9303      	str	r3, [sp, #12]
 800ad1e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ad20:	9302      	str	r3, [sp, #8]
 800ad22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad24:	9301      	str	r3, [sp, #4]
 800ad26:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ad2a:	9300      	str	r3, [sp, #0]
 800ad2c:	4623      	mov	r3, r4
 800ad2e:	f7f8 f8ab 	bl	8002e88 <HAL_HCD_HC_SubmitRequest>
 800ad32:	4603      	mov	r3, r0
 800ad34:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ad36:	7bfb      	ldrb	r3, [r7, #15]
 800ad38:	4618      	mov	r0, r3
 800ad3a:	f000 f86f 	bl	800ae1c <USBH_Get_USB_Status>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad42:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3714      	adds	r7, #20
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd90      	pop	{r4, r7, pc}

0800ad4c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	460b      	mov	r3, r1
 800ad56:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ad5e:	78fa      	ldrb	r2, [r7, #3]
 800ad60:	4611      	mov	r1, r2
 800ad62:	4618      	mov	r0, r3
 800ad64:	f7f8 fb54 	bl	8003410 <HAL_HCD_HC_GetURBState>
 800ad68:	4603      	mov	r3, r0
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3708      	adds	r7, #8
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}

0800ad72 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ad72:	b580      	push	{r7, lr}
 800ad74:	b082      	sub	sp, #8
 800ad76:	af00      	add	r7, sp, #0
 800ad78:	6078      	str	r0, [r7, #4]
 800ad7a:	460b      	mov	r3, r1
 800ad7c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800ad84:	2b01      	cmp	r3, #1
 800ad86:	d103      	bne.n	800ad90 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ad88:	78fb      	ldrb	r3, [r7, #3]
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f000 f872 	bl	800ae74 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ad90:	20c8      	movs	r0, #200	; 0xc8
 800ad92:	f7f6 fcd5 	bl	8001740 <HAL_Delay>
  return USBH_OK;
 800ad96:	2300      	movs	r3, #0
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	3708      	adds	r7, #8
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}

0800ada0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b085      	sub	sp, #20
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
 800ada8:	460b      	mov	r3, r1
 800adaa:	70fb      	strb	r3, [r7, #3]
 800adac:	4613      	mov	r3, r2
 800adae:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800adb6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800adb8:	78fa      	ldrb	r2, [r7, #3]
 800adba:	68f9      	ldr	r1, [r7, #12]
 800adbc:	4613      	mov	r3, r2
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	4413      	add	r3, r2
 800adc2:	00db      	lsls	r3, r3, #3
 800adc4:	440b      	add	r3, r1
 800adc6:	333b      	adds	r3, #59	; 0x3b
 800adc8:	781b      	ldrb	r3, [r3, #0]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d00a      	beq.n	800ade4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800adce:	78fa      	ldrb	r2, [r7, #3]
 800add0:	68f9      	ldr	r1, [r7, #12]
 800add2:	4613      	mov	r3, r2
 800add4:	009b      	lsls	r3, r3, #2
 800add6:	4413      	add	r3, r2
 800add8:	00db      	lsls	r3, r3, #3
 800adda:	440b      	add	r3, r1
 800addc:	3350      	adds	r3, #80	; 0x50
 800adde:	78ba      	ldrb	r2, [r7, #2]
 800ade0:	701a      	strb	r2, [r3, #0]
 800ade2:	e009      	b.n	800adf8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800ade4:	78fa      	ldrb	r2, [r7, #3]
 800ade6:	68f9      	ldr	r1, [r7, #12]
 800ade8:	4613      	mov	r3, r2
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	4413      	add	r3, r2
 800adee:	00db      	lsls	r3, r3, #3
 800adf0:	440b      	add	r3, r1
 800adf2:	3351      	adds	r3, #81	; 0x51
 800adf4:	78ba      	ldrb	r2, [r7, #2]
 800adf6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800adf8:	2300      	movs	r3, #0
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	3714      	adds	r7, #20
 800adfe:	46bd      	mov	sp, r7
 800ae00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae04:	4770      	bx	lr

0800ae06 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800ae06:	b580      	push	{r7, lr}
 800ae08:	b082      	sub	sp, #8
 800ae0a:	af00      	add	r7, sp, #0
 800ae0c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f7f6 fc96 	bl	8001740 <HAL_Delay>
}
 800ae14:	bf00      	nop
 800ae16:	3708      	adds	r7, #8
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}

0800ae1c <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b085      	sub	sp, #20
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	4603      	mov	r3, r0
 800ae24:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ae26:	2300      	movs	r3, #0
 800ae28:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ae2a:	79fb      	ldrb	r3, [r7, #7]
 800ae2c:	2b03      	cmp	r3, #3
 800ae2e:	d817      	bhi.n	800ae60 <USBH_Get_USB_Status+0x44>
 800ae30:	a201      	add	r2, pc, #4	; (adr r2, 800ae38 <USBH_Get_USB_Status+0x1c>)
 800ae32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae36:	bf00      	nop
 800ae38:	0800ae49 	.word	0x0800ae49
 800ae3c:	0800ae4f 	.word	0x0800ae4f
 800ae40:	0800ae55 	.word	0x0800ae55
 800ae44:	0800ae5b 	.word	0x0800ae5b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	73fb      	strb	r3, [r7, #15]
    break;
 800ae4c:	e00b      	b.n	800ae66 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ae4e:	2302      	movs	r3, #2
 800ae50:	73fb      	strb	r3, [r7, #15]
    break;
 800ae52:	e008      	b.n	800ae66 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ae54:	2301      	movs	r3, #1
 800ae56:	73fb      	strb	r3, [r7, #15]
    break;
 800ae58:	e005      	b.n	800ae66 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ae5a:	2302      	movs	r3, #2
 800ae5c:	73fb      	strb	r3, [r7, #15]
    break;
 800ae5e:	e002      	b.n	800ae66 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ae60:	2302      	movs	r3, #2
 800ae62:	73fb      	strb	r3, [r7, #15]
    break;
 800ae64:	bf00      	nop
  }
  return usb_status;
 800ae66:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	3714      	adds	r7, #20
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr

0800ae74 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b084      	sub	sp, #16
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800ae7e:	79fb      	ldrb	r3, [r7, #7]
 800ae80:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800ae82:	79fb      	ldrb	r3, [r7, #7]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d102      	bne.n	800ae8e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800ae88:	2301      	movs	r3, #1
 800ae8a:	73fb      	strb	r3, [r7, #15]
 800ae8c:	e001      	b.n	800ae92 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800ae92:	7bfb      	ldrb	r3, [r7, #15]
 800ae94:	461a      	mov	r2, r3
 800ae96:	2101      	movs	r1, #1
 800ae98:	4803      	ldr	r0, [pc, #12]	; (800aea8 <MX_DriverVbusFS+0x34>)
 800ae9a:	f7f7 fea3 	bl	8002be4 <HAL_GPIO_WritePin>
}
 800ae9e:	bf00      	nop
 800aea0:	3710      	adds	r7, #16
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}
 800aea6:	bf00      	nop
 800aea8:	40020800 	.word	0x40020800

0800aeac <atoi>:
 800aeac:	220a      	movs	r2, #10
 800aeae:	2100      	movs	r1, #0
 800aeb0:	f000 b996 	b.w	800b1e0 <strtol>

0800aeb4 <__errno>:
 800aeb4:	4b01      	ldr	r3, [pc, #4]	; (800aebc <__errno+0x8>)
 800aeb6:	6818      	ldr	r0, [r3, #0]
 800aeb8:	4770      	bx	lr
 800aeba:	bf00      	nop
 800aebc:	2000002c 	.word	0x2000002c

0800aec0 <__libc_init_array>:
 800aec0:	b570      	push	{r4, r5, r6, lr}
 800aec2:	4e0d      	ldr	r6, [pc, #52]	; (800aef8 <__libc_init_array+0x38>)
 800aec4:	4c0d      	ldr	r4, [pc, #52]	; (800aefc <__libc_init_array+0x3c>)
 800aec6:	1ba4      	subs	r4, r4, r6
 800aec8:	10a4      	asrs	r4, r4, #2
 800aeca:	2500      	movs	r5, #0
 800aecc:	42a5      	cmp	r5, r4
 800aece:	d109      	bne.n	800aee4 <__libc_init_array+0x24>
 800aed0:	4e0b      	ldr	r6, [pc, #44]	; (800af00 <__libc_init_array+0x40>)
 800aed2:	4c0c      	ldr	r4, [pc, #48]	; (800af04 <__libc_init_array+0x44>)
 800aed4:	f000 fcec 	bl	800b8b0 <_init>
 800aed8:	1ba4      	subs	r4, r4, r6
 800aeda:	10a4      	asrs	r4, r4, #2
 800aedc:	2500      	movs	r5, #0
 800aede:	42a5      	cmp	r5, r4
 800aee0:	d105      	bne.n	800aeee <__libc_init_array+0x2e>
 800aee2:	bd70      	pop	{r4, r5, r6, pc}
 800aee4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800aee8:	4798      	blx	r3
 800aeea:	3501      	adds	r5, #1
 800aeec:	e7ee      	b.n	800aecc <__libc_init_array+0xc>
 800aeee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800aef2:	4798      	blx	r3
 800aef4:	3501      	adds	r5, #1
 800aef6:	e7f2      	b.n	800aede <__libc_init_array+0x1e>
 800aef8:	0800ba44 	.word	0x0800ba44
 800aefc:	0800ba44 	.word	0x0800ba44
 800af00:	0800ba44 	.word	0x0800ba44
 800af04:	0800ba48 	.word	0x0800ba48

0800af08 <malloc>:
 800af08:	4b02      	ldr	r3, [pc, #8]	; (800af14 <malloc+0xc>)
 800af0a:	4601      	mov	r1, r0
 800af0c:	6818      	ldr	r0, [r3, #0]
 800af0e:	f000 b861 	b.w	800afd4 <_malloc_r>
 800af12:	bf00      	nop
 800af14:	2000002c 	.word	0x2000002c

0800af18 <free>:
 800af18:	4b02      	ldr	r3, [pc, #8]	; (800af24 <free+0xc>)
 800af1a:	4601      	mov	r1, r0
 800af1c:	6818      	ldr	r0, [r3, #0]
 800af1e:	f000 b80b 	b.w	800af38 <_free_r>
 800af22:	bf00      	nop
 800af24:	2000002c 	.word	0x2000002c

0800af28 <memset>:
 800af28:	4402      	add	r2, r0
 800af2a:	4603      	mov	r3, r0
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d100      	bne.n	800af32 <memset+0xa>
 800af30:	4770      	bx	lr
 800af32:	f803 1b01 	strb.w	r1, [r3], #1
 800af36:	e7f9      	b.n	800af2c <memset+0x4>

0800af38 <_free_r>:
 800af38:	b538      	push	{r3, r4, r5, lr}
 800af3a:	4605      	mov	r5, r0
 800af3c:	2900      	cmp	r1, #0
 800af3e:	d045      	beq.n	800afcc <_free_r+0x94>
 800af40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af44:	1f0c      	subs	r4, r1, #4
 800af46:	2b00      	cmp	r3, #0
 800af48:	bfb8      	it	lt
 800af4a:	18e4      	addlt	r4, r4, r3
 800af4c:	f000 f973 	bl	800b236 <__malloc_lock>
 800af50:	4a1f      	ldr	r2, [pc, #124]	; (800afd0 <_free_r+0x98>)
 800af52:	6813      	ldr	r3, [r2, #0]
 800af54:	4610      	mov	r0, r2
 800af56:	b933      	cbnz	r3, 800af66 <_free_r+0x2e>
 800af58:	6063      	str	r3, [r4, #4]
 800af5a:	6014      	str	r4, [r2, #0]
 800af5c:	4628      	mov	r0, r5
 800af5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af62:	f000 b969 	b.w	800b238 <__malloc_unlock>
 800af66:	42a3      	cmp	r3, r4
 800af68:	d90c      	bls.n	800af84 <_free_r+0x4c>
 800af6a:	6821      	ldr	r1, [r4, #0]
 800af6c:	1862      	adds	r2, r4, r1
 800af6e:	4293      	cmp	r3, r2
 800af70:	bf04      	itt	eq
 800af72:	681a      	ldreq	r2, [r3, #0]
 800af74:	685b      	ldreq	r3, [r3, #4]
 800af76:	6063      	str	r3, [r4, #4]
 800af78:	bf04      	itt	eq
 800af7a:	1852      	addeq	r2, r2, r1
 800af7c:	6022      	streq	r2, [r4, #0]
 800af7e:	6004      	str	r4, [r0, #0]
 800af80:	e7ec      	b.n	800af5c <_free_r+0x24>
 800af82:	4613      	mov	r3, r2
 800af84:	685a      	ldr	r2, [r3, #4]
 800af86:	b10a      	cbz	r2, 800af8c <_free_r+0x54>
 800af88:	42a2      	cmp	r2, r4
 800af8a:	d9fa      	bls.n	800af82 <_free_r+0x4a>
 800af8c:	6819      	ldr	r1, [r3, #0]
 800af8e:	1858      	adds	r0, r3, r1
 800af90:	42a0      	cmp	r0, r4
 800af92:	d10b      	bne.n	800afac <_free_r+0x74>
 800af94:	6820      	ldr	r0, [r4, #0]
 800af96:	4401      	add	r1, r0
 800af98:	1858      	adds	r0, r3, r1
 800af9a:	4282      	cmp	r2, r0
 800af9c:	6019      	str	r1, [r3, #0]
 800af9e:	d1dd      	bne.n	800af5c <_free_r+0x24>
 800afa0:	6810      	ldr	r0, [r2, #0]
 800afa2:	6852      	ldr	r2, [r2, #4]
 800afa4:	605a      	str	r2, [r3, #4]
 800afa6:	4401      	add	r1, r0
 800afa8:	6019      	str	r1, [r3, #0]
 800afaa:	e7d7      	b.n	800af5c <_free_r+0x24>
 800afac:	d902      	bls.n	800afb4 <_free_r+0x7c>
 800afae:	230c      	movs	r3, #12
 800afb0:	602b      	str	r3, [r5, #0]
 800afb2:	e7d3      	b.n	800af5c <_free_r+0x24>
 800afb4:	6820      	ldr	r0, [r4, #0]
 800afb6:	1821      	adds	r1, r4, r0
 800afb8:	428a      	cmp	r2, r1
 800afba:	bf04      	itt	eq
 800afbc:	6811      	ldreq	r1, [r2, #0]
 800afbe:	6852      	ldreq	r2, [r2, #4]
 800afc0:	6062      	str	r2, [r4, #4]
 800afc2:	bf04      	itt	eq
 800afc4:	1809      	addeq	r1, r1, r0
 800afc6:	6021      	streq	r1, [r4, #0]
 800afc8:	605c      	str	r4, [r3, #4]
 800afca:	e7c7      	b.n	800af5c <_free_r+0x24>
 800afcc:	bd38      	pop	{r3, r4, r5, pc}
 800afce:	bf00      	nop
 800afd0:	20000234 	.word	0x20000234

0800afd4 <_malloc_r>:
 800afd4:	b570      	push	{r4, r5, r6, lr}
 800afd6:	1ccd      	adds	r5, r1, #3
 800afd8:	f025 0503 	bic.w	r5, r5, #3
 800afdc:	3508      	adds	r5, #8
 800afde:	2d0c      	cmp	r5, #12
 800afe0:	bf38      	it	cc
 800afe2:	250c      	movcc	r5, #12
 800afe4:	2d00      	cmp	r5, #0
 800afe6:	4606      	mov	r6, r0
 800afe8:	db01      	blt.n	800afee <_malloc_r+0x1a>
 800afea:	42a9      	cmp	r1, r5
 800afec:	d903      	bls.n	800aff6 <_malloc_r+0x22>
 800afee:	230c      	movs	r3, #12
 800aff0:	6033      	str	r3, [r6, #0]
 800aff2:	2000      	movs	r0, #0
 800aff4:	bd70      	pop	{r4, r5, r6, pc}
 800aff6:	f000 f91e 	bl	800b236 <__malloc_lock>
 800affa:	4a21      	ldr	r2, [pc, #132]	; (800b080 <_malloc_r+0xac>)
 800affc:	6814      	ldr	r4, [r2, #0]
 800affe:	4621      	mov	r1, r4
 800b000:	b991      	cbnz	r1, 800b028 <_malloc_r+0x54>
 800b002:	4c20      	ldr	r4, [pc, #128]	; (800b084 <_malloc_r+0xb0>)
 800b004:	6823      	ldr	r3, [r4, #0]
 800b006:	b91b      	cbnz	r3, 800b010 <_malloc_r+0x3c>
 800b008:	4630      	mov	r0, r6
 800b00a:	f000 f83d 	bl	800b088 <_sbrk_r>
 800b00e:	6020      	str	r0, [r4, #0]
 800b010:	4629      	mov	r1, r5
 800b012:	4630      	mov	r0, r6
 800b014:	f000 f838 	bl	800b088 <_sbrk_r>
 800b018:	1c43      	adds	r3, r0, #1
 800b01a:	d124      	bne.n	800b066 <_malloc_r+0x92>
 800b01c:	230c      	movs	r3, #12
 800b01e:	6033      	str	r3, [r6, #0]
 800b020:	4630      	mov	r0, r6
 800b022:	f000 f909 	bl	800b238 <__malloc_unlock>
 800b026:	e7e4      	b.n	800aff2 <_malloc_r+0x1e>
 800b028:	680b      	ldr	r3, [r1, #0]
 800b02a:	1b5b      	subs	r3, r3, r5
 800b02c:	d418      	bmi.n	800b060 <_malloc_r+0x8c>
 800b02e:	2b0b      	cmp	r3, #11
 800b030:	d90f      	bls.n	800b052 <_malloc_r+0x7e>
 800b032:	600b      	str	r3, [r1, #0]
 800b034:	50cd      	str	r5, [r1, r3]
 800b036:	18cc      	adds	r4, r1, r3
 800b038:	4630      	mov	r0, r6
 800b03a:	f000 f8fd 	bl	800b238 <__malloc_unlock>
 800b03e:	f104 000b 	add.w	r0, r4, #11
 800b042:	1d23      	adds	r3, r4, #4
 800b044:	f020 0007 	bic.w	r0, r0, #7
 800b048:	1ac3      	subs	r3, r0, r3
 800b04a:	d0d3      	beq.n	800aff4 <_malloc_r+0x20>
 800b04c:	425a      	negs	r2, r3
 800b04e:	50e2      	str	r2, [r4, r3]
 800b050:	e7d0      	b.n	800aff4 <_malloc_r+0x20>
 800b052:	428c      	cmp	r4, r1
 800b054:	684b      	ldr	r3, [r1, #4]
 800b056:	bf16      	itet	ne
 800b058:	6063      	strne	r3, [r4, #4]
 800b05a:	6013      	streq	r3, [r2, #0]
 800b05c:	460c      	movne	r4, r1
 800b05e:	e7eb      	b.n	800b038 <_malloc_r+0x64>
 800b060:	460c      	mov	r4, r1
 800b062:	6849      	ldr	r1, [r1, #4]
 800b064:	e7cc      	b.n	800b000 <_malloc_r+0x2c>
 800b066:	1cc4      	adds	r4, r0, #3
 800b068:	f024 0403 	bic.w	r4, r4, #3
 800b06c:	42a0      	cmp	r0, r4
 800b06e:	d005      	beq.n	800b07c <_malloc_r+0xa8>
 800b070:	1a21      	subs	r1, r4, r0
 800b072:	4630      	mov	r0, r6
 800b074:	f000 f808 	bl	800b088 <_sbrk_r>
 800b078:	3001      	adds	r0, #1
 800b07a:	d0cf      	beq.n	800b01c <_malloc_r+0x48>
 800b07c:	6025      	str	r5, [r4, #0]
 800b07e:	e7db      	b.n	800b038 <_malloc_r+0x64>
 800b080:	20000234 	.word	0x20000234
 800b084:	20000238 	.word	0x20000238

0800b088 <_sbrk_r>:
 800b088:	b538      	push	{r3, r4, r5, lr}
 800b08a:	4c06      	ldr	r4, [pc, #24]	; (800b0a4 <_sbrk_r+0x1c>)
 800b08c:	2300      	movs	r3, #0
 800b08e:	4605      	mov	r5, r0
 800b090:	4608      	mov	r0, r1
 800b092:	6023      	str	r3, [r4, #0]
 800b094:	f7f6 fa6c 	bl	8001570 <_sbrk>
 800b098:	1c43      	adds	r3, r0, #1
 800b09a:	d102      	bne.n	800b0a2 <_sbrk_r+0x1a>
 800b09c:	6823      	ldr	r3, [r4, #0]
 800b09e:	b103      	cbz	r3, 800b0a2 <_sbrk_r+0x1a>
 800b0a0:	602b      	str	r3, [r5, #0]
 800b0a2:	bd38      	pop	{r3, r4, r5, pc}
 800b0a4:	20000c10 	.word	0x20000c10

0800b0a8 <siprintf>:
 800b0a8:	b40e      	push	{r1, r2, r3}
 800b0aa:	b500      	push	{lr}
 800b0ac:	b09c      	sub	sp, #112	; 0x70
 800b0ae:	ab1d      	add	r3, sp, #116	; 0x74
 800b0b0:	9002      	str	r0, [sp, #8]
 800b0b2:	9006      	str	r0, [sp, #24]
 800b0b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b0b8:	4809      	ldr	r0, [pc, #36]	; (800b0e0 <siprintf+0x38>)
 800b0ba:	9107      	str	r1, [sp, #28]
 800b0bc:	9104      	str	r1, [sp, #16]
 800b0be:	4909      	ldr	r1, [pc, #36]	; (800b0e4 <siprintf+0x3c>)
 800b0c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0c4:	9105      	str	r1, [sp, #20]
 800b0c6:	6800      	ldr	r0, [r0, #0]
 800b0c8:	9301      	str	r3, [sp, #4]
 800b0ca:	a902      	add	r1, sp, #8
 800b0cc:	f000 f910 	bl	800b2f0 <_svfiprintf_r>
 800b0d0:	9b02      	ldr	r3, [sp, #8]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	701a      	strb	r2, [r3, #0]
 800b0d6:	b01c      	add	sp, #112	; 0x70
 800b0d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0dc:	b003      	add	sp, #12
 800b0de:	4770      	bx	lr
 800b0e0:	2000002c 	.word	0x2000002c
 800b0e4:	ffff0208 	.word	0xffff0208

0800b0e8 <_strtol_l.isra.0>:
 800b0e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0ec:	4680      	mov	r8, r0
 800b0ee:	4689      	mov	r9, r1
 800b0f0:	4692      	mov	sl, r2
 800b0f2:	461e      	mov	r6, r3
 800b0f4:	460f      	mov	r7, r1
 800b0f6:	463d      	mov	r5, r7
 800b0f8:	9808      	ldr	r0, [sp, #32]
 800b0fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b0fe:	f000 f885 	bl	800b20c <__locale_ctype_ptr_l>
 800b102:	4420      	add	r0, r4
 800b104:	7843      	ldrb	r3, [r0, #1]
 800b106:	f013 0308 	ands.w	r3, r3, #8
 800b10a:	d132      	bne.n	800b172 <_strtol_l.isra.0+0x8a>
 800b10c:	2c2d      	cmp	r4, #45	; 0x2d
 800b10e:	d132      	bne.n	800b176 <_strtol_l.isra.0+0x8e>
 800b110:	787c      	ldrb	r4, [r7, #1]
 800b112:	1cbd      	adds	r5, r7, #2
 800b114:	2201      	movs	r2, #1
 800b116:	2e00      	cmp	r6, #0
 800b118:	d05d      	beq.n	800b1d6 <_strtol_l.isra.0+0xee>
 800b11a:	2e10      	cmp	r6, #16
 800b11c:	d109      	bne.n	800b132 <_strtol_l.isra.0+0x4a>
 800b11e:	2c30      	cmp	r4, #48	; 0x30
 800b120:	d107      	bne.n	800b132 <_strtol_l.isra.0+0x4a>
 800b122:	782b      	ldrb	r3, [r5, #0]
 800b124:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b128:	2b58      	cmp	r3, #88	; 0x58
 800b12a:	d14f      	bne.n	800b1cc <_strtol_l.isra.0+0xe4>
 800b12c:	786c      	ldrb	r4, [r5, #1]
 800b12e:	2610      	movs	r6, #16
 800b130:	3502      	adds	r5, #2
 800b132:	2a00      	cmp	r2, #0
 800b134:	bf14      	ite	ne
 800b136:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800b13a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800b13e:	2700      	movs	r7, #0
 800b140:	fbb1 fcf6 	udiv	ip, r1, r6
 800b144:	4638      	mov	r0, r7
 800b146:	fb06 1e1c 	mls	lr, r6, ip, r1
 800b14a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800b14e:	2b09      	cmp	r3, #9
 800b150:	d817      	bhi.n	800b182 <_strtol_l.isra.0+0x9a>
 800b152:	461c      	mov	r4, r3
 800b154:	42a6      	cmp	r6, r4
 800b156:	dd23      	ble.n	800b1a0 <_strtol_l.isra.0+0xb8>
 800b158:	1c7b      	adds	r3, r7, #1
 800b15a:	d007      	beq.n	800b16c <_strtol_l.isra.0+0x84>
 800b15c:	4584      	cmp	ip, r0
 800b15e:	d31c      	bcc.n	800b19a <_strtol_l.isra.0+0xb2>
 800b160:	d101      	bne.n	800b166 <_strtol_l.isra.0+0x7e>
 800b162:	45a6      	cmp	lr, r4
 800b164:	db19      	blt.n	800b19a <_strtol_l.isra.0+0xb2>
 800b166:	fb00 4006 	mla	r0, r0, r6, r4
 800b16a:	2701      	movs	r7, #1
 800b16c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b170:	e7eb      	b.n	800b14a <_strtol_l.isra.0+0x62>
 800b172:	462f      	mov	r7, r5
 800b174:	e7bf      	b.n	800b0f6 <_strtol_l.isra.0+0xe>
 800b176:	2c2b      	cmp	r4, #43	; 0x2b
 800b178:	bf04      	itt	eq
 800b17a:	1cbd      	addeq	r5, r7, #2
 800b17c:	787c      	ldrbeq	r4, [r7, #1]
 800b17e:	461a      	mov	r2, r3
 800b180:	e7c9      	b.n	800b116 <_strtol_l.isra.0+0x2e>
 800b182:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800b186:	2b19      	cmp	r3, #25
 800b188:	d801      	bhi.n	800b18e <_strtol_l.isra.0+0xa6>
 800b18a:	3c37      	subs	r4, #55	; 0x37
 800b18c:	e7e2      	b.n	800b154 <_strtol_l.isra.0+0x6c>
 800b18e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800b192:	2b19      	cmp	r3, #25
 800b194:	d804      	bhi.n	800b1a0 <_strtol_l.isra.0+0xb8>
 800b196:	3c57      	subs	r4, #87	; 0x57
 800b198:	e7dc      	b.n	800b154 <_strtol_l.isra.0+0x6c>
 800b19a:	f04f 37ff 	mov.w	r7, #4294967295
 800b19e:	e7e5      	b.n	800b16c <_strtol_l.isra.0+0x84>
 800b1a0:	1c7b      	adds	r3, r7, #1
 800b1a2:	d108      	bne.n	800b1b6 <_strtol_l.isra.0+0xce>
 800b1a4:	2322      	movs	r3, #34	; 0x22
 800b1a6:	f8c8 3000 	str.w	r3, [r8]
 800b1aa:	4608      	mov	r0, r1
 800b1ac:	f1ba 0f00 	cmp.w	sl, #0
 800b1b0:	d107      	bne.n	800b1c2 <_strtol_l.isra.0+0xda>
 800b1b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1b6:	b102      	cbz	r2, 800b1ba <_strtol_l.isra.0+0xd2>
 800b1b8:	4240      	negs	r0, r0
 800b1ba:	f1ba 0f00 	cmp.w	sl, #0
 800b1be:	d0f8      	beq.n	800b1b2 <_strtol_l.isra.0+0xca>
 800b1c0:	b10f      	cbz	r7, 800b1c6 <_strtol_l.isra.0+0xde>
 800b1c2:	f105 39ff 	add.w	r9, r5, #4294967295
 800b1c6:	f8ca 9000 	str.w	r9, [sl]
 800b1ca:	e7f2      	b.n	800b1b2 <_strtol_l.isra.0+0xca>
 800b1cc:	2430      	movs	r4, #48	; 0x30
 800b1ce:	2e00      	cmp	r6, #0
 800b1d0:	d1af      	bne.n	800b132 <_strtol_l.isra.0+0x4a>
 800b1d2:	2608      	movs	r6, #8
 800b1d4:	e7ad      	b.n	800b132 <_strtol_l.isra.0+0x4a>
 800b1d6:	2c30      	cmp	r4, #48	; 0x30
 800b1d8:	d0a3      	beq.n	800b122 <_strtol_l.isra.0+0x3a>
 800b1da:	260a      	movs	r6, #10
 800b1dc:	e7a9      	b.n	800b132 <_strtol_l.isra.0+0x4a>
	...

0800b1e0 <strtol>:
 800b1e0:	4b08      	ldr	r3, [pc, #32]	; (800b204 <strtol+0x24>)
 800b1e2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b1e4:	681c      	ldr	r4, [r3, #0]
 800b1e6:	4d08      	ldr	r5, [pc, #32]	; (800b208 <strtol+0x28>)
 800b1e8:	6a23      	ldr	r3, [r4, #32]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	bf08      	it	eq
 800b1ee:	462b      	moveq	r3, r5
 800b1f0:	9300      	str	r3, [sp, #0]
 800b1f2:	4613      	mov	r3, r2
 800b1f4:	460a      	mov	r2, r1
 800b1f6:	4601      	mov	r1, r0
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	f7ff ff75 	bl	800b0e8 <_strtol_l.isra.0>
 800b1fe:	b003      	add	sp, #12
 800b200:	bd30      	pop	{r4, r5, pc}
 800b202:	bf00      	nop
 800b204:	2000002c 	.word	0x2000002c
 800b208:	20000090 	.word	0x20000090

0800b20c <__locale_ctype_ptr_l>:
 800b20c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800b210:	4770      	bx	lr

0800b212 <__ascii_mbtowc>:
 800b212:	b082      	sub	sp, #8
 800b214:	b901      	cbnz	r1, 800b218 <__ascii_mbtowc+0x6>
 800b216:	a901      	add	r1, sp, #4
 800b218:	b142      	cbz	r2, 800b22c <__ascii_mbtowc+0x1a>
 800b21a:	b14b      	cbz	r3, 800b230 <__ascii_mbtowc+0x1e>
 800b21c:	7813      	ldrb	r3, [r2, #0]
 800b21e:	600b      	str	r3, [r1, #0]
 800b220:	7812      	ldrb	r2, [r2, #0]
 800b222:	1c10      	adds	r0, r2, #0
 800b224:	bf18      	it	ne
 800b226:	2001      	movne	r0, #1
 800b228:	b002      	add	sp, #8
 800b22a:	4770      	bx	lr
 800b22c:	4610      	mov	r0, r2
 800b22e:	e7fb      	b.n	800b228 <__ascii_mbtowc+0x16>
 800b230:	f06f 0001 	mvn.w	r0, #1
 800b234:	e7f8      	b.n	800b228 <__ascii_mbtowc+0x16>

0800b236 <__malloc_lock>:
 800b236:	4770      	bx	lr

0800b238 <__malloc_unlock>:
 800b238:	4770      	bx	lr

0800b23a <__ssputs_r>:
 800b23a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b23e:	688e      	ldr	r6, [r1, #8]
 800b240:	429e      	cmp	r6, r3
 800b242:	4682      	mov	sl, r0
 800b244:	460c      	mov	r4, r1
 800b246:	4690      	mov	r8, r2
 800b248:	4699      	mov	r9, r3
 800b24a:	d837      	bhi.n	800b2bc <__ssputs_r+0x82>
 800b24c:	898a      	ldrh	r2, [r1, #12]
 800b24e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b252:	d031      	beq.n	800b2b8 <__ssputs_r+0x7e>
 800b254:	6825      	ldr	r5, [r4, #0]
 800b256:	6909      	ldr	r1, [r1, #16]
 800b258:	1a6f      	subs	r7, r5, r1
 800b25a:	6965      	ldr	r5, [r4, #20]
 800b25c:	2302      	movs	r3, #2
 800b25e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b262:	fb95 f5f3 	sdiv	r5, r5, r3
 800b266:	f109 0301 	add.w	r3, r9, #1
 800b26a:	443b      	add	r3, r7
 800b26c:	429d      	cmp	r5, r3
 800b26e:	bf38      	it	cc
 800b270:	461d      	movcc	r5, r3
 800b272:	0553      	lsls	r3, r2, #21
 800b274:	d530      	bpl.n	800b2d8 <__ssputs_r+0x9e>
 800b276:	4629      	mov	r1, r5
 800b278:	f7ff feac 	bl	800afd4 <_malloc_r>
 800b27c:	4606      	mov	r6, r0
 800b27e:	b950      	cbnz	r0, 800b296 <__ssputs_r+0x5c>
 800b280:	230c      	movs	r3, #12
 800b282:	f8ca 3000 	str.w	r3, [sl]
 800b286:	89a3      	ldrh	r3, [r4, #12]
 800b288:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b28c:	81a3      	strh	r3, [r4, #12]
 800b28e:	f04f 30ff 	mov.w	r0, #4294967295
 800b292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b296:	463a      	mov	r2, r7
 800b298:	6921      	ldr	r1, [r4, #16]
 800b29a:	f000 fab6 	bl	800b80a <memcpy>
 800b29e:	89a3      	ldrh	r3, [r4, #12]
 800b2a0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b2a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2a8:	81a3      	strh	r3, [r4, #12]
 800b2aa:	6126      	str	r6, [r4, #16]
 800b2ac:	6165      	str	r5, [r4, #20]
 800b2ae:	443e      	add	r6, r7
 800b2b0:	1bed      	subs	r5, r5, r7
 800b2b2:	6026      	str	r6, [r4, #0]
 800b2b4:	60a5      	str	r5, [r4, #8]
 800b2b6:	464e      	mov	r6, r9
 800b2b8:	454e      	cmp	r6, r9
 800b2ba:	d900      	bls.n	800b2be <__ssputs_r+0x84>
 800b2bc:	464e      	mov	r6, r9
 800b2be:	4632      	mov	r2, r6
 800b2c0:	4641      	mov	r1, r8
 800b2c2:	6820      	ldr	r0, [r4, #0]
 800b2c4:	f000 faac 	bl	800b820 <memmove>
 800b2c8:	68a3      	ldr	r3, [r4, #8]
 800b2ca:	1b9b      	subs	r3, r3, r6
 800b2cc:	60a3      	str	r3, [r4, #8]
 800b2ce:	6823      	ldr	r3, [r4, #0]
 800b2d0:	441e      	add	r6, r3
 800b2d2:	6026      	str	r6, [r4, #0]
 800b2d4:	2000      	movs	r0, #0
 800b2d6:	e7dc      	b.n	800b292 <__ssputs_r+0x58>
 800b2d8:	462a      	mov	r2, r5
 800b2da:	f000 faba 	bl	800b852 <_realloc_r>
 800b2de:	4606      	mov	r6, r0
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	d1e2      	bne.n	800b2aa <__ssputs_r+0x70>
 800b2e4:	6921      	ldr	r1, [r4, #16]
 800b2e6:	4650      	mov	r0, sl
 800b2e8:	f7ff fe26 	bl	800af38 <_free_r>
 800b2ec:	e7c8      	b.n	800b280 <__ssputs_r+0x46>
	...

0800b2f0 <_svfiprintf_r>:
 800b2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f4:	461d      	mov	r5, r3
 800b2f6:	898b      	ldrh	r3, [r1, #12]
 800b2f8:	061f      	lsls	r7, r3, #24
 800b2fa:	b09d      	sub	sp, #116	; 0x74
 800b2fc:	4680      	mov	r8, r0
 800b2fe:	460c      	mov	r4, r1
 800b300:	4616      	mov	r6, r2
 800b302:	d50f      	bpl.n	800b324 <_svfiprintf_r+0x34>
 800b304:	690b      	ldr	r3, [r1, #16]
 800b306:	b96b      	cbnz	r3, 800b324 <_svfiprintf_r+0x34>
 800b308:	2140      	movs	r1, #64	; 0x40
 800b30a:	f7ff fe63 	bl	800afd4 <_malloc_r>
 800b30e:	6020      	str	r0, [r4, #0]
 800b310:	6120      	str	r0, [r4, #16]
 800b312:	b928      	cbnz	r0, 800b320 <_svfiprintf_r+0x30>
 800b314:	230c      	movs	r3, #12
 800b316:	f8c8 3000 	str.w	r3, [r8]
 800b31a:	f04f 30ff 	mov.w	r0, #4294967295
 800b31e:	e0c8      	b.n	800b4b2 <_svfiprintf_r+0x1c2>
 800b320:	2340      	movs	r3, #64	; 0x40
 800b322:	6163      	str	r3, [r4, #20]
 800b324:	2300      	movs	r3, #0
 800b326:	9309      	str	r3, [sp, #36]	; 0x24
 800b328:	2320      	movs	r3, #32
 800b32a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b32e:	2330      	movs	r3, #48	; 0x30
 800b330:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b334:	9503      	str	r5, [sp, #12]
 800b336:	f04f 0b01 	mov.w	fp, #1
 800b33a:	4637      	mov	r7, r6
 800b33c:	463d      	mov	r5, r7
 800b33e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b342:	b10b      	cbz	r3, 800b348 <_svfiprintf_r+0x58>
 800b344:	2b25      	cmp	r3, #37	; 0x25
 800b346:	d13e      	bne.n	800b3c6 <_svfiprintf_r+0xd6>
 800b348:	ebb7 0a06 	subs.w	sl, r7, r6
 800b34c:	d00b      	beq.n	800b366 <_svfiprintf_r+0x76>
 800b34e:	4653      	mov	r3, sl
 800b350:	4632      	mov	r2, r6
 800b352:	4621      	mov	r1, r4
 800b354:	4640      	mov	r0, r8
 800b356:	f7ff ff70 	bl	800b23a <__ssputs_r>
 800b35a:	3001      	adds	r0, #1
 800b35c:	f000 80a4 	beq.w	800b4a8 <_svfiprintf_r+0x1b8>
 800b360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b362:	4453      	add	r3, sl
 800b364:	9309      	str	r3, [sp, #36]	; 0x24
 800b366:	783b      	ldrb	r3, [r7, #0]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	f000 809d 	beq.w	800b4a8 <_svfiprintf_r+0x1b8>
 800b36e:	2300      	movs	r3, #0
 800b370:	f04f 32ff 	mov.w	r2, #4294967295
 800b374:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b378:	9304      	str	r3, [sp, #16]
 800b37a:	9307      	str	r3, [sp, #28]
 800b37c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b380:	931a      	str	r3, [sp, #104]	; 0x68
 800b382:	462f      	mov	r7, r5
 800b384:	2205      	movs	r2, #5
 800b386:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b38a:	4850      	ldr	r0, [pc, #320]	; (800b4cc <_svfiprintf_r+0x1dc>)
 800b38c:	f7f4 ff20 	bl	80001d0 <memchr>
 800b390:	9b04      	ldr	r3, [sp, #16]
 800b392:	b9d0      	cbnz	r0, 800b3ca <_svfiprintf_r+0xda>
 800b394:	06d9      	lsls	r1, r3, #27
 800b396:	bf44      	itt	mi
 800b398:	2220      	movmi	r2, #32
 800b39a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b39e:	071a      	lsls	r2, r3, #28
 800b3a0:	bf44      	itt	mi
 800b3a2:	222b      	movmi	r2, #43	; 0x2b
 800b3a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b3a8:	782a      	ldrb	r2, [r5, #0]
 800b3aa:	2a2a      	cmp	r2, #42	; 0x2a
 800b3ac:	d015      	beq.n	800b3da <_svfiprintf_r+0xea>
 800b3ae:	9a07      	ldr	r2, [sp, #28]
 800b3b0:	462f      	mov	r7, r5
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	250a      	movs	r5, #10
 800b3b6:	4639      	mov	r1, r7
 800b3b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3bc:	3b30      	subs	r3, #48	; 0x30
 800b3be:	2b09      	cmp	r3, #9
 800b3c0:	d94d      	bls.n	800b45e <_svfiprintf_r+0x16e>
 800b3c2:	b1b8      	cbz	r0, 800b3f4 <_svfiprintf_r+0x104>
 800b3c4:	e00f      	b.n	800b3e6 <_svfiprintf_r+0xf6>
 800b3c6:	462f      	mov	r7, r5
 800b3c8:	e7b8      	b.n	800b33c <_svfiprintf_r+0x4c>
 800b3ca:	4a40      	ldr	r2, [pc, #256]	; (800b4cc <_svfiprintf_r+0x1dc>)
 800b3cc:	1a80      	subs	r0, r0, r2
 800b3ce:	fa0b f000 	lsl.w	r0, fp, r0
 800b3d2:	4318      	orrs	r0, r3
 800b3d4:	9004      	str	r0, [sp, #16]
 800b3d6:	463d      	mov	r5, r7
 800b3d8:	e7d3      	b.n	800b382 <_svfiprintf_r+0x92>
 800b3da:	9a03      	ldr	r2, [sp, #12]
 800b3dc:	1d11      	adds	r1, r2, #4
 800b3de:	6812      	ldr	r2, [r2, #0]
 800b3e0:	9103      	str	r1, [sp, #12]
 800b3e2:	2a00      	cmp	r2, #0
 800b3e4:	db01      	blt.n	800b3ea <_svfiprintf_r+0xfa>
 800b3e6:	9207      	str	r2, [sp, #28]
 800b3e8:	e004      	b.n	800b3f4 <_svfiprintf_r+0x104>
 800b3ea:	4252      	negs	r2, r2
 800b3ec:	f043 0302 	orr.w	r3, r3, #2
 800b3f0:	9207      	str	r2, [sp, #28]
 800b3f2:	9304      	str	r3, [sp, #16]
 800b3f4:	783b      	ldrb	r3, [r7, #0]
 800b3f6:	2b2e      	cmp	r3, #46	; 0x2e
 800b3f8:	d10c      	bne.n	800b414 <_svfiprintf_r+0x124>
 800b3fa:	787b      	ldrb	r3, [r7, #1]
 800b3fc:	2b2a      	cmp	r3, #42	; 0x2a
 800b3fe:	d133      	bne.n	800b468 <_svfiprintf_r+0x178>
 800b400:	9b03      	ldr	r3, [sp, #12]
 800b402:	1d1a      	adds	r2, r3, #4
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	9203      	str	r2, [sp, #12]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	bfb8      	it	lt
 800b40c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b410:	3702      	adds	r7, #2
 800b412:	9305      	str	r3, [sp, #20]
 800b414:	4d2e      	ldr	r5, [pc, #184]	; (800b4d0 <_svfiprintf_r+0x1e0>)
 800b416:	7839      	ldrb	r1, [r7, #0]
 800b418:	2203      	movs	r2, #3
 800b41a:	4628      	mov	r0, r5
 800b41c:	f7f4 fed8 	bl	80001d0 <memchr>
 800b420:	b138      	cbz	r0, 800b432 <_svfiprintf_r+0x142>
 800b422:	2340      	movs	r3, #64	; 0x40
 800b424:	1b40      	subs	r0, r0, r5
 800b426:	fa03 f000 	lsl.w	r0, r3, r0
 800b42a:	9b04      	ldr	r3, [sp, #16]
 800b42c:	4303      	orrs	r3, r0
 800b42e:	3701      	adds	r7, #1
 800b430:	9304      	str	r3, [sp, #16]
 800b432:	7839      	ldrb	r1, [r7, #0]
 800b434:	4827      	ldr	r0, [pc, #156]	; (800b4d4 <_svfiprintf_r+0x1e4>)
 800b436:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b43a:	2206      	movs	r2, #6
 800b43c:	1c7e      	adds	r6, r7, #1
 800b43e:	f7f4 fec7 	bl	80001d0 <memchr>
 800b442:	2800      	cmp	r0, #0
 800b444:	d038      	beq.n	800b4b8 <_svfiprintf_r+0x1c8>
 800b446:	4b24      	ldr	r3, [pc, #144]	; (800b4d8 <_svfiprintf_r+0x1e8>)
 800b448:	bb13      	cbnz	r3, 800b490 <_svfiprintf_r+0x1a0>
 800b44a:	9b03      	ldr	r3, [sp, #12]
 800b44c:	3307      	adds	r3, #7
 800b44e:	f023 0307 	bic.w	r3, r3, #7
 800b452:	3308      	adds	r3, #8
 800b454:	9303      	str	r3, [sp, #12]
 800b456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b458:	444b      	add	r3, r9
 800b45a:	9309      	str	r3, [sp, #36]	; 0x24
 800b45c:	e76d      	b.n	800b33a <_svfiprintf_r+0x4a>
 800b45e:	fb05 3202 	mla	r2, r5, r2, r3
 800b462:	2001      	movs	r0, #1
 800b464:	460f      	mov	r7, r1
 800b466:	e7a6      	b.n	800b3b6 <_svfiprintf_r+0xc6>
 800b468:	2300      	movs	r3, #0
 800b46a:	3701      	adds	r7, #1
 800b46c:	9305      	str	r3, [sp, #20]
 800b46e:	4619      	mov	r1, r3
 800b470:	250a      	movs	r5, #10
 800b472:	4638      	mov	r0, r7
 800b474:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b478:	3a30      	subs	r2, #48	; 0x30
 800b47a:	2a09      	cmp	r2, #9
 800b47c:	d903      	bls.n	800b486 <_svfiprintf_r+0x196>
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d0c8      	beq.n	800b414 <_svfiprintf_r+0x124>
 800b482:	9105      	str	r1, [sp, #20]
 800b484:	e7c6      	b.n	800b414 <_svfiprintf_r+0x124>
 800b486:	fb05 2101 	mla	r1, r5, r1, r2
 800b48a:	2301      	movs	r3, #1
 800b48c:	4607      	mov	r7, r0
 800b48e:	e7f0      	b.n	800b472 <_svfiprintf_r+0x182>
 800b490:	ab03      	add	r3, sp, #12
 800b492:	9300      	str	r3, [sp, #0]
 800b494:	4622      	mov	r2, r4
 800b496:	4b11      	ldr	r3, [pc, #68]	; (800b4dc <_svfiprintf_r+0x1ec>)
 800b498:	a904      	add	r1, sp, #16
 800b49a:	4640      	mov	r0, r8
 800b49c:	f3af 8000 	nop.w
 800b4a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b4a4:	4681      	mov	r9, r0
 800b4a6:	d1d6      	bne.n	800b456 <_svfiprintf_r+0x166>
 800b4a8:	89a3      	ldrh	r3, [r4, #12]
 800b4aa:	065b      	lsls	r3, r3, #25
 800b4ac:	f53f af35 	bmi.w	800b31a <_svfiprintf_r+0x2a>
 800b4b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4b2:	b01d      	add	sp, #116	; 0x74
 800b4b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b8:	ab03      	add	r3, sp, #12
 800b4ba:	9300      	str	r3, [sp, #0]
 800b4bc:	4622      	mov	r2, r4
 800b4be:	4b07      	ldr	r3, [pc, #28]	; (800b4dc <_svfiprintf_r+0x1ec>)
 800b4c0:	a904      	add	r1, sp, #16
 800b4c2:	4640      	mov	r0, r8
 800b4c4:	f000 f882 	bl	800b5cc <_printf_i>
 800b4c8:	e7ea      	b.n	800b4a0 <_svfiprintf_r+0x1b0>
 800b4ca:	bf00      	nop
 800b4cc:	0800b906 	.word	0x0800b906
 800b4d0:	0800b90c 	.word	0x0800b90c
 800b4d4:	0800b910 	.word	0x0800b910
 800b4d8:	00000000 	.word	0x00000000
 800b4dc:	0800b23b 	.word	0x0800b23b

0800b4e0 <_printf_common>:
 800b4e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4e4:	4691      	mov	r9, r2
 800b4e6:	461f      	mov	r7, r3
 800b4e8:	688a      	ldr	r2, [r1, #8]
 800b4ea:	690b      	ldr	r3, [r1, #16]
 800b4ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b4f0:	4293      	cmp	r3, r2
 800b4f2:	bfb8      	it	lt
 800b4f4:	4613      	movlt	r3, r2
 800b4f6:	f8c9 3000 	str.w	r3, [r9]
 800b4fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b4fe:	4606      	mov	r6, r0
 800b500:	460c      	mov	r4, r1
 800b502:	b112      	cbz	r2, 800b50a <_printf_common+0x2a>
 800b504:	3301      	adds	r3, #1
 800b506:	f8c9 3000 	str.w	r3, [r9]
 800b50a:	6823      	ldr	r3, [r4, #0]
 800b50c:	0699      	lsls	r1, r3, #26
 800b50e:	bf42      	ittt	mi
 800b510:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b514:	3302      	addmi	r3, #2
 800b516:	f8c9 3000 	strmi.w	r3, [r9]
 800b51a:	6825      	ldr	r5, [r4, #0]
 800b51c:	f015 0506 	ands.w	r5, r5, #6
 800b520:	d107      	bne.n	800b532 <_printf_common+0x52>
 800b522:	f104 0a19 	add.w	sl, r4, #25
 800b526:	68e3      	ldr	r3, [r4, #12]
 800b528:	f8d9 2000 	ldr.w	r2, [r9]
 800b52c:	1a9b      	subs	r3, r3, r2
 800b52e:	42ab      	cmp	r3, r5
 800b530:	dc28      	bgt.n	800b584 <_printf_common+0xa4>
 800b532:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b536:	6822      	ldr	r2, [r4, #0]
 800b538:	3300      	adds	r3, #0
 800b53a:	bf18      	it	ne
 800b53c:	2301      	movne	r3, #1
 800b53e:	0692      	lsls	r2, r2, #26
 800b540:	d42d      	bmi.n	800b59e <_printf_common+0xbe>
 800b542:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b546:	4639      	mov	r1, r7
 800b548:	4630      	mov	r0, r6
 800b54a:	47c0      	blx	r8
 800b54c:	3001      	adds	r0, #1
 800b54e:	d020      	beq.n	800b592 <_printf_common+0xb2>
 800b550:	6823      	ldr	r3, [r4, #0]
 800b552:	68e5      	ldr	r5, [r4, #12]
 800b554:	f8d9 2000 	ldr.w	r2, [r9]
 800b558:	f003 0306 	and.w	r3, r3, #6
 800b55c:	2b04      	cmp	r3, #4
 800b55e:	bf08      	it	eq
 800b560:	1aad      	subeq	r5, r5, r2
 800b562:	68a3      	ldr	r3, [r4, #8]
 800b564:	6922      	ldr	r2, [r4, #16]
 800b566:	bf0c      	ite	eq
 800b568:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b56c:	2500      	movne	r5, #0
 800b56e:	4293      	cmp	r3, r2
 800b570:	bfc4      	itt	gt
 800b572:	1a9b      	subgt	r3, r3, r2
 800b574:	18ed      	addgt	r5, r5, r3
 800b576:	f04f 0900 	mov.w	r9, #0
 800b57a:	341a      	adds	r4, #26
 800b57c:	454d      	cmp	r5, r9
 800b57e:	d11a      	bne.n	800b5b6 <_printf_common+0xd6>
 800b580:	2000      	movs	r0, #0
 800b582:	e008      	b.n	800b596 <_printf_common+0xb6>
 800b584:	2301      	movs	r3, #1
 800b586:	4652      	mov	r2, sl
 800b588:	4639      	mov	r1, r7
 800b58a:	4630      	mov	r0, r6
 800b58c:	47c0      	blx	r8
 800b58e:	3001      	adds	r0, #1
 800b590:	d103      	bne.n	800b59a <_printf_common+0xba>
 800b592:	f04f 30ff 	mov.w	r0, #4294967295
 800b596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b59a:	3501      	adds	r5, #1
 800b59c:	e7c3      	b.n	800b526 <_printf_common+0x46>
 800b59e:	18e1      	adds	r1, r4, r3
 800b5a0:	1c5a      	adds	r2, r3, #1
 800b5a2:	2030      	movs	r0, #48	; 0x30
 800b5a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b5a8:	4422      	add	r2, r4
 800b5aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b5ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b5b2:	3302      	adds	r3, #2
 800b5b4:	e7c5      	b.n	800b542 <_printf_common+0x62>
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	4622      	mov	r2, r4
 800b5ba:	4639      	mov	r1, r7
 800b5bc:	4630      	mov	r0, r6
 800b5be:	47c0      	blx	r8
 800b5c0:	3001      	adds	r0, #1
 800b5c2:	d0e6      	beq.n	800b592 <_printf_common+0xb2>
 800b5c4:	f109 0901 	add.w	r9, r9, #1
 800b5c8:	e7d8      	b.n	800b57c <_printf_common+0x9c>
	...

0800b5cc <_printf_i>:
 800b5cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b5d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b5d4:	460c      	mov	r4, r1
 800b5d6:	7e09      	ldrb	r1, [r1, #24]
 800b5d8:	b085      	sub	sp, #20
 800b5da:	296e      	cmp	r1, #110	; 0x6e
 800b5dc:	4617      	mov	r7, r2
 800b5de:	4606      	mov	r6, r0
 800b5e0:	4698      	mov	r8, r3
 800b5e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b5e4:	f000 80b3 	beq.w	800b74e <_printf_i+0x182>
 800b5e8:	d822      	bhi.n	800b630 <_printf_i+0x64>
 800b5ea:	2963      	cmp	r1, #99	; 0x63
 800b5ec:	d036      	beq.n	800b65c <_printf_i+0x90>
 800b5ee:	d80a      	bhi.n	800b606 <_printf_i+0x3a>
 800b5f0:	2900      	cmp	r1, #0
 800b5f2:	f000 80b9 	beq.w	800b768 <_printf_i+0x19c>
 800b5f6:	2958      	cmp	r1, #88	; 0x58
 800b5f8:	f000 8083 	beq.w	800b702 <_printf_i+0x136>
 800b5fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b600:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b604:	e032      	b.n	800b66c <_printf_i+0xa0>
 800b606:	2964      	cmp	r1, #100	; 0x64
 800b608:	d001      	beq.n	800b60e <_printf_i+0x42>
 800b60a:	2969      	cmp	r1, #105	; 0x69
 800b60c:	d1f6      	bne.n	800b5fc <_printf_i+0x30>
 800b60e:	6820      	ldr	r0, [r4, #0]
 800b610:	6813      	ldr	r3, [r2, #0]
 800b612:	0605      	lsls	r5, r0, #24
 800b614:	f103 0104 	add.w	r1, r3, #4
 800b618:	d52a      	bpl.n	800b670 <_printf_i+0xa4>
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	6011      	str	r1, [r2, #0]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	da03      	bge.n	800b62a <_printf_i+0x5e>
 800b622:	222d      	movs	r2, #45	; 0x2d
 800b624:	425b      	negs	r3, r3
 800b626:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b62a:	486f      	ldr	r0, [pc, #444]	; (800b7e8 <_printf_i+0x21c>)
 800b62c:	220a      	movs	r2, #10
 800b62e:	e039      	b.n	800b6a4 <_printf_i+0xd8>
 800b630:	2973      	cmp	r1, #115	; 0x73
 800b632:	f000 809d 	beq.w	800b770 <_printf_i+0x1a4>
 800b636:	d808      	bhi.n	800b64a <_printf_i+0x7e>
 800b638:	296f      	cmp	r1, #111	; 0x6f
 800b63a:	d020      	beq.n	800b67e <_printf_i+0xb2>
 800b63c:	2970      	cmp	r1, #112	; 0x70
 800b63e:	d1dd      	bne.n	800b5fc <_printf_i+0x30>
 800b640:	6823      	ldr	r3, [r4, #0]
 800b642:	f043 0320 	orr.w	r3, r3, #32
 800b646:	6023      	str	r3, [r4, #0]
 800b648:	e003      	b.n	800b652 <_printf_i+0x86>
 800b64a:	2975      	cmp	r1, #117	; 0x75
 800b64c:	d017      	beq.n	800b67e <_printf_i+0xb2>
 800b64e:	2978      	cmp	r1, #120	; 0x78
 800b650:	d1d4      	bne.n	800b5fc <_printf_i+0x30>
 800b652:	2378      	movs	r3, #120	; 0x78
 800b654:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b658:	4864      	ldr	r0, [pc, #400]	; (800b7ec <_printf_i+0x220>)
 800b65a:	e055      	b.n	800b708 <_printf_i+0x13c>
 800b65c:	6813      	ldr	r3, [r2, #0]
 800b65e:	1d19      	adds	r1, r3, #4
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	6011      	str	r1, [r2, #0]
 800b664:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b668:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b66c:	2301      	movs	r3, #1
 800b66e:	e08c      	b.n	800b78a <_printf_i+0x1be>
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	6011      	str	r1, [r2, #0]
 800b674:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b678:	bf18      	it	ne
 800b67a:	b21b      	sxthne	r3, r3
 800b67c:	e7cf      	b.n	800b61e <_printf_i+0x52>
 800b67e:	6813      	ldr	r3, [r2, #0]
 800b680:	6825      	ldr	r5, [r4, #0]
 800b682:	1d18      	adds	r0, r3, #4
 800b684:	6010      	str	r0, [r2, #0]
 800b686:	0628      	lsls	r0, r5, #24
 800b688:	d501      	bpl.n	800b68e <_printf_i+0xc2>
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	e002      	b.n	800b694 <_printf_i+0xc8>
 800b68e:	0668      	lsls	r0, r5, #25
 800b690:	d5fb      	bpl.n	800b68a <_printf_i+0xbe>
 800b692:	881b      	ldrh	r3, [r3, #0]
 800b694:	4854      	ldr	r0, [pc, #336]	; (800b7e8 <_printf_i+0x21c>)
 800b696:	296f      	cmp	r1, #111	; 0x6f
 800b698:	bf14      	ite	ne
 800b69a:	220a      	movne	r2, #10
 800b69c:	2208      	moveq	r2, #8
 800b69e:	2100      	movs	r1, #0
 800b6a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b6a4:	6865      	ldr	r5, [r4, #4]
 800b6a6:	60a5      	str	r5, [r4, #8]
 800b6a8:	2d00      	cmp	r5, #0
 800b6aa:	f2c0 8095 	blt.w	800b7d8 <_printf_i+0x20c>
 800b6ae:	6821      	ldr	r1, [r4, #0]
 800b6b0:	f021 0104 	bic.w	r1, r1, #4
 800b6b4:	6021      	str	r1, [r4, #0]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d13d      	bne.n	800b736 <_printf_i+0x16a>
 800b6ba:	2d00      	cmp	r5, #0
 800b6bc:	f040 808e 	bne.w	800b7dc <_printf_i+0x210>
 800b6c0:	4665      	mov	r5, ip
 800b6c2:	2a08      	cmp	r2, #8
 800b6c4:	d10b      	bne.n	800b6de <_printf_i+0x112>
 800b6c6:	6823      	ldr	r3, [r4, #0]
 800b6c8:	07db      	lsls	r3, r3, #31
 800b6ca:	d508      	bpl.n	800b6de <_printf_i+0x112>
 800b6cc:	6923      	ldr	r3, [r4, #16]
 800b6ce:	6862      	ldr	r2, [r4, #4]
 800b6d0:	429a      	cmp	r2, r3
 800b6d2:	bfde      	ittt	le
 800b6d4:	2330      	movle	r3, #48	; 0x30
 800b6d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b6da:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b6de:	ebac 0305 	sub.w	r3, ip, r5
 800b6e2:	6123      	str	r3, [r4, #16]
 800b6e4:	f8cd 8000 	str.w	r8, [sp]
 800b6e8:	463b      	mov	r3, r7
 800b6ea:	aa03      	add	r2, sp, #12
 800b6ec:	4621      	mov	r1, r4
 800b6ee:	4630      	mov	r0, r6
 800b6f0:	f7ff fef6 	bl	800b4e0 <_printf_common>
 800b6f4:	3001      	adds	r0, #1
 800b6f6:	d14d      	bne.n	800b794 <_printf_i+0x1c8>
 800b6f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6fc:	b005      	add	sp, #20
 800b6fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b702:	4839      	ldr	r0, [pc, #228]	; (800b7e8 <_printf_i+0x21c>)
 800b704:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b708:	6813      	ldr	r3, [r2, #0]
 800b70a:	6821      	ldr	r1, [r4, #0]
 800b70c:	1d1d      	adds	r5, r3, #4
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	6015      	str	r5, [r2, #0]
 800b712:	060a      	lsls	r2, r1, #24
 800b714:	d50b      	bpl.n	800b72e <_printf_i+0x162>
 800b716:	07ca      	lsls	r2, r1, #31
 800b718:	bf44      	itt	mi
 800b71a:	f041 0120 	orrmi.w	r1, r1, #32
 800b71e:	6021      	strmi	r1, [r4, #0]
 800b720:	b91b      	cbnz	r3, 800b72a <_printf_i+0x15e>
 800b722:	6822      	ldr	r2, [r4, #0]
 800b724:	f022 0220 	bic.w	r2, r2, #32
 800b728:	6022      	str	r2, [r4, #0]
 800b72a:	2210      	movs	r2, #16
 800b72c:	e7b7      	b.n	800b69e <_printf_i+0xd2>
 800b72e:	064d      	lsls	r5, r1, #25
 800b730:	bf48      	it	mi
 800b732:	b29b      	uxthmi	r3, r3
 800b734:	e7ef      	b.n	800b716 <_printf_i+0x14a>
 800b736:	4665      	mov	r5, ip
 800b738:	fbb3 f1f2 	udiv	r1, r3, r2
 800b73c:	fb02 3311 	mls	r3, r2, r1, r3
 800b740:	5cc3      	ldrb	r3, [r0, r3]
 800b742:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b746:	460b      	mov	r3, r1
 800b748:	2900      	cmp	r1, #0
 800b74a:	d1f5      	bne.n	800b738 <_printf_i+0x16c>
 800b74c:	e7b9      	b.n	800b6c2 <_printf_i+0xf6>
 800b74e:	6813      	ldr	r3, [r2, #0]
 800b750:	6825      	ldr	r5, [r4, #0]
 800b752:	6961      	ldr	r1, [r4, #20]
 800b754:	1d18      	adds	r0, r3, #4
 800b756:	6010      	str	r0, [r2, #0]
 800b758:	0628      	lsls	r0, r5, #24
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	d501      	bpl.n	800b762 <_printf_i+0x196>
 800b75e:	6019      	str	r1, [r3, #0]
 800b760:	e002      	b.n	800b768 <_printf_i+0x19c>
 800b762:	066a      	lsls	r2, r5, #25
 800b764:	d5fb      	bpl.n	800b75e <_printf_i+0x192>
 800b766:	8019      	strh	r1, [r3, #0]
 800b768:	2300      	movs	r3, #0
 800b76a:	6123      	str	r3, [r4, #16]
 800b76c:	4665      	mov	r5, ip
 800b76e:	e7b9      	b.n	800b6e4 <_printf_i+0x118>
 800b770:	6813      	ldr	r3, [r2, #0]
 800b772:	1d19      	adds	r1, r3, #4
 800b774:	6011      	str	r1, [r2, #0]
 800b776:	681d      	ldr	r5, [r3, #0]
 800b778:	6862      	ldr	r2, [r4, #4]
 800b77a:	2100      	movs	r1, #0
 800b77c:	4628      	mov	r0, r5
 800b77e:	f7f4 fd27 	bl	80001d0 <memchr>
 800b782:	b108      	cbz	r0, 800b788 <_printf_i+0x1bc>
 800b784:	1b40      	subs	r0, r0, r5
 800b786:	6060      	str	r0, [r4, #4]
 800b788:	6863      	ldr	r3, [r4, #4]
 800b78a:	6123      	str	r3, [r4, #16]
 800b78c:	2300      	movs	r3, #0
 800b78e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b792:	e7a7      	b.n	800b6e4 <_printf_i+0x118>
 800b794:	6923      	ldr	r3, [r4, #16]
 800b796:	462a      	mov	r2, r5
 800b798:	4639      	mov	r1, r7
 800b79a:	4630      	mov	r0, r6
 800b79c:	47c0      	blx	r8
 800b79e:	3001      	adds	r0, #1
 800b7a0:	d0aa      	beq.n	800b6f8 <_printf_i+0x12c>
 800b7a2:	6823      	ldr	r3, [r4, #0]
 800b7a4:	079b      	lsls	r3, r3, #30
 800b7a6:	d413      	bmi.n	800b7d0 <_printf_i+0x204>
 800b7a8:	68e0      	ldr	r0, [r4, #12]
 800b7aa:	9b03      	ldr	r3, [sp, #12]
 800b7ac:	4298      	cmp	r0, r3
 800b7ae:	bfb8      	it	lt
 800b7b0:	4618      	movlt	r0, r3
 800b7b2:	e7a3      	b.n	800b6fc <_printf_i+0x130>
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	464a      	mov	r2, r9
 800b7b8:	4639      	mov	r1, r7
 800b7ba:	4630      	mov	r0, r6
 800b7bc:	47c0      	blx	r8
 800b7be:	3001      	adds	r0, #1
 800b7c0:	d09a      	beq.n	800b6f8 <_printf_i+0x12c>
 800b7c2:	3501      	adds	r5, #1
 800b7c4:	68e3      	ldr	r3, [r4, #12]
 800b7c6:	9a03      	ldr	r2, [sp, #12]
 800b7c8:	1a9b      	subs	r3, r3, r2
 800b7ca:	42ab      	cmp	r3, r5
 800b7cc:	dcf2      	bgt.n	800b7b4 <_printf_i+0x1e8>
 800b7ce:	e7eb      	b.n	800b7a8 <_printf_i+0x1dc>
 800b7d0:	2500      	movs	r5, #0
 800b7d2:	f104 0919 	add.w	r9, r4, #25
 800b7d6:	e7f5      	b.n	800b7c4 <_printf_i+0x1f8>
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d1ac      	bne.n	800b736 <_printf_i+0x16a>
 800b7dc:	7803      	ldrb	r3, [r0, #0]
 800b7de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b7e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b7e6:	e76c      	b.n	800b6c2 <_printf_i+0xf6>
 800b7e8:	0800b917 	.word	0x0800b917
 800b7ec:	0800b928 	.word	0x0800b928

0800b7f0 <__ascii_wctomb>:
 800b7f0:	b149      	cbz	r1, 800b806 <__ascii_wctomb+0x16>
 800b7f2:	2aff      	cmp	r2, #255	; 0xff
 800b7f4:	bf85      	ittet	hi
 800b7f6:	238a      	movhi	r3, #138	; 0x8a
 800b7f8:	6003      	strhi	r3, [r0, #0]
 800b7fa:	700a      	strbls	r2, [r1, #0]
 800b7fc:	f04f 30ff 	movhi.w	r0, #4294967295
 800b800:	bf98      	it	ls
 800b802:	2001      	movls	r0, #1
 800b804:	4770      	bx	lr
 800b806:	4608      	mov	r0, r1
 800b808:	4770      	bx	lr

0800b80a <memcpy>:
 800b80a:	b510      	push	{r4, lr}
 800b80c:	1e43      	subs	r3, r0, #1
 800b80e:	440a      	add	r2, r1
 800b810:	4291      	cmp	r1, r2
 800b812:	d100      	bne.n	800b816 <memcpy+0xc>
 800b814:	bd10      	pop	{r4, pc}
 800b816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b81a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b81e:	e7f7      	b.n	800b810 <memcpy+0x6>

0800b820 <memmove>:
 800b820:	4288      	cmp	r0, r1
 800b822:	b510      	push	{r4, lr}
 800b824:	eb01 0302 	add.w	r3, r1, r2
 800b828:	d807      	bhi.n	800b83a <memmove+0x1a>
 800b82a:	1e42      	subs	r2, r0, #1
 800b82c:	4299      	cmp	r1, r3
 800b82e:	d00a      	beq.n	800b846 <memmove+0x26>
 800b830:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b834:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b838:	e7f8      	b.n	800b82c <memmove+0xc>
 800b83a:	4283      	cmp	r3, r0
 800b83c:	d9f5      	bls.n	800b82a <memmove+0xa>
 800b83e:	1881      	adds	r1, r0, r2
 800b840:	1ad2      	subs	r2, r2, r3
 800b842:	42d3      	cmn	r3, r2
 800b844:	d100      	bne.n	800b848 <memmove+0x28>
 800b846:	bd10      	pop	{r4, pc}
 800b848:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b84c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b850:	e7f7      	b.n	800b842 <memmove+0x22>

0800b852 <_realloc_r>:
 800b852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b854:	4607      	mov	r7, r0
 800b856:	4614      	mov	r4, r2
 800b858:	460e      	mov	r6, r1
 800b85a:	b921      	cbnz	r1, 800b866 <_realloc_r+0x14>
 800b85c:	4611      	mov	r1, r2
 800b85e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b862:	f7ff bbb7 	b.w	800afd4 <_malloc_r>
 800b866:	b922      	cbnz	r2, 800b872 <_realloc_r+0x20>
 800b868:	f7ff fb66 	bl	800af38 <_free_r>
 800b86c:	4625      	mov	r5, r4
 800b86e:	4628      	mov	r0, r5
 800b870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b872:	f000 f814 	bl	800b89e <_malloc_usable_size_r>
 800b876:	42a0      	cmp	r0, r4
 800b878:	d20f      	bcs.n	800b89a <_realloc_r+0x48>
 800b87a:	4621      	mov	r1, r4
 800b87c:	4638      	mov	r0, r7
 800b87e:	f7ff fba9 	bl	800afd4 <_malloc_r>
 800b882:	4605      	mov	r5, r0
 800b884:	2800      	cmp	r0, #0
 800b886:	d0f2      	beq.n	800b86e <_realloc_r+0x1c>
 800b888:	4631      	mov	r1, r6
 800b88a:	4622      	mov	r2, r4
 800b88c:	f7ff ffbd 	bl	800b80a <memcpy>
 800b890:	4631      	mov	r1, r6
 800b892:	4638      	mov	r0, r7
 800b894:	f7ff fb50 	bl	800af38 <_free_r>
 800b898:	e7e9      	b.n	800b86e <_realloc_r+0x1c>
 800b89a:	4635      	mov	r5, r6
 800b89c:	e7e7      	b.n	800b86e <_realloc_r+0x1c>

0800b89e <_malloc_usable_size_r>:
 800b89e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8a2:	1f18      	subs	r0, r3, #4
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	bfbc      	itt	lt
 800b8a8:	580b      	ldrlt	r3, [r1, r0]
 800b8aa:	18c0      	addlt	r0, r0, r3
 800b8ac:	4770      	bx	lr
	...

0800b8b0 <_init>:
 800b8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8b2:	bf00      	nop
 800b8b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8b6:	bc08      	pop	{r3}
 800b8b8:	469e      	mov	lr, r3
 800b8ba:	4770      	bx	lr

0800b8bc <_fini>:
 800b8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8be:	bf00      	nop
 800b8c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b8c2:	bc08      	pop	{r3}
 800b8c4:	469e      	mov	lr, r3
 800b8c6:	4770      	bx	lr
