{
    "Seebug Paper": [
        {
            "entry": {
                "link": "https://paper.seebug.org/3360/",
                "title": "VerilogLAVD\uff1a\u7528\u4e8e Verilog \u6f0f\u6d1e\u68c0\u6d4b\u7684 LLM \u8f85\u52a9\u89c4\u5219\u751f\u6210"
            },
            "fetchDate": "2025-08-20 07:30:26.096273"
        }
    ]
}