// Seed: 1595786447
module module_0 (
    output tri1 id_0,
    output wire id_1
    , id_3
);
  assign id_0 = id_3;
  assign module_3.type_6 = 0;
  assign module_2.type_1 = 0;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
module module_2 (
    input wire id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input tri id_5,
    output tri id_6,
    output supply1 id_7,
    input wor id_8
);
  module_0 modCall_1 (
      id_7,
      id_1
  );
endmodule
module module_3 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wand id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
