// Seed: 3052412410
module module_0;
  parameter id_1 = 1;
  logic [-1 : -1] id_2 = -1;
  wire id_3, id_4, id_5, id_6;
  assign module_3.id_0 = 0;
  assign module_2.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd2
) (
    id_1[id_2 :-1],
    _id_2
);
  inout wire _id_2;
  module_0 modCall_1 ();
  input logic [7:0] id_1;
endmodule
module module_2 (
    output supply0 id_0
);
  logic id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0,
    output tri1 id_1,
    output wor id_2,
    output supply1 id_3,
    input wor id_4,
    input wire id_5
);
  assign id_2 = 1;
  assign id_2 = ~|-1;
  module_0 modCall_1 ();
endmodule
