<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_labirinto\impl\gwsynthesis\telinha_labirinto.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_labirinto\src\telinha_labirinto.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 15 23:32:21 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2012</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>794</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>336</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>29</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>n956_8</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n814_s5/F </td>
</tr>
<tr>
<td>s_entrada_fim_jogo</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo_s4/Q </td>
</tr>
<tr>
<td>n340_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n340_s2/F </td>
</tr>
<tr>
<td>cmd_seq_enable</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cmd_seq_enable_s0/Q </td>
</tr>
<tr>
<td>cmd/btn_on</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cmd/btn_on_s1/Q </td>
</tr>
<tr>
<td>sck_div</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cmd/spi0/div0/s_clock_s0/Q </td>
</tr>
<tr>
<td>lock</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>cmd/lock_s4/Q </td>
</tr>
<tr>
<td>s_clock_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>data/div0/s_clock_s1/Q </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.000(MHz)</td>
<td>104.979(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sck_div</td>
<td>50.000(MHz)</td>
<td>177.857(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>s_clock_3</td>
<td>50.000(MHz)</td>
<td>96.143(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.286(MHz)</td>
<td>670.004(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n956_8!</h4>
<h4>No timing paths to get frequency of s_entrada_fim_jogo!</h4>
<h4>No timing paths to get frequency of n340_6!</h4>
<h4>No timing paths to get frequency of cmd_seq_enable!</h4>
<h4>No timing paths to get frequency of cmd/btn_on!</h4>
<h4>No timing paths to get frequency of lock!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n956_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n956_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s_entrada_fim_jogo</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s_entrada_fim_jogo</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n340_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n340_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmd_seq_enable</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmd_seq_enable</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmd/btn_on</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmd/btn_on</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sck_div</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sck_div</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s_clock_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>s_clock_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.266</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/command_to_send_3_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>4.153</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-5.266</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/command_to_send_6_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>4.153</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-5.004</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/troca_comando.count_0_s1/D</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.534</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-5.004</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/troca_comando.count_1_s1/D</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.534</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.992</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/troca_comando.count_0_s1/SET</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.879</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.992</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/troca_comando.count_1_s1/RESET</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.879</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.992</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/lock_s4/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.879</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.992</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/troca_comando.count_2_s0/SET</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.879</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.992</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/troca_comando.count_3_s0/SET</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.879</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.977</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/troca_comando.count_2_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.865</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.977</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/troca_comando.count_3_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.865</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.639</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/btn_on_s1/D</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.170</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.463</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/command_to_send_0_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.350</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.463</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/command_to_send_1_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.350</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-4.463</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/command_to_send_2_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.350</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.463</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/command_to_send_4_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.350</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.463</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/command_to_send_5_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.350</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.463</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/command_to_send_8_s0/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>3.350</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.430</td>
<td>cmd/spi0/estados_s2/Q</td>
<td>cmd/started_s9/D</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>2.961</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.141</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/started_s9/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>2.028</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.141</td>
<td>cmd/spi0/cs_s2/Q</td>
<td>cmd/btn_on_s1/CE</td>
<td>sck_div:[F]</td>
<td>sys_clk:[R]</td>
<td>0.370</td>
<td>1.410</td>
<td>2.028</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.558</td>
<td>cmd/command_to_send_1_s0/Q</td>
<td>cmd/spi0/cmd_1_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>0.370</td>
<td>-1.406</td>
<td>1.904</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.558</td>
<td>cmd/command_to_send_3_s0/Q</td>
<td>cmd/spi0/cmd_3_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>0.370</td>
<td>-1.406</td>
<td>1.904</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.558</td>
<td>cmd/command_to_send_4_s0/Q</td>
<td>cmd/spi0/cmd_4_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>0.370</td>
<td>-1.406</td>
<td>1.904</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.541</td>
<td>cmd/command_to_send_5_s0/Q</td>
<td>cmd/spi0/cmd_5_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>0.370</td>
<td>-1.406</td>
<td>1.887</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>cmd/spi0/div0/n15_s1/I0</td>
<td>cmd/spi0/div0/s_clock_s0/D</td>
<td>sck_div:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.026</td>
<td>s_flash_data_17_s9/CE</td>
<td>s_flash_data_17_s9/CE</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>n340_6:[R]</td>
<td>0.000</td>
<td>-1.827</td>
<td>1.846</td>
</tr>
<tr>
<td>3</td>
<td>0.388</td>
<td>cmd/n89_s2/I0</td>
<td>cmd/started_s9/D</td>
<td>lock:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>1.447</td>
</tr>
<tr>
<td>4</td>
<td>0.451</td>
<td>cmd/command_to_send_8_s0/Q</td>
<td>cmd/spi0/cmd_8_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-0.826</td>
<td>0.937</td>
</tr>
<tr>
<td>5</td>
<td>0.451</td>
<td>cmd/command_to_send_6_s0/Q</td>
<td>cmd/spi0/cmd_6_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-0.826</td>
<td>0.937</td>
</tr>
<tr>
<td>6</td>
<td>0.498</td>
<td>cmd/command_to_send_0_s0/Q</td>
<td>cmd/spi0/cmd_0_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-0.826</td>
<td>0.983</td>
</tr>
<tr>
<td>7</td>
<td>0.498</td>
<td>cmd/command_to_send_2_s0/Q</td>
<td>cmd/spi0/cmd_2_s2/D</td>
<td>sys_clk:[R]</td>
<td>cmd/btn_on:[F]</td>
<td>-0.370</td>
<td>-0.826</td>
<td>0.983</td>
</tr>
<tr>
<td>8</td>
<td>0.556</td>
<td>data/div0/counter_s0/Q</td>
<td>data/div0/s_clock_s1/CE</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.671</td>
<td>cmd/n89_s2/I0</td>
<td>cmd/command_to_send_0_s0/CE</td>
<td>lock:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>1.745</td>
</tr>
<tr>
<td>10</td>
<td>0.671</td>
<td>cmd/n89_s2/I0</td>
<td>cmd/command_to_send_1_s0/CE</td>
<td>lock:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>1.745</td>
</tr>
<tr>
<td>11</td>
<td>0.671</td>
<td>cmd/n89_s2/I0</td>
<td>cmd/command_to_send_2_s0/CE</td>
<td>lock:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>1.745</td>
</tr>
<tr>
<td>12</td>
<td>0.671</td>
<td>cmd/n89_s2/I0</td>
<td>cmd/command_to_send_4_s0/CE</td>
<td>lock:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>1.745</td>
</tr>
<tr>
<td>13</td>
<td>0.671</td>
<td>cmd/n89_s2/I0</td>
<td>cmd/command_to_send_5_s0/CE</td>
<td>lock:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>1.745</td>
</tr>
<tr>
<td>14</td>
<td>0.671</td>
<td>cmd/n89_s2/I0</td>
<td>cmd/command_to_send_8_s0/CE</td>
<td>lock:[R]</td>
<td>sys_clk:[R]</td>
<td>-0.000</td>
<td>-1.029</td>
<td>1.745</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>data/enviar_comando_inicial.conta_comando_1_s3/Q</td>
<td>data/enviar_comando_inicial.conta_comando_1_s3/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>data/enviar_comando_inicial.conta_comando_3_s3/Q</td>
<td>data/enviar_comando_inicial.conta_comando_3_s3/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>data/linha_0_s1/Q</td>
<td>data/linha_0_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>data/enviar_pixels.conta_local_3_s1/Q</td>
<td>data/enviar_pixels.conta_local_3_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>data/enviar_pixels.conta_local_7_s1/Q</td>
<td>data/enviar_pixels.conta_local_7_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>data/enviar_pixels.conta_local_24_s1/Q</td>
<td>data/enviar_pixels.conta_local_24_s1/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>data/enviar_comando_inicial.conta_comando_6_s2/Q</td>
<td>data/enviar_comando_inicial.conta_comando_6_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>data/enviar_comando_inicial.conta_comando_9_s2/Q</td>
<td>data/enviar_comando_inicial.conta_comando_9_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>data/enviar_comando_inicial.conta_comando_24_s2/Q</td>
<td>data/enviar_comando_inicial.conta_comando_24_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>data/enviar_comando_inicial.conta_comando_27_s2/Q</td>
<td>data/enviar_comando_inicial.conta_comando_27_s2/D</td>
<td>s_clock_3:[F]</td>
<td>s_clock_3:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>data/div0/counter_s0/Q</td>
<td>data/div0/counter_s0/D</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.458</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_17_s9/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>n340_6:[R]</td>
<td>10.000</td>
<td>-2.555</td>
<td>6.024</td>
</tr>
<tr>
<td>2</td>
<td>7.973</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_17_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.909</td>
</tr>
<tr>
<td>3</td>
<td>8.476</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_14_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.406</td>
</tr>
<tr>
<td>4</td>
<td>8.476</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_16_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.406</td>
</tr>
<tr>
<td>5</td>
<td>8.477</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_9_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.425</td>
</tr>
<tr>
<td>6</td>
<td>8.477</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_11_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.425</td>
</tr>
<tr>
<td>7</td>
<td>8.477</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_12_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.425</td>
</tr>
<tr>
<td>8</td>
<td>8.477</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_13_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.945</td>
<td>5.425</td>
</tr>
<tr>
<td>9</td>
<td>8.483</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_8_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.400</td>
</tr>
<tr>
<td>10</td>
<td>8.802</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_10_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.081</td>
</tr>
<tr>
<td>11</td>
<td>8.802</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_15_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>5.081</td>
</tr>
<tr>
<td>12</td>
<td>8.956</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_6_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.926</td>
</tr>
<tr>
<td>13</td>
<td>8.960</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_2_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.922</td>
</tr>
<tr>
<td>14</td>
<td>8.960</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_3_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.922</td>
</tr>
<tr>
<td>15</td>
<td>8.960</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_7_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.922</td>
</tr>
<tr>
<td>16</td>
<td>8.972</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_0_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.910</td>
</tr>
<tr>
<td>17</td>
<td>8.972</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_1_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.910</td>
</tr>
<tr>
<td>18</td>
<td>9.286</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_5_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.926</td>
<td>4.596</td>
</tr>
<tr>
<td>19</td>
<td>9.291</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_4_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.930</td>
<td>4.596</td>
</tr>
<tr>
<td>20</td>
<td>9.476</td>
<td>n342_s1/I0</td>
<td>s_flash_data_17_s0/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>10.000</td>
<td>-3.935</td>
<td>4.415</td>
</tr>
<tr>
<td>21</td>
<td>19.931</td>
<td>cmd/spi0/estados_s2/PRESET</td>
<td>cmd/spi0/estados_s2/PRESET</td>
<td>cmd/btn_on:[F]</td>
<td>sck_div:[F]</td>
<td>20.000</td>
<td>-2.635</td>
<td>2.631</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.694</td>
<td>n342_s1/I0</td>
<td>s_flash_data_17_s0/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.762</td>
<td>3.472</td>
</tr>
<tr>
<td>2</td>
<td>0.735</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_4_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.758</td>
<td>3.508</td>
</tr>
<tr>
<td>3</td>
<td>0.738</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_5_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.508</td>
</tr>
<tr>
<td>4</td>
<td>1.002</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_10_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.772</td>
</tr>
<tr>
<td>5</td>
<td>1.002</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_15_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.772</td>
</tr>
<tr>
<td>6</td>
<td>1.044</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_0_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.813</td>
</tr>
<tr>
<td>7</td>
<td>1.044</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_1_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.813</td>
</tr>
<tr>
<td>8</td>
<td>1.045</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_2_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.815</td>
</tr>
<tr>
<td>9</td>
<td>1.045</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_3_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.815</td>
</tr>
<tr>
<td>10</td>
<td>1.045</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_7_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.815</td>
</tr>
<tr>
<td>11</td>
<td>1.049</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_6_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>3.819</td>
</tr>
<tr>
<td>12</td>
<td>1.307</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_9_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.094</td>
</tr>
<tr>
<td>13</td>
<td>1.307</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_11_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.094</td>
</tr>
<tr>
<td>14</td>
<td>1.307</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_12_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.094</td>
</tr>
<tr>
<td>15</td>
<td>1.307</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_13_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.771</td>
<td>4.094</td>
</tr>
<tr>
<td>16</td>
<td>1.309</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_14_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>4.079</td>
</tr>
<tr>
<td>17</td>
<td>1.309</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_16_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>4.079</td>
</tr>
<tr>
<td>18</td>
<td>1.311</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_8_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>4.081</td>
</tr>
<tr>
<td>19</td>
<td>1.588</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_17_s2/CLEAR</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>s_entrada_fim_jogo:[F]</td>
<td>0.000</td>
<td>-2.755</td>
<td>4.357</td>
</tr>
<tr>
<td>20</td>
<td>1.815</td>
<td>s_flash_data_17_s10/I0</td>
<td>s_flash_data_17_s9/CLEAR</td>
<td>s_entrada_fim_jogo:[R]</td>
<td>n340_6:[R]</td>
<td>0.000</td>
<td>-1.827</td>
<td>3.687</td>
</tr>
<tr>
<td>21</td>
<td>9.618</td>
<td>cmd/spi0/estados_s2/PRESET</td>
<td>cmd/spi0/estados_s2/PRESET</td>
<td>cmd/btn_on:[R]</td>
<td>sck_div:[F]</td>
<td>-10.000</td>
<td>-1.858</td>
<td>1.521</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>data/estado_atual_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>data/GO_s4</td>
</tr>
<tr>
<td>3</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_0</td>
</tr>
<tr>
<td>4</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_4</td>
</tr>
<tr>
<td>5</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_6</td>
</tr>
<tr>
<td>6</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_7</td>
</tr>
<tr>
<td>7</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_5</td>
</tr>
<tr>
<td>8</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_1</td>
</tr>
<tr>
<td>9</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_2</td>
</tr>
<tr>
<td>10</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>gato/promx9_inst_3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.585</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>375.633</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>376.789</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>cmd/command_to_send_3_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_3_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>cmd/command_to_send_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 40.593%; route: 2.009, 48.371%; tC2Q: 0.458, 11.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.585</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>375.633</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>376.789</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>cmd/command_to_send_6_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_6_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>cmd/command_to_send_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 40.593%; route: 2.009, 48.371%; tC2Q: 0.458, 11.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.138</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/n35_s6/I2</td>
</tr>
<tr>
<td>376.170</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">cmd/n35_s6/F</td>
</tr>
<tr>
<td>376.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/troca_comando.count_0_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
<tr>
<td>371.166</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 60.295%; route: 0.945, 26.737%; tC2Q: 0.458, 12.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.138</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cmd/n34_s6/I3</td>
</tr>
<tr>
<td>376.170</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">cmd/n34_s6/F</td>
</tr>
<tr>
<td>376.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cmd/troca_comando.count_1_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
<tr>
<td>371.166</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 60.295%; route: 0.945, 26.737%; tC2Q: 0.458, 12.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.138</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.164</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>376.515</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_0_s1/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/troca_comando.count_0_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cmd/troca_comando.count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 54.778%; route: 1.296, 33.407%; tC2Q: 0.458, 11.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.138</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.164</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>376.515</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cmd/troca_comando.count_1_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cmd/troca_comando.count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 54.778%; route: 1.296, 33.407%; tC2Q: 0.458, 11.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/lock_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.138</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.164</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>376.515</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td style=" font-weight:bold;">cmd/lock_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>cmd/lock_s4/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/lock_s4</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[2][A]</td>
<td>cmd/lock_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 54.778%; route: 1.296, 33.407%; tC2Q: 0.458, 11.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.138</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.164</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>376.515</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_2_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>cmd/troca_comando.count_2_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 54.778%; route: 1.296, 33.407%; tC2Q: 0.458, 11.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.138</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>cmd/n63_s1/I2</td>
</tr>
<tr>
<td>376.164</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">cmd/n63_s1/F</td>
</tr>
<tr>
<td>376.515</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_3_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>cmd/troca_comando.count_3_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 54.778%; route: 1.296, 33.407%; tC2Q: 0.458, 11.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.138</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>cmd/n171_s1/I1</td>
</tr>
<tr>
<td>376.164</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">cmd/n171_s1/F</td>
</tr>
<tr>
<td>376.500</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>cmd/troca_comando.count_2_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>cmd/troca_comando.count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 54.986%; route: 1.281, 33.154%; tC2Q: 0.458, 11.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>376.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.138</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>cmd/n171_s1/I1</td>
</tr>
<tr>
<td>376.164</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">cmd/n171_s1/F</td>
</tr>
<tr>
<td>376.500</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">cmd/troca_comando.count_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>cmd/troca_comando.count_3_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>cmd/troca_comando.count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 54.986%; route: 1.281, 33.154%; tC2Q: 0.458, 11.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/btn_on_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.938</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>top_cs_d_s0/I1</td>
</tr>
<tr>
<td>374.563</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">top_cs_d_s0/F</td>
</tr>
<tr>
<td>374.983</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>cmd/n87_s1/I2</td>
</tr>
<tr>
<td>375.805</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">cmd/n87_s1/F</td>
</tr>
<tr>
<td>375.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">cmd/btn_on_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on_s1</td>
</tr>
<tr>
<td>371.166</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.447, 45.646%; route: 1.265, 39.896%; tC2Q: 0.458, 14.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.585</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>375.633</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>375.986</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cmd/command_to_send_0_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_0_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cmd/command_to_send_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 50.324%; route: 1.206, 35.996%; tC2Q: 0.458, 13.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.585</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>375.633</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>375.986</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>cmd/command_to_send_1_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_1_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>cmd/command_to_send_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 50.324%; route: 1.206, 35.996%; tC2Q: 0.458, 13.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.585</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>375.633</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>375.986</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cmd/command_to_send_2_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_2_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cmd/command_to_send_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 50.324%; route: 1.206, 35.996%; tC2Q: 0.458, 13.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.585</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>375.633</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>375.986</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>cmd/command_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_4_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>cmd/command_to_send_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 50.324%; route: 1.206, 35.996%; tC2Q: 0.458, 13.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.585</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>375.633</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>375.986</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>cmd/command_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_5_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>cmd/command_to_send_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 50.324%; route: 1.206, 35.996%; tC2Q: 0.458, 13.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.585</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.008</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>375.633</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>375.986</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>cmd/command_to_send_8_s0/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_8_s0</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>cmd/command_to_send_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 50.324%; route: 1.206, 35.996%; tC2Q: 0.458, 13.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>375.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.166</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>19</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/Q</td>
</tr>
<tr>
<td>373.524</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>cmd/n89_s2/I2</td>
</tr>
<tr>
<td>374.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>375.596</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">cmd/started_s9/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cmd/started_s9/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td>371.166</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cmd/started_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 37.117%; route: 1.404, 47.403%; tC2Q: 0.458, 15.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>373.518</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>cmd/started_s12/I0</td>
</tr>
<tr>
<td>374.320</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">cmd/started_s12/F</td>
</tr>
<tr>
<td>374.663</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">cmd/started_s9/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cmd/started_s9/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cmd/started_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 39.546%; route: 0.768, 37.854%; tC2Q: 0.458, 22.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>374.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/cs_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/btn_on_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>372.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>cmd/spi0/cs_s2/CLK</td>
</tr>
<tr>
<td>373.094</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cs_s2/Q</td>
</tr>
<tr>
<td>373.518</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>cmd/started_s12/I0</td>
</tr>
<tr>
<td>374.320</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">cmd/started_s12/F</td>
</tr>
<tr>
<td>374.663</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">cmd/btn_on_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.352</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.596</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/CLK</td>
</tr>
<tr>
<td>371.566</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on_s1</td>
</tr>
<tr>
<td>371.523</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 39.546%; route: 0.768, 37.854%; tC2Q: 0.458, 22.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>632.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>630.612</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>630.855</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>cmd/command_to_send_1_s0/CLK</td>
</tr>
<tr>
<td>631.314</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_1_s0/Q</td>
</tr>
<tr>
<td>632.759</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>632.631</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>cmd/spi0/cmd_1_s2/CLK</td>
</tr>
<tr>
<td>632.601</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_1_s2</td>
</tr>
<tr>
<td>632.201</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[1][B]</td>
<td>cmd/spi0/cmd_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>632.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>630.612</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>630.855</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>cmd/command_to_send_3_s0/CLK</td>
</tr>
<tr>
<td>631.314</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_3_s0/Q</td>
</tr>
<tr>
<td>632.759</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>632.631</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>cmd/spi0/cmd_3_s2/CLK</td>
</tr>
<tr>
<td>632.601</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_3_s2</td>
</tr>
<tr>
<td>632.201</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>cmd/spi0/cmd_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>632.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>630.612</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>630.855</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>cmd/command_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>631.314</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_4_s0/Q</td>
</tr>
<tr>
<td>632.759</td>
<td>1.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>632.631</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cmd/spi0/cmd_4_s2/CLK</td>
</tr>
<tr>
<td>632.601</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_4_s2</td>
</tr>
<tr>
<td>632.201</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>cmd/spi0/cmd_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 75.925%; tC2Q: 0.458, 24.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>632.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.630</td>
<td>629.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>629.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>630.612</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>630.855</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>cmd/command_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>631.314</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_5_s0/Q</td>
</tr>
<tr>
<td>632.743</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.000</td>
<td>630.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>630.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>632.631</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>cmd/spi0/cmd_5_s2/CLK</td>
</tr>
<tr>
<td>632.601</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_5_s2</td>
</tr>
<tr>
<td>632.201</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>cmd/spi0/cmd_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/div0/n15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/div0/s_clock_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_div:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/div0/n15_s1/I0</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">cmd/spi0/div0/n15_s1/F</td>
</tr>
<tr>
<td>1000.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/div0/s_clock_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/div0/s_clock_s0</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n340_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>1.846</td>
<td>1.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s9/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n340_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>n340_s2/F</td>
</tr>
<tr>
<td>1.827</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>s_flash_data_17_s9/G</td>
</tr>
<tr>
<td>1.857</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td>1.872</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>s_flash_data_17_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.827</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.846, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.827, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/n89_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lock</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R16C34[2][A]</td>
<td>cmd/lock_s4/Q</td>
</tr>
<tr>
<td>1000.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">cmd/n89_s2/I0</td>
</tr>
<tr>
<td>1000.822</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>1001.447</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">cmd/started_s9/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cmd/started_s9/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/started_s9</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>cmd/started_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 38.422%; route: 0.625, 43.188%; tC2Q: 0.266, 18.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>cmd/command_to_send_8_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_8_s0/Q</td>
</tr>
<tr>
<td>372.336</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>371.855</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cmd/spi0/cmd_8_s2/CLK</td>
</tr>
<tr>
<td>371.885</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_8_s2</td>
</tr>
<tr>
<td>371.885</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cmd/spi0/cmd_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.855, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>cmd/command_to_send_6_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_6_s0/Q</td>
</tr>
<tr>
<td>372.336</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>371.855</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>cmd/spi0/cmd_6_s2/CLK</td>
</tr>
<tr>
<td>371.885</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_6_s2</td>
</tr>
<tr>
<td>371.885</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>cmd/spi0/cmd_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.855, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cmd/command_to_send_0_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_0_s0/Q</td>
</tr>
<tr>
<td>372.383</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>371.855</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>cmd/spi0/cmd_0_s2/CLK</td>
</tr>
<tr>
<td>371.885</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_0_s2</td>
</tr>
<tr>
<td>371.885</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>cmd/spi0/cmd_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.650, 66.099%; tC2Q: 0.333, 33.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.855, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>372.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>371.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/command_to_send_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/cmd_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.370</td>
<td>370.370</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>370.370</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>371.215</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>371.399</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cmd/command_to_send_2_s0/CLK</td>
</tr>
<tr>
<td>371.733</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_2_s0/Q</td>
</tr>
<tr>
<td>372.383</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td style=" font-weight:bold;">cmd/spi0/cmd_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>370.000</td>
<td>370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>371.855</td>
<td>1.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>cmd/spi0/cmd_2_s2/CLK</td>
</tr>
<tr>
<td>371.885</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/cmd_2_s2</td>
</tr>
<tr>
<td>371.885</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>cmd/spi0/cmd_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.370</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.650, 66.099%; tC2Q: 0.333, 33.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.855, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/div0/counter_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/div0/s_clock_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>data/div0/counter_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">data/div0/counter_s0/Q</td>
</tr>
<tr>
<td>2.416</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">data/div0/s_clock_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/CLK</td>
</tr>
<tr>
<td>1.860</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/n89_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lock</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R16C34[2][A]</td>
<td>cmd/lock_s4/Q</td>
</tr>
<tr>
<td>1000.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">cmd/n89_s2/I0</td>
</tr>
<tr>
<td>1000.868</td>
<td>0.602</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>1001.109</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>1001.745</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cmd/command_to_send_0_s0/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_0_s0</td>
</tr>
<tr>
<td>1001.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cmd/command_to_send_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 56.559%; route: 0.492, 28.192%; tC2Q: 0.266, 15.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/n89_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lock</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R16C34[2][A]</td>
<td>cmd/lock_s4/Q</td>
</tr>
<tr>
<td>1000.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">cmd/n89_s2/I0</td>
</tr>
<tr>
<td>1000.868</td>
<td>0.602</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>1001.109</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>1001.745</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>cmd/command_to_send_1_s0/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_1_s0</td>
</tr>
<tr>
<td>1001.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>cmd/command_to_send_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 56.559%; route: 0.492, 28.192%; tC2Q: 0.266, 15.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/n89_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lock</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R16C34[2][A]</td>
<td>cmd/lock_s4/Q</td>
</tr>
<tr>
<td>1000.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">cmd/n89_s2/I0</td>
</tr>
<tr>
<td>1000.868</td>
<td>0.602</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>1001.109</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>1001.745</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cmd/command_to_send_2_s0/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_2_s0</td>
</tr>
<tr>
<td>1001.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cmd/command_to_send_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 56.559%; route: 0.492, 28.192%; tC2Q: 0.266, 15.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/n89_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lock</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R16C34[2][A]</td>
<td>cmd/lock_s4/Q</td>
</tr>
<tr>
<td>1000.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">cmd/n89_s2/I0</td>
</tr>
<tr>
<td>1000.868</td>
<td>0.602</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>1001.109</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>1001.745</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>cmd/command_to_send_4_s0/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_4_s0</td>
</tr>
<tr>
<td>1001.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>cmd/command_to_send_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 56.559%; route: 0.492, 28.192%; tC2Q: 0.266, 15.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/n89_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lock</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R16C34[2][A]</td>
<td>cmd/lock_s4/Q</td>
</tr>
<tr>
<td>1000.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">cmd/n89_s2/I0</td>
</tr>
<tr>
<td>1000.868</td>
<td>0.602</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>1001.109</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>1001.745</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">cmd/command_to_send_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>cmd/command_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_5_s0</td>
</tr>
<tr>
<td>1001.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>cmd/command_to_send_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 56.559%; route: 0.492, 28.192%; tC2Q: 0.266, 15.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/n89_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/command_to_send_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>lock</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>11</td>
<td>R16C34[2][A]</td>
<td>cmd/lock_s4/Q</td>
</tr>
<tr>
<td>1000.266</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">cmd/n89_s2/I0</td>
</tr>
<tr>
<td>1000.868</td>
<td>0.602</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">cmd/n89_s2/F</td>
</tr>
<tr>
<td>1001.109</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>cmd/n162_s0/I1</td>
</tr>
<tr>
<td>1001.494</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">cmd/n162_s0/F</td>
</tr>
<tr>
<td>1001.745</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td style=" font-weight:bold;">cmd/command_to_send_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1000.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR17[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1001.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>cmd/command_to_send_8_s0/CLK</td>
</tr>
<tr>
<td>1001.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/command_to_send_8_s0</td>
</tr>
<tr>
<td>1001.074</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[2][B]</td>
<td>cmd/command_to_send_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.987, 56.559%; route: 0.492, 28.192%; tC2Q: 0.266, 15.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_comando_inicial.conta_comando_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_comando_inicial.conta_comando_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_1_s3/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_1_s3/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>data/n56_s6/I2</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">data/n56_s6/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_1_s3/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_comando_inicial.conta_comando_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_comando_inicial.conta_comando_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_3_s3/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_3_s3/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>data/n92_s4/I3</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">data/n92_s4/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_3_s3/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/linha_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/linha_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>data/linha_0_s1/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">data/linha_0_s1/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>data/n382_s2/I0</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">data/n382_s2/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">data/linha_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>data/linha_0_s1/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>data/linha_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>data/enviar_pixels.conta_local_3_s1/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_3_s1/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>data/n494_s4/I3</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">data/n494_s4/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>data/enviar_pixels.conta_local_3_s1/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>data/enviar_pixels.conta_local_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>data/enviar_pixels.conta_local_7_s1/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_7_s1/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>data/n490_s4/I3</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">data/n490_s4/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>data/enviar_pixels.conta_local_7_s1/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>data/enviar_pixels.conta_local_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_pixels.conta_local_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_pixels.conta_local_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>data/enviar_pixels.conta_local_24_s1/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_24_s1/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>data/n473_s4/I3</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">data/n473_s4/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">data/enviar_pixels.conta_local_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>data/enviar_pixels.conta_local_24_s1/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>data/enviar_pixels.conta_local_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_comando_inicial.conta_comando_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_comando_inicial.conta_comando_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_6_s2/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_6_s2/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>data/n89_s4/I3</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">data/n89_s4/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_6_s2/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>data/enviar_comando_inicial.conta_comando_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_comando_inicial.conta_comando_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_comando_inicial.conta_comando_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_9_s2/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_9_s2/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>data/n86_s5/I3</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">data/n86_s5/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_9_s2/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_comando_inicial.conta_comando_24_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_comando_inicial.conta_comando_24_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_24_s2/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_24_s2/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>data/n71_s5/I3</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">data/n71_s5/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_24_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_24_s2/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_24_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/enviar_comando_inicial.conta_comando_27_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/enviar_comando_inicial.conta_comando_27_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_clock_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_27_s2/CLK</td>
</tr>
<tr>
<td>11.912</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_27_s2/Q</td>
</tr>
<tr>
<td>11.914</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>data/n68_s6/I3</td>
</tr>
<tr>
<td>12.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">data/n68_s6/F</td>
</tr>
<tr>
<td>12.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">data/enviar_comando_inicial.conta_comando_27_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_clock_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>123</td>
<td>R16C26[1][A]</td>
<td>data/div0/s_clock_s1/Q</td>
</tr>
<tr>
<td>11.579</td>
<td>1.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_27_s2/CLK</td>
</tr>
<tr>
<td>11.579</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>data/enviar_comando_inicial.conta_comando_27_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>data/div0/counter_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data/div0/counter_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>data/div0/counter_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">data/div0/counter_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>data/div0/n10_s3/I0</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">data/div0/n10_s3/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">data/div0/counter_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>data/div0/counter_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>data/div0/counter_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.482</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n340_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.604</td>
<td>3.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>14.703</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>16.024</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s9/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n340_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>n340_s2/F</td>
</tr>
<tr>
<td>22.555</td>
<td>2.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>s_flash_data_17_s9/G</td>
</tr>
<tr>
<td>22.525</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td>22.482</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>s_flash_data_17_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.555</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.244%; route: 1.321, 21.928%; tC2Q: 3.604, 59.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.555, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.909</td>
<td>1.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>s_flash_data_17_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>s_flash_data_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.598%; route: 1.830, 30.976%; tC2Q: 2.980, 50.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.406</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_14_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>s_flash_data_14_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>s_flash_data_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.328%; route: 1.328, 24.557%; tC2Q: 2.980, 55.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.406</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_16_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>s_flash_data_16_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>s_flash_data_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.328%; route: 1.328, 24.557%; tC2Q: 2.980, 55.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.425</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">s_flash_data_9_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>s_flash_data_9_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>s_flash_data_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.260%; route: 1.346, 24.811%; tC2Q: 2.980, 54.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.425</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">s_flash_data_11_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>s_flash_data_11_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>s_flash_data_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.260%; route: 1.346, 24.811%; tC2Q: 2.980, 54.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.425</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">s_flash_data_12_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>s_flash_data_12_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>s_flash_data_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.260%; route: 1.346, 24.811%; tC2Q: 2.980, 54.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.425</td>
<td>1.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_13_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.945</td>
<td>3.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>s_flash_data_13_s2/G</td>
</tr>
<tr>
<td>13.902</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>s_flash_data_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.260%; route: 1.346, 24.811%; tC2Q: 2.980, 54.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.400</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_8_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>s_flash_data_8_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>s_flash_data_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.353%; route: 1.321, 24.463%; tC2Q: 2.980, 55.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.081</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_10_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>s_flash_data_10_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>s_flash_data_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.631%; route: 1.002, 19.722%; tC2Q: 2.980, 58.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>5.081</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_15_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>s_flash_data_15_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>s_flash_data_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.631%; route: 1.002, 19.722%; tC2Q: 2.980, 58.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.926</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_6_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>s_flash_data_6_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>s_flash_data_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.309%; route: 0.848, 17.206%; tC2Q: 2.980, 60.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.922</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>s_flash_data_2_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>s_flash_data_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.329%; route: 0.843, 17.130%; tC2Q: 2.980, 60.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.922</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>s_flash_data_3_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>s_flash_data_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.329%; route: 0.843, 17.130%; tC2Q: 2.980, 60.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.922</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_7_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>s_flash_data_7_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>s_flash_data_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.329%; route: 0.843, 17.130%; tC2Q: 2.980, 60.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>s_flash_data_0_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>s_flash_data_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.381%; route: 0.832, 16.939%; tC2Q: 2.980, 60.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>s_flash_data_1_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>s_flash_data_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.381%; route: 0.832, 16.939%; tC2Q: 2.980, 60.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.596</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_5_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>s_flash_data_5_s2/G</td>
</tr>
<tr>
<td>13.882</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>s_flash_data_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.911%; route: 0.517, 11.259%; tC2Q: 2.980, 64.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>4.596</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">s_flash_data_4_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.930</td>
<td>3.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>s_flash_data_4_s2/G</td>
</tr>
<tr>
<td>13.887</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>s_flash_data_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.930</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 23.911%; route: 0.517, 11.259%; tC2Q: 2.980, 64.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.930, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>n342_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.980</td>
<td>2.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">n342_s1/I0</td>
</tr>
<tr>
<td>4.079</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">n342_s1/F</td>
</tr>
<tr>
<td>4.415</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>13.935</td>
<td>3.935</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>s_flash_data_17_s0/G</td>
</tr>
<tr>
<td>13.891</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>s_flash_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 24.893%; route: 0.336, 7.617%; tC2Q: 2.980, 67.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.935, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmd/btn_on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_div:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>12.631</td>
<td>2.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>32.635</td>
<td>2.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>32.605</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td>32.562</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.635</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.631, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.635, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>n342_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">n342_s1/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">n342_s1/F</td>
</tr>
<tr>
<td>13.472</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.762</td>
<td>2.762</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>s_flash_data_17_s0/G</td>
</tr>
<tr>
<td>12.777</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>s_flash_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.762</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 20.855%; route: 0.237, 6.821%; tC2Q: 2.511, 72.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.762, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.773</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.508</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">s_flash_data_4_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.758</td>
<td>2.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>s_flash_data_4_s2/G</td>
</tr>
<tr>
<td>12.773</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>s_flash_data_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 20.638%; route: 0.273, 7.790%; tC2Q: 2.511, 71.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.758, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.508</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_5_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>s_flash_data_5_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>s_flash_data_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 20.638%; route: 0.273, 7.790%; tC2Q: 2.511, 71.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.772</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_10_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>s_flash_data_10_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>s_flash_data_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 19.195%; route: 0.537, 14.238%; tC2Q: 2.511, 66.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.772</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_15_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>s_flash_data_15_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>s_flash_data_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 19.195%; route: 0.537, 14.238%; tC2Q: 2.511, 66.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.813</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>s_flash_data_0_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>s_flash_data_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.985%; route: 0.579, 15.176%; tC2Q: 2.511, 65.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.813</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_1_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>s_flash_data_1_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>s_flash_data_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.985%; route: 0.579, 15.176%; tC2Q: 2.511, 65.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.815</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_2_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>s_flash_data_2_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>s_flash_data_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.978%; route: 0.580, 15.208%; tC2Q: 2.511, 65.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.815</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>s_flash_data_3_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>s_flash_data_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.978%; route: 0.580, 15.208%; tC2Q: 2.511, 65.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.815</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_7_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>s_flash_data_7_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>s_flash_data_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.978%; route: 0.580, 15.208%; tC2Q: 2.511, 65.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>13.819</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_6_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>s_flash_data_6_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>s_flash_data_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 18.959%; route: 0.584, 15.291%; tC2Q: 2.511, 65.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.094</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">s_flash_data_9_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>s_flash_data_9_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>s_flash_data_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.686%; route: 0.859, 20.982%; tC2Q: 2.511, 61.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.094</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">s_flash_data_11_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>s_flash_data_11_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>s_flash_data_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.686%; route: 0.859, 20.982%; tC2Q: 2.511, 61.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.094</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">s_flash_data_12_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>s_flash_data_12_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>s_flash_data_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.686%; route: 0.859, 20.982%; tC2Q: 2.511, 61.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.786</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.094</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_13_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.771</td>
<td>2.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>s_flash_data_13_s2/G</td>
</tr>
<tr>
<td>12.786</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>s_flash_data_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.771</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.686%; route: 0.859, 20.982%; tC2Q: 2.511, 61.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.771, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_14_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>s_flash_data_14_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>s_flash_data_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.751%; route: 0.844, 20.691%; tC2Q: 2.511, 61.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.079</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_16_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>s_flash_data_16_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>s_flash_data_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.751%; route: 0.844, 20.691%; tC2Q: 2.511, 61.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.081</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_8_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>s_flash_data_8_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>s_flash_data_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 17.741%; route: 0.846, 20.736%; tC2Q: 2.511, 61.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>s_entrada_fim_jogo:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.511</td>
<td>2.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>13.235</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>14.357</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">s_flash_data_17_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>12.755</td>
<td>2.755</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>s_flash_data_17_s2/G</td>
</tr>
<tr>
<td>12.770</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>s_flash_data_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.755</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 16.615%; route: 1.123, 25.765%; tC2Q: 2.511, 57.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.755, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>s_flash_data_17_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>s_entrada_fim_jogo:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n340_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>s_entrada_fim_jogo</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>43</td>
<td>R12C33[0][A]</td>
<td>s_entrada_fim_jogo_s4/Q</td>
</tr>
<tr>
<td>2.117</td>
<td>2.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s10/I0</td>
</tr>
<tr>
<td>2.841</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">s_flash_data_17_s10/F</td>
</tr>
<tr>
<td>3.687</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" font-weight:bold;">s_flash_data_17_s9/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n340_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>n340_s2/F</td>
</tr>
<tr>
<td>1.827</td>
<td>1.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>s_flash_data_17_s9/G</td>
</tr>
<tr>
<td>1.857</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>s_flash_data_17_s9</td>
</tr>
<tr>
<td>1.872</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>s_flash_data_17_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.827</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 19.634%; route: 0.846, 22.948%; tC2Q: 2.117, 57.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.827, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cmd/btn_on:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_div:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cmd/btn_on</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>14</td>
<td>R16C32[2][A]</td>
<td>cmd/btn_on_s1/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">cmd/spi0/estados_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_div</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>11</td>
<td>R15C34[1][A]</td>
<td>cmd/spi0/div0/s_clock_s0/Q</td>
</tr>
<tr>
<td>-8.142</td>
<td>1.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2/CLK</td>
</tr>
<tr>
<td>-8.112</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cmd/spi0/estados_s2</td>
</tr>
<tr>
<td>-8.097</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>cmd/spi0/estados_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.858</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.858, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data/estado_atual_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>data/estado_atual_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>data/estado_atual_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>data/GO_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>data/GO_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>data/GO_s4/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_4/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_6/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_7/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_5/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gato/promx9_inst_3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.646</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>gato/promx9_inst_3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.632</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.817</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>gato/promx9_inst_3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>123</td>
<td>s_clock_3</td>
<td>9.599</td>
<td>2.529</td>
</tr>
<tr>
<td>63</td>
<td>n499_7</td>
<td>9.599</td>
<td>4.266</td>
</tr>
<tr>
<td>47</td>
<td>sys_clk_d</td>
<td>-0.558</td>
<td>0.262</td>
</tr>
<tr>
<td>43</td>
<td>s_entrada_fim_jogo</td>
<td>6.458</td>
<td>3.945</td>
</tr>
<tr>
<td>41</td>
<td>n735_5</td>
<td>10.912</td>
<td>1.806</td>
</tr>
<tr>
<td>31</td>
<td>pll_clkout</td>
<td>8.479</td>
<td>0.262</td>
</tr>
<tr>
<td>27</td>
<td>enviar_comando_inicial.conta_comando_31_14</td>
<td>7.223</td>
<td>1.325</td>
</tr>
<tr>
<td>19</td>
<td>estados</td>
<td>-5.266</td>
<td>1.325</td>
</tr>
<tr>
<td>19</td>
<td>s_flash_data_17_16</td>
<td>6.458</td>
<td>1.830</td>
</tr>
<tr>
<td>18</td>
<td>n744_3</td>
<td>10.464</td>
<td>1.321</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C22</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C32</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R15C29</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C23</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C35</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C26</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C24</td>
<td>77.78%</td>
</tr>
<tr>
<td>R16C33</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
