{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.536913",
   "Default View_TopLeft":"184,-7",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_sdram -pg 1 -lvl 9 -x 3040 -y 710 -defaultsOSRD
preplace port clk_300mhz -pg 1 -lvl 0 -x -10 -y 740 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -10 -y 800 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 6 -x 1930 -y 590 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 200 -y 370 -defaultsOSRD
preplace inst axi_apb_bridge_0 -pg 1 -lvl 3 -x 830 -y 370 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 550 -y 350 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 5 -x 1460 -y 540 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 8 -x 2810 -y 770 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 7 -x 2440 -y 570 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 6 -x 1930 -y 380 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 2810 -y 80 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 8 -x 2810 -y 240 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 8 -x 2810 -y 400 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 8 -x 2810 -y 570 -defaultsOSRD
preplace inst smartconnect_2 -pg 1 -lvl 7 -x 2440 -y 370 -defaultsOSRD
preplace inst NV_nvdla_wrapper_0 -pg 1 -lvl 4 -x 1130 -y 450 -defaultsOSRD
preplace netloc NV_nvdla_wrapper_0_dla_intr 1 4 2 1270 640 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 3 6 970 160 N 160 N 160 N 160 N 160 3000
preplace netloc axi_gpio_1_gpio_io_o 1 3 6 970 730 NJ 730 NJ 730 2250J 490 NJ 490 3000
preplace netloc axi_gpio_2_gpio_io_o 1 3 6 980 260 NJ 260 NJ 260 NJ 260 2600J 320 2990
preplace netloc axi_gpio_3_gpio_io_o 1 3 6 980 710 NJ 710 NJ 710 2300J 650 NJ 650 2990
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 5 4 1610 720 2280 730 2580J 890 3000
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 5 4 1620 900 NJ 900 NJ 900 2990
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 7 390 230 700 450 960 300 1300 280 NJ 280 2290 280 2620
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 6 2 2290 720 2590J
preplace netloc reset_1 1 0 8 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 8 10 270 380 210 710 290 950 310 1290 460 1600 480 2260 270 2610
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 7 10 700 NJ 700 NJ 700 NJ 700 NJ 700 NJ 700 2240
preplace netloc NV_nvdla_wrapper_0_m_axi 1 4 1 1280 440n
preplace netloc axi_apb_bridge_0_APB_M 1 3 1 N 370
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 350
preplace netloc clk_300mhz_1 1 0 8 NJ 740 NJ 740 NJ 740 NJ 740 NJ 740 NJ 740 NJ 740 NJ
preplace netloc ddr4_0_C0_DDR4 1 8 1 N 710
preplace netloc smartconnect_0_M00_AXI 1 5 1 N 540
preplace netloc smartconnect_1_M00_AXI 1 7 1 2600 570n
preplace netloc smartconnect_2_M00_AXI 1 7 1 2580 60n
preplace netloc smartconnect_2_M01_AXI 1 7 1 2590 220n
preplace netloc smartconnect_2_M02_AXI 1 7 1 N 380
preplace netloc smartconnect_2_M03_AXI 1 7 1 2590 400n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 6 1 N 550
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 6 400 220 NJ 220 NJ 220 NJ 220 NJ 220 2240
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 6 1 2270 350n
levelinfo -pg 1 -10 200 550 830 1130 1460 1930 2440 2810 3040
pagesize -pg 1 -db -bbox -sgen -150 0 3180 910
"
}
{
   "da_axi4_cnt":"24",
   "da_board_cnt":"24",
   "da_clkrst_cnt":"20",
   "da_zynq_ultra_ps_e_cnt":"1"
}
