

================================================================
== Vivado HLS Report for 'DEBLUR'
================================================================
* Date:           Fri Jan 15 10:17:13 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4191469|  4191469| 41.915 ms | 41.915 ms |  4191469|  4191469|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_cross_channel_deblur_fu_32  |cross_channel_deblur  |  2095733|  2095733| 20.957 ms | 20.957 ms |  2095733|  2095733|   none  |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      226|     69|   30099|  32828|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    195|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      226|     69|   30104|  33023|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       80|     31|      28|     62|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_cross_channel_deblur_fu_32  |cross_channel_deblur  |      226|     69|  30099|  32828|    0|
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                           |                      |      226|     69|  30099|  32828|    0|
    +--------------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |adjChImg_B_V_ce0                                |   9|          2|    1|          2|
    |adjChImg_B_V_we0                                |   9|          2|    1|          2|
    |adjChImg_G_V_ce0                                |   9|          2|    1|          2|
    |adjChImg_G_V_we0                                |   9|          2|    1|          2|
    |ap_NS_fsm                                       |  27|          5|    1|          5|
    |denominator_B_ce0                               |   9|          2|    1|          2|
    |denominator_G_ce0                               |   9|          2|    1|          2|
    |grp_cross_channel_deblur_fu_32_Img_V_q0         |  15|          3|    8|         24|
    |grp_cross_channel_deblur_fu_32_coe_a_M_imag_q0  |  15|          3|   32|         96|
    |grp_cross_channel_deblur_fu_32_coe_a_M_real_q0  |  15|          3|   32|         96|
    |grp_cross_channel_deblur_fu_32_coe_b_q0         |  15|          3|   32|         96|
    |nominator_B_M_imag_ce0                          |   9|          2|    1|          2|
    |nominator_B_M_real_ce0                          |   9|          2|    1|          2|
    |nominator_G_M_imag_ce0                          |   9|          2|    1|          2|
    |nominator_G_M_real_ce0                          |   9|          2|    1|          2|
    |refImg_R_V_ce0                                  |   9|          2|    1|          2|
    |refImg_R_V_ce1                                  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 195|         41|  117|        341|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  4|   0|    4|          0|
    |grp_cross_channel_deblur_fu_32_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  5|   0|    5|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       DEBLUR       | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       DEBLUR       | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       DEBLUR       | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       DEBLUR       | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       DEBLUR       | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       DEBLUR       | return value |
|refImg_R_V_address0          | out |   14|  ap_memory |     refImg_R_V     |     array    |
|refImg_R_V_ce0               | out |    1|  ap_memory |     refImg_R_V     |     array    |
|refImg_R_V_q0                |  in |    8|  ap_memory |     refImg_R_V     |     array    |
|refImg_R_V_address1          | out |   14|  ap_memory |     refImg_R_V     |     array    |
|refImg_R_V_ce1               | out |    1|  ap_memory |     refImg_R_V     |     array    |
|refImg_R_V_q1                |  in |    8|  ap_memory |     refImg_R_V     |     array    |
|adjChImg_G_V_address0        | out |   14|  ap_memory |    adjChImg_G_V    |     array    |
|adjChImg_G_V_ce0             | out |    1|  ap_memory |    adjChImg_G_V    |     array    |
|adjChImg_G_V_we0             | out |    1|  ap_memory |    adjChImg_G_V    |     array    |
|adjChImg_G_V_d0              | out |    8|  ap_memory |    adjChImg_G_V    |     array    |
|adjChImg_G_V_q0              |  in |    8|  ap_memory |    adjChImg_G_V    |     array    |
|adjChImg_B_V_address0        | out |   14|  ap_memory |    adjChImg_B_V    |     array    |
|adjChImg_B_V_ce0             | out |    1|  ap_memory |    adjChImg_B_V    |     array    |
|adjChImg_B_V_we0             | out |    1|  ap_memory |    adjChImg_B_V    |     array    |
|adjChImg_B_V_d0              | out |    8|  ap_memory |    adjChImg_B_V    |     array    |
|adjChImg_B_V_q0              |  in |    8|  ap_memory |    adjChImg_B_V    |     array    |
|nominator_R_M_real_address0  | out |   14|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_real_ce0       | out |    1|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_real_we0       | out |    1|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_real_d0        | out |   32|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_real_q0        |  in |   32|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_real_address1  | out |   14|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_real_ce1       | out |    1|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_real_we1       | out |    1|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_real_d1        | out |   32|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_real_q1        |  in |   32|  ap_memory | nominator_R_M_real |     array    |
|nominator_R_M_imag_address0  | out |   14|  ap_memory | nominator_R_M_imag |     array    |
|nominator_R_M_imag_ce0       | out |    1|  ap_memory | nominator_R_M_imag |     array    |
|nominator_R_M_imag_we0       | out |    1|  ap_memory | nominator_R_M_imag |     array    |
|nominator_R_M_imag_d0        | out |   32|  ap_memory | nominator_R_M_imag |     array    |
|nominator_R_M_imag_q0        |  in |   32|  ap_memory | nominator_R_M_imag |     array    |
|nominator_R_M_imag_address1  | out |   14|  ap_memory | nominator_R_M_imag |     array    |
|nominator_R_M_imag_ce1       | out |    1|  ap_memory | nominator_R_M_imag |     array    |
|nominator_R_M_imag_we1       | out |    1|  ap_memory | nominator_R_M_imag |     array    |
|nominator_R_M_imag_d1        | out |   32|  ap_memory | nominator_R_M_imag |     array    |
|nominator_R_M_imag_q1        |  in |   32|  ap_memory | nominator_R_M_imag |     array    |
|denominator_R_address0       | out |   14|  ap_memory |    denominator_R   |     array    |
|denominator_R_ce0            | out |    1|  ap_memory |    denominator_R   |     array    |
|denominator_R_we0            | out |    1|  ap_memory |    denominator_R   |     array    |
|denominator_R_d0             | out |   32|  ap_memory |    denominator_R   |     array    |
|denominator_R_q0             |  in |   32|  ap_memory |    denominator_R   |     array    |
|denominator_R_address1       | out |   14|  ap_memory |    denominator_R   |     array    |
|denominator_R_ce1            | out |    1|  ap_memory |    denominator_R   |     array    |
|denominator_R_we1            | out |    1|  ap_memory |    denominator_R   |     array    |
|denominator_R_d1             | out |   32|  ap_memory |    denominator_R   |     array    |
|denominator_R_q1             |  in |   32|  ap_memory |    denominator_R   |     array    |
|nominator_G_M_real_address0  | out |   14|  ap_memory | nominator_G_M_real |     array    |
|nominator_G_M_real_ce0       | out |    1|  ap_memory | nominator_G_M_real |     array    |
|nominator_G_M_real_q0        |  in |   32|  ap_memory | nominator_G_M_real |     array    |
|nominator_G_M_imag_address0  | out |   14|  ap_memory | nominator_G_M_imag |     array    |
|nominator_G_M_imag_ce0       | out |    1|  ap_memory | nominator_G_M_imag |     array    |
|nominator_G_M_imag_q0        |  in |   32|  ap_memory | nominator_G_M_imag |     array    |
|denominator_G_address0       | out |   14|  ap_memory |    denominator_G   |     array    |
|denominator_G_ce0            | out |    1|  ap_memory |    denominator_G   |     array    |
|denominator_G_q0             |  in |   32|  ap_memory |    denominator_G   |     array    |
|nominator_B_M_real_address0  | out |   14|  ap_memory | nominator_B_M_real |     array    |
|nominator_B_M_real_ce0       | out |    1|  ap_memory | nominator_B_M_real |     array    |
|nominator_B_M_real_q0        |  in |   32|  ap_memory | nominator_B_M_real |     array    |
|nominator_B_M_imag_address0  | out |   14|  ap_memory | nominator_B_M_imag |     array    |
|nominator_B_M_imag_ce0       | out |    1|  ap_memory | nominator_B_M_imag |     array    |
|nominator_B_M_imag_q0        |  in |   32|  ap_memory | nominator_B_M_imag |     array    |
|denominator_B_address0       | out |   14|  ap_memory |    denominator_B   |     array    |
|denominator_B_ce0            | out |    1|  ap_memory |    denominator_B   |     array    |
|denominator_B_q0             |  in |   32|  ap_memory |    denominator_B   |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

