Found 8 LLVM IR files to process
Processing 1/8: binary_search
Processing 2/8: prime
Processing 3/8: matrix_mul
Processing 4/8: linear_search
Processing 5/8: sorting
Processing 6/8: linked_list
Processing 7/8: factorial
Processing 8/8: quick_sort

Program: binary_search
  Edge 0 -> 1 ("call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 4 ("%5 = alloca i32, align 4:" -> "%6 = alloca i32*, align 8:"): [0.09, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 34 ("%5 = alloca i32, align 4:" -> "store i32 %30, i32* %5, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 53 ("%5 = alloca i32, align 4:" -> "store i32 -1, i32* %5, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 55 ("%5 = alloca i32, align 4:" -> "%48 = load i32, i32* %5, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 5 ("%6 = alloca i32*, align 8:" -> "%7 = alloca i32, align 4:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 4 -> 9 ("%6 = alloca i32*, align 8:" -> "store i32* %0, i32** %6, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 25 ("%6 = alloca i32*, align 8:" -> "%22 = load i32*, i32** %6, align 8:"): [0.07, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 4 -> 36 ("%6 = alloca i32*, align 8:" -> "%32 = load i32*, i32** %6, align 8:"): [0.07, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 6 ("%7 = alloca i32, align 4:" -> "%8 = alloca i32, align 4:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 5 -> 10 ("%7 = alloca i32, align 4:" -> "store i32 %1, i32* %7, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 5 -> 14 ("%7 = alloca i32, align 4:" -> "%12 = load i32, i32* %7, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 18 ("%7 = alloca i32, align 4:" -> "%16 = load i32, i32* %7, align 4:"): [0.14, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 20 ("%7 = alloca i32, align 4:" -> "%18 = load i32, i32* %7, align 4:"): [0.12, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 46 ("%7 = alloca i32, align 4:" -> "store i32 %41, i32* %7, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 7 ("%8 = alloca i32, align 4:" -> "%9 = alloca i32, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 6 -> 11 ("%8 = alloca i32, align 4:" -> "store i32 %2, i32* %8, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 6 -> 15 ("%8 = alloca i32, align 4:" -> "%13 = load i32, i32* %8, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 19 ("%8 = alloca i32, align 4:" -> "%17 = load i32, i32* %8, align 4:"): [0.13, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 50 ("%8 = alloca i32, align 4:" -> "store i32 %44, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 8 ("%9 = alloca i32, align 4:" -> "%10 = alloca i32, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 7 -> 12 ("%9 = alloca i32, align 4:" -> "store i32 %3, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 7 -> 30 ("%9 = alloca i32, align 4:" -> "%27 = load i32, i32* %9, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 41 ("%9 = alloca i32, align 4:" -> "%37 = load i32, i32* %9, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 9 ("%10 = alloca i32, align 4:" -> "store i32* %0, i32** %6, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 8 -> 24 ("%10 = alloca i32, align 4:" -> "store i32 %21, i32* %10, align 4:"): [0.08, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 26 ("%10 = alloca i32, align 4:" -> "%23 = load i32, i32* %10, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 33 ("%10 = alloca i32, align 4:" -> "%30 = load i32, i32* %10, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 8 -> 37 ("%10 = alloca i32, align 4:" -> "%33 = load i32, i32* %10, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 44 ("%10 = alloca i32, align 4:" -> "%40 = load i32, i32* %10, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 48 ("%10 = alloca i32, align 4:" -> "%43 = load i32, i32* %10, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 9 -> 10 ("store i32* %0, i32** %6, align 8:" -> "store i32 %1, i32* %7, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 10 -> 11 ("store i32 %1, i32* %7, align 4:" -> "store i32 %2, i32* %8, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 11 -> 12 ("store i32 %2, i32* %8, align 4:" -> "store i32 %3, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 12 -> 13 ("store i32 %3, i32* %9, align 4:" -> "br label %11:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 13 -> 1 ("br label %11:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 14 -> 15 ("%12 = load i32, i32* %7, align 4:" -> "%13 = load i32, i32* %8, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 14 -> 16 ("%12 = load i32, i32* %7, align 4:" -> "%14 = icmp sle i32 %12, %13:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 15 -> 16 ("%13 = load i32, i32* %8, align 4:" -> "%14 = icmp sle i32 %12, %13:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 15 -> 17 ("%13 = load i32, i32* %8, align 4:" -> "br i1 %14, label %15, label %46:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 16 -> 17 ("%14 = icmp sle i32 %12, %13:" -> "br i1 %14, label %15, label %46:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 17 -> 1 ("br i1 %14, label %15, label %46:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 1.0, 1.0, 1.0, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 18 -> 19 ("%16 = load i32, i32* %7, align 4:" -> "%17 = load i32, i32* %8, align 4:"): [0.13, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 18 -> 23 ("%16 = load i32, i32* %7, align 4:" -> "%21 = add nsw i32 %16, %20:"): [0.09, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 19 -> 20 ("%17 = load i32, i32* %8, align 4:" -> "%18 = load i32, i32* %7, align 4:"): [0.12, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 19 -> 21 ("%17 = load i32, i32* %8, align 4:" -> "%19 = sub nsw i32 %17, %18:"): [0.11, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 20 -> 21 ("%18 = load i32, i32* %7, align 4:" -> "%19 = sub nsw i32 %17, %18:"): [0.11, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 20 -> 22 ("%18 = load i32, i32* %7, align 4:" -> "%20 = sdiv i32 %19, 2:"): [0.1, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 21 -> 22 ("%19 = sub nsw i32 %17, %18:" -> "%20 = sdiv i32 %19, 2:"): [0.1, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 22 -> 23 ("%20 = sdiv i32 %19, 2:" -> "%21 = add nsw i32 %16, %20:"): [0.09, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 22 -> 24 ("%20 = sdiv i32 %19, 2:" -> "store i32 %21, i32* %10, align 4:"): [0.08, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 23 -> 24 ("%21 = add nsw i32 %16, %20:" -> "store i32 %21, i32* %10, align 4:"): [0.08, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 24 -> 25 ("store i32 %21, i32* %10, align 4:" -> "%22 = load i32*, i32** %6, align 8:"): [0.07, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 25 -> 26 ("%22 = load i32*, i32** %6, align 8:" -> "%23 = load i32, i32* %10, align 4:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 25 -> 28 ("%22 = load i32*, i32** %6, align 8:" -> "%25 = getelementptr inbounds i32, i32* %22, i64 %24:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 26 -> 27 ("%23 = load i32, i32* %10, align 4:" -> "%24 = sext i32 %23 to i64:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 27 -> 28 ("%24 = sext i32 %23 to i64:" -> "%25 = getelementptr inbounds i32, i32* %22, i64 %24:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 28 -> 29 ("%25 = getelementptr inbounds i32, i32* %22, i64 %24:" -> "%26 = load i32, i32* %25, align 4:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 29 -> 30 ("%26 = load i32, i32* %25, align 4:" -> "%27 = load i32, i32* %9, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 29 -> 31 ("%26 = load i32, i32* %25, align 4:" -> "%28 = icmp eq i32 %26, %27:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 30 -> 31 ("%27 = load i32, i32* %9, align 4:" -> "%28 = icmp eq i32 %26, %27:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 30 -> 32 ("%27 = load i32, i32* %9, align 4:" -> "br i1 %28, label %29, label %31:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 31 -> 32 ("%28 = icmp eq i32 %26, %27:" -> "br i1 %28, label %29, label %31:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 32 -> 1 ("br i1 %28, label %29, label %31:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 33 -> 34 ("%30 = load i32, i32* %10, align 4:" -> "store i32 %30, i32* %5, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 34 -> 35 ("store i32 %30, i32* %5, align 4:" -> "br label %47:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 35 -> 1 ("br label %47:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 36 -> 37 ("%32 = load i32*, i32** %6, align 8:" -> "%33 = load i32, i32* %10, align 4:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 36 -> 39 ("%32 = load i32*, i32** %6, align 8:" -> "%35 = getelementptr inbounds i32, i32* %32, i64 %34:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 37 -> 38 ("%33 = load i32, i32* %10, align 4:" -> "%34 = sext i32 %33 to i64:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 38 -> 39 ("%34 = sext i32 %33 to i64:" -> "%35 = getelementptr inbounds i32, i32* %32, i64 %34:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 39 -> 40 ("%35 = getelementptr inbounds i32, i32* %32, i64 %34:" -> "%36 = load i32, i32* %35, align 4:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 40 -> 41 ("%36 = load i32, i32* %35, align 4:" -> "%37 = load i32, i32* %9, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 40 -> 42 ("%36 = load i32, i32* %35, align 4:" -> "%38 = icmp slt i32 %36, %37:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 41 -> 42 ("%37 = load i32, i32* %9, align 4:" -> "%38 = icmp slt i32 %36, %37:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 41 -> 43 ("%37 = load i32, i32* %9, align 4:" -> "br i1 %38, label %39, label %42:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 42 -> 43 ("%38 = icmp slt i32 %36, %37:" -> "br i1 %38, label %39, label %42:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 43 -> 1 ("br i1 %38, label %39, label %42:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 1.0, 1.0, 1.0, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 44 -> 45 ("%40 = load i32, i32* %10, align 4:" -> "%41 = add nsw i32 %40, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 45 -> 46 ("%41 = add nsw i32 %40, 1:" -> "store i32 %41, i32* %7, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 46 -> 47 ("store i32 %41, i32* %7, align 4:" -> "br label %45:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 47 -> 1 ("br label %45:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 48 -> 49 ("%43 = load i32, i32* %10, align 4:" -> "%44 = sub nsw i32 %43, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 49 -> 50 ("%44 = sub nsw i32 %43, 1:" -> "store i32 %44, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 50 -> 51 ("store i32 %44, i32* %8, align 4:" -> "br label %45:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 51 -> 1 ("br label %45:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 52 -> 1 ("br label %11:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 53 -> 54 ("store i32 -1, i32* %5, align 4:" -> "br label %47:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 54 -> 1 ("br label %47:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 55 -> 56 ("%48 = load i32, i32* %5, align 4:" -> "ret i32 %48:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 56 -> 72 ("ret i32 %48:" -> "store i32 %11, i32* %5, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 57 -> 58 ("%1 = alloca i32, align 4:" -> "%2 = alloca [5 x i32], align 16:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 57 -> 62 ("%1 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 58 -> 59 ("%2 = alloca [5 x i32], align 16:" -> "%3 = alloca i32, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 58 -> 63 ("%2 = alloca [5 x i32], align 16:" -> "%6 = bitcast [5 x i32]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 58 -> 67 ("%2 = alloca [5 x i32], align 16:" -> "%7 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 59 -> 60 ("%3 = alloca i32, align 4:" -> "%4 = alloca i32, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 59 -> 65 ("%3 = alloca i32, align 4:" -> "store i32 5, i32* %3, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 59 -> 68 ("%3 = alloca i32, align 4:" -> "%8 = load i32, i32* %3, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 60 -> 61 ("%4 = alloca i32, align 4:" -> "%5 = alloca i32, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 60 -> 66 ("%4 = alloca i32, align 4:" -> "store i32 5, i32* %4, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 60 -> 70 ("%4 = alloca i32, align 4:" -> "%10 = load i32, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 61 -> 62 ("%5 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 61 -> 72 ("%5 = alloca i32, align 4:" -> "store i32 %11, i32* %5, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 61 -> 73 ("%5 = alloca i32, align 4:" -> "%12 = load i32, i32* %5, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 62 -> 63 ("store i32 0, i32* %1, align 4:" -> "%6 = bitcast [5 x i32]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 63 -> 64 ("%6 = bitcast [5 x i32]* %2 to i8*:" -> "call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %6, i8* align 16 bitcast ([5 x i32]* @__const.main.arr to i8*), i64 20, i1 false):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 64 -> 65 ("call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %6, i8* align 16 bitcast ([5 x i32]* @__const.main.arr to i8*), i64 20, i1 false):" -> "store i32 5, i32* %3, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 65 -> 66 ("store i32 5, i32* %3, align 4:" -> "store i32 5, i32* %4, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 66 -> 67 ("store i32 5, i32* %4, align 4:" -> "%7 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 67 -> 68 ("%7 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:" -> "%8 = load i32, i32* %3, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 67 -> 71 ("%7 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:" -> "%11 = call i32 @_Z12binarySearchPiiii(i32* %7, i32 0, i32 %9, i32 %10):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 68 -> 69 ("%8 = load i32, i32* %3, align 4:" -> "%9 = sub nsw i32 %8, 1:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 69 -> 70 ("%9 = sub nsw i32 %8, 1:" -> "%10 = load i32, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 69 -> 71 ("%9 = sub nsw i32 %8, 1:" -> "%11 = call i32 @_Z12binarySearchPiiii(i32* %7, i32 0, i32 %9, i32 %10):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 70 -> 71 ("%10 = load i32, i32* %4, align 4:" -> "%11 = call i32 @_Z12binarySearchPiiii(i32* %7, i32 0, i32 %9, i32 %10):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 71 -> 3 ("%11 = call i32 @_Z12binarySearchPiiii(i32* %7, i32 0, i32 %9, i32 %10):" -> "%5 = alloca i32, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 71 -> 72 ("%11 = call i32 @_Z12binarySearchPiiii(i32* %7, i32 0, i32 %9, i32 %10):" -> "store i32 %11, i32* %5, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 72 -> 73 ("store i32 %11, i32* %5, align 4:" -> "%12 = load i32, i32* %5, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 73 -> 74 ("%12 = load i32, i32* %5, align 4:" -> "%13 = icmp ne i32 %12, -1:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 74 -> 75 ("%13 = icmp ne i32 %12, -1:" -> "%14 = zext i1 %13 to i64:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 74 -> 76 ("%13 = icmp ne i32 %12, -1:" -> "%15 = select i1 %13, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 75 -> 76 ("%14 = zext i1 %13 to i64:" -> "%15 = select i1 %13, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 76 -> 77 ("%15 = select i1 %13, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):" -> "%16 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* %15):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 77 -> 78 ("%16 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* %15):" -> "%17 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEPFRSoS_E(%"class.std::basic_ostream"* %16, %"class.std::basic_ostream"* (%"class.std::basic_ostream"*)* @_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 80 -> 0 ("call void @__cxx_global_var_init():" -> "call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 80 -> 81 ("call void @__cxx_global_var_init():" -> "ret void:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']

Program: prime
  Edge 0 -> 1 ("call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 4 ("%2 = alloca i1, align 1:" -> "%3 = alloca i32, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 10 ("%2 = alloca i1, align 1:" -> "store i1 false, i1* %2, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 25 ("%2 = alloca i1, align 1:" -> "store i1 false, i1* %2, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 32 ("%2 = alloca i1, align 1:" -> "store i1 true, i1* %2, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 34 ("%2 = alloca i1, align 1:" -> "%27 = load i1, i1* %2, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 5 ("%3 = alloca i32, align 4:" -> "%4 = alloca i32, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 4 -> 6 ("%3 = alloca i32, align 4:" -> "store i32 %0, i32* %3, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 7 ("%3 = alloca i32, align 4:" -> "%5 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 17 ("%3 = alloca i32, align 4:" -> "%13 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 4 -> 20 ("%3 = alloca i32, align 4:" -> "%16 = load i32, i32* %3, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 6 ("%4 = alloca i32, align 4:" -> "store i32 %0, i32* %3, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 5 -> 12 ("%4 = alloca i32, align 4:" -> "store i32 2, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 5 -> 14 ("%4 = alloca i32, align 4:" -> "%10 = load i32, i32* %4, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 15 ("%4 = alloca i32, align 4:" -> "%11 = load i32, i32* %4, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 21 ("%4 = alloca i32, align 4:" -> "%17 = load i32, i32* %4, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 28 ("%4 = alloca i32, align 4:" -> "%23 = load i32, i32* %4, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 30 ("%4 = alloca i32, align 4:" -> "store i32 %24, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 7 ("store i32 %0, i32* %3, align 4:" -> "%5 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 7 -> 8 ("%5 = load i32, i32* %3, align 4:" -> "%6 = icmp sle i32 %5, 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 8 -> 9 ("%6 = icmp sle i32 %5, 1:" -> "br i1 %6, label %7, label %8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 9 -> 1 ("br i1 %6, label %7, label %8:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 1.0, 1.0, 1.0, 0, 0, 0, 2, 'CONTROL-FLOW']
  Edge 10 -> 11 ("store i1 false, i1* %2, align 1:" -> "br label %26:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 11 -> 1 ("br label %26:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 12 -> 13 ("store i32 2, i32* %4, align 4:" -> "br label %9:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 13 -> 1 ("br label %9:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 14 -> 15 ("%10 = load i32, i32* %4, align 4:" -> "%11 = load i32, i32* %4, align 4:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 14 -> 16 ("%10 = load i32, i32* %4, align 4:" -> "%12 = mul nsw i32 %10, %11:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 15 -> 16 ("%11 = load i32, i32* %4, align 4:" -> "%12 = mul nsw i32 %10, %11:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 15 -> 18 ("%11 = load i32, i32* %4, align 4:" -> "%14 = icmp sle i32 %12, %13:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 16 -> 17 ("%12 = mul nsw i32 %10, %11:" -> "%13 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 16 -> 18 ("%12 = mul nsw i32 %10, %11:" -> "%14 = icmp sle i32 %12, %13:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 17 -> 18 ("%13 = load i32, i32* %3, align 4:" -> "%14 = icmp sle i32 %12, %13:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 17 -> 19 ("%13 = load i32, i32* %3, align 4:" -> "br i1 %14, label %15, label %25:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 18 -> 19 ("%14 = icmp sle i32 %12, %13:" -> "br i1 %14, label %15, label %25:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 19 -> 1 ("br i1 %14, label %15, label %25:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.25, 0.19999999999999996, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 20 -> 21 ("%16 = load i32, i32* %3, align 4:" -> "%17 = load i32, i32* %4, align 4:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 20 -> 22 ("%16 = load i32, i32* %3, align 4:" -> "%18 = srem i32 %16, %17:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 21 -> 22 ("%17 = load i32, i32* %4, align 4:" -> "%18 = srem i32 %16, %17:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 21 -> 23 ("%17 = load i32, i32* %4, align 4:" -> "%19 = icmp eq i32 %18, 0:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 22 -> 23 ("%18 = srem i32 %16, %17:" -> "%19 = icmp eq i32 %18, 0:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 23 -> 24 ("%19 = icmp eq i32 %18, 0:" -> "br i1 %19, label %20, label %21:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 24 -> 1 ("br i1 %19, label %20, label %21:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 1.0, 1.0, 1.0, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 25 -> 26 ("store i1 false, i1* %2, align 1:" -> "br label %26:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 26 -> 1 ("br label %26:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 27 -> 1 ("br label %22:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 28 -> 29 ("%23 = load i32, i32* %4, align 4:" -> "%24 = add nsw i32 %23, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 29 -> 30 ("%24 = add nsw i32 %23, 1:" -> "store i32 %24, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 30 -> 31 ("store i32 %24, i32* %4, align 4:" -> "br label %9:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 31 -> 1 ("br label %9:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 32 -> 33 ("store i1 true, i1* %2, align 1:" -> "br label %26:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 33 -> 1 ("br label %26:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 34 -> 35 ("%27 = load i1, i1* %2, align 1:" -> "ret i1 %27:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 35 -> 42 ("ret i1 %27:" -> "%5 = zext i1 %4 to i64:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 36 -> 37 ("%1 = alloca i32, align 4:" -> "%2 = alloca i32, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 36 -> 38 ("%1 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 37 -> 38 ("%2 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 37 -> 39 ("%2 = alloca i32, align 4:" -> "store i32 29, i32* %2, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 37 -> 40 ("%2 = alloca i32, align 4:" -> "%3 = load i32, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 38 -> 39 ("store i32 0, i32* %1, align 4:" -> "store i32 29, i32* %2, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 39 -> 40 ("store i32 29, i32* %2, align 4:" -> "%3 = load i32, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 40 -> 41 ("%3 = load i32, i32* %2, align 4:" -> "%4 = call zeroext i1 @_Z7isPrimei(i32 %3):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 41 -> 3 ("%4 = call zeroext i1 @_Z7isPrimei(i32 %3):" -> "%2 = alloca i1, align 1:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 41 -> 42 ("%4 = call zeroext i1 @_Z7isPrimei(i32 %3):" -> "%5 = zext i1 %4 to i64:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 41 -> 43 ("%4 = call zeroext i1 @_Z7isPrimei(i32 %3):" -> "%6 = select i1 %4, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 42 -> 43 ("%5 = zext i1 %4 to i64:" -> "%6 = select i1 %4, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 43 -> 44 ("%6 = select i1 %4, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):" -> "%7 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* %6):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 44 -> 45 ("%7 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* %6):" -> "%8 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEPFRSoS_E(%"class.std::basic_ostream"* %7, %"class.std::basic_ostream"* (%"class.std::basic_ostream"*)* @_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 47 -> 0 ("call void @__cxx_global_var_init():" -> "call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 47 -> 48 ("call void @__cxx_global_var_init():" -> "ret void:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']

Program: matrix_mul
  Edge 0 -> 1 ("call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 4 ("%4 = alloca [2 x i32]*, align 8:" -> "%5 = alloca [2 x i32]*, align 8:"): [0.09, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 9 ("%4 = alloca [2 x i32]*, align 8:" -> "store [2 x i32]* %0, [2 x i32]** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 35 ("%4 = alloca [2 x i32]*, align 8:" -> "%29 = load [2 x i32]*, [2 x i32]** %4, align 8:"): [0.27, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 4 -> 5 ("%5 = alloca [2 x i32]*, align 8:" -> "%6 = alloca [2 x i32]*, align 8:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 4 -> 10 ("%5 = alloca [2 x i32]*, align 8:" -> "store [2 x i32]* %1, [2 x i32]** %5, align 8:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 43 ("%5 = alloca [2 x i32]*, align 8:" -> "%37 = load [2 x i32]*, [2 x i32]** %5, align 8:"): [0.19, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 6 ("%6 = alloca [2 x i32]*, align 8:" -> "%7 = alloca i32, align 4:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 5 -> 11 ("%6 = alloca [2 x i32]*, align 8:" -> "store [2 x i32]* %2, [2 x i32]** %6, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 5 -> 22 ("%6 = alloca [2 x i32]*, align 8:" -> "%18 = load [2 x i32]*, [2 x i32]** %6, align 8:"): [0.09, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 52 ("%6 = alloca [2 x i32]*, align 8:" -> "%46 = load [2 x i32]*, [2 x i32]** %6, align 8:"): [0.1, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 7 ("%7 = alloca i32, align 4:" -> "%8 = alloca i32, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 6 -> 12 ("%7 = alloca i32, align 4:" -> "store i32 0, i32* %7, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 6 -> 14 ("%7 = alloca i32, align 4:" -> "%11 = load i32, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 23 ("%7 = alloca i32, align 4:" -> "%19 = load i32, i32* %7, align 4:"): [0.08, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 36 ("%7 = alloca i32, align 4:" -> "%30 = load i32, i32* %7, align 4:"): [0.26, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 53 ("%7 = alloca i32, align 4:" -> "%47 = load i32, i32* %7, align 4:"): [0.09, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 73 ("%7 = alloca i32, align 4:" -> "%64 = load i32, i32* %7, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 75 ("%7 = alloca i32, align 4:" -> "store i32 %65, i32* %7, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 8 ("%8 = alloca i32, align 4:" -> "%9 = alloca i32, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 7 -> 17 ("%8 = alloca i32, align 4:" -> "store i32 0, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 19 ("%8 = alloca i32, align 4:" -> "%15 = load i32, i32* %8, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 26 ("%8 = alloca i32, align 4:" -> "%22 = load i32, i32* %8, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 47 ("%8 = alloca i32, align 4:" -> "%41 = load i32, i32* %8, align 4:"): [0.15, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 56 ("%8 = alloca i32, align 4:" -> "%50 = load i32, i32* %8, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 68 ("%8 = alloca i32, align 4:" -> "%60 = load i32, i32* %8, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 70 ("%8 = alloca i32, align 4:" -> "store i32 %61, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 9 ("%9 = alloca i32, align 4:" -> "store [2 x i32]* %0, [2 x i32]** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 8 -> 30 ("%9 = alloca i32, align 4:" -> "store i32 0, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 32 ("%9 = alloca i32, align 4:" -> "%26 = load i32, i32* %9, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 39 ("%9 = alloca i32, align 4:" -> "%33 = load i32, i32* %9, align 4:"): [0.23, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 44 ("%9 = alloca i32, align 4:" -> "%38 = load i32, i32* %9, align 4:"): [0.18, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 63 ("%9 = alloca i32, align 4:" -> "%56 = load i32, i32* %9, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 65 ("%9 = alloca i32, align 4:" -> "store i32 %57, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 9 -> 10 ("store [2 x i32]* %0, [2 x i32]** %4, align 8:" -> "store [2 x i32]* %1, [2 x i32]** %5, align 8:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 10 -> 11 ("store [2 x i32]* %1, [2 x i32]** %5, align 8:" -> "store [2 x i32]* %2, [2 x i32]** %6, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 11 -> 12 ("store [2 x i32]* %2, [2 x i32]** %6, align 8:" -> "store i32 0, i32* %7, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 12 -> 13 ("store i32 0, i32* %7, align 4:" -> "br label %10:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 13 -> 1 ("br label %10:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 14 -> 15 ("%11 = load i32, i32* %7, align 4:" -> "%12 = icmp slt i32 %11, 2:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 15 -> 16 ("%12 = icmp slt i32 %11, 2:" -> "br i1 %12, label %13, label %66:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 16 -> 1 ("br i1 %12, label %13, label %66:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.5, 0.5, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 17 -> 18 ("store i32 0, i32* %8, align 4:" -> "br label %14:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 18 -> 1 ("br label %14:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 19 -> 20 ("%15 = load i32, i32* %8, align 4:" -> "%16 = icmp slt i32 %15, 2:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 20 -> 21 ("%16 = icmp slt i32 %15, 2:" -> "br i1 %16, label %17, label %62:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 21 -> 1 ("br i1 %16, label %17, label %62:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.5, 0.33333333333333337, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 22 -> 23 ("%18 = load [2 x i32]*, [2 x i32]** %6, align 8:" -> "%19 = load i32, i32* %7, align 4:"): [0.08, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 22 -> 25 ("%18 = load [2 x i32]*, [2 x i32]** %6, align 8:" -> "%21 = getelementptr inbounds [2 x i32], [2 x i32]* %18, i64 %20:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 23 -> 24 ("%19 = load i32, i32* %7, align 4:" -> "%20 = sext i32 %19 to i64:"): [0.07, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 24 -> 25 ("%20 = sext i32 %19 to i64:" -> "%21 = getelementptr inbounds [2 x i32], [2 x i32]* %18, i64 %20:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 25 -> 26 ("%21 = getelementptr inbounds [2 x i32], [2 x i32]* %18, i64 %20:" -> "%22 = load i32, i32* %8, align 4:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 25 -> 28 ("%21 = getelementptr inbounds [2 x i32], [2 x i32]* %18, i64 %20:" -> "%24 = getelementptr inbounds [2 x i32], [2 x i32]* %21, i64 0, i64 %23:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 26 -> 27 ("%22 = load i32, i32* %8, align 4:" -> "%23 = sext i32 %22 to i64:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 27 -> 28 ("%23 = sext i32 %22 to i64:" -> "%24 = getelementptr inbounds [2 x i32], [2 x i32]* %21, i64 0, i64 %23:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 28 -> 29 ("%24 = getelementptr inbounds [2 x i32], [2 x i32]* %21, i64 0, i64 %23:" -> "store i32 0, i32* %24, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 29 -> 30 ("store i32 0, i32* %24, align 4:" -> "store i32 0, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 30 -> 31 ("store i32 0, i32* %9, align 4:" -> "br label %25:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 31 -> 1 ("br label %25:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 32 -> 33 ("%26 = load i32, i32* %9, align 4:" -> "%27 = icmp slt i32 %26, 2:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 33 -> 34 ("%27 = icmp slt i32 %26, 2:" -> "br i1 %27, label %28, label %58:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 34 -> 1 ("br i1 %27, label %28, label %58:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.5, 0.375, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 35 -> 36 ("%29 = load [2 x i32]*, [2 x i32]** %4, align 8:" -> "%30 = load i32, i32* %7, align 4:"): [0.26, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 35 -> 38 ("%29 = load [2 x i32]*, [2 x i32]** %4, align 8:" -> "%32 = getelementptr inbounds [2 x i32], [2 x i32]* %29, i64 %31:"): [0.24, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 36 -> 37 ("%30 = load i32, i32* %7, align 4:" -> "%31 = sext i32 %30 to i64:"): [0.25, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 37 -> 38 ("%31 = sext i32 %30 to i64:" -> "%32 = getelementptr inbounds [2 x i32], [2 x i32]* %29, i64 %31:"): [0.24, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 38 -> 39 ("%32 = getelementptr inbounds [2 x i32], [2 x i32]* %29, i64 %31:" -> "%33 = load i32, i32* %9, align 4:"): [0.23, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 38 -> 41 ("%32 = getelementptr inbounds [2 x i32], [2 x i32]* %29, i64 %31:" -> "%35 = getelementptr inbounds [2 x i32], [2 x i32]* %32, i64 0, i64 %34:"): [0.21, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 39 -> 40 ("%33 = load i32, i32* %9, align 4:" -> "%34 = sext i32 %33 to i64:"): [0.22, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 40 -> 41 ("%34 = sext i32 %33 to i64:" -> "%35 = getelementptr inbounds [2 x i32], [2 x i32]* %32, i64 0, i64 %34:"): [0.21, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 41 -> 42 ("%35 = getelementptr inbounds [2 x i32], [2 x i32]* %32, i64 0, i64 %34:" -> "%36 = load i32, i32* %35, align 4:"): [0.2, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 42 -> 43 ("%36 = load i32, i32* %35, align 4:" -> "%37 = load [2 x i32]*, [2 x i32]** %5, align 8:"): [0.19, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 42 -> 51 ("%36 = load i32, i32* %35, align 4:" -> "%45 = mul nsw i32 %36, %44:"): [0.11, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 43 -> 44 ("%37 = load [2 x i32]*, [2 x i32]** %5, align 8:" -> "%38 = load i32, i32* %9, align 4:"): [0.18, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 43 -> 46 ("%37 = load [2 x i32]*, [2 x i32]** %5, align 8:" -> "%40 = getelementptr inbounds [2 x i32], [2 x i32]* %37, i64 %39:"): [0.16, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 44 -> 45 ("%38 = load i32, i32* %9, align 4:" -> "%39 = sext i32 %38 to i64:"): [0.17, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 45 -> 46 ("%39 = sext i32 %38 to i64:" -> "%40 = getelementptr inbounds [2 x i32], [2 x i32]* %37, i64 %39:"): [0.16, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 46 -> 47 ("%40 = getelementptr inbounds [2 x i32], [2 x i32]* %37, i64 %39:" -> "%41 = load i32, i32* %8, align 4:"): [0.15, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 46 -> 49 ("%40 = getelementptr inbounds [2 x i32], [2 x i32]* %37, i64 %39:" -> "%43 = getelementptr inbounds [2 x i32], [2 x i32]* %40, i64 0, i64 %42:"): [0.13, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 47 -> 48 ("%41 = load i32, i32* %8, align 4:" -> "%42 = sext i32 %41 to i64:"): [0.14, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 48 -> 49 ("%42 = sext i32 %41 to i64:" -> "%43 = getelementptr inbounds [2 x i32], [2 x i32]* %40, i64 0, i64 %42:"): [0.13, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 49 -> 50 ("%43 = getelementptr inbounds [2 x i32], [2 x i32]* %40, i64 0, i64 %42:" -> "%44 = load i32, i32* %43, align 4:"): [0.12, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 50 -> 51 ("%44 = load i32, i32* %43, align 4:" -> "%45 = mul nsw i32 %36, %44:"): [0.11, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 50 -> 60 ("%44 = load i32, i32* %43, align 4:" -> "%54 = add nsw i32 %53, %45:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 51 -> 52 ("%45 = mul nsw i32 %36, %44:" -> "%46 = load [2 x i32]*, [2 x i32]** %6, align 8:"): [0.1, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 51 -> 60 ("%45 = mul nsw i32 %36, %44:" -> "%54 = add nsw i32 %53, %45:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 51 -> 61 ("%45 = mul nsw i32 %36, %44:" -> "store i32 %54, i32* %52, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 52 -> 53 ("%46 = load [2 x i32]*, [2 x i32]** %6, align 8:" -> "%47 = load i32, i32* %7, align 4:"): [0.09, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 52 -> 55 ("%46 = load [2 x i32]*, [2 x i32]** %6, align 8:" -> "%49 = getelementptr inbounds [2 x i32], [2 x i32]* %46, i64 %48:"): [0.07, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 53 -> 54 ("%47 = load i32, i32* %7, align 4:" -> "%48 = sext i32 %47 to i64:"): [0.08, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 54 -> 55 ("%48 = sext i32 %47 to i64:" -> "%49 = getelementptr inbounds [2 x i32], [2 x i32]* %46, i64 %48:"): [0.07, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 55 -> 56 ("%49 = getelementptr inbounds [2 x i32], [2 x i32]* %46, i64 %48:" -> "%50 = load i32, i32* %8, align 4:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 55 -> 58 ("%49 = getelementptr inbounds [2 x i32], [2 x i32]* %46, i64 %48:" -> "%52 = getelementptr inbounds [2 x i32], [2 x i32]* %49, i64 0, i64 %51:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 56 -> 57 ("%50 = load i32, i32* %8, align 4:" -> "%51 = sext i32 %50 to i64:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 57 -> 58 ("%51 = sext i32 %50 to i64:" -> "%52 = getelementptr inbounds [2 x i32], [2 x i32]* %49, i64 0, i64 %51:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 58 -> 59 ("%52 = getelementptr inbounds [2 x i32], [2 x i32]* %49, i64 0, i64 %51:" -> "%53 = load i32, i32* %52, align 4:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 58 -> 61 ("%52 = getelementptr inbounds [2 x i32], [2 x i32]* %49, i64 0, i64 %51:" -> "store i32 %54, i32* %52, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 59 -> 60 ("%53 = load i32, i32* %52, align 4:" -> "%54 = add nsw i32 %53, %45:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 60 -> 61 ("%54 = add nsw i32 %53, %45:" -> "store i32 %54, i32* %52, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 61 -> 62 ("store i32 %54, i32* %52, align 4:" -> "br label %55:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 62 -> 1 ("br label %55:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 63 -> 64 ("%56 = load i32, i32* %9, align 4:" -> "%57 = add nsw i32 %56, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 64 -> 65 ("%57 = add nsw i32 %56, 1:" -> "store i32 %57, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 65 -> 66 ("store i32 %57, i32* %9, align 4:" -> "br label %25:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 66 -> 1 ("br label %25:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 67 -> 1 ("br label %59:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 68 -> 69 ("%60 = load i32, i32* %8, align 4:" -> "%61 = add nsw i32 %60, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 69 -> 70 ("%61 = add nsw i32 %60, 1:" -> "store i32 %61, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 70 -> 71 ("store i32 %61, i32* %8, align 4:" -> "br label %14:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 71 -> 1 ("br label %14:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 72 -> 1 ("br label %63:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 73 -> 74 ("%64 = load i32, i32* %7, align 4:" -> "%65 = add nsw i32 %64, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 74 -> 75 ("%65 = add nsw i32 %64, 1:" -> "store i32 %65, i32* %7, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 75 -> 76 ("store i32 %65, i32* %7, align 4:" -> "br label %10:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 76 -> 1 ("br label %10:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 77 -> 93 ("ret void:" -> "store i32 0, i32* %5, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 78 -> 79 ("%1 = alloca i32, align 4:" -> "%2 = alloca [2 x [2 x i32]], align 16:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 78 -> 84 ("%1 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 79 -> 80 ("%2 = alloca [2 x [2 x i32]], align 16:" -> "%3 = alloca [2 x [2 x i32]], align 16:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 79 -> 85 ("%2 = alloca [2 x [2 x i32]], align 16:" -> "%7 = bitcast [2 x [2 x i32]]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 79 -> 89 ("%2 = alloca [2 x [2 x i32]], align 16:" -> "%9 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %2, i64 0, i64 0:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 80 -> 81 ("%3 = alloca [2 x [2 x i32]], align 16:" -> "%4 = alloca [2 x [2 x i32]], align 16:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 80 -> 87 ("%3 = alloca [2 x [2 x i32]], align 16:" -> "%8 = bitcast [2 x [2 x i32]]* %3 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 80 -> 90 ("%3 = alloca [2 x [2 x i32]], align 16:" -> "%10 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %3, i64 0, i64 0:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 81 -> 82 ("%4 = alloca [2 x [2 x i32]], align 16:" -> "%5 = alloca i32, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 81 -> 91 ("%4 = alloca [2 x [2 x i32]], align 16:" -> "%11 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %4, i64 0, i64 0:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 81 -> 105 ("%4 = alloca [2 x [2 x i32]], align 16:" -> "%22 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %4, i64 0, i64 %21:"): [0.05, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 82 -> 83 ("%5 = alloca i32, align 4:" -> "%6 = alloca i32, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 82 -> 93 ("%5 = alloca i32, align 4:" -> "store i32 0, i32* %5, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 82 -> 95 ("%5 = alloca i32, align 4:" -> "%13 = load i32, i32* %5, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 82 -> 103 ("%5 = alloca i32, align 4:" -> "%20 = load i32, i32* %5, align 4:"): [0.07, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 82 -> 119 ("%5 = alloca i32, align 4:" -> "%35 = load i32, i32* %5, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 82 -> 121 ("%5 = alloca i32, align 4:" -> "store i32 %36, i32* %5, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 83 -> 84 ("%6 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 83 -> 98 ("%6 = alloca i32, align 4:" -> "store i32 0, i32* %6, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 83 -> 100 ("%6 = alloca i32, align 4:" -> "%17 = load i32, i32* %6, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 83 -> 106 ("%6 = alloca i32, align 4:" -> "%23 = load i32, i32* %6, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 83 -> 113 ("%6 = alloca i32, align 4:" -> "%30 = load i32, i32* %6, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 83 -> 115 ("%6 = alloca i32, align 4:" -> "store i32 %31, i32* %6, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 84 -> 85 ("store i32 0, i32* %1, align 4:" -> "%7 = bitcast [2 x [2 x i32]]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 85 -> 86 ("%7 = bitcast [2 x [2 x i32]]* %2 to i8*:" -> "call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %7, i8* align 16 bitcast ([2 x [2 x i32]]* @__const.main.A to i8*), i64 16, i1 false):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 86 -> 87 ("call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %7, i8* align 16 bitcast ([2 x [2 x i32]]* @__const.main.A to i8*), i64 16, i1 false):" -> "%8 = bitcast [2 x [2 x i32]]* %3 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 87 -> 88 ("%8 = bitcast [2 x [2 x i32]]* %3 to i8*:" -> "call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %8, i8* align 16 bitcast ([2 x [2 x i32]]* @__const.main.B to i8*), i64 16, i1 false):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 88 -> 89 ("call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %8, i8* align 16 bitcast ([2 x [2 x i32]]* @__const.main.B to i8*), i64 16, i1 false):" -> "%9 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %2, i64 0, i64 0:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 89 -> 90 ("%9 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %2, i64 0, i64 0:" -> "%10 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %3, i64 0, i64 0:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 89 -> 92 ("%9 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %2, i64 0, i64 0:" -> "call void @_Z8multiplyPA2_iS0_S0_([2 x i32]* %9, [2 x i32]* %10, [2 x i32]* %11):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 90 -> 91 ("%10 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %3, i64 0, i64 0:" -> "%11 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %4, i64 0, i64 0:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 90 -> 92 ("%10 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %3, i64 0, i64 0:" -> "call void @_Z8multiplyPA2_iS0_S0_([2 x i32]* %9, [2 x i32]* %10, [2 x i32]* %11):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 91 -> 92 ("%11 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %4, i64 0, i64 0:" -> "call void @_Z8multiplyPA2_iS0_S0_([2 x i32]* %9, [2 x i32]* %10, [2 x i32]* %11):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 92 -> 3 ("call void @_Z8multiplyPA2_iS0_S0_([2 x i32]* %9, [2 x i32]* %10, [2 x i32]* %11):" -> "%4 = alloca [2 x i32]*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 92 -> 93 ("call void @_Z8multiplyPA2_iS0_S0_([2 x i32]* %9, [2 x i32]* %10, [2 x i32]* %11):" -> "store i32 0, i32* %5, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 93 -> 94 ("store i32 0, i32* %5, align 4:" -> "br label %12:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 94 -> 1 ("br label %12:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 95 -> 96 ("%13 = load i32, i32* %5, align 4:" -> "%14 = icmp slt i32 %13, 2:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 96 -> 97 ("%14 = icmp slt i32 %13, 2:" -> "br i1 %14, label %15, label %37:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 97 -> 1 ("br i1 %14, label %15, label %37:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.33333333333333337, 0.33333333333333337, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 98 -> 99 ("store i32 0, i32* %6, align 4:" -> "br label %16:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 99 -> 1 ("br label %16:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 100 -> 101 ("%17 = load i32, i32* %6, align 4:" -> "%18 = icmp slt i32 %17, 2:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 101 -> 102 ("%18 = icmp slt i32 %17, 2:" -> "br i1 %18, label %19, label %32:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 102 -> 1 ("br i1 %18, label %19, label %32:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.5, 0.33333333333333337, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 103 -> 104 ("%20 = load i32, i32* %5, align 4:" -> "%21 = sext i32 %20 to i64:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 104 -> 105 ("%21 = sext i32 %20 to i64:" -> "%22 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %4, i64 0, i64 %21:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 105 -> 106 ("%22 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %4, i64 0, i64 %21:" -> "%23 = load i32, i32* %6, align 4:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 105 -> 108 ("%22 = getelementptr inbounds [2 x [2 x i32]], [2 x [2 x i32]]* %4, i64 0, i64 %21:" -> "%25 = getelementptr inbounds [2 x i32], [2 x i32]* %22, i64 0, i64 %24:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 106 -> 107 ("%23 = load i32, i32* %6, align 4:" -> "%24 = sext i32 %23 to i64:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 107 -> 108 ("%24 = sext i32 %23 to i64:" -> "%25 = getelementptr inbounds [2 x i32], [2 x i32]* %22, i64 0, i64 %24:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 108 -> 109 ("%25 = getelementptr inbounds [2 x i32], [2 x i32]* %22, i64 0, i64 %24:" -> "%26 = load i32, i32* %25, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 109 -> 110 ("%26 = load i32, i32* %25, align 4:" -> "%27 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* @_ZSt4cout, i32 %26):"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 110 -> 111 ("%27 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* @_ZSt4cout, i32 %26):" -> "%28 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) %27, i8* getelementptr inbounds ([2 x i8], [2 x i8]* @.str, i64 0, i64 0)):"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 112 -> 1 ("br label %29:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 113 -> 114 ("%30 = load i32, i32* %6, align 4:" -> "%31 = add nsw i32 %30, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 114 -> 115 ("%31 = add nsw i32 %30, 1:" -> "store i32 %31, i32* %6, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 115 -> 116 ("store i32 %31, i32* %6, align 4:" -> "br label %16:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 116 -> 1 ("br label %16:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 118 -> 1 ("br label %34:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 119 -> 120 ("%35 = load i32, i32* %5, align 4:" -> "%36 = add nsw i32 %35, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 120 -> 121 ("%36 = add nsw i32 %35, 1:" -> "store i32 %36, i32* %5, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 121 -> 122 ("store i32 %36, i32* %5, align 4:" -> "br label %12:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 122 -> 1 ("br label %12:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 124 -> 0 ("call void @__cxx_global_var_init():" -> "call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 124 -> 125 ("call void @__cxx_global_var_init():" -> "ret void:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']

Program: linear_search
  Edge 0 -> 1 ("call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 4 ("%4 = alloca i1, align 1:" -> "%5 = alloca i32*, align 8:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 25 ("%4 = alloca i1, align 1:" -> "store i1 true, i1* %4, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 32 ("%4 = alloca i1, align 1:" -> "store i1 false, i1* %4, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 34 ("%4 = alloca i1, align 1:" -> "%28 = load i1, i1* %4, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 5 ("%5 = alloca i32*, align 8:" -> "%6 = alloca i32, align 4:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 4 -> 8 ("%5 = alloca i32*, align 8:" -> "store i32* %0, i32** %5, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 17 ("%5 = alloca i32*, align 8:" -> "%14 = load i32*, i32** %5, align 8:"): [0.07, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 6 ("%6 = alloca i32, align 4:" -> "%7 = alloca i32, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 5 -> 9 ("%6 = alloca i32, align 4:" -> "store i32 %1, i32* %6, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 5 -> 14 ("%6 = alloca i32, align 4:" -> "%11 = load i32, i32* %6, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 7 ("%7 = alloca i32, align 4:" -> "%8 = alloca i32, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 6 -> 10 ("%7 = alloca i32, align 4:" -> "store i32 %2, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 6 -> 22 ("%7 = alloca i32, align 4:" -> "%19 = load i32, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 8 ("%8 = alloca i32, align 4:" -> "store i32* %0, i32** %5, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 7 -> 11 ("%8 = alloca i32, align 4:" -> "store i32 0, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 7 -> 13 ("%8 = alloca i32, align 4:" -> "%10 = load i32, i32* %8, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 18 ("%8 = alloca i32, align 4:" -> "%15 = load i32, i32* %8, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 28 ("%8 = alloca i32, align 4:" -> "%24 = load i32, i32* %8, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 30 ("%8 = alloca i32, align 4:" -> "store i32 %25, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 9 ("store i32* %0, i32** %5, align 8:" -> "store i32 %1, i32* %6, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 9 -> 10 ("store i32 %1, i32* %6, align 4:" -> "store i32 %2, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 10 -> 11 ("store i32 %2, i32* %7, align 4:" -> "store i32 0, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 11 -> 12 ("store i32 0, i32* %8, align 4:" -> "br label %9:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 12 -> 1 ("br label %9:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 13 -> 14 ("%10 = load i32, i32* %8, align 4:" -> "%11 = load i32, i32* %6, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 13 -> 15 ("%10 = load i32, i32* %8, align 4:" -> "%12 = icmp slt i32 %10, %11:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 14 -> 15 ("%11 = load i32, i32* %6, align 4:" -> "%12 = icmp slt i32 %10, %11:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 14 -> 16 ("%11 = load i32, i32* %6, align 4:" -> "br i1 %12, label %13, label %26:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 15 -> 16 ("%12 = icmp slt i32 %10, %11:" -> "br i1 %12, label %13, label %26:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 16 -> 1 ("br i1 %12, label %13, label %26:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 17 -> 18 ("%14 = load i32*, i32** %5, align 8:" -> "%15 = load i32, i32* %8, align 4:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 17 -> 20 ("%14 = load i32*, i32** %5, align 8:" -> "%17 = getelementptr inbounds i32, i32* %14, i64 %16:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 18 -> 19 ("%15 = load i32, i32* %8, align 4:" -> "%16 = sext i32 %15 to i64:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 19 -> 20 ("%16 = sext i32 %15 to i64:" -> "%17 = getelementptr inbounds i32, i32* %14, i64 %16:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 20 -> 21 ("%17 = getelementptr inbounds i32, i32* %14, i64 %16:" -> "%18 = load i32, i32* %17, align 4:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 21 -> 22 ("%18 = load i32, i32* %17, align 4:" -> "%19 = load i32, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 21 -> 23 ("%18 = load i32, i32* %17, align 4:" -> "%20 = icmp eq i32 %18, %19:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 22 -> 23 ("%19 = load i32, i32* %7, align 4:" -> "%20 = icmp eq i32 %18, %19:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 22 -> 24 ("%19 = load i32, i32* %7, align 4:" -> "br i1 %20, label %21, label %22:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 23 -> 24 ("%20 = icmp eq i32 %18, %19:" -> "br i1 %20, label %21, label %22:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 24 -> 1 ("br i1 %20, label %21, label %22:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.75, 0.75, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 25 -> 26 ("store i1 true, i1* %4, align 1:" -> "br label %27:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 26 -> 1 ("br label %27:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 27 -> 1 ("br label %23:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 28 -> 29 ("%24 = load i32, i32* %8, align 4:" -> "%25 = add nsw i32 %24, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 29 -> 30 ("%25 = add nsw i32 %24, 1:" -> "store i32 %25, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 30 -> 31 ("store i32 %25, i32* %8, align 4:" -> "br label %9:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 31 -> 1 ("br label %9:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 32 -> 33 ("store i1 false, i1* %4, align 1:" -> "br label %27:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 33 -> 1 ("br label %27:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 34 -> 35 ("%28 = load i1, i1* %4, align 1:" -> "ret i1 %28:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 35 -> 49 ("ret i1 %28:" -> "%10 = zext i1 %9 to i64:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 36 -> 37 ("%1 = alloca i32, align 4:" -> "%2 = alloca [5 x i32], align 16:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 36 -> 40 ("%1 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 37 -> 38 ("%2 = alloca [5 x i32], align 16:" -> "%3 = alloca i32, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 37 -> 41 ("%2 = alloca [5 x i32], align 16:" -> "%5 = bitcast [5 x i32]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 37 -> 45 ("%2 = alloca [5 x i32], align 16:" -> "%6 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 38 -> 39 ("%3 = alloca i32, align 4:" -> "%4 = alloca i32, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 38 -> 43 ("%3 = alloca i32, align 4:" -> "store i32 5, i32* %3, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 38 -> 46 ("%3 = alloca i32, align 4:" -> "%7 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 39 -> 40 ("%4 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 39 -> 44 ("%4 = alloca i32, align 4:" -> "store i32 7, i32* %4, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 39 -> 47 ("%4 = alloca i32, align 4:" -> "%8 = load i32, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 40 -> 41 ("store i32 0, i32* %1, align 4:" -> "%5 = bitcast [5 x i32]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 41 -> 42 ("%5 = bitcast [5 x i32]* %2 to i8*:" -> "call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %5, i8* align 16 bitcast ([5 x i32]* @__const.main.arr to i8*), i64 20, i1 false):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 42 -> 43 ("call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %5, i8* align 16 bitcast ([5 x i32]* @__const.main.arr to i8*), i64 20, i1 false):" -> "store i32 5, i32* %3, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 43 -> 44 ("store i32 5, i32* %3, align 4:" -> "store i32 7, i32* %4, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 44 -> 45 ("store i32 7, i32* %4, align 4:" -> "%6 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 45 -> 46 ("%6 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:" -> "%7 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 45 -> 48 ("%6 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:" -> "%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 46 -> 47 ("%7 = load i32, i32* %3, align 4:" -> "%8 = load i32, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 46 -> 48 ("%7 = load i32, i32* %3, align 4:" -> "%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 47 -> 48 ("%8 = load i32, i32* %4, align 4:" -> "%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 48 -> 3 ("%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):" -> "%4 = alloca i1, align 1:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 48 -> 49 ("%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):" -> "%10 = zext i1 %9 to i64:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 48 -> 50 ("%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):" -> "%11 = select i1 %9, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 49 -> 50 ("%10 = zext i1 %9 to i64:" -> "%11 = select i1 %9, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 50 -> 51 ("%11 = select i1 %9, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):" -> "%12 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* %11):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 51 -> 52 ("%12 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* %11):" -> "%13 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEPFRSoS_E(%"class.std::basic_ostream"* %12, %"class.std::basic_ostream"* (%"class.std::basic_ostream"*)* @_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 54 -> 0 ("call void @__cxx_global_var_init():" -> "call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 54 -> 55 ("call void @__cxx_global_var_init():" -> "ret void:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']

Program: sorting
  Edge 0 -> 1 ("call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 4 ("%4 = alloca i1, align 1:" -> "%5 = alloca i32*, align 8:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 25 ("%4 = alloca i1, align 1:" -> "store i1 true, i1* %4, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 32 ("%4 = alloca i1, align 1:" -> "store i1 false, i1* %4, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 34 ("%4 = alloca i1, align 1:" -> "%28 = load i1, i1* %4, align 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 5 ("%5 = alloca i32*, align 8:" -> "%6 = alloca i32, align 4:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 4 -> 8 ("%5 = alloca i32*, align 8:" -> "store i32* %0, i32** %5, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 17 ("%5 = alloca i32*, align 8:" -> "%14 = load i32*, i32** %5, align 8:"): [0.07, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 6 ("%6 = alloca i32, align 4:" -> "%7 = alloca i32, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 5 -> 9 ("%6 = alloca i32, align 4:" -> "store i32 %1, i32* %6, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 5 -> 14 ("%6 = alloca i32, align 4:" -> "%11 = load i32, i32* %6, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 6 -> 7 ("%7 = alloca i32, align 4:" -> "%8 = alloca i32, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 6 -> 10 ("%7 = alloca i32, align 4:" -> "store i32 %2, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 6 -> 22 ("%7 = alloca i32, align 4:" -> "%19 = load i32, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 8 ("%8 = alloca i32, align 4:" -> "store i32* %0, i32** %5, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 7 -> 11 ("%8 = alloca i32, align 4:" -> "store i32 0, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 7 -> 13 ("%8 = alloca i32, align 4:" -> "%10 = load i32, i32* %8, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 18 ("%8 = alloca i32, align 4:" -> "%15 = load i32, i32* %8, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 28 ("%8 = alloca i32, align 4:" -> "%24 = load i32, i32* %8, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 30 ("%8 = alloca i32, align 4:" -> "store i32 %25, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 9 ("store i32* %0, i32** %5, align 8:" -> "store i32 %1, i32* %6, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 9 -> 10 ("store i32 %1, i32* %6, align 4:" -> "store i32 %2, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 10 -> 11 ("store i32 %2, i32* %7, align 4:" -> "store i32 0, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 11 -> 12 ("store i32 0, i32* %8, align 4:" -> "br label %9:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 12 -> 1 ("br label %9:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 13 -> 14 ("%10 = load i32, i32* %8, align 4:" -> "%11 = load i32, i32* %6, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 13 -> 15 ("%10 = load i32, i32* %8, align 4:" -> "%12 = icmp slt i32 %10, %11:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 14 -> 15 ("%11 = load i32, i32* %6, align 4:" -> "%12 = icmp slt i32 %10, %11:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 14 -> 16 ("%11 = load i32, i32* %6, align 4:" -> "br i1 %12, label %13, label %26:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 15 -> 16 ("%12 = icmp slt i32 %10, %11:" -> "br i1 %12, label %13, label %26:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 16 -> 1 ("br i1 %12, label %13, label %26:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 17 -> 18 ("%14 = load i32*, i32** %5, align 8:" -> "%15 = load i32, i32* %8, align 4:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 17 -> 20 ("%14 = load i32*, i32** %5, align 8:" -> "%17 = getelementptr inbounds i32, i32* %14, i64 %16:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 18 -> 19 ("%15 = load i32, i32* %8, align 4:" -> "%16 = sext i32 %15 to i64:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 19 -> 20 ("%16 = sext i32 %15 to i64:" -> "%17 = getelementptr inbounds i32, i32* %14, i64 %16:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 20 -> 21 ("%17 = getelementptr inbounds i32, i32* %14, i64 %16:" -> "%18 = load i32, i32* %17, align 4:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 21 -> 22 ("%18 = load i32, i32* %17, align 4:" -> "%19 = load i32, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 21 -> 23 ("%18 = load i32, i32* %17, align 4:" -> "%20 = icmp eq i32 %18, %19:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 22 -> 23 ("%19 = load i32, i32* %7, align 4:" -> "%20 = icmp eq i32 %18, %19:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 22 -> 24 ("%19 = load i32, i32* %7, align 4:" -> "br i1 %20, label %21, label %22:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 23 -> 24 ("%20 = icmp eq i32 %18, %19:" -> "br i1 %20, label %21, label %22:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 24 -> 1 ("br i1 %20, label %21, label %22:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.75, 0.75, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 25 -> 26 ("store i1 true, i1* %4, align 1:" -> "br label %27:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 26 -> 1 ("br label %27:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 27 -> 1 ("br label %23:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 28 -> 29 ("%24 = load i32, i32* %8, align 4:" -> "%25 = add nsw i32 %24, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 29 -> 30 ("%25 = add nsw i32 %24, 1:" -> "store i32 %25, i32* %8, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 30 -> 31 ("store i32 %25, i32* %8, align 4:" -> "br label %9:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 31 -> 1 ("br label %9:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 32 -> 33 ("store i1 false, i1* %4, align 1:" -> "br label %27:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 33 -> 1 ("br label %27:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 34 -> 35 ("%28 = load i1, i1* %4, align 1:" -> "ret i1 %28:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 35 -> 49 ("ret i1 %28:" -> "%10 = zext i1 %9 to i64:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 36 -> 37 ("%1 = alloca i32, align 4:" -> "%2 = alloca [5 x i32], align 16:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 36 -> 40 ("%1 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 37 -> 38 ("%2 = alloca [5 x i32], align 16:" -> "%3 = alloca i32, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 37 -> 41 ("%2 = alloca [5 x i32], align 16:" -> "%5 = bitcast [5 x i32]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 37 -> 45 ("%2 = alloca [5 x i32], align 16:" -> "%6 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 38 -> 39 ("%3 = alloca i32, align 4:" -> "%4 = alloca i32, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 38 -> 43 ("%3 = alloca i32, align 4:" -> "store i32 5, i32* %3, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 38 -> 46 ("%3 = alloca i32, align 4:" -> "%7 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 39 -> 40 ("%4 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 39 -> 44 ("%4 = alloca i32, align 4:" -> "store i32 7, i32* %4, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 39 -> 47 ("%4 = alloca i32, align 4:" -> "%8 = load i32, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 40 -> 41 ("store i32 0, i32* %1, align 4:" -> "%5 = bitcast [5 x i32]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 41 -> 42 ("%5 = bitcast [5 x i32]* %2 to i8*:" -> "call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %5, i8* align 16 bitcast ([5 x i32]* @__const.main.arr to i8*), i64 20, i1 false):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 42 -> 43 ("call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %5, i8* align 16 bitcast ([5 x i32]* @__const.main.arr to i8*), i64 20, i1 false):" -> "store i32 5, i32* %3, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 43 -> 44 ("store i32 5, i32* %3, align 4:" -> "store i32 7, i32* %4, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 44 -> 45 ("store i32 7, i32* %4, align 4:" -> "%6 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 45 -> 46 ("%6 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:" -> "%7 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 45 -> 48 ("%6 = getelementptr inbounds [5 x i32], [5 x i32]* %2, i64 0, i64 0:" -> "%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 46 -> 47 ("%7 = load i32, i32* %3, align 4:" -> "%8 = load i32, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 46 -> 48 ("%7 = load i32, i32* %3, align 4:" -> "%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 47 -> 48 ("%8 = load i32, i32* %4, align 4:" -> "%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 48 -> 3 ("%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):" -> "%4 = alloca i1, align 1:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 48 -> 49 ("%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):" -> "%10 = zext i1 %9 to i64:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 48 -> 50 ("%9 = call zeroext i1 @_Z12linearSearchPiii(i32* %6, i32 %7, i32 %8):" -> "%11 = select i1 %9, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 49 -> 50 ("%10 = zext i1 %9 to i64:" -> "%11 = select i1 %9, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 50 -> 51 ("%11 = select i1 %9, i8* getelementptr inbounds ([6 x i8], [6 x i8]* @.str, i64 0, i64 0), i8* getelementptr inbounds ([10 x i8], [10 x i8]* @.str.1, i64 0, i64 0):" -> "%12 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* %11):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 51 -> 52 ("%12 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* %11):" -> "%13 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEPFRSoS_E(%"class.std::basic_ostream"* %12, %"class.std::basic_ostream"* (%"class.std::basic_ostream"*)* @_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 54 -> 0 ("call void @__cxx_global_var_init():" -> "call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 54 -> 55 ("call void @__cxx_global_var_init():" -> "ret void:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']

Program: linked_list
  Edge 0 -> 1 ("call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 4 ("%2 = alloca %struct.Node*, align 8:" -> "store %struct.Node* %0, %struct.Node** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 6 ("%2 = alloca %struct.Node*, align 8:" -> "%4 = load %struct.Node*, %struct.Node** %2, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 3 -> 9 ("%2 = alloca %struct.Node*, align 8:" -> "%7 = load %struct.Node*, %struct.Node** %2, align 8:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 3 -> 14 ("%2 = alloca %struct.Node*, align 8:" -> "%12 = load %struct.Node*, %struct.Node** %2, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 3 -> 17 ("%2 = alloca %struct.Node*, align 8:" -> "store %struct.Node* %14, %struct.Node** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 4 -> 5 ("store %struct.Node* %0, %struct.Node** %2, align 8:" -> "br label %3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 5 -> 1 ("br label %3:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 6 -> 7 ("%4 = load %struct.Node*, %struct.Node** %2, align 8:" -> "%5 = icmp ne %struct.Node* %4, null:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 7 -> 8 ("%5 = icmp ne %struct.Node* %4, null:" -> "br i1 %5, label %6, label %15:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 8 -> 1 ("br i1 %5, label %6, label %15:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.33333333333333337, 0.33333333333333337, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 9 -> 10 ("%7 = load %struct.Node*, %struct.Node** %2, align 8:" -> "%8 = getelementptr inbounds %struct.Node, %struct.Node* %7, i32 0, i32 0:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 10 -> 11 ("%8 = getelementptr inbounds %struct.Node, %struct.Node* %7, i32 0, i32 0:" -> "%9 = load i32, i32* %8, align 8:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 11 -> 12 ("%9 = load i32, i32* %8, align 8:" -> "%10 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* @_ZSt4cout, i32 %9):"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 12 -> 13 ("%10 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* @_ZSt4cout, i32 %9):" -> "%11 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) %10, i8* getelementptr inbounds ([2 x i8], [2 x i8]* @.str, i64 0, i64 0)):"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 14 -> 15 ("%12 = load %struct.Node*, %struct.Node** %2, align 8:" -> "%13 = getelementptr inbounds %struct.Node, %struct.Node* %12, i32 0, i32 1:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 15 -> 16 ("%13 = getelementptr inbounds %struct.Node, %struct.Node* %12, i32 0, i32 1:" -> "%14 = load %struct.Node*, %struct.Node** %13, align 8:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 16 -> 17 ("%14 = load %struct.Node*, %struct.Node** %13, align 8:" -> "store %struct.Node* %14, %struct.Node** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 17 -> 18 ("store %struct.Node* %14, %struct.Node** %2, align 8:" -> "br label %3:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 18 -> 1 ("br label %3:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 21 -> 22 ("%1 = alloca i32, align 4:" -> "%2 = alloca %struct.Node*, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 21 -> 23 ("%1 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 22 -> 23 ("%2 = alloca %struct.Node*, align 8:" -> "store i32 0, i32* %1, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 22 -> 30 ("%2 = alloca %struct.Node*, align 8:" -> "store %struct.Node* %4, %struct.Node** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 22 -> 37 ("%2 = alloca %struct.Node*, align 8:" -> "%11 = load %struct.Node*, %struct.Node** %2, align 8:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 22 -> 46 ("%2 = alloca %struct.Node*, align 8:" -> "%17 = load %struct.Node*, %struct.Node** %2, align 8:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 22 -> 51 ("%2 = alloca %struct.Node*, align 8:" -> "%21 = load %struct.Node*, %struct.Node** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 23 -> 24 ("store i32 0, i32* %1, align 4:" -> "%3 = call i8* @_Znwm(i64 16) #7:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 24 -> 25 ("%3 = call i8* @_Znwm(i64 16) #7:" -> "%4 = bitcast i8* %3 to %struct.Node*:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 25 -> 26 ("%4 = bitcast i8* %3 to %struct.Node*:" -> "%5 = getelementptr inbounds %struct.Node, %struct.Node* %4, i32 0, i32 0:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 25 -> 28 ("%4 = bitcast i8* %3 to %struct.Node*:" -> "%6 = getelementptr inbounds %struct.Node, %struct.Node* %4, i32 0, i32 1:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 25 -> 30 ("%4 = bitcast i8* %3 to %struct.Node*:" -> "store %struct.Node* %4, %struct.Node** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 26 -> 27 ("%5 = getelementptr inbounds %struct.Node, %struct.Node* %4, i32 0, i32 0:" -> "store i32 1, i32* %5, align 16:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 27 -> 28 ("store i32 1, i32* %5, align 16:" -> "%6 = getelementptr inbounds %struct.Node, %struct.Node* %4, i32 0, i32 1:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 28 -> 29 ("%6 = getelementptr inbounds %struct.Node, %struct.Node* %4, i32 0, i32 1:" -> "store %struct.Node* null, %struct.Node** %6, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 29 -> 30 ("store %struct.Node* null, %struct.Node** %6, align 8:" -> "store %struct.Node* %4, %struct.Node** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 30 -> 31 ("store %struct.Node* %4, %struct.Node** %2, align 8:" -> "%7 = call i8* @_Znwm(i64 16) #7:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 31 -> 32 ("%7 = call i8* @_Znwm(i64 16) #7:" -> "%8 = bitcast i8* %7 to %struct.Node*:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 32 -> 33 ("%8 = bitcast i8* %7 to %struct.Node*:" -> "%9 = getelementptr inbounds %struct.Node, %struct.Node* %8, i32 0, i32 0:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 32 -> 35 ("%8 = bitcast i8* %7 to %struct.Node*:" -> "%10 = getelementptr inbounds %struct.Node, %struct.Node* %8, i32 0, i32 1:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 32 -> 39 ("%8 = bitcast i8* %7 to %struct.Node*:" -> "store %struct.Node* %8, %struct.Node** %12, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 33 -> 34 ("%9 = getelementptr inbounds %struct.Node, %struct.Node* %8, i32 0, i32 0:" -> "store i32 2, i32* %9, align 16:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 34 -> 35 ("store i32 2, i32* %9, align 16:" -> "%10 = getelementptr inbounds %struct.Node, %struct.Node* %8, i32 0, i32 1:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 35 -> 36 ("%10 = getelementptr inbounds %struct.Node, %struct.Node* %8, i32 0, i32 1:" -> "store %struct.Node* null, %struct.Node** %10, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 36 -> 37 ("store %struct.Node* null, %struct.Node** %10, align 8:" -> "%11 = load %struct.Node*, %struct.Node** %2, align 8:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 37 -> 38 ("%11 = load %struct.Node*, %struct.Node** %2, align 8:" -> "%12 = getelementptr inbounds %struct.Node, %struct.Node* %11, i32 0, i32 1:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 38 -> 39 ("%12 = getelementptr inbounds %struct.Node, %struct.Node* %11, i32 0, i32 1:" -> "store %struct.Node* %8, %struct.Node** %12, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 39 -> 40 ("store %struct.Node* %8, %struct.Node** %12, align 8:" -> "%13 = call i8* @_Znwm(i64 16) #7:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 40 -> 41 ("%13 = call i8* @_Znwm(i64 16) #7:" -> "%14 = bitcast i8* %13 to %struct.Node*:"): [0.11, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 41 -> 42 ("%14 = bitcast i8* %13 to %struct.Node*:" -> "%15 = getelementptr inbounds %struct.Node, %struct.Node* %14, i32 0, i32 0:"): [0.1, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 41 -> 44 ("%14 = bitcast i8* %13 to %struct.Node*:" -> "%16 = getelementptr inbounds %struct.Node, %struct.Node* %14, i32 0, i32 1:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 41 -> 50 ("%14 = bitcast i8* %13 to %struct.Node*:" -> "store %struct.Node* %14, %struct.Node** %20, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 42 -> 43 ("%15 = getelementptr inbounds %struct.Node, %struct.Node* %14, i32 0, i32 0:" -> "store i32 3, i32* %15, align 16:"): [0.09, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 43 -> 44 ("store i32 3, i32* %15, align 16:" -> "%16 = getelementptr inbounds %struct.Node, %struct.Node* %14, i32 0, i32 1:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 44 -> 45 ("%16 = getelementptr inbounds %struct.Node, %struct.Node* %14, i32 0, i32 1:" -> "store %struct.Node* null, %struct.Node** %16, align 8:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 45 -> 46 ("store %struct.Node* null, %struct.Node** %16, align 8:" -> "%17 = load %struct.Node*, %struct.Node** %2, align 8:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 46 -> 47 ("%17 = load %struct.Node*, %struct.Node** %2, align 8:" -> "%18 = getelementptr inbounds %struct.Node, %struct.Node* %17, i32 0, i32 1:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 47 -> 48 ("%18 = getelementptr inbounds %struct.Node, %struct.Node* %17, i32 0, i32 1:" -> "%19 = load %struct.Node*, %struct.Node** %18, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 48 -> 49 ("%19 = load %struct.Node*, %struct.Node** %18, align 8:" -> "%20 = getelementptr inbounds %struct.Node, %struct.Node* %19, i32 0, i32 1:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 49 -> 50 ("%20 = getelementptr inbounds %struct.Node, %struct.Node* %19, i32 0, i32 1:" -> "store %struct.Node* %14, %struct.Node** %20, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 50 -> 51 ("store %struct.Node* %14, %struct.Node** %20, align 8:" -> "%21 = load %struct.Node*, %struct.Node** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 51 -> 52 ("%21 = load %struct.Node*, %struct.Node** %2, align 8:" -> "call void @_Z9printListP4Node(%struct.Node* %21):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 52 -> 3 ("call void @_Z9printListP4Node(%struct.Node* %21):" -> "%2 = alloca %struct.Node*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 52 -> 53 ("call void @_Z9printListP4Node(%struct.Node* %21):" -> "ret i32 0:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 54 -> 0 ("call void @__cxx_global_var_init():" -> "call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 54 -> 55 ("call void @__cxx_global_var_init():" -> "ret void:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']

Program: factorial
  Edge 0 -> 1 ("call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 4 ("%2 = alloca i32, align 4:" -> "%3 = alloca i32, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 9 ("%2 = alloca i32, align 4:" -> "store i32 1, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 16 ("%2 = alloca i32, align 4:" -> "store i32 %12, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 18 ("%2 = alloca i32, align 4:" -> "%14 = load i32, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 5 ("%3 = alloca i32, align 4:" -> "store i32 %0, i32* %3, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 4 -> 6 ("%3 = alloca i32, align 4:" -> "%4 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 11 ("%3 = alloca i32, align 4:" -> "%8 = load i32, i32* %3, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 12 ("%3 = alloca i32, align 4:" -> "%9 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 5 -> 6 ("store i32 %0, i32* %3, align 4:" -> "%4 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 6 -> 7 ("%4 = load i32, i32* %3, align 4:" -> "%5 = icmp sle i32 %4, 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 7 -> 8 ("%5 = icmp sle i32 %4, 1:" -> "br i1 %5, label %6, label %7:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 8 -> 1 ("br i1 %5, label %6, label %7:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.75, 0.75, 0, 0, 0, 2, 'CONTROL-FLOW']
  Edge 9 -> 10 ("store i32 1, i32* %2, align 4:" -> "br label %13:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 10 -> 1 ("br label %13:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 11 -> 12 ("%8 = load i32, i32* %3, align 4:" -> "%9 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 11 -> 15 ("%8 = load i32, i32* %3, align 4:" -> "%12 = mul nsw i32 %8, %11:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 12 -> 13 ("%9 = load i32, i32* %3, align 4:" -> "%10 = sub nsw i32 %9, 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 13 -> 14 ("%10 = sub nsw i32 %9, 1:" -> "%11 = call i32 @_Z9factoriali(i32 %10):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 14 -> 3 ("%11 = call i32 @_Z9factoriali(i32 %10):" -> "%2 = alloca i32, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 14 -> 15 ("%11 = call i32 @_Z9factoriali(i32 %10):" -> "%12 = mul nsw i32 %8, %11:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 14 -> 16 ("%11 = call i32 @_Z9factoriali(i32 %10):" -> "store i32 %12, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 15 -> 16 ("%12 = mul nsw i32 %8, %11:" -> "store i32 %12, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 16 -> 17 ("store i32 %12, i32* %2, align 4:" -> "br label %13:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 17 -> 1 ("br label %13:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 18 -> 19 ("%14 = load i32, i32* %2, align 4:" -> "ret i32 %14:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 19 -> 15 ("ret i32 %14:" -> "%12 = mul nsw i32 %8, %11:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 19 -> 30 ("ret i32 %14:" -> "%9 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* %6, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 20 -> 21 ("%1 = alloca i32, align 4:" -> "%2 = alloca i32, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 20 -> 22 ("%1 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 21 -> 22 ("%2 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 21 -> 23 ("%2 = alloca i32, align 4:" -> "store i32 5, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 21 -> 25 ("%2 = alloca i32, align 4:" -> "%4 = load i32, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 21 -> 28 ("%2 = alloca i32, align 4:" -> "%7 = load i32, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 22 -> 23 ("store i32 0, i32* %1, align 4:" -> "store i32 5, i32* %2, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 23 -> 24 ("store i32 5, i32* %2, align 4:" -> "%3 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str, i64 0, i64 0)):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 24 -> 26 ("%3 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) @_ZSt4cout, i8* getelementptr inbounds ([14 x i8], [14 x i8]* @.str, i64 0, i64 0)):" -> "%5 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* %3, i32 %4):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 25 -> 26 ("%4 = load i32, i32* %2, align 4:" -> "%5 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* %3, i32 %4):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 26 -> 27 ("%5 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* %3, i32 %4):" -> "%6 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) %5, i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.1, i64 0, i64 0)):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 27 -> 30 ("%6 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) %5, i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str.1, i64 0, i64 0)):" -> "%9 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* %6, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 28 -> 29 ("%7 = load i32, i32* %2, align 4:" -> "%8 = call i32 @_Z9factoriali(i32 %7):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 29 -> 3 ("%8 = call i32 @_Z9factoriali(i32 %7):" -> "%2 = alloca i32, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 29 -> 30 ("%8 = call i32 @_Z9factoriali(i32 %7):" -> "%9 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* %6, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 30 -> 31 ("%9 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* %6, i32 %8):" -> "%10 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEPFRSoS_E(%"class.std::basic_ostream"* %9, %"class.std::basic_ostream"* (%"class.std::basic_ostream"*)* @_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 33 -> 0 ("call void @__cxx_global_var_init():" -> "call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 33 -> 34 ("call void @__cxx_global_var_init():" -> "ret void:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']

Program: quick_sort
  Edge 0 -> 1 ("call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 4 ("%4 = alloca i32*, align 8:" -> "%5 = alloca i32, align 4:"): [0.19, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 3 -> 9 ("%4 = alloca i32*, align 8:" -> "store i32* %0, i32** %4, align 8:"): [0.14, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 12 ("%4 = alloca i32*, align 8:" -> "%10 = load i32*, i32** %4, align 8:"): [0.11, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 28 ("%4 = alloca i32*, align 8:" -> "%23 = load i32*, i32** %4, align 8:"): [0.07, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 3 -> 36 ("%4 = alloca i32*, align 8:" -> "%31 = load i32*, i32** %4, align 8:"): [0.1, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 3 -> 42 ("%4 = alloca i32*, align 8:" -> "%36 = load i32*, i32** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 3 -> 53 ("%4 = alloca i32*, align 8:" -> "%45 = load i32*, i32** %4, align 8:"): [0.09, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 3 -> 58 ("%4 = alloca i32*, align 8:" -> "%50 = load i32*, i32** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 5 ("%5 = alloca i32, align 4:" -> "%6 = alloca i32, align 4:"): [0.18, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 4 -> 10 ("%5 = alloca i32, align 4:" -> "store i32 %1, i32* %5, align 4:"): [0.13, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 18 ("%5 = alloca i32, align 4:" -> "%15 = load i32, i32* %5, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 4 -> 21 ("%5 = alloca i32, align 4:" -> "%17 = load i32, i32* %5, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 5 -> 6 ("%6 = alloca i32, align 4:" -> "%7 = alloca i32, align 4:"): [0.17, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 5 -> 11 ("%6 = alloca i32, align 4:" -> "store i32 %2, i32* %6, align 4:"): [0.12, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 5 -> 13 ("%6 = alloca i32, align 4:" -> "%11 = load i32, i32* %6, align 4:"): [0.1, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 5 -> 25 ("%6 = alloca i32, align 4:" -> "%20 = load i32, i32* %6, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 5 -> 59 ("%6 = alloca i32, align 4:" -> "%51 = load i32, i32* %6, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 6 -> 7 ("%7 = alloca i32, align 4:" -> "%8 = alloca i32, align 4:"): [0.16, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 6 -> 17 ("%7 = alloca i32, align 4:" -> "store i32 %14, i32* %7, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 6 -> 33 ("%7 = alloca i32, align 4:" -> "%28 = load i32, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 8 ("%8 = alloca i32, align 4:" -> "%9 = alloca i32, align 4:"): [0.15, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 7 -> 20 ("%8 = alloca i32, align 4:" -> "store i32 %16, i32* %8, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 7 -> 37 ("%8 = alloca i32, align 4:" -> "%32 = load i32, i32* %8, align 4:"): [0.09, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 39 ("%8 = alloca i32, align 4:" -> "store i32 %33, i32* %8, align 4:"): [0.07, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 7 -> 54 ("%8 = alloca i32, align 4:" -> "%46 = load i32, i32* %8, align 4:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 7 -> 63 ("%8 = alloca i32, align 4:" -> "%54 = load i32, i32* %8, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 8 -> 9 ("%9 = alloca i32, align 4:" -> "store i32* %0, i32** %4, align 8:"): [0.14, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 8 -> 22 ("%9 = alloca i32, align 4:" -> "store i32 %17, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 8 -> 24 ("%9 = alloca i32, align 4:" -> "%19 = load i32, i32* %9, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 29 ("%9 = alloca i32, align 4:" -> "%24 = load i32, i32* %9, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 43 ("%9 = alloca i32, align 4:" -> "%37 = load i32, i32* %9, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 49 ("%9 = alloca i32, align 4:" -> "%42 = load i32, i32* %9, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 8 -> 51 ("%9 = alloca i32, align 4:" -> "store i32 %43, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 9 -> 10 ("store i32* %0, i32** %4, align 8:" -> "store i32 %1, i32* %5, align 4:"): [0.13, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 10 -> 11 ("store i32 %1, i32* %5, align 4:" -> "store i32 %2, i32* %6, align 4:"): [0.12, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 11 -> 12 ("store i32 %2, i32* %6, align 4:" -> "%10 = load i32*, i32** %4, align 8:"): [0.11, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 12 -> 13 ("%10 = load i32*, i32** %4, align 8:" -> "%11 = load i32, i32* %6, align 4:"): [0.1, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 12 -> 15 ("%10 = load i32*, i32** %4, align 8:" -> "%13 = getelementptr inbounds i32, i32* %10, i64 %12:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 13 -> 14 ("%11 = load i32, i32* %6, align 4:" -> "%12 = sext i32 %11 to i64:"): [0.09, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 14 -> 15 ("%12 = sext i32 %11 to i64:" -> "%13 = getelementptr inbounds i32, i32* %10, i64 %12:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 15 -> 16 ("%13 = getelementptr inbounds i32, i32* %10, i64 %12:" -> "%14 = load i32, i32* %13, align 4:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 16 -> 17 ("%14 = load i32, i32* %13, align 4:" -> "store i32 %14, i32* %7, align 4:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 17 -> 18 ("store i32 %14, i32* %7, align 4:" -> "%15 = load i32, i32* %5, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 18 -> 19 ("%15 = load i32, i32* %5, align 4:" -> "%16 = sub nsw i32 %15, 1:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 19 -> 20 ("%16 = sub nsw i32 %15, 1:" -> "store i32 %16, i32* %8, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 20 -> 21 ("store i32 %16, i32* %8, align 4:" -> "%17 = load i32, i32* %5, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 21 -> 22 ("%17 = load i32, i32* %5, align 4:" -> "store i32 %17, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 22 -> 23 ("store i32 %17, i32* %9, align 4:" -> "br label %18:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 23 -> 1 ("br label %18:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 24 -> 25 ("%19 = load i32, i32* %9, align 4:" -> "%20 = load i32, i32* %6, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 24 -> 26 ("%19 = load i32, i32* %9, align 4:" -> "%21 = icmp slt i32 %19, %20:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 25 -> 26 ("%20 = load i32, i32* %6, align 4:" -> "%21 = icmp slt i32 %19, %20:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 25 -> 27 ("%20 = load i32, i32* %6, align 4:" -> "br i1 %21, label %22, label %44:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 26 -> 27 ("%21 = icmp slt i32 %19, %20:" -> "br i1 %21, label %22, label %44:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 27 -> 1 ("br i1 %21, label %22, label %44:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.5, 0.5, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 28 -> 29 ("%23 = load i32*, i32** %4, align 8:" -> "%24 = load i32, i32* %9, align 4:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 28 -> 31 ("%23 = load i32*, i32** %4, align 8:" -> "%26 = getelementptr inbounds i32, i32* %23, i64 %25:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 29 -> 30 ("%24 = load i32, i32* %9, align 4:" -> "%25 = sext i32 %24 to i64:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 30 -> 31 ("%25 = sext i32 %24 to i64:" -> "%26 = getelementptr inbounds i32, i32* %23, i64 %25:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 31 -> 32 ("%26 = getelementptr inbounds i32, i32* %23, i64 %25:" -> "%27 = load i32, i32* %26, align 4:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 32 -> 33 ("%27 = load i32, i32* %26, align 4:" -> "%28 = load i32, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 32 -> 34 ("%27 = load i32, i32* %26, align 4:" -> "%29 = icmp slt i32 %27, %28:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 33 -> 34 ("%28 = load i32, i32* %7, align 4:" -> "%29 = icmp slt i32 %27, %28:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 33 -> 35 ("%28 = load i32, i32* %7, align 4:" -> "br i1 %29, label %30, label %40:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 34 -> 35 ("%29 = icmp slt i32 %27, %28:" -> "br i1 %29, label %30, label %40:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 35 -> 1 ("br i1 %29, label %30, label %40:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.25, 0.125, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 36 -> 37 ("%31 = load i32*, i32** %4, align 8:" -> "%32 = load i32, i32* %8, align 4:"): [0.09, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 36 -> 41 ("%31 = load i32*, i32** %4, align 8:" -> "%35 = getelementptr inbounds i32, i32* %31, i64 %34:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 37 -> 38 ("%32 = load i32, i32* %8, align 4:" -> "%33 = add nsw i32 %32, 1:"): [0.08, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 38 -> 39 ("%33 = add nsw i32 %32, 1:" -> "store i32 %33, i32* %8, align 4:"): [0.07, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 38 -> 40 ("%33 = add nsw i32 %32, 1:" -> "%34 = sext i32 %33 to i64:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 39 -> 40 ("store i32 %33, i32* %8, align 4:" -> "%34 = sext i32 %33 to i64:"): [0.06, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 40 -> 41 ("%34 = sext i32 %33 to i64:" -> "%35 = getelementptr inbounds i32, i32* %31, i64 %34:"): [0.05, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 41 -> 42 ("%35 = getelementptr inbounds i32, i32* %31, i64 %34:" -> "%36 = load i32*, i32** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 41 -> 46 ("%35 = getelementptr inbounds i32, i32* %31, i64 %34:" -> "call void @_ZSt4swapIiENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_(i32* dereferenceable(4) %35, i32* dereferenceable(4) %39) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 42 -> 43 ("%36 = load i32*, i32** %4, align 8:" -> "%37 = load i32, i32* %9, align 4:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 42 -> 45 ("%36 = load i32*, i32** %4, align 8:" -> "%39 = getelementptr inbounds i32, i32* %36, i64 %38:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 43 -> 44 ("%37 = load i32, i32* %9, align 4:" -> "%38 = sext i32 %37 to i64:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 44 -> 45 ("%38 = sext i32 %37 to i64:" -> "%39 = getelementptr inbounds i32, i32* %36, i64 %38:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 45 -> 46 ("%39 = getelementptr inbounds i32, i32* %36, i64 %38:" -> "call void @_ZSt4swapIiENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_(i32* dereferenceable(4) %35, i32* dereferenceable(4) %39) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 46 -> 47 ("call void @_ZSt4swapIiENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_(i32* dereferenceable(4) %35, i32* dereferenceable(4) %39) #3:" -> "br label %40:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 46 -> 66 ("call void @_ZSt4swapIiENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_(i32* dereferenceable(4) %35, i32* dereferenceable(4) %39) #3:" -> "%3 = alloca i32*, align 8:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 7, 'CONTROL-FLOW']
  Edge 47 -> 1 ("br label %40:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 48 -> 1 ("br label %41:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 49 -> 50 ("%42 = load i32, i32* %9, align 4:" -> "%43 = add nsw i32 %42, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 50 -> 51 ("%43 = add nsw i32 %42, 1:" -> "store i32 %43, i32* %9, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 51 -> 52 ("store i32 %43, i32* %9, align 4:" -> "br label %18:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 52 -> 1 ("br label %18:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 53 -> 54 ("%45 = load i32*, i32** %4, align 8:" -> "%46 = load i32, i32* %8, align 4:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 53 -> 57 ("%45 = load i32*, i32** %4, align 8:" -> "%49 = getelementptr inbounds i32, i32* %45, i64 %48:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 54 -> 55 ("%46 = load i32, i32* %8, align 4:" -> "%47 = add nsw i32 %46, 1:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 55 -> 56 ("%47 = add nsw i32 %46, 1:" -> "%48 = sext i32 %47 to i64:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 56 -> 57 ("%48 = sext i32 %47 to i64:" -> "%49 = getelementptr inbounds i32, i32* %45, i64 %48:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 57 -> 58 ("%49 = getelementptr inbounds i32, i32* %45, i64 %48:" -> "%50 = load i32*, i32** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 57 -> 62 ("%49 = getelementptr inbounds i32, i32* %45, i64 %48:" -> "call void @_ZSt4swapIiENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_(i32* dereferenceable(4) %49, i32* dereferenceable(4) %53) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 58 -> 59 ("%50 = load i32*, i32** %4, align 8:" -> "%51 = load i32, i32* %6, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 58 -> 61 ("%50 = load i32*, i32** %4, align 8:" -> "%53 = getelementptr inbounds i32, i32* %50, i64 %52:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 59 -> 60 ("%51 = load i32, i32* %6, align 4:" -> "%52 = sext i32 %51 to i64:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 60 -> 61 ("%52 = sext i32 %51 to i64:" -> "%53 = getelementptr inbounds i32, i32* %50, i64 %52:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 61 -> 62 ("%53 = getelementptr inbounds i32, i32* %50, i64 %52:" -> "call void @_ZSt4swapIiENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_(i32* dereferenceable(4) %49, i32* dereferenceable(4) %53) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 62 -> 63 ("call void @_ZSt4swapIiENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_(i32* dereferenceable(4) %49, i32* dereferenceable(4) %53) #3:" -> "%54 = load i32, i32* %8, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 62 -> 66 ("call void @_ZSt4swapIiENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS3_ESt18is_move_assignableIS3_EEE5valueEvE4typeERS3_SC_(i32* dereferenceable(4) %49, i32* dereferenceable(4) %53) #3:" -> "%3 = alloca i32*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 63 -> 64 ("%54 = load i32, i32* %8, align 4:" -> "%55 = add nsw i32 %54, 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 64 -> 65 ("%55 = add nsw i32 %54, 1:" -> "ret i32 %55:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 65 -> 100 ("ret i32 %55:" -> "store i32 %15, i32* %7, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 66 -> 67 ("%3 = alloca i32*, align 8:" -> "%4 = alloca i32*, align 8:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 66 -> 69 ("%3 = alloca i32*, align 8:" -> "store i32* %0, i32** %3, align 8:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 66 -> 71 ("%3 = alloca i32*, align 8:" -> "%6 = load i32*, i32** %3, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 66 -> 78 ("%3 = alloca i32*, align 8:" -> "%12 = load i32*, i32** %3, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 67 -> 68 ("%4 = alloca i32*, align 8:" -> "%5 = alloca i32, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 67 -> 70 ("%4 = alloca i32*, align 8:" -> "store i32* %1, i32** %4, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 67 -> 75 ("%4 = alloca i32*, align 8:" -> "%9 = load i32*, i32** %4, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 67 -> 82 ("%4 = alloca i32*, align 8:" -> "%15 = load i32*, i32** %4, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 68 -> 69 ("%5 = alloca i32, align 4:" -> "store i32* %0, i32** %3, align 8:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 68 -> 74 ("%5 = alloca i32, align 4:" -> "store i32 %8, i32* %5, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 68 -> 80 ("%5 = alloca i32, align 4:" -> "%13 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %5) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 69 -> 70 ("store i32* %0, i32** %3, align 8:" -> "store i32* %1, i32** %4, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 70 -> 71 ("store i32* %1, i32** %4, align 8:" -> "%6 = load i32*, i32** %3, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 71 -> 72 ("%6 = load i32*, i32** %3, align 8:" -> "%7 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %6) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 72 -> 73 ("%7 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %6) #3:" -> "%8 = load i32, i32* %7, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 72 -> 144 ("%7 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %6) #3:" -> "%2 = alloca i32*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 73 -> 74 ("%8 = load i32, i32* %7, align 4:" -> "store i32 %8, i32* %5, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 74 -> 75 ("store i32 %8, i32* %5, align 4:" -> "%9 = load i32*, i32** %4, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 75 -> 76 ("%9 = load i32*, i32** %4, align 8:" -> "%10 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %9) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 76 -> 77 ("%10 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %9) #3:" -> "%11 = load i32, i32* %10, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 76 -> 144 ("%10 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %9) #3:" -> "%2 = alloca i32*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 77 -> 78 ("%11 = load i32, i32* %10, align 4:" -> "%12 = load i32*, i32** %3, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 77 -> 79 ("%11 = load i32, i32* %10, align 4:" -> "store i32 %11, i32* %12, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 78 -> 79 ("%12 = load i32*, i32** %3, align 8:" -> "store i32 %11, i32* %12, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 79 -> 80 ("store i32 %11, i32* %12, align 4:" -> "%13 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %5) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 80 -> 81 ("%13 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %5) #3:" -> "%14 = load i32, i32* %13, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 80 -> 144 ("%13 = call dereferenceable(4) i32* @_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_(i32* dereferenceable(4) %5) #3:" -> "%2 = alloca i32*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 81 -> 82 ("%14 = load i32, i32* %13, align 4:" -> "%15 = load i32*, i32** %4, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 81 -> 83 ("%14 = load i32, i32* %13, align 4:" -> "store i32 %14, i32* %15, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 82 -> 83 ("%15 = load i32*, i32** %4, align 8:" -> "store i32 %14, i32* %15, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 83 -> 84 ("store i32 %14, i32* %15, align 4:" -> "ret void:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 84 -> 47 ("ret void:" -> "br label %40:"): [0.0, 0.0, 0.0, 0.0, 0, 1, 0, 8, 'CONTROL-FLOW']
  Edge 84 -> 63 ("ret void:" -> "%54 = load i32, i32* %8, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 85 -> 86 ("%4 = alloca i32*, align 8:" -> "%5 = alloca i32, align 4:"): [0.09, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 85 -> 89 ("%4 = alloca i32*, align 8:" -> "store i32* %0, i32** %4, align 8:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 85 -> 96 ("%4 = alloca i32*, align 8:" -> "%12 = load i32*, i32** %4, align 8:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 85 -> 101 ("%4 = alloca i32*, align 8:" -> "%16 = load i32*, i32** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 85 -> 106 ("%4 = alloca i32*, align 8:" -> "%20 = load i32*, i32** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 86 -> 87 ("%5 = alloca i32, align 4:" -> "%6 = alloca i32, align 4:"): [0.08, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 86 -> 90 ("%5 = alloca i32, align 4:" -> "store i32 %1, i32* %5, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 86 -> 92 ("%5 = alloca i32, align 4:" -> "%8 = load i32, i32* %5, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 86 -> 97 ("%5 = alloca i32, align 4:" -> "%13 = load i32, i32* %5, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 86 -> 102 ("%5 = alloca i32, align 4:" -> "%17 = load i32, i32* %5, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 87 -> 88 ("%6 = alloca i32, align 4:" -> "%7 = alloca i32, align 4:"): [0.07, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 87 -> 91 ("%6 = alloca i32, align 4:" -> "store i32 %2, i32* %6, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 87 -> 93 ("%6 = alloca i32, align 4:" -> "%9 = load i32, i32* %6, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 87 -> 98 ("%6 = alloca i32, align 4:" -> "%14 = load i32, i32* %6, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 87 -> 109 ("%6 = alloca i32, align 4:" -> "%23 = load i32, i32* %6, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 88 -> 89 ("%7 = alloca i32, align 4:" -> "store i32* %0, i32** %4, align 8:"): [0.06, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 88 -> 100 ("%7 = alloca i32, align 4:" -> "store i32 %15, i32* %7, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 88 -> 103 ("%7 = alloca i32, align 4:" -> "%18 = load i32, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 88 -> 107 ("%7 = alloca i32, align 4:" -> "%21 = load i32, i32* %7, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 89 -> 90 ("store i32* %0, i32** %4, align 8:" -> "store i32 %1, i32* %5, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 90 -> 91 ("store i32 %1, i32* %5, align 4:" -> "store i32 %2, i32* %6, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 91 -> 92 ("store i32 %2, i32* %6, align 4:" -> "%8 = load i32, i32* %5, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 92 -> 93 ("%8 = load i32, i32* %5, align 4:" -> "%9 = load i32, i32* %6, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 92 -> 94 ("%8 = load i32, i32* %5, align 4:" -> "%10 = icmp slt i32 %8, %9:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 93 -> 94 ("%9 = load i32, i32* %6, align 4:" -> "%10 = icmp slt i32 %8, %9:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 93 -> 95 ("%9 = load i32, i32* %6, align 4:" -> "br i1 %10, label %11, label %24:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 94 -> 95 ("%10 = icmp slt i32 %8, %9:" -> "br i1 %10, label %11, label %24:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 95 -> 1 ("br i1 %10, label %11, label %24:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 1.0, 0.75, 0.75, 0, 0, 0, 2, 'CONTROL-FLOW']
  Edge 96 -> 97 ("%12 = load i32*, i32** %4, align 8:" -> "%13 = load i32, i32* %5, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 96 -> 99 ("%12 = load i32*, i32** %4, align 8:" -> "%15 = call i32 @_Z9partitionPiii(i32* %12, i32 %13, i32 %14):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 97 -> 98 ("%13 = load i32, i32* %5, align 4:" -> "%14 = load i32, i32* %6, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 97 -> 99 ("%13 = load i32, i32* %5, align 4:" -> "%15 = call i32 @_Z9partitionPiii(i32* %12, i32 %13, i32 %14):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 98 -> 99 ("%14 = load i32, i32* %6, align 4:" -> "%15 = call i32 @_Z9partitionPiii(i32* %12, i32 %13, i32 %14):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 99 -> 3 ("%15 = call i32 @_Z9partitionPiii(i32* %12, i32 %13, i32 %14):" -> "%4 = alloca i32*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 99 -> 100 ("%15 = call i32 @_Z9partitionPiii(i32* %12, i32 %13, i32 %14):" -> "store i32 %15, i32* %7, align 4:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 100 -> 101 ("store i32 %15, i32* %7, align 4:" -> "%16 = load i32*, i32** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 101 -> 102 ("%16 = load i32*, i32** %4, align 8:" -> "%17 = load i32, i32* %5, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 101 -> 105 ("%16 = load i32*, i32** %4, align 8:" -> "call void @_Z9quickSortPiii(i32* %16, i32 %17, i32 %19):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 102 -> 103 ("%17 = load i32, i32* %5, align 4:" -> "%18 = load i32, i32* %7, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 102 -> 105 ("%17 = load i32, i32* %5, align 4:" -> "call void @_Z9quickSortPiii(i32* %16, i32 %17, i32 %19):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 103 -> 104 ("%18 = load i32, i32* %7, align 4:" -> "%19 = sub nsw i32 %18, 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 104 -> 105 ("%19 = sub nsw i32 %18, 1:" -> "call void @_Z9quickSortPiii(i32* %16, i32 %17, i32 %19):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 105 -> 85 ("call void @_Z9quickSortPiii(i32* %16, i32 %17, i32 %19):" -> "%4 = alloca i32*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 105 -> 106 ("call void @_Z9quickSortPiii(i32* %16, i32 %17, i32 %19):" -> "%20 = load i32*, i32** %4, align 8:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 106 -> 107 ("%20 = load i32*, i32** %4, align 8:" -> "%21 = load i32, i32* %7, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 106 -> 110 ("%20 = load i32*, i32** %4, align 8:" -> "call void @_Z9quickSortPiii(i32* %20, i32 %22, i32 %23):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 107 -> 108 ("%21 = load i32, i32* %7, align 4:" -> "%22 = add nsw i32 %21, 1:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 108 -> 109 ("%22 = add nsw i32 %21, 1:" -> "%23 = load i32, i32* %6, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 108 -> 110 ("%22 = add nsw i32 %21, 1:" -> "call void @_Z9quickSortPiii(i32* %20, i32 %22, i32 %23):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 109 -> 110 ("%23 = load i32, i32* %6, align 4:" -> "call void @_Z9quickSortPiii(i32* %20, i32 %22, i32 %23):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 110 -> 85 ("call void @_Z9quickSortPiii(i32* %20, i32 %22, i32 %23):" -> "%4 = alloca i32*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 110 -> 111 ("call void @_Z9quickSortPiii(i32* %20, i32 %22, i32 %23):" -> "br label %24:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 111 -> 1 ("br label %24:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 112 -> 106 ("ret void:" -> "%20 = load i32*, i32** %4, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 112 -> 111 ("ret void:" -> "br label %24:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 112 -> 125 ("ret void:" -> "store i32 0, i32* %4, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 113 -> 114 ("%1 = alloca i32, align 4:" -> "%2 = alloca [7 x i32], align 16:"): [0.05, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 113 -> 117 ("%1 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 114 -> 115 ("%2 = alloca [7 x i32], align 16:" -> "%3 = alloca i32, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 114 -> 118 ("%2 = alloca [7 x i32], align 16:" -> "%5 = bitcast [7 x i32]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 114 -> 121 ("%2 = alloca [7 x i32], align 16:" -> "%6 = getelementptr inbounds [7 x i32], [7 x i32]* %2, i64 0, i64 0:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 114 -> 133 ("%2 = alloca [7 x i32], align 16:" -> "%16 = getelementptr inbounds [7 x i32], [7 x i32]* %2, i64 0, i64 %15:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 115 -> 116 ("%3 = alloca i32, align 4:" -> "%4 = alloca i32, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 115 -> 120 ("%3 = alloca i32, align 4:" -> "store i32 7, i32* %3, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 115 -> 122 ("%3 = alloca i32, align 4:" -> "%7 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 115 -> 128 ("%3 = alloca i32, align 4:" -> "%11 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 116 -> 117 ("%4 = alloca i32, align 4:" -> "store i32 0, i32* %1, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 116 -> 125 ("%4 = alloca i32, align 4:" -> "store i32 0, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 116 -> 127 ("%4 = alloca i32, align 4:" -> "%10 = load i32, i32* %4, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 116 -> 131 ("%4 = alloca i32, align 4:" -> "%14 = load i32, i32* %4, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 116 -> 138 ("%4 = alloca i32, align 4:" -> "%21 = load i32, i32* %4, align 4:"): [0.03, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 116 -> 140 ("%4 = alloca i32, align 4:" -> "store i32 %22, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 1, 1, 4, 'DATA-FLOW']
  Edge 117 -> 118 ("store i32 0, i32* %1, align 4:" -> "%5 = bitcast [7 x i32]* %2 to i8*:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 118 -> 119 ("%5 = bitcast [7 x i32]* %2 to i8*:" -> "call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %5, i8* align 16 bitcast ([7 x i32]* @__const.main.arr to i8*), i64 28, i1 false):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 119 -> 120 ("call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 16 %5, i8* align 16 bitcast ([7 x i32]* @__const.main.arr to i8*), i64 28, i1 false):" -> "store i32 7, i32* %3, align 4:"): [0.04, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 120 -> 121 ("store i32 7, i32* %3, align 4:" -> "%6 = getelementptr inbounds [7 x i32], [7 x i32]* %2, i64 0, i64 0:"): [0.03, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 121 -> 122 ("%6 = getelementptr inbounds [7 x i32], [7 x i32]* %2, i64 0, i64 0:" -> "%7 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 121 -> 124 ("%6 = getelementptr inbounds [7 x i32], [7 x i32]* %2, i64 0, i64 0:" -> "call void @_Z9quickSortPiii(i32* %6, i32 0, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 122 -> 123 ("%7 = load i32, i32* %3, align 4:" -> "%8 = sub nsw i32 %7, 1:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 123 -> 124 ("%8 = sub nsw i32 %7, 1:" -> "call void @_Z9quickSortPiii(i32* %6, i32 0, i32 %8):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 124 -> 85 ("call void @_Z9quickSortPiii(i32* %6, i32 0, i32 %8):" -> "%4 = alloca i32*, align 8:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 124 -> 125 ("call void @_Z9quickSortPiii(i32* %6, i32 0, i32 %8):" -> "store i32 0, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 125 -> 126 ("store i32 0, i32* %4, align 4:" -> "br label %9:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 126 -> 1 ("br label %9:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 3, 'CONTROL-FLOW']
  Edge 127 -> 128 ("%10 = load i32, i32* %4, align 4:" -> "%11 = load i32, i32* %3, align 4:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 127 -> 129 ("%10 = load i32, i32* %4, align 4:" -> "%12 = icmp slt i32 %10, %11:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 128 -> 129 ("%11 = load i32, i32* %3, align 4:" -> "%12 = icmp slt i32 %10, %11:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 128 -> 130 ("%11 = load i32, i32* %3, align 4:" -> "br i1 %12, label %13, label %23:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 129 -> 130 ("%12 = icmp slt i32 %10, %11:" -> "br i1 %12, label %13, label %23:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 130 -> 1 ("br i1 %12, label %13, label %23:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.5, 0.25, 0.125, 1, 0, 0, 2, 'CONTROL-FLOW']
  Edge 131 -> 132 ("%14 = load i32, i32* %4, align 4:" -> "%15 = sext i32 %14 to i64:"): [0.03, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 132 -> 133 ("%15 = sext i32 %14 to i64:" -> "%16 = getelementptr inbounds [7 x i32], [7 x i32]* %2, i64 0, i64 %15:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 133 -> 134 ("%16 = getelementptr inbounds [7 x i32], [7 x i32]* %2, i64 0, i64 %15:" -> "%17 = load i32, i32* %16, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 134 -> 135 ("%17 = load i32, i32* %16, align 4:" -> "%18 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* @_ZSt4cout, i32 %17):"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 135 -> 136 ("%18 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZNSolsEi(%"class.std::basic_ostream"* @_ZSt4cout, i32 %17):" -> "%19 = call dereferenceable(272) %"class.std::basic_ostream"* @_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc(%"class.std::basic_ostream"* dereferenceable(272) %18, i8* getelementptr inbounds ([2 x i8], [2 x i8]* @.str, i64 0, i64 0)):"): [0.0, 0.0, 0.0, 0.0, 1, 1, 1, 4, 'DATA-FLOW']
  Edge 137 -> 1 ("br label %20:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 138 -> 139 ("%21 = load i32, i32* %4, align 4:" -> "%22 = add nsw i32 %21, 1:"): [0.02, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 139 -> 140 ("%22 = add nsw i32 %21, 1:" -> "store i32 %22, i32* %4, align 4:"): [0.01, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 140 -> 141 ("store i32 %22, i32* %4, align 4:" -> "br label %9:"): [0.0, 0.0, 0.0, 0.0, 1, 1, 0, 0, 'CONTROL-FLOW']
  Edge 141 -> 1 ("br label %9:" -> "%1 = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3:"): [0.0, 0.0, 0.0, 0.0, 1, 0, 0, 3, 'CONTROL-FLOW']
  Edge 144 -> 145 ("%2 = alloca i32*, align 8:" -> "store i32* %0, i32** %2, align 8:"): [0.02, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 144 -> 146 ("%2 = alloca i32*, align 8:" -> "%3 = load i32*, i32** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 1, 4, 'DATA-FLOW']
  Edge 145 -> 146 ("store i32* %0, i32** %2, align 8:" -> "%3 = load i32*, i32** %2, align 8:"): [0.01, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 146 -> 147 ("%3 = load i32*, i32** %2, align 8:" -> "ret i32* %3:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
  Edge 147 -> 73 ("ret i32* %3:" -> "%8 = load i32, i32* %7, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 147 -> 77 ("ret i32* %3:" -> "%11 = load i32, i32* %10, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 147 -> 81 ("ret i32* %3:" -> "%14 = load i32, i32* %13, align 4:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 8, 'CONTROL-FLOW']
  Edge 148 -> 0 ("call void @__cxx_global_var_init():" -> "call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* @_ZStL8__ioinit):"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 7, 'CONTROL-FLOW']
  Edge 148 -> 149 ("call void @__cxx_global_var_init():" -> "ret void:"): [0.0, 0.0, 0.0, 0.0, 0, 0, 0, 0, 'CONTROL-FLOW']
