{
  "Top": "fir",
  "RtlTop": "fir",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "8",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fir",
    "Version": "1.0",
    "DisplayName": "Fir",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firFixed.cpp"],
    "Vhdl": ["impl\/vhdl\/fir.vhd"],
    "Verilog": ["impl\/verilog\/fir.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sam-admin\/git\/Training\/HLS_Assignments\/A7\/codes\/assignment7\/solution1\/.autopilot\/db\/fir.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "c_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }}
    },
    "c_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "24",
      "ctype": {"DATA": {
          "Type": "real fixed signed 12",
          "Width": "24"
        }}
    },
    "x_V": {
      "type": "data",
      "dir": "in",
      "width": "24",
      "ctype": {"DATA": {
          "Type": "real fixed signed 12",
          "Width": "24"
        }}
    },
    "y_V": {
      "type": "data",
      "dir": "out",
      "width": "48",
      "ctype": {"DATA": {
          "Type": "real fixed signed 24",
          "Width": "48"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "y_V": {
      "dir": "out",
      "width": "48"
    },
    "c_V_address0": {
      "dir": "out",
      "width": "2"
    },
    "c_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "c_V_q0": {
      "dir": "in",
      "width": "24"
    },
    "x_V": {
      "dir": "in",
      "width": "24"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "y_V": {
      "interfaceRef": "y_V",
      "dir": "out",
      "dataWidth": "48",
      "handshakeRef": "ap_none",
      "firstOutLatency": "2"
    },
    "c_V_q0": {
      "interfaceRef": "c_V_q0",
      "dir": "in",
      "dataWidth": "24",
      "busTypeRef": "ap_memory",
      "arraySize": "4",
      "handshakeRef": "ap_none"
    },
    "x_V": {
      "interfaceRef": "x_V",
      "dir": "in",
      "dataWidth": "24",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fir"},
    "Metrics": {"fir": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.540"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "318",
          "LUT": "291"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fir",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-04-11 15:44:33 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
