

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Mon Oct 30 16:43:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  711440131|  711440131|  7.114 sec|  7.114 sec|  711440131|  711440131|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                             |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- TJ                         |  711440130|  711440130|  47429342|          -|          -|    15|        no|
        | + TI                        |   47429340|   47429340|   3161956|          -|          -|    15|        no|
        |  ++ TN                      |    2947808|    2947808|    368476|          -|          -|     8|        no|
        |   +++ TN.1                  |       4624|       4624|         2|          -|          -|  2312|        no|
        |   +++ VITIS_LOOP_99_1       |      10760|      10760|      1345|          -|          -|     8|        no|
        |    ++++ VITIS_LOOP_100_2    |       1343|       1343|        79|          -|          -|    17|        no|
        |     +++++ VITIS_LOOP_101_3  |         69|         69|         4|          -|          -|    17|        no|
        |   +++ NOUT                  |     353088|     353088|     11034|          -|          -|    32|        no|
        |    ++++ TY                  |      11016|      11016|       648|          -|          -|    17|        no|
        |     +++++ TX                |        646|        646|        38|          -|          -|    17|        no|
        |  ++ VITIS_LOOP_121_1        |     204896|     204896|      6403|          -|          -|    32|        no|
        |   +++ VITIS_LOOP_122_2      |       6392|       6392|       376|          -|          -|    17|        no|
        |    ++++ VITIS_LOOP_123_3    |        374|        374|        22|          -|          -|    17|        no|
        |  ++ TI.3                    |       9248|       9248|         1|          -|          -|  9248|        no|
        +-----------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 110
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 77 
5 --> 6 7 
6 --> 5 
7 --> 8 21 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 8 
19 --> 20 
20 --> 17 
21 --> 22 4 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 21 
39 --> 40 38 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 39 
77 --> 78 110 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 77 
88 --> 89 87 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 88 
110 --> 110 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 111 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_19, void @empty_20, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:9]   --->   Operation 113 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:9]   --->   Operation 114 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:9]   --->   Operation 115 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:9]   --->   Operation 116 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 117 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln" [src/conv2.cpp:30]   --->   Operation 118 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv2.cpp:30]   --->   Operation 119 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TI" [src/conv2.cpp:30]   --->   Operation 120 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tj_2 = load i4 %tj" [src/conv2.cpp:30]   --->   Operation 121 'load' 'tj_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.79ns)   --->   "%icmp_ln30 = icmp_eq  i4 %tj_2, i4 15" [src/conv2.cpp:30]   --->   Operation 122 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_2, i4 1" [src/conv2.cpp:30]   --->   Operation 123 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %TI.split, void %for.end81" [src/conv2.cpp:30]   --->   Operation 124 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:30]   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv2.cpp:30]   --->   Operation 126 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_2, i4 %tj_2" [src/conv2.cpp:30]   --->   Operation 127 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%br_ln31 = br void %TN" [src/conv2.cpp:31]   --->   Operation 128 'br' 'br_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [src/conv2.cpp:79]   --->   Operation 129 'ret' 'ret_ln79' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln31, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TI.split" [src/conv2.cpp:31]   --->   Operation 130 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti, i4 15" [src/conv2.cpp:31]   --->   Operation 131 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %ti, i4 1" [src/conv2.cpp:31]   --->   Operation 132 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TN.split, void %for.inc79" [src/conv2.cpp:31]   --->   Operation 133 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv2.cpp:31]   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv2.cpp:31]   --->   Operation 135 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%ti_cast16 = zext i4 %ti" [src/conv2.cpp:31]   --->   Operation 136 'zext' 'ti_cast16' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0" [src/conv2.cpp:31]   --->   Operation 137 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.42ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 138 'br' 'br_ln38' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_3 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 %add_ln30, i4 %tj" [src/conv2.cpp:30]   --->   Operation 139 'store' 'store_ln30' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TI" [src/conv2.cpp:30]   --->   Operation 140 'br' 'br_ln30' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tn = phi i4 %add_ln38, void %for.inc73, i4 0, void %TN.split" [src/conv2.cpp:38]   --->   Operation 141 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.79ns)   --->   "%icmp_ln38 = icmp_eq  i4 %tn, i4 8" [src/conv2.cpp:38]   --->   Operation 142 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %tn, i4 1" [src/conv2.cpp:38]   --->   Operation 143 'add' 'add_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %NOUT.split, void %VITIS_LOOP_122_2.i.preheader" [src/conv2.cpp:38]   --->   Operation 144 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:38]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv2.cpp:38]   --->   Operation 146 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.42ns)   --->   "%br_ln97 = br void %memset.loop.i" [src/conv2.cpp:97->src/conv2.cpp:49]   --->   Operation 147 'br' 'br_ln97' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_4 : Operation 148 [1/1] (0.42ns)   --->   "%br_ln121 = br void %VITIS_LOOP_122_2.i" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 148 'br' 'br_ln121' <Predicate = (icmp_ln38)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%empty = phi i12 0, void %NOUT.split, i12 %empty_81, void %.exit"   --->   Operation 149 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%phi_mul = phi i25 0, void %NOUT.split, i25 %next_mul, void %.exit"   --->   Operation 150 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%phi_urem = phi i12 0, void %NOUT.split, i12 %idx_urem, void %.exit"   --->   Operation 151 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.80ns)   --->   "%exitcond12 = icmp_eq  i12 %empty, i12 2312"   --->   Operation 152 'icmp' 'exitcond12' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.80ns)   --->   "%empty_81 = add i12 %empty, i12 1"   --->   Operation 153 'add' 'empty_81' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond12, void %memset.loop.i.split, void %VITIS_LOOP_99_1.i"   --->   Operation 154 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2312, i64 2312, i64 2312"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.94ns)   --->   "%next_mul = add i25 %phi_mul, i25 7257"   --->   Operation 156 'add' 'next_mul' <Predicate = (!exitcond12)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast = partselect i3 @_ssdm_op_PartSelect.i3.i25.i32.i32, i25 %phi_mul, i32 21, i32 23"   --->   Operation 157 'partselect' 'p_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%empty_82 = trunc i12 %phi_urem"   --->   Operation 158 'trunc' 'empty_82' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%p_cast2_cast = zext i9 %empty_82"   --->   Operation 159 'zext' 'p_cast2_cast' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_8 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_7, i64 0, i64 %p_cast2_cast"   --->   Operation 160 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_8' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_9 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_6, i64 0, i64 %p_cast2_cast"   --->   Operation 161 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_9' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_10 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_5, i64 0, i64 %p_cast2_cast"   --->   Operation 162 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_10' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_11 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_4, i64 0, i64 %p_cast2_cast"   --->   Operation 163 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_11' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_12 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_3, i64 0, i64 %p_cast2_cast"   --->   Operation 164 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_12' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_13 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %p_cast2_cast"   --->   Operation 165 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_13' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_14 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %p_cast2_cast"   --->   Operation 166 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_14' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_15 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %p_cast2_cast"   --->   Operation 167 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_15' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i3 %p_cast, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 168 'switch' 'switch_ln0' <Predicate = (!exitcond12)> <Delay = 0.73>
ST_5 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_14"   --->   Operation 169 'store' 'store_ln0' <Predicate = (!exitcond12 & p_cast == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 170 'br' 'br_ln0' <Predicate = (!exitcond12 & p_cast == 6)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_13"   --->   Operation 171 'store' 'store_ln0' <Predicate = (!exitcond12 & p_cast == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 172 'br' 'br_ln0' <Predicate = (!exitcond12 & p_cast == 5)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_12"   --->   Operation 173 'store' 'store_ln0' <Predicate = (!exitcond12 & p_cast == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 174 'br' 'br_ln0' <Predicate = (!exitcond12 & p_cast == 4)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_11"   --->   Operation 175 'store' 'store_ln0' <Predicate = (!exitcond12 & p_cast == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!exitcond12 & p_cast == 3)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_10"   --->   Operation 177 'store' 'store_ln0' <Predicate = (!exitcond12 & p_cast == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 178 'br' 'br_ln0' <Predicate = (!exitcond12 & p_cast == 2)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_9"   --->   Operation 179 'store' 'store_ln0' <Predicate = (!exitcond12 & p_cast == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 180 'br' 'br_ln0' <Predicate = (!exitcond12 & p_cast == 1)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_8"   --->   Operation 181 'store' 'store_ln0' <Predicate = (!exitcond12 & p_cast == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 182 'br' 'br_ln0' <Predicate = (!exitcond12 & p_cast == 0)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_15"   --->   Operation 183 'store' 'store_ln0' <Predicate = (!exitcond12 & p_cast == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 184 'br' 'br_ln0' <Predicate = (!exitcond12 & p_cast == 7)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i4 %tn" [src/conv2.cpp:97->src/conv2.cpp:49]   --->   Operation 185 'trunc' 'trunc_ln97' <Predicate = (exitcond12)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln97, i3 0" [src/conv2.cpp:97->src/conv2.cpp:49]   --->   Operation 186 'bitconcatenate' 'shl_ln' <Predicate = (exitcond12)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.42ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_2.i" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 187 'br' 'br_ln99' <Predicate = (exitcond12)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.99>
ST_6 : Operation 188 [1/1] (0.80ns)   --->   "%next_urem = add i12 %phi_urem, i12 1"   --->   Operation 188 'add' 'next_urem' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.80ns)   --->   "%empty_83 = icmp_ult  i12 %next_urem, i12 289"   --->   Operation 189 'icmp' 'empty_83' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.37ns)   --->   "%idx_urem = select i1 %empty_83, i12 %next_urem, i12 0"   --->   Operation 190 'select' 'idx_urem' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 191 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.27>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%nin = phi i4 %add_ln99_1, void %for.inc26.i, i4 0, void %VITIS_LOOP_99_1.i" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 192 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i4 %nin" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 193 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.79ns)   --->   "%icmp_ln99 = icmp_eq  i4 %nin, i4 8" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 194 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.79ns)   --->   "%add_ln99_1 = add i4 %nin, i4 1" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 195 'add' 'add_ln99_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_100_2.i.split, void %TY.preheader" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 196 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 198 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.78ns)   --->   "%add_ln99 = add i6 %zext_ln99, i6 %shl_ln" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 199 'add' 'add_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i6 %add_ln99" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 200 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i4 %nin" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 201 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (2.49ns)   --->   "%empty_84 = mul i24 %zext_ln99_1, i24 260100" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 202 'mul' 'empty_84' <Predicate = (!icmp_ln99)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i24 %empty_84" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 203 'zext' 'zext_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.42ns)   --->   "%br_ln100 = br void %VITIS_LOOP_101_3.i" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 204 'br' 'br_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln97, i5 0" [src/conv2.cpp:97->src/conv2.cpp:49]   --->   Operation 205 'bitconcatenate' 'tmp_9' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %tmp_9" [src/conv2.cpp:53]   --->   Operation 206 'zext' 'zext_ln53' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.42ns)   --->   "%br_ln53 = br void %TY" [src/conv2.cpp:53]   --->   Operation 207 'br' 'br_ln53' <Predicate = (icmp_ln99)> <Delay = 0.42>

State 8 <SV = 6> <Delay = 3.39>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln100, void %for.inc23.i, i5 0, void %VITIS_LOOP_100_2.i.split" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 208 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i5 %by" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 209 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %by, i4 0" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 210 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.77ns)   --->   "%add_ln108 = add i9 %tmp_6, i9 %zext_ln108" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 211 'add' 'add_ln108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i5 %by" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 212 'zext' 'zext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.78ns)   --->   "%icmp_ln100 = icmp_eq  i5 %by, i5 17" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 213 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.78ns)   --->   "%add_ln100 = add i5 %by, i5 1" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 214 'add' 'add_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %VITIS_LOOP_101_3.i.split, void %for.inc26.i" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 215 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.76ns)   --->   "%empty_85 = add i8 %zext_ln100_2, i8 %tmp_1" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 216 'add' 'empty_85' <Predicate = (!icmp_ln100)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_85, i10 0" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 217 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i18 %p_shl4" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 218 'zext' 'p_shl4_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_85, i2 0" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 219 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i10 %p_shl5" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 220 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.87ns)   --->   "%empty_86 = sub i19 %p_shl4_cast, i19 %p_shl5_cast" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 221 'sub' 'empty_86' <Predicate = (!icmp_ln100)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%p_cast21 = sext i19 %empty_86" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 222 'sext' 'p_cast21' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %ti, i4 %ti, i2 0" [src/conv2.cpp:31]   --->   Operation 223 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %tmp" [src/conv2.cpp:31]   --->   Operation 224 'zext' 'tmp_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.93ns)   --->   "%tmp2 = add i25 %zext_ln100, i25 %p_cast21" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 225 'add' 'tmp2' <Predicate = (!icmp_ln100)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i25 %tmp2" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 226 'sext' 'tmp2_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i64 %tmp2_cast, i64 %input_ftmap_read" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 227 'add' 'tmp1' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 228 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_87 = add i64 %tmp1, i64 %tmp_cast" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 228 'add' 'empty_87' <Predicate = (!icmp_ln100)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_87, i32 2, i32 63" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 229 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i62 %trunc_ln1" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 230 'sext' 'sext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln101" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 231 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_2.i" [src/conv2.cpp:99->src/conv2.cpp:49]   --->   Operation 232 'br' 'br_ln99' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 233 [8/8] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 233 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 234 [7/8] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 234 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 235 [6/8] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 235 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 236 [5/8] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 236 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 237 [4/8] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 237 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 238 [3/8] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 238 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 239 [2/8] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 239 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 240 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 241 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [1/8] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_15, i32 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 242 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 243 [1/1] (0.42ns)   --->   "%br_ln101 = br void %for.inc.i" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 243 'br' 'br_ln101' <Predicate = true> <Delay = 0.42>

State 17 <SV = 15> <Delay = 0.78>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln101, void %arrayidx2245.i.exit, i5 0, void %VITIS_LOOP_101_3.i.split" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 244 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i5 %bx" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 245 'zext' 'zext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.77ns)   --->   "%add_ln108_4 = add i9 %add_ln108, i9 %zext_ln108_3" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 246 'add' 'add_ln108_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (0.78ns)   --->   "%icmp_ln101 = icmp_eq  i5 %bx, i5 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 247 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [1/1] (0.78ns)   --->   "%add_ln101 = add i5 %bx, i5 1" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 248 'add' 'add_ln101' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln108_4 = zext i9 %add_ln108_4" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 249 'zext' 'zext_ln108_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_16 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_7, i64 0, i64 %zext_ln108_4" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 250 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_17 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_6, i64 0, i64 %zext_ln108_4" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 251 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_18 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_5, i64 0, i64 %zext_ln108_4" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 252 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_19 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_4, i64 0, i64 %zext_ln108_4" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 253 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_20 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_3, i64 0, i64 %zext_ln108_4" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 254 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_21 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln108_4" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 255 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_22 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln108_4" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 256 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_23 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln108_4" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 257 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc.i.split, void %for.inc23.i" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 258 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 259 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 260 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_15" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 261 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln101)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln108 = bitcast i32 %gmem_addr_15_read" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 262 'bitcast' 'bitcast_ln108' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.73ns)   --->   "%switch_ln108 = switch i3 %trunc_ln99, void %arrayidx2245.i.case.7, i3 0, void %arrayidx2245.i.case.0, i3 1, void %arrayidx2245.i.case.1, i3 2, void %arrayidx2245.i.case.2, i3 3, void %arrayidx2245.i.case.3, i3 4, void %arrayidx2245.i.case.4, i3 5, void %arrayidx2245.i.case.5, i3 6, void %arrayidx2245.i.case.6" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 263 'switch' 'switch_ln108' <Predicate = (!icmp_ln101)> <Delay = 0.73>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln100 = br void %VITIS_LOOP_101_3.i" [src/conv2.cpp:100->src/conv2.cpp:49]   --->   Operation 264 'br' 'br_ln100' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 1.23>
ST_19 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_22" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 265 'store' 'store_ln108' <Predicate = (trunc_ln99 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 266 'br' 'br_ln108' <Predicate = (trunc_ln99 == 6)> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_21" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 267 'store' 'store_ln108' <Predicate = (trunc_ln99 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 268 'br' 'br_ln108' <Predicate = (trunc_ln99 == 5)> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_20" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 269 'store' 'store_ln108' <Predicate = (trunc_ln99 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 270 'br' 'br_ln108' <Predicate = (trunc_ln99 == 4)> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_19" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 271 'store' 'store_ln108' <Predicate = (trunc_ln99 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 272 'br' 'br_ln108' <Predicate = (trunc_ln99 == 3)> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_18" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 273 'store' 'store_ln108' <Predicate = (trunc_ln99 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 274 'br' 'br_ln108' <Predicate = (trunc_ln99 == 2)> <Delay = 0.00>
ST_19 : Operation 275 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_17" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 275 'store' 'store_ln108' <Predicate = (trunc_ln99 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 276 'br' 'br_ln108' <Predicate = (trunc_ln99 == 1)> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_16" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 277 'store' 'store_ln108' <Predicate = (trunc_ln99 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 278 'br' 'br_ln108' <Predicate = (trunc_ln99 == 0)> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %bitcast_ln108, i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_23" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 279 'store' 'store_ln108' <Predicate = (trunc_ln99 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln108 = br void %arrayidx2245.i.exit" [src/conv2.cpp:108->src/conv2.cpp:49]   --->   Operation 280 'br' 'br_ln108' <Predicate = (trunc_ln99 == 7)> <Delay = 0.00>

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc.i" [src/conv2.cpp:101->src/conv2.cpp:49]   --->   Operation 281 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>

State 21 <SV = 6> <Delay = 0.81>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%nout_1 = phi i6 %add_ln53, void %for.inc70, i6 0, void %TY.preheader" [src/conv2.cpp:53]   --->   Operation 282 'phi' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%nout_1_cast = zext i6 %nout_1" [src/conv2.cpp:53]   --->   Operation 283 'zext' 'nout_1_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout_1, i4 0" [src/conv2.cpp:53]   --->   Operation 284 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i10 %tmp_s" [src/conv2.cpp:53]   --->   Operation 285 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.78ns)   --->   "%empty_89 = add i11 %tmp_10_cast, i11 %nout_1_cast" [src/conv2.cpp:53]   --->   Operation 286 'add' 'empty_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [1/1] (0.78ns)   --->   "%icmp_ln53 = icmp_eq  i6 %nout_1, i6 32" [src/conv2.cpp:53]   --->   Operation 287 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 288 [1/1] (0.78ns)   --->   "%add_ln53 = add i6 %nout_1, i6 1" [src/conv2.cpp:53]   --->   Operation 288 'add' 'add_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %TY.split, void %for.inc73" [src/conv2.cpp:53]   --->   Operation 289 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%empty_90 = trunc i6 %nout_1" [src/conv2.cpp:53]   --->   Operation 290 'trunc' 'empty_90' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %empty_90, i8 0" [src/conv2.cpp:53]   --->   Operation 291 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%p_cast33 = zext i13 %tmp_7" [src/conv2.cpp:53]   --->   Operation 292 'zext' 'p_cast33' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i64 %p_cast33, i64 %conv2_weights_read" [src/conv2.cpp:53]   --->   Operation 293 'add' 'tmp3' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 294 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_91 = add i64 %tmp3, i64 %zext_ln53" [src/conv2.cpp:53]   --->   Operation 294 'add' 'empty_91' <Predicate = (!icmp_ln53)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_91, i32 2, i32 63" [src/conv2.cpp:53]   --->   Operation 295 'partselect' 'p_cast3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%p_cast17_cast = sext i62 %p_cast3" [src/conv2.cpp:53]   --->   Operation 296 'sext' 'p_cast17_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %p_cast17_cast" [src/conv2.cpp:53]   --->   Operation 297 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln38 = br void %NOUT" [src/conv2.cpp:38]   --->   Operation 298 'br' 'br_ln38' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 22 <SV = 7> <Delay = 7.30>
ST_22 : Operation 299 [8/8] (7.30ns)   --->   "%empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:53]   --->   Operation 299 'readreq' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 8> <Delay = 7.30>
ST_23 : Operation 300 [7/8] (7.30ns)   --->   "%empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:53]   --->   Operation 300 'readreq' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 9> <Delay = 7.30>
ST_24 : Operation 301 [6/8] (7.30ns)   --->   "%empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:53]   --->   Operation 301 'readreq' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 10> <Delay = 7.30>
ST_25 : Operation 302 [5/8] (7.30ns)   --->   "%empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:53]   --->   Operation 302 'readreq' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 11> <Delay = 7.30>
ST_26 : Operation 303 [4/8] (7.30ns)   --->   "%empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:53]   --->   Operation 303 'readreq' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 12> <Delay = 7.30>
ST_27 : Operation 304 [3/8] (7.30ns)   --->   "%empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:53]   --->   Operation 304 'readreq' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 13> <Delay = 7.30>
ST_28 : Operation 305 [2/8] (7.30ns)   --->   "%empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:53]   --->   Operation 305 'readreq' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 14> <Delay = 7.30>
ST_29 : Operation 306 [1/8] (7.30ns)   --->   "%empty_92 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:53]   --->   Operation 306 'readreq' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 15> <Delay = 7.30>
ST_30 : Operation 307 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:53]   --->   Operation 307 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 16> <Delay = 7.30>
ST_31 : Operation 308 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:53]   --->   Operation 308 'read' 'gmem_addr_14_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 17> <Delay = 7.30>
ST_32 : Operation 309 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:53]   --->   Operation 309 'read' 'gmem_addr_14_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 18> <Delay = 7.30>
ST_33 : Operation 310 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:53]   --->   Operation 310 'read' 'gmem_addr_14_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 19> <Delay = 7.30>
ST_34 : Operation 311 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:53]   --->   Operation 311 'read' 'gmem_addr_14_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 20> <Delay = 7.30>
ST_35 : Operation 312 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:53]   --->   Operation 312 'read' 'gmem_addr_14_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 21> <Delay = 7.30>
ST_36 : Operation 313 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:53]   --->   Operation 313 'read' 'gmem_addr_14_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 22> <Delay = 7.30>
ST_37 : Operation 314 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:53]   --->   Operation 314 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv2.cpp:53]   --->   Operation 315 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%empty_93 = bitcast i32 %gmem_addr_14_read" [src/conv2.cpp:53]   --->   Operation 316 'bitcast' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (0.00ns)   --->   "%empty_94 = bitcast i32 %gmem_addr_14_read_1" [src/conv2.cpp:53]   --->   Operation 317 'bitcast' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 318 [1/1] (0.00ns)   --->   "%empty_95 = bitcast i32 %gmem_addr_14_read_2" [src/conv2.cpp:53]   --->   Operation 318 'bitcast' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 319 [1/1] (0.00ns)   --->   "%empty_96 = bitcast i32 %gmem_addr_14_read_3" [src/conv2.cpp:53]   --->   Operation 319 'bitcast' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 320 [1/1] (0.00ns)   --->   "%empty_97 = bitcast i32 %gmem_addr_14_read_4" [src/conv2.cpp:53]   --->   Operation 320 'bitcast' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 321 [1/1] (0.00ns)   --->   "%empty_98 = bitcast i32 %gmem_addr_14_read_5" [src/conv2.cpp:53]   --->   Operation 321 'bitcast' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 322 [1/1] (0.00ns)   --->   "%empty_99 = bitcast i32 %gmem_addr_14_read_6" [src/conv2.cpp:53]   --->   Operation 322 'bitcast' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 323 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:53]   --->   Operation 323 'read' 'gmem_addr_14_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 324 [1/1] (0.00ns)   --->   "%empty_100 = bitcast i32 %gmem_addr_14_read_7" [src/conv2.cpp:53]   --->   Operation 324 'bitcast' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 325 [1/1] (0.42ns)   --->   "%br_ln55 = br void %TX" [src/conv2.cpp:55]   --->   Operation 325 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 38 <SV = 23> <Delay = 1.62>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%ty_3 = phi i5 %add_ln55, void %for.inc67, i5 0, void %TY.split" [src/conv2.cpp:55]   --->   Operation 326 'phi' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %ty_3" [src/conv2.cpp:70]   --->   Operation 327 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i5 %ty_3" [src/conv2.cpp:70]   --->   Operation 328 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_3, i4 0" [src/conv2.cpp:70]   --->   Operation 329 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.77ns)   --->   "%add_ln70 = add i9 %tmp_8, i9 %zext_ln70_1" [src/conv2.cpp:70]   --->   Operation 330 'add' 'add_ln70' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 331 [1/1] (0.79ns)   --->   "%empty_101 = add i11 %empty_89, i11 %zext_ln70" [src/conv2.cpp:53]   --->   Operation 331 'add' 'empty_101' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 332 [1/1] (0.00ns)   --->   "%p_cast184 = zext i11 %empty_101" [src/conv2.cpp:53]   --->   Operation 332 'zext' 'p_cast184' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 333 [1/1] (0.00ns)   --->   "%empty_102 = trunc i11 %empty_101" [src/conv2.cpp:53]   --->   Operation 333 'trunc' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 334 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_102, i4 0" [src/conv2.cpp:53]   --->   Operation 334 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 335 [1/1] (0.83ns)   --->   "%empty_103 = add i14 %p_shl7, i14 %p_cast184" [src/conv2.cpp:53]   --->   Operation 335 'add' 'empty_103' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 336 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i5 %ty_3, i5 17" [src/conv2.cpp:55]   --->   Operation 336 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 337 [1/1] (0.78ns)   --->   "%add_ln55 = add i5 %ty_3, i5 1" [src/conv2.cpp:55]   --->   Operation 337 'add' 'add_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %TX.split, void %for.inc70" [src/conv2.cpp:55]   --->   Operation 338 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 339 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:55]   --->   Operation 339 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_38 : Operation 340 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv2.cpp:55]   --->   Operation 340 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_38 : Operation 341 [1/1] (0.42ns)   --->   "%br_ln56 = br void %KY" [src/conv2.cpp:56]   --->   Operation 341 'br' 'br_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_38 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln53 = br void %TY" [src/conv2.cpp:53]   --->   Operation 342 'br' 'br_ln53' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 39 <SV = 24> <Delay = 2.01>
ST_39 : Operation 343 [1/1] (0.00ns)   --->   "%tx_3 = phi i5 %add_ln56, void %KY.split, i5 0, void %TX.split" [src/conv2.cpp:56]   --->   Operation 343 'phi' 'tx_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i5 %tx_3" [src/conv2.cpp:70]   --->   Operation 344 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i5 %tx_3" [src/conv2.cpp:70]   --->   Operation 345 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 346 [1/1] (0.77ns)   --->   "%add_ln70_1 = add i9 %add_ln70, i9 %zext_ln70_3" [src/conv2.cpp:70]   --->   Operation 346 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i9 %add_ln70_1" [src/conv2.cpp:70]   --->   Operation 347 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_24 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_7, i64 0, i64 %zext_ln70_4" [src/conv2.cpp:70]   --->   Operation 348 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_24' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 349 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_25 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_6, i64 0, i64 %zext_ln70_4" [src/conv2.cpp:70]   --->   Operation 349 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 350 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_26 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_5, i64 0, i64 %zext_ln70_4" [src/conv2.cpp:70]   --->   Operation 350 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_26' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 351 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_27 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_4, i64 0, i64 %zext_ln70_4" [src/conv2.cpp:70]   --->   Operation 351 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_27' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 352 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_28 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_3, i64 0, i64 %zext_ln70_4" [src/conv2.cpp:70]   --->   Operation 352 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 353 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_29 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln70_4" [src/conv2.cpp:70]   --->   Operation 353 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 354 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_30 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln70_4" [src/conv2.cpp:70]   --->   Operation 354 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 355 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_31 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln70_4" [src/conv2.cpp:70]   --->   Operation 355 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 356 [1/1] (0.83ns)   --->   "%empty_104 = add i14 %empty_103, i14 %zext_ln70_2" [src/conv2.cpp:53]   --->   Operation 356 'add' 'empty_104' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 357 [1/1] (0.00ns)   --->   "%p_cast199 = zext i14 %empty_104" [src/conv2.cpp:53]   --->   Operation 357 'zext' 'p_cast199' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 358 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_2 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast199" [src/conv2.cpp:53]   --->   Operation 358 'getelementptr' 'output_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 359 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_eq  i5 %tx_3, i5 17" [src/conv2.cpp:56]   --->   Operation 359 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 360 [1/1] (0.78ns)   --->   "%add_ln56 = add i5 %tx_3, i5 1" [src/conv2.cpp:56]   --->   Operation 360 'add' 'add_ln56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %KY.split, void %for.inc67" [src/conv2.cpp:56]   --->   Operation 361 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 362 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_32 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_24" [src/conv2.cpp:70]   --->   Operation 362 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_32' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_39 : Operation 363 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_33 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_25" [src/conv2.cpp:70]   --->   Operation 363 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_33' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_39 : Operation 364 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_34 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_26" [src/conv2.cpp:70]   --->   Operation 364 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_34' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_39 : Operation 365 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_35 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_27" [src/conv2.cpp:70]   --->   Operation 365 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_35' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_39 : Operation 366 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_36 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_28" [src/conv2.cpp:70]   --->   Operation 366 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_36' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_39 : Operation 367 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_37 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_29" [src/conv2.cpp:70]   --->   Operation 367 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_37' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_39 : Operation 368 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_38 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_30" [src/conv2.cpp:70]   --->   Operation 368 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_38' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_39 : Operation 369 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_39 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_31" [src/conv2.cpp:70]   --->   Operation 369 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_39' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_39 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln55 = br void %TX" [src/conv2.cpp:55]   --->   Operation 370 'br' 'br_ln55' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 40 <SV = 25> <Delay = 1.23>
ST_40 : Operation 371 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_32 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_24" [src/conv2.cpp:70]   --->   Operation 371 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_40 : Operation 372 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_33 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_25" [src/conv2.cpp:70]   --->   Operation 372 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_40 : Operation 373 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_34 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_26" [src/conv2.cpp:70]   --->   Operation 373 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_40 : Operation 374 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_35 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_27" [src/conv2.cpp:70]   --->   Operation 374 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_40 : Operation 375 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_36 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_28" [src/conv2.cpp:70]   --->   Operation 375 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_40 : Operation 376 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_37 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_29" [src/conv2.cpp:70]   --->   Operation 376 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_40 : Operation 377 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_38 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_30" [src/conv2.cpp:70]   --->   Operation 377 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_40 : Operation 378 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_39 = load i9 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_31" [src/conv2.cpp:70]   --->   Operation 378 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>

State 41 <SV = 26> <Delay = 7.01>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 379 '%mul = fmul i32 %empty_93, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_32'
ST_41 : Operation 379 [3/3] (6.25ns)   --->   "%mul = fmul i32 %empty_93, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_32" [src/conv2.cpp:70]   --->   Operation 379 'fmul' 'mul' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 380 '%mul50_1 = fmul i32 %empty_94, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_33'
ST_41 : Operation 380 [3/3] (6.25ns)   --->   "%mul50_1 = fmul i32 %empty_94, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_33" [src/conv2.cpp:70]   --->   Operation 380 'fmul' 'mul50_1' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 381 '%mul50_2 = fmul i32 %empty_95, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_34'
ST_41 : Operation 381 [3/3] (6.25ns)   --->   "%mul50_2 = fmul i32 %empty_95, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_34" [src/conv2.cpp:70]   --->   Operation 381 'fmul' 'mul50_2' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 382 '%mul50_3 = fmul i32 %empty_96, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_35'
ST_41 : Operation 382 [3/3] (6.25ns)   --->   "%mul50_3 = fmul i32 %empty_96, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_35" [src/conv2.cpp:70]   --->   Operation 382 'fmul' 'mul50_3' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 383 '%mul50_4 = fmul i32 %empty_97, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_36'
ST_41 : Operation 383 [3/3] (6.25ns)   --->   "%mul50_4 = fmul i32 %empty_97, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_36" [src/conv2.cpp:70]   --->   Operation 383 'fmul' 'mul50_4' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 384 '%mul50_5 = fmul i32 %empty_98, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_37'
ST_41 : Operation 384 [3/3] (6.25ns)   --->   "%mul50_5 = fmul i32 %empty_98, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_37" [src/conv2.cpp:70]   --->   Operation 384 'fmul' 'mul50_5' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 385 '%mul50_6 = fmul i32 %empty_99, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_38'
ST_41 : Operation 385 [3/3] (6.25ns)   --->   "%mul50_6 = fmul i32 %empty_99, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_38" [src/conv2.cpp:70]   --->   Operation 385 'fmul' 'mul50_6' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (0.76ns)   --->   Input mux for Operation 386 '%mul50_7 = fmul i32 %empty_100, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_39'
ST_41 : Operation 386 [3/3] (6.25ns)   --->   "%mul50_7 = fmul i32 %empty_100, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_39" [src/conv2.cpp:70]   --->   Operation 386 'fmul' 'mul50_7' <Predicate = true> <Delay = 6.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 27> <Delay = 7.01>
ST_42 : Operation 387 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_2" [src/conv2.cpp:70]   --->   Operation 387 'load' 'output_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_42 : Operation 388 [2/3] (7.01ns)   --->   "%mul = fmul i32 %empty_93, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_32" [src/conv2.cpp:70]   --->   Operation 388 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 389 [2/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %empty_94, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_33" [src/conv2.cpp:70]   --->   Operation 389 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 390 [2/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %empty_95, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_34" [src/conv2.cpp:70]   --->   Operation 390 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 391 [2/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %empty_96, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_35" [src/conv2.cpp:70]   --->   Operation 391 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 392 [2/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %empty_97, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_36" [src/conv2.cpp:70]   --->   Operation 392 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 393 [2/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %empty_98, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_37" [src/conv2.cpp:70]   --->   Operation 393 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 394 [2/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %empty_99, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_38" [src/conv2.cpp:70]   --->   Operation 394 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 395 [2/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %empty_100, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_39" [src/conv2.cpp:70]   --->   Operation 395 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 28> <Delay = 7.01>
ST_43 : Operation 396 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_1 = load i14 %output_fm_buffer_addr_2" [src/conv2.cpp:70]   --->   Operation 396 'load' 'output_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_43 : Operation 397 [1/3] (7.01ns)   --->   "%mul = fmul i32 %empty_93, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_32" [src/conv2.cpp:70]   --->   Operation 397 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 398 [1/3] (7.01ns)   --->   "%mul50_1 = fmul i32 %empty_94, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_33" [src/conv2.cpp:70]   --->   Operation 398 'fmul' 'mul50_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 399 [1/3] (7.01ns)   --->   "%mul50_2 = fmul i32 %empty_95, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_34" [src/conv2.cpp:70]   --->   Operation 399 'fmul' 'mul50_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 400 [1/3] (7.01ns)   --->   "%mul50_3 = fmul i32 %empty_96, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_35" [src/conv2.cpp:70]   --->   Operation 400 'fmul' 'mul50_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 401 [1/3] (7.01ns)   --->   "%mul50_4 = fmul i32 %empty_97, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_36" [src/conv2.cpp:70]   --->   Operation 401 'fmul' 'mul50_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 402 [1/3] (7.01ns)   --->   "%mul50_5 = fmul i32 %empty_98, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_37" [src/conv2.cpp:70]   --->   Operation 402 'fmul' 'mul50_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 403 [1/3] (7.01ns)   --->   "%mul50_6 = fmul i32 %empty_99, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_38" [src/conv2.cpp:70]   --->   Operation 403 'fmul' 'mul50_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 404 [1/3] (7.01ns)   --->   "%mul50_7 = fmul i32 %empty_100, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_39" [src/conv2.cpp:70]   --->   Operation 404 'fmul' 'mul50_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 29> <Delay = 6.43>
ST_44 : [1/1] (0.79ns)   --->   Input mux for Operation 405 '%add = fadd i32 %output_fm_buffer_load_1, i32 %mul'
ST_44 : Operation 405 [4/4] (5.64ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:70]   --->   Operation 405 'fadd' 'add' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 30> <Delay = 6.43>
ST_45 : Operation 406 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:70]   --->   Operation 406 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 31> <Delay = 6.43>
ST_46 : Operation 407 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:70]   --->   Operation 407 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 32> <Delay = 6.43>
ST_47 : Operation 408 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load_1, i32 %mul" [src/conv2.cpp:70]   --->   Operation 408 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 33> <Delay = 6.43>
ST_48 : [1/1] (0.79ns)   --->   Input mux for Operation 409 '%add57_1 = fadd i32 %add, i32 %mul50_1'
ST_48 : Operation 409 [4/4] (5.64ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv2.cpp:70]   --->   Operation 409 'fadd' 'add57_1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 34> <Delay = 6.43>
ST_49 : Operation 410 [3/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv2.cpp:70]   --->   Operation 410 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 35> <Delay = 6.43>
ST_50 : Operation 411 [2/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv2.cpp:70]   --->   Operation 411 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 36> <Delay = 6.43>
ST_51 : Operation 412 [1/4] (6.43ns)   --->   "%add57_1 = fadd i32 %add, i32 %mul50_1" [src/conv2.cpp:70]   --->   Operation 412 'fadd' 'add57_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 37> <Delay = 6.43>
ST_52 : [1/1] (0.79ns)   --->   Input mux for Operation 413 '%add57_2 = fadd i32 %add57_1, i32 %mul50_2'
ST_52 : Operation 413 [4/4] (5.64ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv2.cpp:70]   --->   Operation 413 'fadd' 'add57_2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 38> <Delay = 6.43>
ST_53 : Operation 414 [3/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv2.cpp:70]   --->   Operation 414 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 39> <Delay = 6.43>
ST_54 : Operation 415 [2/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv2.cpp:70]   --->   Operation 415 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 40> <Delay = 6.43>
ST_55 : Operation 416 [1/4] (6.43ns)   --->   "%add57_2 = fadd i32 %add57_1, i32 %mul50_2" [src/conv2.cpp:70]   --->   Operation 416 'fadd' 'add57_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 41> <Delay = 6.43>
ST_56 : [1/1] (0.79ns)   --->   Input mux for Operation 417 '%add57_3 = fadd i32 %add57_2, i32 %mul50_3'
ST_56 : Operation 417 [4/4] (5.64ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv2.cpp:70]   --->   Operation 417 'fadd' 'add57_3' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 42> <Delay = 6.43>
ST_57 : Operation 418 [3/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv2.cpp:70]   --->   Operation 418 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 43> <Delay = 6.43>
ST_58 : Operation 419 [2/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv2.cpp:70]   --->   Operation 419 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 44> <Delay = 6.43>
ST_59 : Operation 420 [1/4] (6.43ns)   --->   "%add57_3 = fadd i32 %add57_2, i32 %mul50_3" [src/conv2.cpp:70]   --->   Operation 420 'fadd' 'add57_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 45> <Delay = 6.43>
ST_60 : [1/1] (0.79ns)   --->   Input mux for Operation 421 '%add57_4 = fadd i32 %add57_3, i32 %mul50_4'
ST_60 : Operation 421 [4/4] (5.64ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv2.cpp:70]   --->   Operation 421 'fadd' 'add57_4' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 46> <Delay = 6.43>
ST_61 : Operation 422 [3/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv2.cpp:70]   --->   Operation 422 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 47> <Delay = 6.43>
ST_62 : Operation 423 [2/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv2.cpp:70]   --->   Operation 423 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 48> <Delay = 6.43>
ST_63 : Operation 424 [1/4] (6.43ns)   --->   "%add57_4 = fadd i32 %add57_3, i32 %mul50_4" [src/conv2.cpp:70]   --->   Operation 424 'fadd' 'add57_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 49> <Delay = 6.43>
ST_64 : [1/1] (0.79ns)   --->   Input mux for Operation 425 '%add57_5 = fadd i32 %add57_4, i32 %mul50_5'
ST_64 : Operation 425 [4/4] (5.64ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv2.cpp:70]   --->   Operation 425 'fadd' 'add57_5' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 50> <Delay = 6.43>
ST_65 : Operation 426 [3/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv2.cpp:70]   --->   Operation 426 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 51> <Delay = 6.43>
ST_66 : Operation 427 [2/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv2.cpp:70]   --->   Operation 427 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 52> <Delay = 6.43>
ST_67 : Operation 428 [1/4] (6.43ns)   --->   "%add57_5 = fadd i32 %add57_4, i32 %mul50_5" [src/conv2.cpp:70]   --->   Operation 428 'fadd' 'add57_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 53> <Delay = 6.43>
ST_68 : [1/1] (0.79ns)   --->   Input mux for Operation 429 '%add57_6 = fadd i32 %add57_5, i32 %mul50_6'
ST_68 : Operation 429 [4/4] (5.64ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv2.cpp:70]   --->   Operation 429 'fadd' 'add57_6' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 54> <Delay = 6.43>
ST_69 : Operation 430 [3/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv2.cpp:70]   --->   Operation 430 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 55> <Delay = 6.43>
ST_70 : Operation 431 [2/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv2.cpp:70]   --->   Operation 431 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 56> <Delay = 6.43>
ST_71 : Operation 432 [1/4] (6.43ns)   --->   "%add57_6 = fadd i32 %add57_5, i32 %mul50_6" [src/conv2.cpp:70]   --->   Operation 432 'fadd' 'add57_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 57> <Delay = 6.43>
ST_72 : [1/1] (0.79ns)   --->   Input mux for Operation 433 '%add57_7 = fadd i32 %add57_6, i32 %mul50_7'
ST_72 : Operation 433 [4/4] (5.64ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv2.cpp:70]   --->   Operation 433 'fadd' 'add57_7' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 58> <Delay = 6.43>
ST_73 : Operation 434 [3/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv2.cpp:70]   --->   Operation 434 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 59> <Delay = 6.43>
ST_74 : Operation 435 [2/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv2.cpp:70]   --->   Operation 435 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 60> <Delay = 6.43>
ST_75 : Operation 436 [1/4] (6.43ns)   --->   "%add57_7 = fadd i32 %add57_6, i32 %mul50_7" [src/conv2.cpp:70]   --->   Operation 436 'fadd' 'add57_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 61> <Delay = 1.23>
ST_76 : Operation 437 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:56]   --->   Operation 437 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 438 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv2.cpp:56]   --->   Operation 438 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 439 [1/1] (1.23ns)   --->   "%store_ln70 = store i32 %add57_7, i14 %output_fm_buffer_addr_2" [src/conv2.cpp:70]   --->   Operation 439 'store' 'store_ln70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_76 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln56 = br void %KY" [src/conv2.cpp:56]   --->   Operation 440 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 77 <SV = 4> <Delay = 1.08>
ST_77 : Operation 441 [1/1] (0.00ns)   --->   "%nout = phi i6 %add_ln121, void %for.inc44.i, i6 0, void %VITIS_LOOP_122_2.i.preheader" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 441 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 442 [1/1] (0.00ns)   --->   "%phi_mul181 = phi i23 %add_ln121_1, void %for.inc44.i, i23 0, void %VITIS_LOOP_122_2.i.preheader" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 442 'phi' 'phi_mul181' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 443 [1/1] (0.92ns)   --->   "%add_ln121_1 = add i23 %phi_mul181, i23 260100" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 443 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i6 %nout" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 444 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout, i4 0" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 445 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln125_9 = zext i10 %tmp_5" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 446 'zext' 'zext_ln125_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 447 [1/1] (0.78ns)   --->   "%add_ln125_8 = add i11 %zext_ln125_9, i11 %zext_ln125" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 447 'add' 'add_ln125_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i6 %nout" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 448 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 449 [1/1] (0.78ns)   --->   "%icmp_ln121 = icmp_eq  i6 %nout, i6 32" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 449 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 450 [1/1] (0.78ns)   --->   "%add_ln121 = add i6 %nout, i6 1" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 450 'add' 'add_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %VITIS_LOOP_122_2.i.split, void %memset.loop.i26.preheader" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 451 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 452 [1/1] (1.08ns)   --->   "%empty_105 = add i63 %zext_ln121, i63 %sext_ln30" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 452 'add' 'empty_105' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 453 [1/1] (0.00ns)   --->   "%p_cast23 = sext i63 %empty_105" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 453 'sext' 'p_cast23' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_77 : Operation 454 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast23" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 454 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_77 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i23 %phi_mul181" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 455 'zext' 'zext_ln122' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_77 : Operation 456 [1/1] (1.08ns)   --->   "%add_ln125_6 = add i64 %zext_ln122, i64 %output_ftmap_read" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 456 'add' 'add_ln125_6' <Predicate = (!icmp_ln121)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 457 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 457 'br' 'br_ln0' <Predicate = (icmp_ln121)> <Delay = 0.42>

State 78 <SV = 5> <Delay = 7.30>
ST_78 : Operation 458 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 458 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 6> <Delay = 7.30>
ST_79 : Operation 459 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 459 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 7> <Delay = 7.30>
ST_80 : Operation 460 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 460 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 8> <Delay = 7.30>
ST_81 : Operation 461 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 461 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 9> <Delay = 7.30>
ST_82 : Operation 462 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 462 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 10> <Delay = 7.30>
ST_83 : Operation 463 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 463 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 11> <Delay = 7.30>
ST_84 : Operation 464 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 464 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 12> <Delay = 7.30>
ST_85 : Operation 465 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 465 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 13> <Delay = 7.30>
ST_86 : Operation 466 [1/1] (0.00ns)   --->   "%speclooptripcount_ln121 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 466 'speclooptripcount' 'speclooptripcount_ln121' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 467 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 467 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 468 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 468 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 469 [1/1] (0.00ns)   --->   "%empty_106 = bitcast i32 %gmem_addr_read" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 469 'bitcast' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 470 [1/1] (0.42ns)   --->   "%br_ln122 = br void %VITIS_LOOP_123_3.i" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 470 'br' 'br_ln122' <Predicate = true> <Delay = 0.42>

State 87 <SV = 14> <Delay = 1.63>
ST_87 : Operation 471 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln122, void %for.inc41.i, i5 0, void %VITIS_LOOP_122_2.i.split" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 471 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln125_10 = zext i5 %ty" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 472 'zext' 'zext_ln125_10' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 473 [1/1] (0.79ns)   --->   "%add_ln125_9 = add i11 %add_ln125_8, i11 %zext_ln125_10" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 473 'add' 'add_ln125_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln125_11 = zext i11 %add_ln125_9" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 474 'zext' 'zext_ln125_11' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i11 %add_ln125_9" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 475 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 476 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln125, i4 0" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 476 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 477 [1/1] (0.83ns)   --->   "%add_ln125_10 = add i14 %p_shl1, i14 %zext_ln125_11" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 477 'add' 'add_ln125_10' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i5 %ty" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 478 'zext' 'zext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 479 [1/1] (0.78ns)   --->   "%icmp_ln122 = icmp_eq  i5 %ty, i5 17" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 479 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 480 [1/1] (0.78ns)   --->   "%add_ln122 = add i5 %ty, i5 1" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 480 'add' 'add_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %VITIS_LOOP_123_3.i.split, void %for.inc44.i" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 481 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 482 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 482 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_87 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 483 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_87 : Operation 484 [1/1] (0.76ns)   --->   "%empty_107 = add i8 %zext_ln122_1, i8 %tmp_1" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 484 'add' 'empty_107' <Predicate = (!icmp_ln122)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_107, i10 0" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 485 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_87 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln125_5 = zext i18 %shl_ln3" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 486 'zext' 'zext_ln125_5' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_87 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln125_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_107, i2 0" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 487 'bitconcatenate' 'shl_ln125_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_87 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln125_6 = zext i10 %shl_ln125_3" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 488 'zext' 'zext_ln125_6' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_87 : Operation 489 [1/1] (0.87ns)   --->   "%sub_ln125 = sub i19 %zext_ln125_5, i19 %zext_ln125_6" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 489 'sub' 'sub_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 490 [1/1] (0.42ns)   --->   "%br_ln123 = br void %for.body8.i" [src/conv2.cpp:123->src/conv2.cpp:77]   --->   Operation 490 'br' 'br_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.42>
ST_87 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln121 = br void %VITIS_LOOP_122_2.i" [src/conv2.cpp:121->src/conv2.cpp:77]   --->   Operation 491 'br' 'br_ln121' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 88 <SV = 15> <Delay = 3.52>
ST_88 : Operation 492 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln123, void %for.body8.i.split, i5 0, void %VITIS_LOOP_123_3.i.split" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 492 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln125_12 = zext i5 %tx" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 493 'zext' 'zext_ln125_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 494 [1/1] (0.83ns)   --->   "%add_ln125_11 = add i14 %add_ln125_10, i14 %zext_ln125_12" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 494 'add' 'add_ln125_11' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln125_13 = zext i14 %add_ln125_11" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 495 'zext' 'zext_ln125_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 496 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_1 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln125_13" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 496 'getelementptr' 'output_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 497 [1/1] (0.78ns)   --->   "%icmp_ln123 = icmp_eq  i5 %tx, i5 17" [src/conv2.cpp:123->src/conv2.cpp:77]   --->   Operation 497 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 498 [1/1] (0.78ns)   --->   "%add_ln123 = add i5 %tx, i5 1" [src/conv2.cpp:123->src/conv2.cpp:77]   --->   Operation 498 'add' 'add_ln123' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.body8.i.split, void %for.inc41.i" [src/conv2.cpp:123->src/conv2.cpp:77]   --->   Operation 499 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 500 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 500 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln123)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_88 : Operation 501 [1/1] (0.78ns)   --->   "%add_ln125 = add i5 %ti_cast16, i5 %tx" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 501 'add' 'add_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln125_7 = zext i5 %add_ln125" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 502 'zext' 'zext_ln125_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_88 : Operation 503 [1/1] (0.76ns)   --->   "%add_ln125_4 = add i8 %zext_ln125_7, i8 %tmp_4" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 503 'add' 'add_ln125_4' <Predicate = (!icmp_ln123)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln125_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln125_4, i2 0" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 504 'bitconcatenate' 'shl_ln125_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_88 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln125_8 = zext i10 %shl_ln125_4" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 505 'zext' 'zext_ln125_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_88 : Operation 506 [1/1] (0.88ns)   --->   "%add_ln125_7 = add i19 %sub_ln125, i19 %zext_ln125_8" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 506 'add' 'add_ln125_7' <Predicate = (!icmp_ln123)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i19 %add_ln125_7" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 507 'sext' 'sext_ln125_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_88 : Operation 508 [1/1] (1.08ns)   --->   "%add_ln125_5 = add i64 %sext_ln125_1, i64 %add_ln125_6" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 508 'add' 'add_ln125_5' <Predicate = (!icmp_ln123)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln125_5, i32 2, i32 63" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 509 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_88 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i62 %trunc_ln8" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 510 'sext' 'sext_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_88 : Operation 511 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln125" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 511 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_88 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_123_3.i" [src/conv2.cpp:122->src/conv2.cpp:77]   --->   Operation 512 'br' 'br_ln122' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 89 <SV = 16> <Delay = 7.30>
ST_89 : Operation 513 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr_1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 513 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_89 : Operation 514 [8/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 514 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 17> <Delay = 7.30>
ST_90 : [1/1] (0.79ns)   --->   Input mux for Operation 515 '%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_106'
ST_90 : Operation 515 [4/4] (5.64ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_106" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 515 'fadd' 'add_i' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 516 [7/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 516 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 18> <Delay = 7.30>
ST_91 : Operation 517 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_106" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 517 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 518 [6/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 518 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 19> <Delay = 7.30>
ST_92 : Operation 519 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_106" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 519 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 520 [5/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 520 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 20> <Delay = 7.30>
ST_93 : Operation 521 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %empty_106" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 521 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 522 [4/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 522 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 21> <Delay = 7.30>
ST_94 : Operation 523 [3/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 523 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 22> <Delay = 7.30>
ST_95 : Operation 524 [2/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 524 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 23> <Delay = 7.30>
ST_96 : Operation 525 [1/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 525 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 24> <Delay = 7.30>
ST_97 : Operation 526 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 526 'read' 'gmem_addr_13_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 25> <Delay = 6.43>
ST_98 : Operation 527 [1/1] (0.00ns)   --->   "%bitcast_ln125 = bitcast i32 %gmem_addr_13_read" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 527 'bitcast' 'bitcast_ln125' <Predicate = true> <Delay = 0.00>
ST_98 : [1/1] (0.79ns)   --->   Input mux for Operation 528 '%add23_i = fadd i32 %bitcast_ln125, i32 %add_i'
ST_98 : Operation 528 [4/4] (5.64ns)   --->   "%add23_i = fadd i32 %bitcast_ln125, i32 %add_i" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 528 'fadd' 'add23_i' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 26> <Delay = 6.43>
ST_99 : Operation 529 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln125, i32 %add_i" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 529 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 27> <Delay = 6.43>
ST_100 : Operation 530 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln125, i32 %add_i" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 530 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 28> <Delay = 6.43>
ST_101 : Operation 531 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln125, i32 %add_i" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 531 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 29> <Delay = 2.78>
ST_102 : [1/1] (0.42ns)   --->   Input mux for Operation 532 '%tmp_3 = fcmp_olt  i32 %add23_i, i32 0'
ST_102 : Operation 532 [2/2] (2.35ns)   --->   "%tmp_3 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:126->src/conv2.cpp:77]   --->   Operation 532 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 30> <Delay = 7.30>
ST_103 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln125_2 = bitcast i32 %add23_i" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 533 'bitcast' 'bitcast_ln125_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln125_2, i32 23, i32 30" [src/conv2.cpp:126->src/conv2.cpp:77]   --->   Operation 534 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i32 %bitcast_ln125_2" [src/conv2.cpp:126->src/conv2.cpp:77]   --->   Operation 535 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 536 [1/1] (0.76ns)   --->   "%icmp_ln126 = icmp_ne  i8 %tmp_2, i8 255" [src/conv2.cpp:126->src/conv2.cpp:77]   --->   Operation 536 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 537 [1/1] (0.92ns)   --->   "%icmp_ln126_1 = icmp_eq  i23 %trunc_ln126, i23 0" [src/conv2.cpp:126->src/conv2.cpp:77]   --->   Operation 537 'icmp' 'icmp_ln126_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln126)   --->   "%or_ln126 = or i1 %icmp_ln126_1, i1 %icmp_ln126" [src/conv2.cpp:126->src/conv2.cpp:77]   --->   Operation 538 'or' 'or_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 539 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:126->src/conv2.cpp:77]   --->   Operation 539 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node select_ln126)   --->   "%and_ln126 = and i1 %or_ln126, i1 %tmp_3" [src/conv2.cpp:126->src/conv2.cpp:77]   --->   Operation 540 'and' 'and_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 541 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln126 = select i1 %and_ln126, i32 0, i32 %bitcast_ln125_2" [src/conv2.cpp:126->src/conv2.cpp:77]   --->   Operation 541 'select' 'select_ln126' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 542 [1/1] (7.30ns)   --->   "%gmem_addr_13_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 542 'writereq' 'gmem_addr_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 31> <Delay = 7.30>
ST_104 : Operation 543 [1/1] (7.30ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_13, i32 %select_ln126, i4 15" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 543 'write' 'write_ln125' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 32> <Delay = 7.30>
ST_105 : Operation 544 [5/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 544 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 33> <Delay = 7.30>
ST_106 : Operation 545 [4/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 545 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 34> <Delay = 7.30>
ST_107 : Operation 546 [3/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 546 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 35> <Delay = 7.30>
ST_108 : Operation 547 [2/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 547 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 36> <Delay = 7.30>
ST_109 : Operation 548 [1/1] (0.00ns)   --->   "%speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv2.cpp:123->src/conv2.cpp:77]   --->   Operation 548 'speclooptripcount' 'speclooptripcount_ln123' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 549 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv2.cpp:123->src/conv2.cpp:77]   --->   Operation 549 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 550 [1/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:125->src/conv2.cpp:77]   --->   Operation 550 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body8.i" [src/conv2.cpp:123->src/conv2.cpp:77]   --->   Operation 551 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 110 <SV = 5> <Delay = 2.06>
ST_110 : Operation 552 [1/1] (0.00ns)   --->   "%empty_108 = phi i14 %empty_109, void %memset.loop.i26.split, i14 0, void %memset.loop.i26.preheader"   --->   Operation 552 'phi' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 553 [1/1] (0.83ns)   --->   "%exitcond6823 = icmp_eq  i14 %empty_108, i14 9248"   --->   Operation 553 'icmp' 'exitcond6823' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 554 [1/1] (0.83ns)   --->   "%empty_109 = add i14 %empty_108, i14 1"   --->   Operation 554 'add' 'empty_109' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6823, void %memset.loop.i26.split, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 555 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 556 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 556 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6823)> <Delay = 0.00>
ST_110 : Operation 557 [1/1] (0.00ns)   --->   "%p_cast190 = zext i14 %empty_108"   --->   Operation 557 'zext' 'p_cast190' <Predicate = (!exitcond6823)> <Delay = 0.00>
ST_110 : Operation 558 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast190"   --->   Operation 558 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond6823)> <Delay = 0.00>
ST_110 : Operation 559 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i14 %output_fm_buffer_addr"   --->   Operation 559 'store' 'store_ln0' <Predicate = (!exitcond6823)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_110 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 560 'br' 'br_ln0' <Predicate = (!exitcond6823)> <Delay = 0.00>
ST_110 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TN" [src/conv2.cpp:31]   --->   Operation 561 'br' 'br_ln31' <Predicate = (exitcond6823)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [15]  (0.000 ns)
	'store' operation ('store_ln30', src/conv2.cpp:30) of constant 0 on local variable 'tj' [23]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv2.cpp:30) on local variable 'tj' [26]  (0.000 ns)
	'icmp' operation ('icmp_ln30', src/conv2.cpp:30) [27]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv2.cpp:31) with incoming values : ('add_ln31', src/conv2.cpp:31) [36]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv2.cpp:31) [37]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 0.797ns
The critical path consists of the following:
	'phi' operation ('tn', src/conv2.cpp:38) with incoming values : ('add_ln38', src/conv2.cpp:38) [47]  (0.000 ns)
	'icmp' operation ('icmp_ln38', src/conv2.cpp:38) [48]  (0.797 ns)

 <State 5>: 2.046ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [58]  (0.000 ns)
	'getelementptr' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_15') [75]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_i' [99]  (1.237 ns)
	blocking operation 0.809 ns on control path)

 <State 6>: 1.993ns
The critical path consists of the following:
	'add' operation ('next_urem') [102]  (0.809 ns)
	'icmp' operation ('empty_83') [103]  (0.809 ns)
	'select' operation ('idx_urem') [104]  (0.375 ns)

 <State 7>: 3.271ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv2.cpp:99->src/conv2.cpp:49) with incoming values : ('add_ln99_1', src/conv2.cpp:99->src/conv2.cpp:49) [111]  (0.000 ns)
	'add' operation ('add_ln99', src/conv2.cpp:99->src/conv2.cpp:49) [119]  (0.781 ns)
	'mul' operation ('empty_84', src/conv2.cpp:99->src/conv2.cpp:49) [122]  (2.490 ns)

 <State 8>: 3.392ns
The critical path consists of the following:
	'phi' operation ('by', src/conv2.cpp:100->src/conv2.cpp:49) with incoming values : ('add_ln100', src/conv2.cpp:100->src/conv2.cpp:49) [126]  (0.000 ns)
	'add' operation ('empty_85', src/conv2.cpp:100->src/conv2.cpp:49) [137]  (0.765 ns)
	'sub' operation ('empty_86', src/conv2.cpp:100->src/conv2.cpp:49) [142]  (0.873 ns)
	'add' operation ('tmp2', src/conv2.cpp:100->src/conv2.cpp:49) [146]  (0.934 ns)
	'add' operation ('tmp1', src/conv2.cpp:100->src/conv2.cpp:49) [148]  (0.000 ns)
	'add' operation ('empty_87', src/conv2.cpp:100->src/conv2.cpp:49) [149]  (0.819 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_88', src/conv2.cpp:101->src/conv2.cpp:49) on port 'gmem' (src/conv2.cpp:101->src/conv2.cpp:49) [153]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_88', src/conv2.cpp:101->src/conv2.cpp:49) on port 'gmem' (src/conv2.cpp:101->src/conv2.cpp:49) [153]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_88', src/conv2.cpp:101->src/conv2.cpp:49) on port 'gmem' (src/conv2.cpp:101->src/conv2.cpp:49) [153]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_88', src/conv2.cpp:101->src/conv2.cpp:49) on port 'gmem' (src/conv2.cpp:101->src/conv2.cpp:49) [153]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_88', src/conv2.cpp:101->src/conv2.cpp:49) on port 'gmem' (src/conv2.cpp:101->src/conv2.cpp:49) [153]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_88', src/conv2.cpp:101->src/conv2.cpp:49) on port 'gmem' (src/conv2.cpp:101->src/conv2.cpp:49) [153]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_88', src/conv2.cpp:101->src/conv2.cpp:49) on port 'gmem' (src/conv2.cpp:101->src/conv2.cpp:49) [153]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_88', src/conv2.cpp:101->src/conv2.cpp:49) on port 'gmem' (src/conv2.cpp:101->src/conv2.cpp:49) [153]  (7.300 ns)

 <State 17>: 0.789ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv2.cpp:101->src/conv2.cpp:49) with incoming values : ('add_ln101', src/conv2.cpp:101->src/conv2.cpp:49) [156]  (0.000 ns)
	'icmp' operation ('icmp_ln101', src/conv2.cpp:101->src/conv2.cpp:49) [168]  (0.789 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', src/conv2.cpp:108->src/conv2.cpp:49) on port 'gmem' (src/conv2.cpp:108->src/conv2.cpp:49) [174]  (7.300 ns)

 <State 19>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln108', src/conv2.cpp:108->src/conv2.cpp:49) of variable 'bitcast_ln108', src/conv2.cpp:108->src/conv2.cpp:49 on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_3' [184]  (1.237 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.819ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:53) with incoming values : ('add_ln53', src/conv2.cpp:53) [212]  (0.000 ns)
	'add' operation ('tmp3', src/conv2.cpp:53) [226]  (0.000 ns)
	'add' operation ('empty_91', src/conv2.cpp:53) [227]  (0.819 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_92', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [231]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_92', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [231]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_92', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [231]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_92', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [231]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_92', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [231]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_92', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [231]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_92', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [231]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_92', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [231]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [232]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read_1', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [234]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read_2', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [236]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read_3', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [238]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read_4', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [240]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read_5', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [242]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read_6', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [244]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read_7', src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:53) [246]  (7.300 ns)

 <State 38>: 1.629ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:55) with incoming values : ('add_ln55', src/conv2.cpp:55) [250]  (0.000 ns)
	'add' operation ('empty_101', src/conv2.cpp:53) [255]  (0.798 ns)
	'add' operation ('empty_103', src/conv2.cpp:53) [259]  (0.831 ns)

 <State 39>: 2.013ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:56) with incoming values : ('add_ln56', src/conv2.cpp:56) [268]  (0.000 ns)
	'add' operation ('add_ln70_1', src/conv2.cpp:70) [271]  (0.776 ns)
	'getelementptr' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_24', src/conv2.cpp:70) [273]  (0.000 ns)
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_32', src/conv2.cpp:70) on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_7' [291]  (1.237 ns)

 <State 40>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_32', src/conv2.cpp:70) on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_7' [291]  (1.237 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.766 ns)
'fmul' operation ('mul', src/conv2.cpp:70) [292]  (6.250 ns)

 <State 42>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:70) [292]  (7.016 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:70) [292]  (7.016 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add', src/conv2.cpp:70) [293]  (5.643 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:70) [293]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:70) [293]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:70) [293]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_1', src/conv2.cpp:70) [296]  (5.643 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1', src/conv2.cpp:70) [296]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1', src/conv2.cpp:70) [296]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_1', src/conv2.cpp:70) [296]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_2', src/conv2.cpp:70) [299]  (5.643 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv2.cpp:70) [299]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv2.cpp:70) [299]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_2', src/conv2.cpp:70) [299]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_3', src/conv2.cpp:70) [302]  (5.643 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv2.cpp:70) [302]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv2.cpp:70) [302]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_3', src/conv2.cpp:70) [302]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_4', src/conv2.cpp:70) [305]  (5.643 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv2.cpp:70) [305]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv2.cpp:70) [305]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_4', src/conv2.cpp:70) [305]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_5', src/conv2.cpp:70) [308]  (5.643 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv2.cpp:70) [308]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv2.cpp:70) [308]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_5', src/conv2.cpp:70) [308]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_6', src/conv2.cpp:70) [311]  (5.643 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv2.cpp:70) [311]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv2.cpp:70) [311]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_6', src/conv2.cpp:70) [311]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add57_7', src/conv2.cpp:70) [314]  (5.643 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv2.cpp:70) [314]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv2.cpp:70) [314]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add57_7', src/conv2.cpp:70) [314]  (6.437 ns)

 <State 76>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln70', src/conv2.cpp:70) of variable 'add57_7', src/conv2.cpp:70 on array 'output_fm_buffer' [315]  (1.237 ns)

 <State 77>: 1.088ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv2.cpp:121->src/conv2.cpp:77) with incoming values : ('add_ln121', src/conv2.cpp:121->src/conv2.cpp:77) [326]  (0.000 ns)
	'add' operation ('empty_105', src/conv2.cpp:121->src/conv2.cpp:77) [340]  (1.088 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:121->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:121->src/conv2.cpp:77) [343]  (7.300 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:121->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:121->src/conv2.cpp:77) [343]  (7.300 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:121->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:121->src/conv2.cpp:77) [343]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:121->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:121->src/conv2.cpp:77) [343]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:121->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:121->src/conv2.cpp:77) [343]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:121->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:121->src/conv2.cpp:77) [343]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:121->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:121->src/conv2.cpp:77) [343]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:121->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:121->src/conv2.cpp:77) [343]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv2.cpp:121->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:121->src/conv2.cpp:77) [344]  (7.300 ns)

 <State 87>: 1.638ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv2.cpp:122->src/conv2.cpp:77) with incoming values : ('add_ln122', src/conv2.cpp:122->src/conv2.cpp:77) [350]  (0.000 ns)
	'add' operation ('empty_107', src/conv2.cpp:122->src/conv2.cpp:77) [364]  (0.765 ns)
	'sub' operation ('sub_ln125', src/conv2.cpp:125->src/conv2.cpp:77) [369]  (0.873 ns)

 <State 88>: 3.523ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv2.cpp:125->src/conv2.cpp:77) with incoming values : ('add_ln123', src/conv2.cpp:123->src/conv2.cpp:77) [372]  (0.000 ns)
	'add' operation ('add_ln125', src/conv2.cpp:125->src/conv2.cpp:77) [385]  (0.789 ns)
	'add' operation ('add_ln125_4', src/conv2.cpp:125->src/conv2.cpp:77) [387]  (0.765 ns)
	'add' operation ('add_ln125_7', src/conv2.cpp:125->src/conv2.cpp:77) [390]  (0.884 ns)
	'add' operation ('add_ln125_5', src/conv2.cpp:125->src/conv2.cpp:77) [392]  (1.085 ns)

 <State 89>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [396]  (7.300 ns)

 <State 90>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [396]  (7.300 ns)

 <State 91>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [396]  (7.300 ns)

 <State 92>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [396]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [396]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [396]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [396]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [396]  (7.300 ns)

 <State 97>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [397]  (7.300 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add23_i', src/conv2.cpp:125->src/conv2.cpp:77) [399]  (5.643 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:125->src/conv2.cpp:77) [399]  (6.437 ns)

 <State 100>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:125->src/conv2.cpp:77) [399]  (6.437 ns)

 <State 101>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:125->src/conv2.cpp:77) [399]  (6.437 ns)

 <State 102>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.427 ns)
'fcmp' operation ('tmp_3', src/conv2.cpp:126->src/conv2.cpp:77) [406]  (2.355 ns)

 <State 103>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_13_req', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [409]  (7.300 ns)

 <State 104>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln125', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [410]  (7.300 ns)

 <State 105>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [411]  (7.300 ns)

 <State 106>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [411]  (7.300 ns)

 <State 107>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [411]  (7.300 ns)

 <State 108>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [411]  (7.300 ns)

 <State 109>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:125->src/conv2.cpp:77) on port 'gmem' (src/conv2.cpp:125->src/conv2.cpp:77) [411]  (7.300 ns)

 <State 110>: 2.068ns
The critical path consists of the following:
	'phi' operation ('empty_108') with incoming values : ('empty_109') [420]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_addr') [427]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer' [428]  (1.237 ns)
	blocking operation 0.831 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
