
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a490  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800a618  0800a618  0000b618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a670  0800a670  0000c1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a670  0800a670  0000b670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a678  0800a678  0000c1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a678  0800a678  0000b678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a67c  0800a67c  0000b67c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800a680  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001554  200001e8  0800a864  0000c1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000173c  0800a864  0000c73c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa87  00000000  00000000  0000c20d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004928  00000000  00000000  00026c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001708  00000000  00000000  0002b5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011a0  00000000  00000000  0002ccc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000233f4  00000000  00000000  0002de68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dc64  00000000  00000000  0005125c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3fc1  00000000  00000000  0006eec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00132e81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006500  00000000  00000000  00132ec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001393c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e8 	.word	0x200001e8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a600 	.word	0x0800a600

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001ec 	.word	0x200001ec
 80001c4:	0800a600 	.word	0x0800a600

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__gesf2>:
 8000a44:	f04f 3cff 	mov.w	ip, #4294967295
 8000a48:	e006      	b.n	8000a58 <__cmpsf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__lesf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	e002      	b.n	8000a58 <__cmpsf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__cmpsf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a68:	bf18      	it	ne
 8000a6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a6e:	d011      	beq.n	8000a94 <__cmpsf2+0x40>
 8000a70:	b001      	add	sp, #4
 8000a72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000a76:	bf18      	it	ne
 8000a78:	ea90 0f01 	teqne	r0, r1
 8000a7c:	bf58      	it	pl
 8000a7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000a82:	bf88      	it	hi
 8000a84:	17c8      	asrhi	r0, r1, #31
 8000a86:	bf38      	it	cc
 8000a88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000a8c:	bf18      	it	ne
 8000a8e:	f040 0001 	orrne.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a98:	d102      	bne.n	8000aa0 <__cmpsf2+0x4c>
 8000a9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000a9e:	d105      	bne.n	8000aac <__cmpsf2+0x58>
 8000aa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000aa4:	d1e4      	bne.n	8000a70 <__cmpsf2+0x1c>
 8000aa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000aaa:	d0e1      	beq.n	8000a70 <__cmpsf2+0x1c>
 8000aac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_cfrcmple>:
 8000ab4:	4684      	mov	ip, r0
 8000ab6:	4608      	mov	r0, r1
 8000ab8:	4661      	mov	r1, ip
 8000aba:	e7ff      	b.n	8000abc <__aeabi_cfcmpeq>

08000abc <__aeabi_cfcmpeq>:
 8000abc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000abe:	f7ff ffc9 	bl	8000a54 <__cmpsf2>
 8000ac2:	2800      	cmp	r0, #0
 8000ac4:	bf48      	it	mi
 8000ac6:	f110 0f00 	cmnmi.w	r0, #0
 8000aca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000acc <__aeabi_fcmpeq>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff fff4 	bl	8000abc <__aeabi_cfcmpeq>
 8000ad4:	bf0c      	ite	eq
 8000ad6:	2001      	moveq	r0, #1
 8000ad8:	2000      	movne	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_fcmplt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffea 	bl	8000abc <__aeabi_cfcmpeq>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_fcmple>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffe0 	bl	8000abc <__aeabi_cfcmpeq>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_fcmpge>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffd2 	bl	8000ab4 <__aeabi_cfrcmple>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fcmpgt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffc8 	bl	8000ab4 <__aeabi_cfrcmple>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_uldivmod>:
 8000b30:	b953      	cbnz	r3, 8000b48 <__aeabi_uldivmod+0x18>
 8000b32:	b94a      	cbnz	r2, 8000b48 <__aeabi_uldivmod+0x18>
 8000b34:	2900      	cmp	r1, #0
 8000b36:	bf08      	it	eq
 8000b38:	2800      	cmpeq	r0, #0
 8000b3a:	bf1c      	itt	ne
 8000b3c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b40:	f04f 30ff 	movne.w	r0, #4294967295
 8000b44:	f000 b98c 	b.w	8000e60 <__aeabi_idiv0>
 8000b48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b50:	f000 f806 	bl	8000b60 <__udivmoddi4>
 8000b54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5c:	b004      	add	sp, #16
 8000b5e:	4770      	bx	lr

08000b60 <__udivmoddi4>:
 8000b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b64:	9d08      	ldr	r5, [sp, #32]
 8000b66:	468e      	mov	lr, r1
 8000b68:	4604      	mov	r4, r0
 8000b6a:	4688      	mov	r8, r1
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d14a      	bne.n	8000c06 <__udivmoddi4+0xa6>
 8000b70:	428a      	cmp	r2, r1
 8000b72:	4617      	mov	r7, r2
 8000b74:	d962      	bls.n	8000c3c <__udivmoddi4+0xdc>
 8000b76:	fab2 f682 	clz	r6, r2
 8000b7a:	b14e      	cbz	r6, 8000b90 <__udivmoddi4+0x30>
 8000b7c:	f1c6 0320 	rsb	r3, r6, #32
 8000b80:	fa01 f806 	lsl.w	r8, r1, r6
 8000b84:	fa20 f303 	lsr.w	r3, r0, r3
 8000b88:	40b7      	lsls	r7, r6
 8000b8a:	ea43 0808 	orr.w	r8, r3, r8
 8000b8e:	40b4      	lsls	r4, r6
 8000b90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b94:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b98:	fa1f fc87 	uxth.w	ip, r7
 8000b9c:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ba0:	fb01 f20c 	mul.w	r2, r1, ip
 8000ba4:	0c23      	lsrs	r3, r4, #16
 8000ba6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d909      	bls.n	8000bc2 <__udivmoddi4+0x62>
 8000bae:	18fb      	adds	r3, r7, r3
 8000bb0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bb4:	f080 80eb 	bcs.w	8000d8e <__udivmoddi4+0x22e>
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	f240 80e8 	bls.w	8000d8e <__udivmoddi4+0x22e>
 8000bbe:	3902      	subs	r1, #2
 8000bc0:	443b      	add	r3, r7
 8000bc2:	1a9a      	subs	r2, r3, r2
 8000bc4:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bc8:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bcc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bd0:	b2a3      	uxth	r3, r4
 8000bd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bd6:	459c      	cmp	ip, r3
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0x8e>
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000be0:	f080 80d7 	bcs.w	8000d92 <__udivmoddi4+0x232>
 8000be4:	459c      	cmp	ip, r3
 8000be6:	f240 80d4 	bls.w	8000d92 <__udivmoddi4+0x232>
 8000bea:	443b      	add	r3, r7
 8000bec:	3802      	subs	r0, #2
 8000bee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	eba3 030c 	sub.w	r3, r3, ip
 8000bf8:	b11d      	cbz	r5, 8000c02 <__udivmoddi4+0xa2>
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	40f3      	lsrs	r3, r6
 8000bfe:	e9c5 3200 	strd	r3, r2, [r5]
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d905      	bls.n	8000c16 <__udivmoddi4+0xb6>
 8000c0a:	b10d      	cbz	r5, 8000c10 <__udivmoddi4+0xb0>
 8000c0c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c10:	2100      	movs	r1, #0
 8000c12:	4608      	mov	r0, r1
 8000c14:	e7f5      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000c16:	fab3 f183 	clz	r1, r3
 8000c1a:	2900      	cmp	r1, #0
 8000c1c:	d146      	bne.n	8000cac <__udivmoddi4+0x14c>
 8000c1e:	4573      	cmp	r3, lr
 8000c20:	d302      	bcc.n	8000c28 <__udivmoddi4+0xc8>
 8000c22:	4282      	cmp	r2, r0
 8000c24:	f200 8108 	bhi.w	8000e38 <__udivmoddi4+0x2d8>
 8000c28:	1a84      	subs	r4, r0, r2
 8000c2a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c2e:	2001      	movs	r0, #1
 8000c30:	4690      	mov	r8, r2
 8000c32:	2d00      	cmp	r5, #0
 8000c34:	d0e5      	beq.n	8000c02 <__udivmoddi4+0xa2>
 8000c36:	e9c5 4800 	strd	r4, r8, [r5]
 8000c3a:	e7e2      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000c3c:	2a00      	cmp	r2, #0
 8000c3e:	f000 8091 	beq.w	8000d64 <__udivmoddi4+0x204>
 8000c42:	fab2 f682 	clz	r6, r2
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	f040 80a5 	bne.w	8000d96 <__udivmoddi4+0x236>
 8000c4c:	1a8a      	subs	r2, r1, r2
 8000c4e:	2101      	movs	r1, #1
 8000c50:	0c03      	lsrs	r3, r0, #16
 8000c52:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c56:	b280      	uxth	r0, r0
 8000c58:	b2bc      	uxth	r4, r7
 8000c5a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c5e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c66:	fb04 f20c 	mul.w	r2, r4, ip
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x11e>
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x11c>
 8000c76:	429a      	cmp	r2, r3
 8000c78:	f200 80e3 	bhi.w	8000e42 <__udivmoddi4+0x2e2>
 8000c7c:	46c4      	mov	ip, r8
 8000c7e:	1a9b      	subs	r3, r3, r2
 8000c80:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c84:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c88:	fb02 f404 	mul.w	r4, r2, r4
 8000c8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c90:	429c      	cmp	r4, r3
 8000c92:	d907      	bls.n	8000ca4 <__udivmoddi4+0x144>
 8000c94:	18fb      	adds	r3, r7, r3
 8000c96:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0x142>
 8000c9c:	429c      	cmp	r4, r3
 8000c9e:	f200 80cd 	bhi.w	8000e3c <__udivmoddi4+0x2dc>
 8000ca2:	4602      	mov	r2, r0
 8000ca4:	1b1b      	subs	r3, r3, r4
 8000ca6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000caa:	e7a5      	b.n	8000bf8 <__udivmoddi4+0x98>
 8000cac:	f1c1 0620 	rsb	r6, r1, #32
 8000cb0:	408b      	lsls	r3, r1
 8000cb2:	fa22 f706 	lsr.w	r7, r2, r6
 8000cb6:	431f      	orrs	r7, r3
 8000cb8:	fa2e fa06 	lsr.w	sl, lr, r6
 8000cbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cc0:	fbba f8f9 	udiv	r8, sl, r9
 8000cc4:	fa0e fe01 	lsl.w	lr, lr, r1
 8000cc8:	fa20 f306 	lsr.w	r3, r0, r6
 8000ccc:	fb09 aa18 	mls	sl, r9, r8, sl
 8000cd0:	fa1f fc87 	uxth.w	ip, r7
 8000cd4:	ea43 030e 	orr.w	r3, r3, lr
 8000cd8:	fa00 fe01 	lsl.w	lr, r0, r1
 8000cdc:	fb08 f00c 	mul.w	r0, r8, ip
 8000ce0:	0c1c      	lsrs	r4, r3, #16
 8000ce2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000ce6:	42a0      	cmp	r0, r4
 8000ce8:	fa02 f201 	lsl.w	r2, r2, r1
 8000cec:	d90a      	bls.n	8000d04 <__udivmoddi4+0x1a4>
 8000cee:	193c      	adds	r4, r7, r4
 8000cf0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cf4:	f080 809e 	bcs.w	8000e34 <__udivmoddi4+0x2d4>
 8000cf8:	42a0      	cmp	r0, r4
 8000cfa:	f240 809b 	bls.w	8000e34 <__udivmoddi4+0x2d4>
 8000cfe:	f1a8 0802 	sub.w	r8, r8, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	1a24      	subs	r4, r4, r0
 8000d06:	b298      	uxth	r0, r3
 8000d08:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d0c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d10:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d14:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d909      	bls.n	8000d30 <__udivmoddi4+0x1d0>
 8000d1c:	193c      	adds	r4, r7, r4
 8000d1e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d22:	f080 8085 	bcs.w	8000e30 <__udivmoddi4+0x2d0>
 8000d26:	45a4      	cmp	ip, r4
 8000d28:	f240 8082 	bls.w	8000e30 <__udivmoddi4+0x2d0>
 8000d2c:	3b02      	subs	r3, #2
 8000d2e:	443c      	add	r4, r7
 8000d30:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000d34:	eba4 040c 	sub.w	r4, r4, ip
 8000d38:	fba0 8c02 	umull	r8, ip, r0, r2
 8000d3c:	4564      	cmp	r4, ip
 8000d3e:	4643      	mov	r3, r8
 8000d40:	46e1      	mov	r9, ip
 8000d42:	d364      	bcc.n	8000e0e <__udivmoddi4+0x2ae>
 8000d44:	d061      	beq.n	8000e0a <__udivmoddi4+0x2aa>
 8000d46:	b15d      	cbz	r5, 8000d60 <__udivmoddi4+0x200>
 8000d48:	ebbe 0203 	subs.w	r2, lr, r3
 8000d4c:	eb64 0409 	sbc.w	r4, r4, r9
 8000d50:	fa04 f606 	lsl.w	r6, r4, r6
 8000d54:	fa22 f301 	lsr.w	r3, r2, r1
 8000d58:	431e      	orrs	r6, r3
 8000d5a:	40cc      	lsrs	r4, r1
 8000d5c:	e9c5 6400 	strd	r6, r4, [r5]
 8000d60:	2100      	movs	r1, #0
 8000d62:	e74e      	b.n	8000c02 <__udivmoddi4+0xa2>
 8000d64:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d68:	0c01      	lsrs	r1, r0, #16
 8000d6a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d6e:	b280      	uxth	r0, r0
 8000d70:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d74:	463b      	mov	r3, r7
 8000d76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d7a:	4638      	mov	r0, r7
 8000d7c:	463c      	mov	r4, r7
 8000d7e:	46b8      	mov	r8, r7
 8000d80:	46be      	mov	lr, r7
 8000d82:	2620      	movs	r6, #32
 8000d84:	eba2 0208 	sub.w	r2, r2, r8
 8000d88:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d8c:	e765      	b.n	8000c5a <__udivmoddi4+0xfa>
 8000d8e:	4601      	mov	r1, r0
 8000d90:	e717      	b.n	8000bc2 <__udivmoddi4+0x62>
 8000d92:	4610      	mov	r0, r2
 8000d94:	e72b      	b.n	8000bee <__udivmoddi4+0x8e>
 8000d96:	f1c6 0120 	rsb	r1, r6, #32
 8000d9a:	fa2e fc01 	lsr.w	ip, lr, r1
 8000d9e:	40b7      	lsls	r7, r6
 8000da0:	fa0e fe06 	lsl.w	lr, lr, r6
 8000da4:	fa20 f101 	lsr.w	r1, r0, r1
 8000da8:	ea41 010e 	orr.w	r1, r1, lr
 8000dac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db0:	fbbc f8fe 	udiv	r8, ip, lr
 8000db4:	b2bc      	uxth	r4, r7
 8000db6:	fb0e cc18 	mls	ip, lr, r8, ip
 8000dba:	fb08 f904 	mul.w	r9, r8, r4
 8000dbe:	0c0a      	lsrs	r2, r1, #16
 8000dc0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000dc4:	40b0      	lsls	r0, r6
 8000dc6:	4591      	cmp	r9, r2
 8000dc8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000dcc:	b280      	uxth	r0, r0
 8000dce:	d93e      	bls.n	8000e4e <__udivmoddi4+0x2ee>
 8000dd0:	18ba      	adds	r2, r7, r2
 8000dd2:	f108 3cff 	add.w	ip, r8, #4294967295
 8000dd6:	d201      	bcs.n	8000ddc <__udivmoddi4+0x27c>
 8000dd8:	4591      	cmp	r9, r2
 8000dda:	d81f      	bhi.n	8000e1c <__udivmoddi4+0x2bc>
 8000ddc:	eba2 0209 	sub.w	r2, r2, r9
 8000de0:	fbb2 f9fe 	udiv	r9, r2, lr
 8000de4:	fb09 f804 	mul.w	r8, r9, r4
 8000de8:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000dec:	b28a      	uxth	r2, r1
 8000dee:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000df2:	4542      	cmp	r2, r8
 8000df4:	d229      	bcs.n	8000e4a <__udivmoddi4+0x2ea>
 8000df6:	18ba      	adds	r2, r7, r2
 8000df8:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dfc:	d2c2      	bcs.n	8000d84 <__udivmoddi4+0x224>
 8000dfe:	4542      	cmp	r2, r8
 8000e00:	d2c0      	bcs.n	8000d84 <__udivmoddi4+0x224>
 8000e02:	f1a9 0102 	sub.w	r1, r9, #2
 8000e06:	443a      	add	r2, r7
 8000e08:	e7bc      	b.n	8000d84 <__udivmoddi4+0x224>
 8000e0a:	45c6      	cmp	lr, r8
 8000e0c:	d29b      	bcs.n	8000d46 <__udivmoddi4+0x1e6>
 8000e0e:	ebb8 0302 	subs.w	r3, r8, r2
 8000e12:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e16:	3801      	subs	r0, #1
 8000e18:	46e1      	mov	r9, ip
 8000e1a:	e794      	b.n	8000d46 <__udivmoddi4+0x1e6>
 8000e1c:	eba7 0909 	sub.w	r9, r7, r9
 8000e20:	444a      	add	r2, r9
 8000e22:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e26:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e2a:	fb09 f804 	mul.w	r8, r9, r4
 8000e2e:	e7db      	b.n	8000de8 <__udivmoddi4+0x288>
 8000e30:	4603      	mov	r3, r0
 8000e32:	e77d      	b.n	8000d30 <__udivmoddi4+0x1d0>
 8000e34:	46d0      	mov	r8, sl
 8000e36:	e765      	b.n	8000d04 <__udivmoddi4+0x1a4>
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e6fa      	b.n	8000c32 <__udivmoddi4+0xd2>
 8000e3c:	443b      	add	r3, r7
 8000e3e:	3a02      	subs	r2, #2
 8000e40:	e730      	b.n	8000ca4 <__udivmoddi4+0x144>
 8000e42:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e46:	443b      	add	r3, r7
 8000e48:	e719      	b.n	8000c7e <__udivmoddi4+0x11e>
 8000e4a:	4649      	mov	r1, r9
 8000e4c:	e79a      	b.n	8000d84 <__udivmoddi4+0x224>
 8000e4e:	eba2 0209 	sub.w	r2, r2, r9
 8000e52:	fbb2 f9fe 	udiv	r9, r2, lr
 8000e56:	46c4      	mov	ip, r8
 8000e58:	fb09 f804 	mul.w	r8, r9, r4
 8000e5c:	e7c4      	b.n	8000de8 <__udivmoddi4+0x288>
 8000e5e:	bf00      	nop

08000e60 <__aeabi_idiv0>:
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop

08000e64 <LTC6811_initialize>:

uint8_t pec = 0;
uint8_t data [8];

void LTC6811_initialize()
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af02      	add	r7, sp, #8
  set_adc(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_ITMP);
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	2300      	movs	r3, #0
 8000e70:	2200      	movs	r2, #0
 8000e72:	2100      	movs	r1, #0
 8000e74:	2002      	movs	r0, #2
 8000e76:	f000 f803 	bl	8000e80 <set_adc>
  //set_selftest(MD_NORMAL, ST_1);
}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <set_adc>:
			|ADCV:	    |   0   |   1   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CH[2] | CH[1] | CH[0] |
			|ADAX:	    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |  DCP  |   0   | CHG[2]| CHG[1]| CHG[0]|
			|ADSTAT:    |   1   |   0   | MD[1] | MD[0] |   1   |   1   |   0   |   1   |CHST[2]|CHST[1]|CHST[0]|
 ******************************************************************************************************************/
void set_adc(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 8000e80:	b490      	push	{r4, r7}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4604      	mov	r4, r0
 8000e88:	4608      	mov	r0, r1
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4623      	mov	r3, r4
 8000e90:	71fb      	strb	r3, [r7, #7]
 8000e92:	4603      	mov	r3, r0
 8000e94:	71bb      	strb	r3, [r7, #6]
 8000e96:	460b      	mov	r3, r1
 8000e98:	717b      	strb	r3, [r7, #5]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	105b      	asrs	r3, r3, #1
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	f003 0301 	and.w	r3, r3, #1
 8000ea8:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000eaa:	7bfb      	ldrb	r3, [r7, #15]
 8000eac:	f043 0302 	orr.w	r3, r3, #2
 8000eb0:	b2da      	uxtb	r2, r3
 8000eb2:	4b27      	ldr	r3, [pc, #156]	@ (8000f50 <set_adc+0xd0>)
 8000eb4:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	01db      	lsls	r3, r3, #7
 8000eba:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000ebc:	79bb      	ldrb	r3, [r7, #6]
 8000ebe:	011b      	lsls	r3, r3, #4
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	797b      	ldrb	r3, [r7, #5]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000ed2:	b2da      	uxtb	r2, r3
 8000ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f50 <set_adc+0xd0>)
 8000ed6:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000ed8:	79fb      	ldrb	r3, [r7, #7]
 8000eda:	105b      	asrs	r3, r3, #1
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000ee4:	7bfb      	ldrb	r3, [r7, #15]
 8000ee6:	f043 0304 	orr.w	r3, r3, #4
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <set_adc+0xd4>)
 8000eee:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	01db      	lsls	r3, r3, #7
 8000ef4:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000ef6:	7bfa      	ldrb	r2, [r7, #15]
 8000ef8:	793b      	ldrb	r3, [r7, #4]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000f02:	b2da      	uxtb	r2, r3
 8000f04:	4b13      	ldr	r3, [pc, #76]	@ (8000f54 <set_adc+0xd4>)
 8000f06:	705a      	strb	r2, [r3, #1]

  CLRAUX[0] = 0x07;
 8000f08:	4b13      	ldr	r3, [pc, #76]	@ (8000f58 <set_adc+0xd8>)
 8000f0a:	2207      	movs	r2, #7
 8000f0c:	701a      	strb	r2, [r3, #0]
  CLRAUX[1] = 0x12;
 8000f0e:	4b12      	ldr	r3, [pc, #72]	@ (8000f58 <set_adc+0xd8>)
 8000f10:	2212      	movs	r2, #18
 8000f12:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	105b      	asrs	r3, r3, #1
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	73fb      	strb	r3, [r7, #15]
  ADSTAT[0] = md_bits | 0x04;
 8000f20:	7bfb      	ldrb	r3, [r7, #15]
 8000f22:	f043 0304 	orr.w	r3, r3, #4
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <set_adc+0xdc>)
 8000f2a:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	01db      	lsls	r3, r3, #7
 8000f30:	73fb      	strb	r3, [r7, #15]
  ADSTAT[1] = md_bits | 0x68 | CHST;
 8000f32:	7bfa      	ldrb	r2, [r7, #15]
 8000f34:	7e3b      	ldrb	r3, [r7, #24]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 8000f3e:	b2da      	uxtb	r2, r3
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <set_adc+0xdc>)
 8000f42:	705a      	strb	r2, [r3, #1]
}
 8000f44:	bf00      	nop
 8000f46:	3710      	adds	r7, #16
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bc90      	pop	{r4, r7}
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	20000204 	.word	0x20000204
 8000f54:	20000208 	.word	0x20000208
 8000f58:	20000210 	.word	0x20000210
 8000f5c:	2000020c 	.word	0x2000020c

08000f60 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f66:	463b      	mov	r3, r7
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f72:	4b21      	ldr	r3, [pc, #132]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000f74:	4a21      	ldr	r2, [pc, #132]	@ (8000ffc <MX_ADC1_Init+0x9c>)
 8000f76:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000f78:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f84:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f90:	4b19      	ldr	r3, [pc, #100]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f98:	4b17      	ldr	r3, [pc, #92]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f9e:	4b16      	ldr	r3, [pc, #88]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000fa0:	4a17      	ldr	r2, [pc, #92]	@ (8001000 <MX_ADC1_Init+0xa0>)
 8000fa2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fa4:	4b14      	ldr	r3, [pc, #80]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000faa:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fb0:	4b11      	ldr	r3, [pc, #68]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000fba:	2201      	movs	r2, #1
 8000fbc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fbe:	480e      	ldr	r0, [pc, #56]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000fc0:	f001 fa34 	bl	800242c <HAL_ADC_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000fca:	f000 fedb 	bl	8001d84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000fce:	230a      	movs	r3, #10
 8000fd0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fda:	463b      	mov	r3, r7
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4806      	ldr	r0, [pc, #24]	@ (8000ff8 <MX_ADC1_Init+0x98>)
 8000fe0:	f001 fa68 	bl	80024b4 <HAL_ADC_ConfigChannel>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000fea:	f000 fecb 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fee:	bf00      	nop
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000214 	.word	0x20000214
 8000ffc:	40012000 	.word	0x40012000
 8001000:	0f000001 	.word	0x0f000001

08001004 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800100a:	463b      	mov	r3, r7
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001016:	4b21      	ldr	r3, [pc, #132]	@ (800109c <MX_ADC2_Init+0x98>)
 8001018:	4a21      	ldr	r2, [pc, #132]	@ (80010a0 <MX_ADC2_Init+0x9c>)
 800101a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800101c:	4b1f      	ldr	r3, [pc, #124]	@ (800109c <MX_ADC2_Init+0x98>)
 800101e:	2200      	movs	r2, #0
 8001020:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001022:	4b1e      	ldr	r3, [pc, #120]	@ (800109c <MX_ADC2_Init+0x98>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001028:	4b1c      	ldr	r3, [pc, #112]	@ (800109c <MX_ADC2_Init+0x98>)
 800102a:	2200      	movs	r2, #0
 800102c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800102e:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <MX_ADC2_Init+0x98>)
 8001030:	2200      	movs	r2, #0
 8001032:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001034:	4b19      	ldr	r3, [pc, #100]	@ (800109c <MX_ADC2_Init+0x98>)
 8001036:	2200      	movs	r2, #0
 8001038:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800103c:	4b17      	ldr	r3, [pc, #92]	@ (800109c <MX_ADC2_Init+0x98>)
 800103e:	2200      	movs	r2, #0
 8001040:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001042:	4b16      	ldr	r3, [pc, #88]	@ (800109c <MX_ADC2_Init+0x98>)
 8001044:	4a17      	ldr	r2, [pc, #92]	@ (80010a4 <MX_ADC2_Init+0xa0>)
 8001046:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001048:	4b14      	ldr	r3, [pc, #80]	@ (800109c <MX_ADC2_Init+0x98>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800104e:	4b13      	ldr	r3, [pc, #76]	@ (800109c <MX_ADC2_Init+0x98>)
 8001050:	2201      	movs	r2, #1
 8001052:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <MX_ADC2_Init+0x98>)
 8001056:	2200      	movs	r2, #0
 8001058:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800105c:	4b0f      	ldr	r3, [pc, #60]	@ (800109c <MX_ADC2_Init+0x98>)
 800105e:	2201      	movs	r2, #1
 8001060:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001062:	480e      	ldr	r0, [pc, #56]	@ (800109c <MX_ADC2_Init+0x98>)
 8001064:	f001 f9e2 	bl	800242c <HAL_ADC_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 800106e:	f000 fe89 	bl	8001d84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001072:	230b      	movs	r3, #11
 8001074:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001076:	2301      	movs	r3, #1
 8001078:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800107e:	463b      	mov	r3, r7
 8001080:	4619      	mov	r1, r3
 8001082:	4806      	ldr	r0, [pc, #24]	@ (800109c <MX_ADC2_Init+0x98>)
 8001084:	f001 fa16 	bl	80024b4 <HAL_ADC_ConfigChannel>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800108e:	f000 fe79 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	2000025c 	.word	0x2000025c
 80010a0:	40012100 	.word	0x40012100
 80010a4:	0f000001 	.word	0x0f000001

080010a8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08c      	sub	sp, #48	@ 0x30
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 031c 	add.w	r3, r7, #28
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a2e      	ldr	r2, [pc, #184]	@ (8001180 <HAL_ADC_MspInit+0xd8>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d128      	bne.n	800111c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	61bb      	str	r3, [r7, #24]
 80010ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d2:	4a2c      	ldr	r2, [pc, #176]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 80010d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010da:	4b2a      	ldr	r3, [pc, #168]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010e2:	61bb      	str	r3, [r7, #24]
 80010e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
 80010ea:	4b26      	ldr	r3, [pc, #152]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	4a25      	ldr	r2, [pc, #148]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f6:	4b23      	ldr	r3, [pc, #140]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	f003 0304 	and.w	r3, r3, #4
 80010fe:	617b      	str	r3, [r7, #20]
 8001100:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001102:	2301      	movs	r3, #1
 8001104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001106:	2303      	movs	r3, #3
 8001108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800110e:	f107 031c 	add.w	r3, r7, #28
 8001112:	4619      	mov	r1, r3
 8001114:	481c      	ldr	r0, [pc, #112]	@ (8001188 <HAL_ADC_MspInit+0xe0>)
 8001116:	f002 fb8d 	bl	8003834 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800111a:	e02c      	b.n	8001176 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a1a      	ldr	r2, [pc, #104]	@ (800118c <HAL_ADC_MspInit+0xe4>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d127      	bne.n	8001176 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]
 800112a:	4b16      	ldr	r3, [pc, #88]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 800112c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800112e:	4a15      	ldr	r2, [pc, #84]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 8001130:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001134:	6453      	str	r3, [r2, #68]	@ 0x44
 8001136:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 8001138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800113e:	613b      	str	r3, [r7, #16]
 8001140:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a0e      	ldr	r2, [pc, #56]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 800114c:	f043 0304 	orr.w	r3, r3, #4
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <HAL_ADC_MspInit+0xdc>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0304 	and.w	r3, r3, #4
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800115e:	2302      	movs	r3, #2
 8001160:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001162:	2303      	movs	r3, #3
 8001164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	2300      	movs	r3, #0
 8001168:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116a:	f107 031c 	add.w	r3, r7, #28
 800116e:	4619      	mov	r1, r3
 8001170:	4805      	ldr	r0, [pc, #20]	@ (8001188 <HAL_ADC_MspInit+0xe0>)
 8001172:	f002 fb5f 	bl	8003834 <HAL_GPIO_Init>
}
 8001176:	bf00      	nop
 8001178:	3730      	adds	r7, #48	@ 0x30
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40012000 	.word	0x40012000
 8001184:	40023800 	.word	0x40023800
 8001188:	40020800 	.word	0x40020800
 800118c:	40012100 	.word	0x40012100

08001190 <HAL_CAN_RxFifo0MsgPendingCallback>:
{
	CAN_interrupt();
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001192:	b089      	sub	sp, #36	@ 0x24
 8001194:	af06      	add	r7, sp, #24
 8001196:	6078      	str	r0, [r7, #4]
    CAN_RX(hcan1);
 8001198:	4e0f      	ldr	r6, [pc, #60]	@ (80011d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800119a:	466d      	mov	r5, sp
 800119c:	f106 0410 	add.w	r4, r6, #16
 80011a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011a8:	e885 0003 	stmia.w	r5, {r0, r1}
 80011ac:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011b0:	f000 f928 	bl	8001404 <CAN_RX>
    CAN_RX_IVT(hcan2);
 80011b4:	4e09      	ldr	r6, [pc, #36]	@ (80011dc <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80011b6:	466d      	mov	r5, sp
 80011b8:	f106 0410 	add.w	r4, r6, #16
 80011bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011c4:	e885 0003 	stmia.w	r5, {r0, r1}
 80011c8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011cc:	f000 fa38 	bl	8001640 <CAN_RX_IVT>
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d8:	200002fc 	.word	0x200002fc
 80011dc:	20000324 	.word	0x20000324

080011e0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80011e0:	b5b0      	push	{r4, r5, r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)  // If the interrupt is triggered by channel 1
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	7f1b      	ldrb	r3, [r3, #28]
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d136      	bne.n	800125e <HAL_TIM_IC_CaptureCallback+0x7e>
	{
		// Read the IC value
		ICValue = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80011f0:	2104      	movs	r1, #4
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f005 f956 	bl	80064a4 <HAL_TIM_ReadCapturedValue>
 80011f8:	4603      	mov	r3, r0
 80011fa:	4a3b      	ldr	r2, [pc, #236]	@ (80012e8 <HAL_TIM_IC_CaptureCallback+0x108>)
 80011fc:	6013      	str	r3, [r2, #0]
		if(ICValue != 0){
 80011fe:	4b3a      	ldr	r3, [pc, #232]	@ (80012e8 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d02b      	beq.n	800125e <HAL_TIM_IC_CaptureCallback+0x7e>
			Duty = 100 - (HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) * 100.0)/ICValue; // calculate the Duty Cycle
 8001206:	2100      	movs	r1, #0
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f005 f94b 	bl	80064a4 <HAL_TIM_ReadCapturedValue>
 800120e:	4603      	mov	r3, r0
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff f91b 	bl	800044c <__aeabi_ui2d>
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	4b34      	ldr	r3, [pc, #208]	@ (80012ec <HAL_TIM_IC_CaptureCallback+0x10c>)
 800121c:	f7ff f990 	bl	8000540 <__aeabi_dmul>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4614      	mov	r4, r2
 8001226:	461d      	mov	r5, r3
 8001228:	4b2f      	ldr	r3, [pc, #188]	@ (80012e8 <HAL_TIM_IC_CaptureCallback+0x108>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff f90d 	bl	800044c <__aeabi_ui2d>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	4620      	mov	r0, r4
 8001238:	4629      	mov	r1, r5
 800123a:	f7ff faab 	bl	8000794 <__aeabi_ddiv>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	f04f 0000 	mov.w	r0, #0
 8001246:	4929      	ldr	r1, [pc, #164]	@ (80012ec <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001248:	f7fe ffc2 	bl	80001d0 <__aeabi_dsub>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4610      	mov	r0, r2
 8001252:	4619      	mov	r1, r3
 8001254:	f7ff fba6 	bl	80009a4 <__aeabi_d2f>
 8001258:	4603      	mov	r3, r0
 800125a:	4a25      	ldr	r2, [pc, #148]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0x110>)
 800125c:	6013      	str	r3, [r2, #0]
		}
	}
	if(Duty < 10) {
 800125e:	4b24      	ldr	r3, [pc, #144]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4924      	ldr	r1, [pc, #144]	@ (80012f4 <HAL_TIM_IC_CaptureCallback+0x114>)
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fc3b 	bl	8000ae0 <__aeabi_fcmplt>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d003      	beq.n	8001278 <HAL_TIM_IC_CaptureCallback+0x98>
		Duty = 10;
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001272:	4a20      	ldr	r2, [pc, #128]	@ (80012f4 <HAL_TIM_IC_CaptureCallback+0x114>)
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	e00b      	b.n	8001290 <HAL_TIM_IC_CaptureCallback+0xb0>
	}
	else if(Duty > 90){
 8001278:	4b1d      	ldr	r3, [pc, #116]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0x110>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	491e      	ldr	r1, [pc, #120]	@ (80012f8 <HAL_TIM_IC_CaptureCallback+0x118>)
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff fc4c 	bl	8000b1c <__aeabi_fcmpgt>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d002      	beq.n	8001290 <HAL_TIM_IC_CaptureCallback+0xb0>
		Duty = 90;
 800128a:	4b19      	ldr	r3, [pc, #100]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0x110>)
 800128c:	4a1a      	ldr	r2, [pc, #104]	@ (80012f8 <HAL_TIM_IC_CaptureCallback+0x118>)
 800128e:	601a      	str	r2, [r3, #0]
	}

	imdStatValue = (90.0*1200)/(Duty-5.0) - 1200;		//R_F = (90% * 1200kOhm)/(duty[%] - 5%) - 1200kOhm
 8001290:	4b17      	ldr	r3, [pc, #92]	@ (80012f0 <HAL_TIM_IC_CaptureCallback+0x110>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff f8fb 	bl	8000490 <__aeabi_f2d>
 800129a:	f04f 0200 	mov.w	r2, #0
 800129e:	4b17      	ldr	r3, [pc, #92]	@ (80012fc <HAL_TIM_IC_CaptureCallback+0x11c>)
 80012a0:	f7fe ff96 	bl	80001d0 <__aeabi_dsub>
 80012a4:	4602      	mov	r2, r0
 80012a6:	460b      	mov	r3, r1
 80012a8:	a10d      	add	r1, pc, #52	@ (adr r1, 80012e0 <HAL_TIM_IC_CaptureCallback+0x100>)
 80012aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012ae:	f7ff fa71 	bl	8000794 <__aeabi_ddiv>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4610      	mov	r0, r2
 80012b8:	4619      	mov	r1, r3
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	4b10      	ldr	r3, [pc, #64]	@ (8001300 <HAL_TIM_IC_CaptureCallback+0x120>)
 80012c0:	f7fe ff86 	bl	80001d0 <__aeabi_dsub>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4610      	mov	r0, r2
 80012ca:	4619      	mov	r1, r3
 80012cc:	f7ff fb4a 	bl	8000964 <__aeabi_d2uiz>
 80012d0:	4603      	mov	r3, r0
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <HAL_TIM_IC_CaptureCallback+0x124>)
 80012d6:	801a      	strh	r2, [r3, #0]
}
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bdb0      	pop	{r4, r5, r7, pc}
 80012e0:	00000000 	.word	0x00000000
 80012e4:	40fa5e00 	.word	0x40fa5e00
 80012e8:	200002a4 	.word	0x200002a4
 80012ec:	40590000 	.word	0x40590000
 80012f0:	200002a8 	.word	0x200002a8
 80012f4:	41200000 	.word	0x41200000
 80012f8:	42b40000 	.word	0x42b40000
 80012fc:	40140000 	.word	0x40140000
 8001300:	4092c000 	.word	0x4092c000
 8001304:	200002ac 	.word	0x200002ac

08001308 <BMS_init>:

void BMS_init()
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	LTC6811_initialize();
 800130c:	f7ff fdaa 	bl	8000e64 <LTC6811_initialize>
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}

08001314 <BMS>:
void BMS()		// Battery Management System function for main loop.
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
	uint8_t pec = 0;
 800131a:	2300      	movs	r3, #0
 800131c:	71fb      	strb	r3, [r7, #7]
	static uint8_t selTemp = 0;
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr

08001328 <CAN_TX_IVT>:
	}
}

	// receive CAN message
void CAN_TX_IVT(CAN_HandleTypeDef hcan, CAN_TxHeaderTypeDef TxHeader, uint8_t* TxData)
{
 8001328:	b084      	sub	sp, #16
 800132a:	b5b0      	push	{r4, r5, r7, lr}
 800132c:	b090      	sub	sp, #64	@ 0x40
 800132e:	af0e      	add	r7, sp, #56	@ 0x38
 8001330:	f107 0418 	add.w	r4, r7, #24
 8001334:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t TxMailbox;
	uint32_t freeMailboxes = HAL_CAN_GetTxMailboxesFreeLevel(&hcan);
 8001338:	f107 0018 	add.w	r0, r7, #24
 800133c:	f001 fdcf 	bl	8002ede <HAL_CAN_GetTxMailboxesFreeLevel>
 8001340:	6078      	str	r0, [r7, #4]
	if(freeMailboxes > 0)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d038      	beq.n	80013ba <CAN_TX_IVT+0x92>
	{
		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 8001348:	463b      	mov	r3, r7
 800134a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800134e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001350:	f107 0018 	add.w	r0, r7, #24
 8001354:	f001 fcf4 	bl	8002d40 <HAL_CAN_AddTxMessage>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d046      	beq.n	80013ec <CAN_TX_IVT+0xc4>
		{
		    static uint8_t retries = 0;
		    if (retries < 5) {  // Maximum retries
 800135e:	4b27      	ldr	r3, [pc, #156]	@ (80013fc <CAN_TX_IVT+0xd4>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b04      	cmp	r3, #4
 8001364:	d81f      	bhi.n	80013a6 <CAN_TX_IVT+0x7e>
		    	retries++;
 8001366:	4b25      	ldr	r3, [pc, #148]	@ (80013fc <CAN_TX_IVT+0xd4>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	3301      	adds	r3, #1
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4b23      	ldr	r3, [pc, #140]	@ (80013fc <CAN_TX_IVT+0xd4>)
 8001370:	701a      	strb	r2, [r3, #0]
			    CAN_TX_IVT(hcan, TxHeader, TxData);
 8001372:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001374:	930c      	str	r3, [sp, #48]	@ 0x30
 8001376:	ad06      	add	r5, sp, #24
 8001378:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 800137c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800137e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001380:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001384:	e885 0003 	stmia.w	r5, {r0, r1}
 8001388:	466d      	mov	r5, sp
 800138a:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800138e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001390:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001392:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001396:	e885 0003 	stmia.w	r5, {r0, r1}
 800139a:	f107 0318 	add.w	r3, r7, #24
 800139e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013a0:	f7ff ffc2 	bl	8001328 <CAN_TX_IVT>
	}
	else
	{
		CAN_TX_IVT(hcan, TxHeader, TxData);
	}
}
 80013a4:	e022      	b.n	80013ec <CAN_TX_IVT+0xc4>
		        retries = 0;  // Reset retry count after a failure
 80013a6:	4b15      	ldr	r3, [pc, #84]	@ (80013fc <CAN_TX_IVT+0xd4>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	701a      	strb	r2, [r3, #0]
		        HAL_GPIO_WritePin(GPIOD, LED_RD_Pin, GPIO_PIN_SET);
 80013ac:	2201      	movs	r2, #1
 80013ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013b2:	4813      	ldr	r0, [pc, #76]	@ (8001400 <CAN_TX_IVT+0xd8>)
 80013b4:	f002 fbdc 	bl	8003b70 <HAL_GPIO_WritePin>
}
 80013b8:	e018      	b.n	80013ec <CAN_TX_IVT+0xc4>
		CAN_TX_IVT(hcan, TxHeader, TxData);
 80013ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80013bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80013be:	ad06      	add	r5, sp, #24
 80013c0:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80013c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013cc:	e885 0003 	stmia.w	r5, {r0, r1}
 80013d0:	466d      	mov	r5, sp
 80013d2:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80013d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013de:	e885 0003 	stmia.w	r5, {r0, r1}
 80013e2:	f107 0318 	add.w	r3, r7, #24
 80013e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013e8:	f7ff ff9e 	bl	8001328 <CAN_TX_IVT>
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80013f6:	b004      	add	sp, #16
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	20000350 	.word	0x20000350
 8001400:	40020c00 	.word	0x40020c00

08001404 <CAN_RX>:

void CAN_RX(CAN_HandleTypeDef hcan)
{
 8001404:	b084      	sub	sp, #16
 8001406:	b580      	push	{r7, lr}
 8001408:	b08a      	sub	sp, #40	@ 0x28
 800140a:	af00      	add	r7, sp, #0
 800140c:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 8001410:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	f107 020c 	add.w	r2, r7, #12
 800141a:	2100      	movs	r1, #0
 800141c:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001420:	f001 fd91 	bl	8002f46 <HAL_CAN_GetRxMessage>
	{
	}
	if( RxHeader.StdId == 0x500)		// Buttons on DIC
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800142a:	d10f      	bne.n	800144c <CAN_RX+0x48>
		{
			if((RxData[0]& 1) == 1)				// close SC
 800142c:	793b      	ldrb	r3, [r7, #4]
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	2b00      	cmp	r3, #0
 8001434:	d005      	beq.n	8001442 <CAN_RX+0x3e>
			{
				ts_on = 1;
 8001436:	4b09      	ldr	r3, [pc, #36]	@ (800145c <CAN_RX+0x58>)
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]
				switch_on = 1;
 800143c:	4b08      	ldr	r3, [pc, #32]	@ (8001460 <CAN_RX+0x5c>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
			}

			charging = (RxData[0]>>7);
 8001442:	793b      	ldrb	r3, [r7, #4]
 8001444:	09db      	lsrs	r3, r3, #7
 8001446:	b2da      	uxtb	r2, r3
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <CAN_RX+0x60>)
 800144a:	701a      	strb	r2, [r3, #0]
		}
}
 800144c:	bf00      	nop
 800144e:	3728      	adds	r7, #40	@ 0x28
 8001450:	46bd      	mov	sp, r7
 8001452:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001456:	b004      	add	sp, #16
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	200002c6 	.word	0x200002c6
 8001460:	200002c8 	.word	0x200002c8
 8001464:	200002c7 	.word	0x200002c7

08001468 <IVT_MODE>:


void IVT_MODE(uint8_t mode)
{
 8001468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800146a:	b093      	sub	sp, #76	@ 0x4c
 800146c:	af0e      	add	r7, sp, #56	@ 0x38
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
	uint8_t data[8];

	data[0] = 0x34;
 8001472:	2334      	movs	r3, #52	@ 0x34
 8001474:	723b      	strb	r3, [r7, #8]
	data[1] = mode;
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	727b      	strb	r3, [r7, #9]
	data[2] = 0x01;
 800147a:	2301      	movs	r3, #1
 800147c:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x00;
 800147e:	2300      	movs	r3, #0
 8001480:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 8001482:	2300      	movs	r3, #0
 8001484:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 8001486:	2300      	movs	r3, #0
 8001488:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 800148a:	2300      	movs	r3, #0
 800148c:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 800148e:	2300      	movs	r3, #0
 8001490:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 8001492:	4e0f      	ldr	r6, [pc, #60]	@ (80014d0 <IVT_MODE+0x68>)
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	930c      	str	r3, [sp, #48]	@ 0x30
 800149a:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <IVT_MODE+0x6c>)
 800149c:	ac06      	add	r4, sp, #24
 800149e:	461d      	mov	r5, r3
 80014a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014a4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014a8:	e884 0003 	stmia.w	r4, {r0, r1}
 80014ac:	466d      	mov	r5, sp
 80014ae:	f106 0410 	add.w	r4, r6, #16
 80014b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014b6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014ba:	e885 0003 	stmia.w	r5, {r0, r1}
 80014be:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80014c2:	f7ff ff31 	bl	8001328 <CAN_TX_IVT>
}
 80014c6:	bf00      	nop
 80014c8:	3714      	adds	r7, #20
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000324 	.word	0x20000324
 80014d4:	20000000 	.word	0x20000000

080014d8 <IVT_ACTIVATE>:

void IVT_ACTIVATE(uint8_t channel)
{
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	b093      	sub	sp, #76	@ 0x4c
 80014dc:	af0e      	add	r7, sp, #56	@ 0x38
 80014de:	4603      	mov	r3, r0
 80014e0:	71fb      	strb	r3, [r7, #7]
	uint8_t data [8];

	data[0] = 0x20 | channel;
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	f043 0320 	orr.w	r3, r3, #32
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	723b      	strb	r3, [r7, #8]
	data[1] = 0x02;
 80014ec:	2302      	movs	r3, #2
 80014ee:	727b      	strb	r3, [r7, #9]
	data[2] = 0x00;
 80014f0:	2300      	movs	r3, #0
 80014f2:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x14;
 80014f4:	2314      	movs	r3, #20
 80014f6:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 80014f8:	2300      	movs	r3, #0
 80014fa:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 80014fc:	2300      	movs	r3, #0
 80014fe:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 8001500:	2300      	movs	r3, #0
 8001502:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 8001504:	2300      	movs	r3, #0
 8001506:	73fb      	strb	r3, [r7, #15]

	CAN_TX_IVT(hcan2,IVT_MSG_COMMAND,data);
 8001508:	4e0e      	ldr	r6, [pc, #56]	@ (8001544 <IVT_ACTIVATE+0x6c>)
 800150a:	f107 0308 	add.w	r3, r7, #8
 800150e:	930c      	str	r3, [sp, #48]	@ 0x30
 8001510:	4b0d      	ldr	r3, [pc, #52]	@ (8001548 <IVT_ACTIVATE+0x70>)
 8001512:	ac06      	add	r4, sp, #24
 8001514:	461d      	mov	r5, r3
 8001516:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001518:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800151a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800151e:	e884 0003 	stmia.w	r4, {r0, r1}
 8001522:	466d      	mov	r5, sp
 8001524:	f106 0410 	add.w	r4, r6, #16
 8001528:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800152a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800152c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001530:	e885 0003 	stmia.w	r5, {r0, r1}
 8001534:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001538:	f7ff fef6 	bl	8001328 <CAN_TX_IVT>
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001544:	20000324 	.word	0x20000324
 8001548:	20000000 	.word	0x20000000

0800154c <IVT_init>:

void IVT_init()
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
	static uint32_t t = 0;
	static uint8_t state = 0;

	switch(state)
 8001550:	4b39      	ldr	r3, [pc, #228]	@ (8001638 <IVT_init+0xec>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b05      	cmp	r3, #5
 8001556:	d86d      	bhi.n	8001634 <IVT_init+0xe8>
 8001558:	a201      	add	r2, pc, #4	@ (adr r2, 8001560 <IVT_init+0x14>)
 800155a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800155e:	bf00      	nop
 8001560:	08001579 	.word	0x08001579
 8001564:	0800158b 	.word	0x0800158b
 8001568:	080015b5 	.word	0x080015b5
 800156c:	080015dd 	.word	0x080015dd
 8001570:	08001605 	.word	0x08001605
 8001574:	08001623 	.word	0x08001623
	{
		case 0:
	        t = HAL_GetTick();   // aktuelle Zeit merken
 8001578:	f000 ff2a 	bl	80023d0 <HAL_GetTick>
 800157c:	4603      	mov	r3, r0
 800157e:	4a2f      	ldr	r2, [pc, #188]	@ (800163c <IVT_init+0xf0>)
 8001580:	6013      	str	r3, [r2, #0]
	        state = 1;
 8001582:	4b2d      	ldr	r3, [pc, #180]	@ (8001638 <IVT_init+0xec>)
 8001584:	2201      	movs	r2, #1
 8001586:	701a      	strb	r2, [r3, #0]
	        break;
 8001588:	e054      	b.n	8001634 <IVT_init+0xe8>

	     case 1:
	        if (HAL_GetTick() - t >= 1000) {
 800158a:	f000 ff21 	bl	80023d0 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	4b2a      	ldr	r3, [pc, #168]	@ (800163c <IVT_init+0xf0>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800159a:	d344      	bcc.n	8001626 <IVT_init+0xda>
	            IVT_MODE(STOP);
 800159c:	2000      	movs	r0, #0
 800159e:	f7ff ff63 	bl	8001468 <IVT_MODE>
	            t = HAL_GetTick();
 80015a2:	f000 ff15 	bl	80023d0 <HAL_GetTick>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4a24      	ldr	r2, [pc, #144]	@ (800163c <IVT_init+0xf0>)
 80015aa:	6013      	str	r3, [r2, #0]
	            state = 2;
 80015ac:	4b22      	ldr	r3, [pc, #136]	@ (8001638 <IVT_init+0xec>)
 80015ae:	2202      	movs	r2, #2
 80015b0:	701a      	strb	r2, [r3, #0]
	        }
	        break;
 80015b2:	e038      	b.n	8001626 <IVT_init+0xda>

	     case 2:
	    	 if (HAL_GetTick() - t >= 100) {
 80015b4:	f000 ff0c 	bl	80023d0 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	4b20      	ldr	r3, [pc, #128]	@ (800163c <IVT_init+0xf0>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b63      	cmp	r3, #99	@ 0x63
 80015c2:	d932      	bls.n	800162a <IVT_init+0xde>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_As);
 80015c4:	2006      	movs	r0, #6
 80015c6:	f7ff ff87 	bl	80014d8 <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 80015ca:	f000 ff01 	bl	80023d0 <HAL_GetTick>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4a1a      	ldr	r2, [pc, #104]	@ (800163c <IVT_init+0xf0>)
 80015d2:	6013      	str	r3, [r2, #0]
	    		 state = 3;
 80015d4:	4b18      	ldr	r3, [pc, #96]	@ (8001638 <IVT_init+0xec>)
 80015d6:	2203      	movs	r2, #3
 80015d8:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 80015da:	e026      	b.n	800162a <IVT_init+0xde>

	     case 3:
	    	 if (HAL_GetTick() - t >= 100) {
 80015dc:	f000 fef8 	bl	80023d0 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	4b16      	ldr	r3, [pc, #88]	@ (800163c <IVT_init+0xf0>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	1ad3      	subs	r3, r2, r3
 80015e8:	2b63      	cmp	r3, #99	@ 0x63
 80015ea:	d920      	bls.n	800162e <IVT_init+0xe2>
	    		 IVT_ACTIVATE(IVT_MSG_RESULT_W);
 80015ec:	2005      	movs	r0, #5
 80015ee:	f7ff ff73 	bl	80014d8 <IVT_ACTIVATE>
	    		 t = HAL_GetTick();
 80015f2:	f000 feed 	bl	80023d0 <HAL_GetTick>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4a10      	ldr	r2, [pc, #64]	@ (800163c <IVT_init+0xf0>)
 80015fa:	6013      	str	r3, [r2, #0]
	    		 state = 4;
 80015fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001638 <IVT_init+0xec>)
 80015fe:	2204      	movs	r2, #4
 8001600:	701a      	strb	r2, [r3, #0]
	         }
	         break;
 8001602:	e014      	b.n	800162e <IVT_init+0xe2>

	     case 4:
	    	 if (HAL_GetTick() - t >= 100) {
 8001604:	f000 fee4 	bl	80023d0 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <IVT_init+0xf0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	2b63      	cmp	r3, #99	@ 0x63
 8001612:	d90e      	bls.n	8001632 <IVT_init+0xe6>
	    		 IVT_MODE(RUN);
 8001614:	2001      	movs	r0, #1
 8001616:	f7ff ff27 	bl	8001468 <IVT_MODE>
	    		 state = 5;   // fertig
 800161a:	4b07      	ldr	r3, [pc, #28]	@ (8001638 <IVT_init+0xec>)
 800161c:	2205      	movs	r2, #5
 800161e:	701a      	strb	r2, [r3, #0]
	    	 }
	         break;
 8001620:	e007      	b.n	8001632 <IVT_init+0xe6>

	     case 5:
	            // done
	         break;
 8001622:	bf00      	nop
 8001624:	e006      	b.n	8001634 <IVT_init+0xe8>
	        break;
 8001626:	bf00      	nop
 8001628:	e004      	b.n	8001634 <IVT_init+0xe8>
	         break;
 800162a:	bf00      	nop
 800162c:	e002      	b.n	8001634 <IVT_init+0xe8>
	         break;
 800162e:	bf00      	nop
 8001630:	e000      	b.n	8001634 <IVT_init+0xe8>
	         break;
 8001632:	bf00      	nop
	}
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000351 	.word	0x20000351
 800163c:	20000354 	.word	0x20000354

08001640 <CAN_RX_IVT>:
	AMS0_databytes[6] =  0  | (ts_ready << 3) | (precharge << 4) | (IMD_ERROR << 6) | (AMS_ERROR << 7);
	AMS0_databytes[7] = ams_status;
}

void CAN_RX_IVT(CAN_HandleTypeDef hcan)
{
 8001640:	b084      	sub	sp, #16
 8001642:	b580      	push	{r7, lr}
 8001644:	b08a      	sub	sp, #40	@ 0x28
 8001646:	af00      	add	r7, sp, #0
 8001648:	f107 0c30 	add.w	ip, r7, #48	@ 0x30
 800164c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	f107 020c 	add.w	r2, r7, #12
 8001656:	2100      	movs	r1, #0
 8001658:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800165c:	f001 fc73 	bl	8002f46 <HAL_CAN_GetRxMessage>
	{

	}
	current_data = 0;
 8001660:	4b2c      	ldr	r3, [pc, #176]	@ (8001714 <CAN_RX_IVT+0xd4>)
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]

		if(RxHeader.StdId == 0x521)		// Current mA
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	f240 5221 	movw	r2, #1313	@ 0x521
 800166c:	4293      	cmp	r3, r2
 800166e:	d136      	bne.n	80016de <CAN_RX_IVT+0x9e>
		{
			current_data = RxData[5] | (RxData[4] << (1*8)) | (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 8001670:	7a7b      	ldrb	r3, [r7, #9]
 8001672:	461a      	mov	r2, r3
 8001674:	7a3b      	ldrb	r3, [r7, #8]
 8001676:	021b      	lsls	r3, r3, #8
 8001678:	431a      	orrs	r2, r3
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	041b      	lsls	r3, r3, #16
 800167e:	431a      	orrs	r2, r3
 8001680:	79bb      	ldrb	r3, [r7, #6]
 8001682:	061b      	lsls	r3, r3, #24
 8001684:	4313      	orrs	r3, r2
 8001686:	461a      	mov	r2, r3
 8001688:	4b22      	ldr	r3, [pc, #136]	@ (8001714 <CAN_RX_IVT+0xd4>)
 800168a:	601a      	str	r2, [r3, #0]

			if(RxData[2] >> 7 == 0)
 800168c:	79bb      	ldrb	r3, [r7, #6]
 800168e:	b25b      	sxtb	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	db09      	blt.n	80016a8 <CAN_RX_IVT+0x68>
			{
				//current = (current_data << 1 >> 1)/100;
				current = current_data/100;
 8001694:	4b1f      	ldr	r3, [pc, #124]	@ (8001714 <CAN_RX_IVT+0xd4>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a1f      	ldr	r2, [pc, #124]	@ (8001718 <CAN_RX_IVT+0xd8>)
 800169a:	fba2 2303 	umull	r2, r3, r2, r3
 800169e:	095b      	lsrs	r3, r3, #5
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	4b1e      	ldr	r3, [pc, #120]	@ (800171c <CAN_RX_IVT+0xdc>)
 80016a4:	801a      	strh	r2, [r3, #0]
 80016a6:	e009      	b.n	80016bc <CAN_RX_IVT+0x7c>
			}
			else
			{
				current = ~current_data/100;
 80016a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001714 <CAN_RX_IVT+0xd4>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	43db      	mvns	r3, r3
 80016ae:	4a1a      	ldr	r2, [pc, #104]	@ (8001718 <CAN_RX_IVT+0xd8>)
 80016b0:	fba2 2303 	umull	r2, r3, r2, r3
 80016b4:	095b      	lsrs	r3, r3, #5
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	4b18      	ldr	r3, [pc, #96]	@ (800171c <CAN_RX_IVT+0xdc>)
 80016ba:	801a      	strh	r2, [r3, #0]
			}
			//current = current_data/100;

			ivt_error_time = HAL_GetTick();
 80016bc:	f000 fe88 	bl	80023d0 <HAL_GetTick>
 80016c0:	4603      	mov	r3, r0
 80016c2:	4a17      	ldr	r2, [pc, #92]	@ (8001720 <CAN_RX_IVT+0xe0>)
 80016c4:	6013      	str	r3, [r2, #0]

			dc_current[4] = RxData[2];
 80016c6:	79ba      	ldrb	r2, [r7, #6]
 80016c8:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <CAN_RX_IVT+0xe4>)
 80016ca:	711a      	strb	r2, [r3, #4]
			dc_current[5] = RxData[3];
 80016cc:	79fa      	ldrb	r2, [r7, #7]
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <CAN_RX_IVT+0xe4>)
 80016d0:	715a      	strb	r2, [r3, #5]
			dc_current[6] = RxData[4];
 80016d2:	7a3a      	ldrb	r2, [r7, #8]
 80016d4:	4b13      	ldr	r3, [pc, #76]	@ (8001724 <CAN_RX_IVT+0xe4>)
 80016d6:	719a      	strb	r2, [r3, #6]
			dc_current[7] = RxData[5];
 80016d8:	7a7a      	ldrb	r2, [r7, #9]
 80016da:	4b12      	ldr	r3, [pc, #72]	@ (8001724 <CAN_RX_IVT+0xe4>)
 80016dc:	71da      	strb	r2, [r3, #7]

		}
		if(RxHeader.StdId == 0x527)		// Capacity As
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	f240 5227 	movw	r2, #1319	@ 0x527
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d10d      	bne.n	8001704 <CAN_RX_IVT+0xc4>
		{
			capacity_data = RxData[5] | (RxData[4] << (1*8)); //| (RxData[3] << (2*8)) | (RxData[2] << (3*8));
 80016e8:	7a7b      	ldrb	r3, [r7, #9]
 80016ea:	461a      	mov	r2, r3
 80016ec:	7a3b      	ldrb	r3, [r7, #8]
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	4313      	orrs	r3, r2
 80016f2:	461a      	mov	r2, r3
 80016f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <CAN_RX_IVT+0xe8>)
 80016f6:	601a      	str	r2, [r3, #0]

			AMS0_databytes[4] = RxData[4];
 80016f8:	7a3a      	ldrb	r2, [r7, #8]
 80016fa:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <CAN_RX_IVT+0xec>)
 80016fc:	711a      	strb	r2, [r3, #4]
			AMS0_databytes[5] = RxData[5];
 80016fe:	7a7a      	ldrb	r2, [r7, #9]
 8001700:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <CAN_RX_IVT+0xec>)
 8001702:	715a      	strb	r2, [r3, #5]
		}
}
 8001704:	bf00      	nop
 8001706:	3728      	adds	r7, #40	@ 0x28
 8001708:	46bd      	mov	sp, r7
 800170a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800170e:	b004      	add	sp, #16
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	200002c0 	.word	0x200002c0
 8001718:	51eb851f 	.word	0x51eb851f
 800171c:	200002c4 	.word	0x200002c4
 8001720:	200002d0 	.word	0x200002d0
 8001724:	200002b8 	.word	0x200002b8
 8001728:	200002cc 	.word	0x200002cc
 800172c:	200002b0 	.word	0x200002b0

08001730 <HAL_TIM_PeriodElapsedCallback>:
	//get_ts_ready();
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001740:	d142      	bne.n	80017c8 <HAL_TIM_PeriodElapsedCallback+0x98>
	{
		counter ++;
 8001742:	4b23      	ldr	r3, [pc, #140]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	3301      	adds	r3, #1
 8001748:	b2da      	uxtb	r2, r3
 800174a:	4b21      	ldr	r3, [pc, #132]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800174c:	701a      	strb	r2, [r3, #0]

		TxData[0] = 0;
 800174e:	4b21      	ldr	r3, [pc, #132]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001750:	2200      	movs	r2, #0
 8001752:	701a      	strb	r2, [r3, #0]
	  TxData[1] = 0;
 8001754:	4b1f      	ldr	r3, [pc, #124]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001756:	2200      	movs	r2, #0
 8001758:	705a      	strb	r2, [r3, #1]
	  TxData[2] = 0;
 800175a:	4b1e      	ldr	r3, [pc, #120]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800175c:	2200      	movs	r2, #0
 800175e:	709a      	strb	r2, [r3, #2]
	  TxData[3] = 0;
 8001760:	4b1c      	ldr	r3, [pc, #112]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001762:	2200      	movs	r2, #0
 8001764:	70da      	strb	r2, [r3, #3]
	  TxData[4] = 0;
 8001766:	4b1b      	ldr	r3, [pc, #108]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001768:	2200      	movs	r2, #0
 800176a:	711a      	strb	r2, [r3, #4]
	  TxData[5] = 0;
 800176c:	4b19      	ldr	r3, [pc, #100]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800176e:	2200      	movs	r2, #0
 8001770:	715a      	strb	r2, [r3, #5]
	  TxData[6] = 0;
 8001772:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001774:	2200      	movs	r2, #0
 8001776:	719a      	strb	r2, [r3, #6]
	  TxData[7] = 0;
 8001778:	4b16      	ldr	r3, [pc, #88]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800177a:	2200      	movs	r2, #0
 800177c:	71da      	strb	r2, [r3, #7]


	  TxHeader.DLC = 8; // Data length
 800177e:	4b16      	ldr	r3, [pc, #88]	@ (80017d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001780:	2208      	movs	r2, #8
 8001782:	611a      	str	r2, [r3, #16]
	  			TxHeader.IDE = CAN_ID_STD; // Standard-ID (11-bit)
 8001784:	4b14      	ldr	r3, [pc, #80]	@ (80017d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
	  			TxHeader.RTR = CAN_RTR_DATA;
 800178a:	4b13      	ldr	r3, [pc, #76]	@ (80017d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800178c:	2200      	movs	r2, #0
 800178e:	60da      	str	r2, [r3, #12]
	  			TxHeader.StdId = 0x200; // ID
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001792:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001796:	601a      	str	r2, [r3, #0]
		if(counter >= 1){
 8001798:	4b0d      	ldr	r3, [pc, #52]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d013      	beq.n	80017c8 <HAL_TIM_PeriodElapsedCallback+0x98>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_RD_Pin);
 80017a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017a4:	480d      	ldr	r0, [pc, #52]	@ (80017dc <HAL_TIM_PeriodElapsedCallback+0xac>)
 80017a6:	f002 f9fb 	bl	8003ba0 <HAL_GPIO_TogglePin>

			//CAN_TX(hcan1, TxHeader, TxData);
			if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 80017aa:	480d      	ldr	r0, [pc, #52]	@ (80017e0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80017ac:	f001 fb97 	bl	8002ede <HAL_CAN_GetTxMailboxesFreeLevel>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d005      	beq.n	80017c2 <HAL_TIM_PeriodElapsedCallback+0x92>
			                if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 80017b6:	4b0b      	ldr	r3, [pc, #44]	@ (80017e4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80017b8:	4a06      	ldr	r2, [pc, #24]	@ (80017d4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80017ba:	4907      	ldr	r1, [pc, #28]	@ (80017d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80017bc:	4808      	ldr	r0, [pc, #32]	@ (80017e0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80017be:	f001 fabf 	bl	8002d40 <HAL_CAN_AddTxMessage>

			                }
			            }
			counter = 0;
 80017c2:	4b03      	ldr	r3, [pc, #12]	@ (80017d0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	200002d4 	.word	0x200002d4
 80017d4:	200002f0 	.word	0x200002f0
 80017d8:	200002d8 	.word	0x200002d8
 80017dc:	40020800 	.word	0x40020800
 80017e0:	200002fc 	.word	0x200002fc
 80017e4:	200002f8 	.word	0x200002f8

080017e8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80017ee:	4b26      	ldr	r3, [pc, #152]	@ (8001888 <MX_CAN1_Init+0xa0>)
 80017f0:	4a26      	ldr	r2, [pc, #152]	@ (800188c <MX_CAN1_Init+0xa4>)
 80017f2:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80017f4:	4b24      	ldr	r3, [pc, #144]	@ (8001888 <MX_CAN1_Init+0xa0>)
 80017f6:	2203      	movs	r2, #3
 80017f8:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80017fa:	4b23      	ldr	r3, [pc, #140]	@ (8001888 <MX_CAN1_Init+0xa0>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001800:	4b21      	ldr	r3, [pc, #132]	@ (8001888 <MX_CAN1_Init+0xa0>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001806:	4b20      	ldr	r3, [pc, #128]	@ (8001888 <MX_CAN1_Init+0xa0>)
 8001808:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800180c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800180e:	4b1e      	ldr	r3, [pc, #120]	@ (8001888 <MX_CAN1_Init+0xa0>)
 8001810:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001814:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001816:	4b1c      	ldr	r3, [pc, #112]	@ (8001888 <MX_CAN1_Init+0xa0>)
 8001818:	2200      	movs	r2, #0
 800181a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800181c:	4b1a      	ldr	r3, [pc, #104]	@ (8001888 <MX_CAN1_Init+0xa0>)
 800181e:	2200      	movs	r2, #0
 8001820:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001822:	4b19      	ldr	r3, [pc, #100]	@ (8001888 <MX_CAN1_Init+0xa0>)
 8001824:	2200      	movs	r2, #0
 8001826:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001828:	4b17      	ldr	r3, [pc, #92]	@ (8001888 <MX_CAN1_Init+0xa0>)
 800182a:	2200      	movs	r2, #0
 800182c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800182e:	4b16      	ldr	r3, [pc, #88]	@ (8001888 <MX_CAN1_Init+0xa0>)
 8001830:	2200      	movs	r2, #0
 8001832:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001834:	4b14      	ldr	r3, [pc, #80]	@ (8001888 <MX_CAN1_Init+0xa0>)
 8001836:	2200      	movs	r2, #0
 8001838:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800183a:	4813      	ldr	r0, [pc, #76]	@ (8001888 <MX_CAN1_Init+0xa0>)
 800183c:	f001 f860 	bl	8002900 <HAL_CAN_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001846:	f000 fa9d 	bl	8001d84 <Error_Handler>
  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig_DIC);
*/

  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 800184a:	2301      	movs	r3, #1
 800184c:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001852:	2300      	movs	r3, #0
 8001854:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0x500<<5;
 8001856:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800185a:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0x7FF<<5;
 8001860:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001864:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 800186a:	2300      	movs	r3, #0
 800186c:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 800186e:	2301      	movs	r3, #1
 8001870:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001872:	230e      	movs	r3, #14
 8001874:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8001876:	463b      	mov	r3, r7
 8001878:	4619      	mov	r1, r3
 800187a:	4803      	ldr	r0, [pc, #12]	@ (8001888 <MX_CAN1_Init+0xa0>)
 800187c:	f001 f93c 	bl	8002af8 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8001880:	bf00      	nop
 8001882:	3728      	adds	r7, #40	@ 0x28
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	200002fc 	.word	0x200002fc
 800188c:	40006400 	.word	0x40006400

08001890 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b094      	sub	sp, #80	@ 0x50
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8001896:	4b33      	ldr	r3, [pc, #204]	@ (8001964 <MX_CAN2_Init+0xd4>)
 8001898:	4a33      	ldr	r2, [pc, #204]	@ (8001968 <MX_CAN2_Init+0xd8>)
 800189a:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 800189c:	4b31      	ldr	r3, [pc, #196]	@ (8001964 <MX_CAN2_Init+0xd4>)
 800189e:	2210      	movs	r2, #16
 80018a0:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80018a2:	4b30      	ldr	r3, [pc, #192]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80018a8:	4b2e      	ldr	r3, [pc, #184]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 80018ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80018b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80018ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018bc:	2200      	movs	r2, #0
 80018be:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80018c0:	4b28      	ldr	r3, [pc, #160]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80018c6:	4b27      	ldr	r3, [pc, #156]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80018cc:	4b25      	ldr	r3, [pc, #148]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80018d2:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80018d8:	4b22      	ldr	r3, [pc, #136]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018da:	2200      	movs	r2, #0
 80018dc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80018de:	4821      	ldr	r0, [pc, #132]	@ (8001964 <MX_CAN2_Init+0xd4>)
 80018e0:	f001 f80e 	bl	8002900 <HAL_CAN_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 80018ea:	f000 fa4b 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterTypeDef canfilterconfig_ivt;

    canfilterconfig_ivt.FilterActivation = CAN_FILTER_ENABLE;
 80018ee:	2301      	movs	r3, #1
 80018f0:	64bb      	str	r3, [r7, #72]	@ 0x48
    canfilterconfig_ivt.FilterBank = 14;  // which filter bank to use from the assigned ones
 80018f2:	230e      	movs	r3, #14
 80018f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    canfilterconfig_ivt.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	63bb      	str	r3, [r7, #56]	@ 0x38
    canfilterconfig_ivt.FilterIdHigh = 0x521<<5;
 80018fa:	f24a 4320 	movw	r3, #42016	@ 0xa420
 80018fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    canfilterconfig_ivt.FilterIdLow = 0;
 8001900:	2300      	movs	r3, #0
 8001902:	62fb      	str	r3, [r7, #44]	@ 0x2c
    canfilterconfig_ivt.FilterMaskIdHigh = 0x7FF<<5;
 8001904:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001908:	633b      	str	r3, [r7, #48]	@ 0x30
    canfilterconfig_ivt.FilterMaskIdLow = 0x0000;
 800190a:	2300      	movs	r3, #0
 800190c:	637b      	str	r3, [r7, #52]	@ 0x34
    canfilterconfig_ivt.FilterMode = CAN_FILTERMODE_IDMASK;
 800190e:	2300      	movs	r3, #0
 8001910:	643b      	str	r3, [r7, #64]	@ 0x40
    canfilterconfig_ivt.FilterScale = CAN_FILTERSCALE_32BIT;
 8001912:	2301      	movs	r3, #1
 8001914:	647b      	str	r3, [r7, #68]	@ 0x44
    canfilterconfig_ivt.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001916:	230e      	movs	r3, #14
 8001918:	64fb      	str	r3, [r7, #76]	@ 0x4c

    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt);
 800191a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800191e:	4619      	mov	r1, r3
 8001920:	4810      	ldr	r0, [pc, #64]	@ (8001964 <MX_CAN2_Init+0xd4>)
 8001922:	f001 f8e9 	bl	8002af8 <HAL_CAN_ConfigFilter>

    CAN_FilterTypeDef canfilterconfig_ivt1;
    canfilterconfig_ivt1.FilterActivation = CAN_FILTER_ENABLE;
 8001926:	2301      	movs	r3, #1
 8001928:	623b      	str	r3, [r7, #32]
      canfilterconfig_ivt1.FilterBank = 15;  // which filter bank to use from the assigned ones
 800192a:	230f      	movs	r3, #15
 800192c:	617b      	str	r3, [r7, #20]
      canfilterconfig_ivt1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800192e:	2300      	movs	r3, #0
 8001930:	613b      	str	r3, [r7, #16]
      canfilterconfig_ivt1.FilterIdHigh = 0x527<<5;
 8001932:	f24a 43e0 	movw	r3, #42208	@ 0xa4e0
 8001936:	603b      	str	r3, [r7, #0]
      canfilterconfig_ivt1.FilterIdLow = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	607b      	str	r3, [r7, #4]
      canfilterconfig_ivt1.FilterMaskIdHigh = 0x7FF<<5;
 800193c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001940:	60bb      	str	r3, [r7, #8]
      canfilterconfig_ivt1.FilterMaskIdLow = 0x0000;
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
      canfilterconfig_ivt1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001946:	2300      	movs	r3, #0
 8001948:	61bb      	str	r3, [r7, #24]
      canfilterconfig_ivt1.FilterScale = CAN_FILTERSCALE_32BIT;
 800194a:	2301      	movs	r3, #1
 800194c:	61fb      	str	r3, [r7, #28]
      canfilterconfig_ivt1.SlaveStartFilterBank = 14;
 800194e:	230e      	movs	r3, #14
 8001950:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig_ivt1);
 8001952:	463b      	mov	r3, r7
 8001954:	4619      	mov	r1, r3
 8001956:	4803      	ldr	r0, [pc, #12]	@ (8001964 <MX_CAN2_Init+0xd4>)
 8001958:	f001 f8ce 	bl	8002af8 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN2_Init 2 */

}
 800195c:	bf00      	nop
 800195e:	3750      	adds	r7, #80	@ 0x50
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000324 	.word	0x20000324
 8001968:	40006800 	.word	0x40006800

0800196c <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b08c      	sub	sp, #48	@ 0x30
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001974:	f107 031c 	add.w	r3, r7, #28
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]
 8001980:	60da      	str	r2, [r3, #12]
 8001982:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a53      	ldr	r2, [pc, #332]	@ (8001ad8 <HAL_CAN_MspInit+0x16c>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d146      	bne.n	8001a1c <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800198e:	4b53      	ldr	r3, [pc, #332]	@ (8001adc <HAL_CAN_MspInit+0x170>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	3301      	adds	r3, #1
 8001994:	4a51      	ldr	r2, [pc, #324]	@ (8001adc <HAL_CAN_MspInit+0x170>)
 8001996:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001998:	4b50      	ldr	r3, [pc, #320]	@ (8001adc <HAL_CAN_MspInit+0x170>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d10d      	bne.n	80019bc <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80019a0:	2300      	movs	r3, #0
 80019a2:	61bb      	str	r3, [r7, #24]
 80019a4:	4b4e      	ldr	r3, [pc, #312]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 80019a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a8:	4a4d      	ldr	r2, [pc, #308]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 80019aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b0:	4b4b      	ldr	r3, [pc, #300]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 80019b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019b8:	61bb      	str	r3, [r7, #24]
 80019ba:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]
 80019c0:	4b47      	ldr	r3, [pc, #284]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 80019c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c4:	4a46      	ldr	r2, [pc, #280]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 80019c6:	f043 0302 	orr.w	r3, r3, #2
 80019ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80019cc:	4b44      	ldr	r3, [pc, #272]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 80019ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d0:	f003 0302 	and.w	r3, r3, #2
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019d8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e2:	2300      	movs	r3, #0
 80019e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e6:	2303      	movs	r3, #3
 80019e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80019ea:	2309      	movs	r3, #9
 80019ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ee:	f107 031c 	add.w	r3, r7, #28
 80019f2:	4619      	mov	r1, r3
 80019f4:	483b      	ldr	r0, [pc, #236]	@ (8001ae4 <HAL_CAN_MspInit+0x178>)
 80019f6:	f001 ff1d 	bl	8003834 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 80019fa:	2200      	movs	r2, #0
 80019fc:	2100      	movs	r1, #0
 80019fe:	2013      	movs	r0, #19
 8001a00:	f001 fee1 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001a04:	2013      	movs	r0, #19
 8001a06:	f001 fefa 	bl	80037fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	2014      	movs	r0, #20
 8001a10:	f001 fed9 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001a14:	2014      	movs	r0, #20
 8001a16:	f001 fef2 	bl	80037fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001a1a:	e058      	b.n	8001ace <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a31      	ldr	r2, [pc, #196]	@ (8001ae8 <HAL_CAN_MspInit+0x17c>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d153      	bne.n	8001ace <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	4b2d      	ldr	r3, [pc, #180]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2e:	4a2c      	ldr	r2, [pc, #176]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 8001a30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001a34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a36:	4b2a      	ldr	r3, [pc, #168]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001a42:	4b26      	ldr	r3, [pc, #152]	@ (8001adc <HAL_CAN_MspInit+0x170>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	3301      	adds	r3, #1
 8001a48:	4a24      	ldr	r2, [pc, #144]	@ (8001adc <HAL_CAN_MspInit+0x170>)
 8001a4a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001a4c:	4b23      	ldr	r3, [pc, #140]	@ (8001adc <HAL_CAN_MspInit+0x170>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d10d      	bne.n	8001a70 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001a54:	2300      	movs	r3, #0
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	4b21      	ldr	r3, [pc, #132]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5c:	4a20      	ldr	r2, [pc, #128]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 8001a5e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a62:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a64:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 8001a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a70:	2300      	movs	r3, #0
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a78:	4a19      	ldr	r2, [pc, #100]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 8001a7a:	f043 0302 	orr.w	r3, r3, #2
 8001a7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a80:	4b17      	ldr	r3, [pc, #92]	@ (8001ae0 <HAL_CAN_MspInit+0x174>)
 8001a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a8c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001a9e:	2309      	movs	r3, #9
 8001aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa2:	f107 031c 	add.w	r3, r7, #28
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	480e      	ldr	r0, [pc, #56]	@ (8001ae4 <HAL_CAN_MspInit+0x178>)
 8001aaa:	f001 fec3 	bl	8003834 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	203f      	movs	r0, #63	@ 0x3f
 8001ab4:	f001 fe87 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8001ab8:	203f      	movs	r0, #63	@ 0x3f
 8001aba:	f001 fea0 	bl	80037fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	2040      	movs	r0, #64	@ 0x40
 8001ac4:	f001 fe7f 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001ac8:	2040      	movs	r0, #64	@ 0x40
 8001aca:	f001 fe98 	bl	80037fe <HAL_NVIC_EnableIRQ>
}
 8001ace:	bf00      	nop
 8001ad0:	3730      	adds	r7, #48	@ 0x30
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40006400 	.word	0x40006400
 8001adc:	2000034c 	.word	0x2000034c
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	40020400 	.word	0x40020400
 8001ae8:	40006800 	.word	0x40006800

08001aec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08a      	sub	sp, #40	@ 0x28
 8001af0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af2:	f107 0314 	add.w	r3, r7, #20
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]
 8001afc:	609a      	str	r2, [r3, #8]
 8001afe:	60da      	str	r2, [r3, #12]
 8001b00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
 8001b06:	4b32      	ldr	r3, [pc, #200]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a31      	ldr	r2, [pc, #196]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b2f      	ldr	r3, [pc, #188]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	613b      	str	r3, [r7, #16]
 8001b1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
 8001b22:	4b2b      	ldr	r3, [pc, #172]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	4a2a      	ldr	r2, [pc, #168]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2e:	4b28      	ldr	r3, [pc, #160]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60bb      	str	r3, [r7, #8]
 8001b3e:	4b24      	ldr	r3, [pc, #144]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	4a23      	ldr	r2, [pc, #140]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4a:	4b21      	ldr	r3, [pc, #132]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	60bb      	str	r3, [r7, #8]
 8001b54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	607b      	str	r3, [r7, #4]
 8001b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b60:	f043 0302 	orr.w	r3, r3, #2
 8001b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b66:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd0 <MX_GPIO_Init+0xe4>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	607b      	str	r3, [r7, #4]
 8001b70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 8001b72:	2200      	movs	r2, #0
 8001b74:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001b78:	4816      	ldr	r0, [pc, #88]	@ (8001bd4 <MX_GPIO_Init+0xe8>)
 8001b7a:	f001 fff9 	bl	8003b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b84:	4814      	ldr	r0, [pc, #80]	@ (8001bd8 <MX_GPIO_Init+0xec>)
 8001b86:	f001 fff3 	bl	8003b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 8001b8a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001b8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b90:	2301      	movs	r3, #1
 8001b92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	480c      	ldr	r0, [pc, #48]	@ (8001bd4 <MX_GPIO_Init+0xe8>)
 8001ba4:	f001 fe46 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001ba8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8001bba:	f107 0314 	add.w	r3, r7, #20
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4805      	ldr	r0, [pc, #20]	@ (8001bd8 <MX_GPIO_Init+0xec>)
 8001bc2:	f001 fe37 	bl	8003834 <HAL_GPIO_Init>

}
 8001bc6:	bf00      	nop
 8001bc8:	3728      	adds	r7, #40	@ 0x28
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40020800 	.word	0x40020800
 8001bd8:	40020000 	.word	0x40020000

08001bdc <gpio>:

/* USER CODE BEGIN 2 */
static uint64_t lastGN = 0;		// Zeitpunkt null
// Last GN nicht immer auf null setzen, immer auf den Wert in if-Bedingung, sondern auf now, also auf den Zeitpukt der if-Schleife , die Zeit vergangen ist

void gpio(){
 8001bdc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001be0:	b082      	sub	sp, #8
 8001be2:	af00      	add	r7, sp, #0

	//LED grn (blinkend)
		uint64_t now = HAL_GetTick();	// Zeitpunkt jetzt
 8001be4:	f000 fbf4 	bl	80023d0 <HAL_GetTick>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2200      	movs	r2, #0
 8001bec:	4698      	mov	r8, r3
 8001bee:	4691      	mov	r9, r2
 8001bf0:	e9c7 8900 	strd	r8, r9, [r7]
		if(now - lastGN >= 500){
 8001bf4:	4b0d      	ldr	r3, [pc, #52]	@ (8001c2c <gpio+0x50>)
 8001bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001bfe:	1a84      	subs	r4, r0, r2
 8001c00:	eb61 0503 	sbc.w	r5, r1, r3
 8001c04:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 8001c08:	f175 0300 	sbcs.w	r3, r5, #0
 8001c0c:	d309      	bcc.n	8001c22 <gpio+0x46>
			HAL_GPIO_TogglePin(LED_GN_GPIO_Port, LED_GN_Pin);
 8001c0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c12:	4807      	ldr	r0, [pc, #28]	@ (8001c30 <gpio+0x54>)
 8001c14:	f001 ffc4 	bl	8003ba0 <HAL_GPIO_TogglePin>
			lastGN = now;				// TogglePin wieder aufrufen
 8001c18:	4904      	ldr	r1, [pc, #16]	@ (8001c2c <gpio+0x50>)
 8001c1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c1e:	e9c1 2300 	strd	r2, r3, [r1]
		}
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c2c:	20000358 	.word	0x20000358
 8001c30:	40020800 	.word	0x40020800

08001c34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c38:	f000 fb66 	bl	8002308 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c3c:	f000 f85c 	bl	8001cf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c40:	f7ff ff54 	bl	8001aec <MX_GPIO_Init>
  MX_TIM9_Init();
 8001c44:	f000 fa42 	bl	80020cc <MX_TIM9_Init>
  MX_ADC1_Init();
 8001c48:	f7ff f98a 	bl	8000f60 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001c4c:	f7ff f9da 	bl	8001004 <MX_ADC2_Init>
  MX_CAN1_Init();
 8001c50:	f7ff fdca 	bl	80017e8 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001c54:	f7ff fe1c 	bl	8001890 <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 8001c58:	f007 fec0 	bl	80099dc <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8001c5c:	f000 f9ea 	bl	8002034 <MX_TIM2_Init>
  MX_SPI3_Init();
 8001c60:	f000 f896 	bl	8001d90 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GN_GPIO_Port, LED_GN_Pin, GPIO_PIN_SET);
 8001c64:	2201      	movs	r2, #1
 8001c66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c6a:	481e      	ldr	r0, [pc, #120]	@ (8001ce4 <main+0xb0>)
 8001c6c:	f001 ff80 	bl	8003b70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YW_GPIO_Port, LED_YW_Pin, GPIO_PIN_SET);
 8001c70:	2201      	movs	r2, #1
 8001c72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c76:	481b      	ldr	r0, [pc, #108]	@ (8001ce4 <main+0xb0>)
 8001c78:	f001 ff7a 	bl	8003b70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RD_GPIO_Port, LED_RD_Pin, GPIO_PIN_SET);
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c82:	4818      	ldr	r0, [pc, #96]	@ (8001ce4 <main+0xb0>)
 8001c84:	f001 ff74 	bl	8003b70 <HAL_GPIO_WritePin>
    //set hebt die Spannung an (+), led aus, in schematik anschauen
    //reset ist (-), led an

  HAL_TIM_Base_Start_IT(&htim2);		//start Timer
 8001c88:	4817      	ldr	r0, [pc, #92]	@ (8001ce8 <main+0xb4>)
 8001c8a:	f003 feab 	bl	80059e4 <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 8001c8e:	4817      	ldr	r0, [pc, #92]	@ (8001cec <main+0xb8>)
 8001c90:	f001 f812 	bl	8002cb8 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8001c94:	4816      	ldr	r0, [pc, #88]	@ (8001cf0 <main+0xbc>)
 8001c96:	f001 f80f 	bl	8002cb8 <HAL_CAN_Start>
  BMS_init();
 8001c9a:	f7ff fb35 	bl	8001308 <BMS_init>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001c9e:	2102      	movs	r1, #2
 8001ca0:	4812      	ldr	r0, [pc, #72]	@ (8001cec <main+0xb8>)
 8001ca2:	f001 fa71 	bl	8003188 <HAL_CAN_ActivateNotification>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <main+0x7c>
    {
        Error_Handler();
 8001cac:	f000 f86a 	bl	8001d84 <Error_Handler>
    }

  if (HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001cb0:	2102      	movs	r1, #2
 8001cb2:	480f      	ldr	r0, [pc, #60]	@ (8001cf0 <main+0xbc>)
 8001cb4:	f001 fa68 	bl	8003188 <HAL_CAN_ActivateNotification>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <main+0x8e>
      {
          Error_Handler();
 8001cbe:	f000 f861 	bl	8001d84 <Error_Handler>
      }

  	 HAL_TIM_IC_Start_IT(&htim9, TIM_CHANNEL_2);   // main channel
 8001cc2:	2104      	movs	r1, #4
 8001cc4:	480b      	ldr	r0, [pc, #44]	@ (8001cf4 <main+0xc0>)
 8001cc6:	f004 f82f 	bl	8005d28 <HAL_TIM_IC_Start_IT>
     HAL_TIM_IC_Start(&htim9, TIM_CHANNEL_1);   // indirect channel
 8001cca:	2100      	movs	r1, #0
 8001ccc:	4809      	ldr	r0, [pc, #36]	@ (8001cf4 <main+0xc0>)
 8001cce:	f003 ff4f 	bl	8005b70 <HAL_TIM_IC_Start>

  IVT_init();
 8001cd2:	f7ff fc3b 	bl	800154c <IVT_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  gpio();
 8001cd6:	f7ff ff81 	bl	8001bdc <gpio>
	  BMS();
 8001cda:	f7ff fb1b 	bl	8001314 <BMS>
	  gpio();
 8001cde:	bf00      	nop
 8001ce0:	e7f9      	b.n	8001cd6 <main+0xa2>
 8001ce2:	bf00      	nop
 8001ce4:	40020800 	.word	0x40020800
 8001ce8:	200003bc 	.word	0x200003bc
 8001cec:	200002fc 	.word	0x200002fc
 8001cf0:	20000324 	.word	0x20000324
 8001cf4:	20000404 	.word	0x20000404

08001cf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b092      	sub	sp, #72	@ 0x48
 8001cfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cfe:	f107 0318 	add.w	r3, r7, #24
 8001d02:	2230      	movs	r2, #48	@ 0x30
 8001d04:	2100      	movs	r1, #0
 8001d06:	4618      	mov	r0, r3
 8001d08:	f008 fbee 	bl	800a4e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d0c:	1d3b      	adds	r3, r7, #4
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	60da      	str	r2, [r3, #12]
 8001d18:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d22:	2302      	movs	r3, #2
 8001d24:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d26:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d2a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001d2c:	2319      	movs	r3, #25
 8001d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001d30:	23c0      	movs	r3, #192	@ 0xc0
 8001d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d34:	2302      	movs	r3, #2
 8001d36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d38:	2304      	movs	r3, #4
 8001d3a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d3c:	f107 0318 	add.w	r3, r7, #24
 8001d40:	4618      	mov	r0, r3
 8001d42:	f003 f967 	bl	8005014 <HAL_RCC_OscConfig>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001d4c:	f000 f81a 	bl	8001d84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d50:	230f      	movs	r3, #15
 8001d52:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d54:	2302      	movs	r3, #2
 8001d56:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d5c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d66:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	2103      	movs	r1, #3
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f003 fba5 	bl	80054bc <HAL_RCC_ClockConfig>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001d78:	f000 f804 	bl	8001d84 <Error_Handler>
  }
}
 8001d7c:	bf00      	nop
 8001d7e:	3748      	adds	r7, #72	@ 0x48
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d88:	b672      	cpsid	i
}
 8001d8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d8c:	bf00      	nop
 8001d8e:	e7fd      	b.n	8001d8c <Error_Handler+0x8>

08001d90 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001d94:	4b17      	ldr	r3, [pc, #92]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001d96:	4a18      	ldr	r2, [pc, #96]	@ (8001df8 <MX_SPI3_Init+0x68>)
 8001d98:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001d9a:	4b16      	ldr	r3, [pc, #88]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001d9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001da0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001da2:	4b14      	ldr	r3, [pc, #80]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001da8:	4b12      	ldr	r3, [pc, #72]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dae:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001db4:	4b0f      	ldr	r3, [pc, #60]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001dba:	4b0e      	ldr	r3, [pc, #56]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001dbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dc0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001dc4:	2228      	movs	r2, #40	@ 0x28
 8001dc6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dce:	4b09      	ldr	r3, [pc, #36]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dd4:	4b07      	ldr	r3, [pc, #28]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001dda:	4b06      	ldr	r3, [pc, #24]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001ddc:	220a      	movs	r2, #10
 8001dde:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001de0:	4804      	ldr	r0, [pc, #16]	@ (8001df4 <MX_SPI3_Init+0x64>)
 8001de2:	f003 fd27 	bl	8005834 <HAL_SPI_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001dec:	f7ff ffca 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001df0:	bf00      	nop
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20000360 	.word	0x20000360
 8001df8:	40003c00 	.word	0x40003c00

08001dfc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	@ 0x28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a19      	ldr	r2, [pc, #100]	@ (8001e80 <HAL_SPI_MspInit+0x84>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d12c      	bne.n	8001e78 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	4b18      	ldr	r3, [pc, #96]	@ (8001e84 <HAL_SPI_MspInit+0x88>)
 8001e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e26:	4a17      	ldr	r2, [pc, #92]	@ (8001e84 <HAL_SPI_MspInit+0x88>)
 8001e28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e2e:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <HAL_SPI_MspInit+0x88>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e36:	613b      	str	r3, [r7, #16]
 8001e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <HAL_SPI_MspInit+0x88>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e42:	4a10      	ldr	r2, [pc, #64]	@ (8001e84 <HAL_SPI_MspInit+0x88>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e84 <HAL_SPI_MspInit+0x88>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001e56:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001e5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e64:	2303      	movs	r3, #3
 8001e66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e68:	2306      	movs	r3, #6
 8001e6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	4619      	mov	r1, r3
 8001e72:	4805      	ldr	r0, [pc, #20]	@ (8001e88 <HAL_SPI_MspInit+0x8c>)
 8001e74:	f001 fcde 	bl	8003834 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001e78:	bf00      	nop
 8001e7a:	3728      	adds	r7, #40	@ 0x28
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40003c00 	.word	0x40003c00
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40020800 	.word	0x40020800

08001e8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	607b      	str	r3, [r7, #4]
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <HAL_MspInit+0x48>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ed4 <HAL_MspInit+0x48>)
 8001e9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ea0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed4 <HAL_MspInit+0x48>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	603b      	str	r3, [r7, #0]
 8001eb2:	4b08      	ldr	r3, [pc, #32]	@ (8001ed4 <HAL_MspInit+0x48>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	4a07      	ldr	r2, [pc, #28]	@ (8001ed4 <HAL_MspInit+0x48>)
 8001eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ebe:	4b05      	ldr	r3, [pc, #20]	@ (8001ed4 <HAL_MspInit+0x48>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec6:	603b      	str	r3, [r7, #0]
 8001ec8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	40023800 	.word	0x40023800

08001ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001edc:	bf00      	nop
 8001ede:	e7fd      	b.n	8001edc <NMI_Handler+0x4>

08001ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee4:	bf00      	nop
 8001ee6:	e7fd      	b.n	8001ee4 <HardFault_Handler+0x4>

08001ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <MemManage_Handler+0x4>

08001ef0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef4:	bf00      	nop
 8001ef6:	e7fd      	b.n	8001ef4 <BusFault_Handler+0x4>

08001ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <UsageFault_Handler+0x4>

08001f00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr

08001f18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr

08001f24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f28:	f000 fa40 	bl	80023ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001f34:	4802      	ldr	r0, [pc, #8]	@ (8001f40 <CAN1_TX_IRQHandler+0x10>)
 8001f36:	f001 f94c 	bl	80031d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	200002fc 	.word	0x200002fc

08001f44 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001f48:	4802      	ldr	r0, [pc, #8]	@ (8001f54 <CAN1_RX0_IRQHandler+0x10>)
 8001f4a:	f001 f942 	bl	80031d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200002fc 	.word	0x200002fc

08001f58 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8001f5c:	4802      	ldr	r0, [pc, #8]	@ (8001f68 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001f5e:	f004 f80b 	bl	8005f78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20000404 	.word	0x20000404

08001f6c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f70:	4802      	ldr	r0, [pc, #8]	@ (8001f7c <TIM2_IRQHandler+0x10>)
 8001f72:	f004 f801 	bl	8005f78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	200003bc 	.word	0x200003bc

08001f80 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001f84:	4802      	ldr	r0, [pc, #8]	@ (8001f90 <CAN2_TX_IRQHandler+0x10>)
 8001f86:	f001 f924 	bl	80031d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000324 	.word	0x20000324

08001f94 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001f98:	4802      	ldr	r0, [pc, #8]	@ (8001fa4 <CAN2_RX0_IRQHandler+0x10>)
 8001f9a:	f001 f91a 	bl	80031d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20000324 	.word	0x20000324

08001fa8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001fac:	4802      	ldr	r0, [pc, #8]	@ (8001fb8 <OTG_FS_IRQHandler+0x10>)
 8001fae:	f001 ff41 	bl	8003e34 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20001118 	.word	0x20001118

08001fbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fc4:	4a14      	ldr	r2, [pc, #80]	@ (8002018 <_sbrk+0x5c>)
 8001fc6:	4b15      	ldr	r3, [pc, #84]	@ (800201c <_sbrk+0x60>)
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fd0:	4b13      	ldr	r3, [pc, #76]	@ (8002020 <_sbrk+0x64>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d102      	bne.n	8001fde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fd8:	4b11      	ldr	r3, [pc, #68]	@ (8002020 <_sbrk+0x64>)
 8001fda:	4a12      	ldr	r2, [pc, #72]	@ (8002024 <_sbrk+0x68>)
 8001fdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fde:	4b10      	ldr	r3, [pc, #64]	@ (8002020 <_sbrk+0x64>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d207      	bcs.n	8001ffc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fec:	f008 fa94 	bl	800a518 <__errno>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	220c      	movs	r2, #12
 8001ff4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8001ffa:	e009      	b.n	8002010 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ffc:	4b08      	ldr	r3, [pc, #32]	@ (8002020 <_sbrk+0x64>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002002:	4b07      	ldr	r3, [pc, #28]	@ (8002020 <_sbrk+0x64>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4413      	add	r3, r2
 800200a:	4a05      	ldr	r2, [pc, #20]	@ (8002020 <_sbrk+0x64>)
 800200c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800200e:	68fb      	ldr	r3, [r7, #12]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	2000c000 	.word	0x2000c000
 800201c:	00000400 	.word	0x00000400
 8002020:	200003b8 	.word	0x200003b8
 8002024:	20001740 	.word	0x20001740

08002028 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr

08002034 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800203a:	f107 0308 	add.w	r3, r7, #8
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002048:	463b      	mov	r3, r7
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002050:	4b1d      	ldr	r3, [pc, #116]	@ (80020c8 <MX_TIM2_Init+0x94>)
 8002052:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002056:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8002058:	4b1b      	ldr	r3, [pc, #108]	@ (80020c8 <MX_TIM2_Init+0x94>)
 800205a:	222f      	movs	r2, #47	@ 0x2f
 800205c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800205e:	4b1a      	ldr	r3, [pc, #104]	@ (80020c8 <MX_TIM2_Init+0x94>)
 8002060:	2200      	movs	r2, #0
 8002062:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8002064:	4b18      	ldr	r3, [pc, #96]	@ (80020c8 <MX_TIM2_Init+0x94>)
 8002066:	f242 7210 	movw	r2, #10000	@ 0x2710
 800206a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800206c:	4b16      	ldr	r3, [pc, #88]	@ (80020c8 <MX_TIM2_Init+0x94>)
 800206e:	2200      	movs	r2, #0
 8002070:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002072:	4b15      	ldr	r3, [pc, #84]	@ (80020c8 <MX_TIM2_Init+0x94>)
 8002074:	2200      	movs	r2, #0
 8002076:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002078:	4813      	ldr	r0, [pc, #76]	@ (80020c8 <MX_TIM2_Init+0x94>)
 800207a:	f003 fc64 	bl	8005946 <HAL_TIM_Base_Init>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002084:	f7ff fe7e 	bl	8001d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002088:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800208c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800208e:	f107 0308 	add.w	r3, r7, #8
 8002092:	4619      	mov	r1, r3
 8002094:	480c      	ldr	r0, [pc, #48]	@ (80020c8 <MX_TIM2_Init+0x94>)
 8002096:	f004 f8fb 	bl	8006290 <HAL_TIM_ConfigClockSource>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80020a0:	f7ff fe70 	bl	8001d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020a4:	2300      	movs	r3, #0
 80020a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020ac:	463b      	mov	r3, r7
 80020ae:	4619      	mov	r1, r3
 80020b0:	4805      	ldr	r0, [pc, #20]	@ (80020c8 <MX_TIM2_Init+0x94>)
 80020b2:	f004 fd73 	bl	8006b9c <HAL_TIMEx_MasterConfigSynchronization>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80020bc:	f7ff fe62 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020c0:	bf00      	nop
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	200003bc 	.word	0x200003bc

080020cc <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08e      	sub	sp, #56	@ 0x38
 80020d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	605a      	str	r2, [r3, #4]
 80020dc:	609a      	str	r2, [r3, #8]
 80020de:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80020e0:	f107 0314 	add.w	r3, r7, #20
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80020f0:	1d3b      	adds	r3, r7, #4
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	609a      	str	r2, [r3, #8]
 80020fa:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80020fc:	4b35      	ldr	r3, [pc, #212]	@ (80021d4 <MX_TIM9_Init+0x108>)
 80020fe:	4a36      	ldr	r2, [pc, #216]	@ (80021d8 <MX_TIM9_Init+0x10c>)
 8002100:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8002102:	4b34      	ldr	r3, [pc, #208]	@ (80021d4 <MX_TIM9_Init+0x108>)
 8002104:	2200      	movs	r2, #0
 8002106:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002108:	4b32      	ldr	r3, [pc, #200]	@ (80021d4 <MX_TIM9_Init+0x108>)
 800210a:	2200      	movs	r2, #0
 800210c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 800210e:	4b31      	ldr	r3, [pc, #196]	@ (80021d4 <MX_TIM9_Init+0x108>)
 8002110:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002114:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002116:	4b2f      	ldr	r3, [pc, #188]	@ (80021d4 <MX_TIM9_Init+0x108>)
 8002118:	2200      	movs	r2, #0
 800211a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800211c:	4b2d      	ldr	r3, [pc, #180]	@ (80021d4 <MX_TIM9_Init+0x108>)
 800211e:	2200      	movs	r2, #0
 8002120:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002122:	482c      	ldr	r0, [pc, #176]	@ (80021d4 <MX_TIM9_Init+0x108>)
 8002124:	f003 fc0f 	bl	8005946 <HAL_TIM_Base_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 800212e:	f7ff fe29 	bl	8001d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002132:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002136:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002138:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800213c:	4619      	mov	r1, r3
 800213e:	4825      	ldr	r0, [pc, #148]	@ (80021d4 <MX_TIM9_Init+0x108>)
 8002140:	f004 f8a6 	bl	8006290 <HAL_TIM_ConfigClockSource>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 800214a:	f7ff fe1b 	bl	8001d84 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 800214e:	4821      	ldr	r0, [pc, #132]	@ (80021d4 <MX_TIM9_Init+0x108>)
 8002150:	f003 fcb6 	bl	8005ac0 <HAL_TIM_IC_Init>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 800215a:	f7ff fe13 	bl	8001d84 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800215e:	2304      	movs	r3, #4
 8002160:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8002162:	2360      	movs	r3, #96	@ 0x60
 8002164:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002166:	2302      	movs	r3, #2
 8002168:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800216a:	2300      	movs	r3, #0
 800216c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 800216e:	2300      	movs	r3, #0
 8002170:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8002172:	f107 0314 	add.w	r3, r7, #20
 8002176:	4619      	mov	r1, r3
 8002178:	4816      	ldr	r0, [pc, #88]	@ (80021d4 <MX_TIM9_Init+0x108>)
 800217a:	f004 f950 	bl	800641e <HAL_TIM_SlaveConfigSynchro>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 8002184:	f7ff fdfe 	bl	8001d84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002188:	2300      	movs	r3, #0
 800218a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800218c:	2302      	movs	r3, #2
 800218e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002190:	2300      	movs	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8002194:	2300      	movs	r3, #0
 8002196:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	2200      	movs	r2, #0
 800219c:	4619      	mov	r1, r3
 800219e:	480d      	ldr	r0, [pc, #52]	@ (80021d4 <MX_TIM9_Init+0x108>)
 80021a0:	f003 ffda 	bl	8006158 <HAL_TIM_IC_ConfigChannel>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 80021aa:	f7ff fdeb 	bl	8001d84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80021ae:	2302      	movs	r3, #2
 80021b0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80021b2:	2301      	movs	r3, #1
 80021b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80021b6:	1d3b      	adds	r3, r7, #4
 80021b8:	2204      	movs	r2, #4
 80021ba:	4619      	mov	r1, r3
 80021bc:	4805      	ldr	r0, [pc, #20]	@ (80021d4 <MX_TIM9_Init+0x108>)
 80021be:	f003 ffcb 	bl	8006158 <HAL_TIM_IC_ConfigChannel>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d001      	beq.n	80021cc <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 80021c8:	f7ff fddc 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80021cc:	bf00      	nop
 80021ce:	3738      	adds	r7, #56	@ 0x38
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	20000404 	.word	0x20000404
 80021d8:	40014000 	.word	0x40014000

080021dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	@ 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021fc:	d116      	bne.n	800222c <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	4b29      	ldr	r3, [pc, #164]	@ (80022a8 <HAL_TIM_Base_MspInit+0xcc>)
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	4a28      	ldr	r2, [pc, #160]	@ (80022a8 <HAL_TIM_Base_MspInit+0xcc>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	6413      	str	r3, [r2, #64]	@ 0x40
 800220e:	4b26      	ldr	r3, [pc, #152]	@ (80022a8 <HAL_TIM_Base_MspInit+0xcc>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	613b      	str	r3, [r7, #16]
 8002218:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800221a:	2200      	movs	r2, #0
 800221c:	2100      	movs	r1, #0
 800221e:	201c      	movs	r0, #28
 8002220:	f001 fad1 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002224:	201c      	movs	r0, #28
 8002226:	f001 faea 	bl	80037fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800222a:	e038      	b.n	800229e <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a1e      	ldr	r2, [pc, #120]	@ (80022ac <HAL_TIM_Base_MspInit+0xd0>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d133      	bne.n	800229e <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	4b1b      	ldr	r3, [pc, #108]	@ (80022a8 <HAL_TIM_Base_MspInit+0xcc>)
 800223c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223e:	4a1a      	ldr	r2, [pc, #104]	@ (80022a8 <HAL_TIM_Base_MspInit+0xcc>)
 8002240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002244:	6453      	str	r3, [r2, #68]	@ 0x44
 8002246:	4b18      	ldr	r3, [pc, #96]	@ (80022a8 <HAL_TIM_Base_MspInit+0xcc>)
 8002248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	60bb      	str	r3, [r7, #8]
 8002256:	4b14      	ldr	r3, [pc, #80]	@ (80022a8 <HAL_TIM_Base_MspInit+0xcc>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	4a13      	ldr	r2, [pc, #76]	@ (80022a8 <HAL_TIM_Base_MspInit+0xcc>)
 800225c:	f043 0301 	orr.w	r3, r3, #1
 8002260:	6313      	str	r3, [r2, #48]	@ 0x30
 8002262:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <HAL_TIM_Base_MspInit+0xcc>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	60bb      	str	r3, [r7, #8]
 800226c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800226e:	2308      	movs	r3, #8
 8002270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002272:	2302      	movs	r3, #2
 8002274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227a:	2300      	movs	r3, #0
 800227c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800227e:	2303      	movs	r3, #3
 8002280:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002282:	f107 0314 	add.w	r3, r7, #20
 8002286:	4619      	mov	r1, r3
 8002288:	4809      	ldr	r0, [pc, #36]	@ (80022b0 <HAL_TIM_Base_MspInit+0xd4>)
 800228a:	f001 fad3 	bl	8003834 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800228e:	2200      	movs	r2, #0
 8002290:	2100      	movs	r1, #0
 8002292:	2018      	movs	r0, #24
 8002294:	f001 fa97 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002298:	2018      	movs	r0, #24
 800229a:	f001 fab0 	bl	80037fe <HAL_NVIC_EnableIRQ>
}
 800229e:	bf00      	nop
 80022a0:	3728      	adds	r7, #40	@ 0x28
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40014000 	.word	0x40014000
 80022b0:	40020000 	.word	0x40020000

080022b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022ec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 80022b8:	f7ff feb6 	bl	8002028 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022bc:	480c      	ldr	r0, [pc, #48]	@ (80022f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022be:	490d      	ldr	r1, [pc, #52]	@ (80022f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022c0:	4a0d      	ldr	r2, [pc, #52]	@ (80022f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022c4:	e002      	b.n	80022cc <LoopCopyDataInit>

080022c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ca:	3304      	adds	r3, #4

080022cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022d0:	d3f9      	bcc.n	80022c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022d2:	4a0a      	ldr	r2, [pc, #40]	@ (80022fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022d4:	4c0a      	ldr	r4, [pc, #40]	@ (8002300 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022d8:	e001      	b.n	80022de <LoopFillZerobss>

080022da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022dc:	3204      	adds	r2, #4

080022de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022e0:	d3fb      	bcc.n	80022da <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80022e2:	f008 f91f 	bl	800a524 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022e6:	f7ff fca5 	bl	8001c34 <main>
  bx  lr    
 80022ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022ec:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80022f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80022f8:	0800a680 	.word	0x0800a680
  ldr r2, =_sbss
 80022fc:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002300:	2000173c 	.word	0x2000173c

08002304 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002304:	e7fe      	b.n	8002304 <ADC_IRQHandler>
	...

08002308 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800230c:	4b0e      	ldr	r3, [pc, #56]	@ (8002348 <HAL_Init+0x40>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a0d      	ldr	r2, [pc, #52]	@ (8002348 <HAL_Init+0x40>)
 8002312:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002316:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002318:	4b0b      	ldr	r3, [pc, #44]	@ (8002348 <HAL_Init+0x40>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a0a      	ldr	r2, [pc, #40]	@ (8002348 <HAL_Init+0x40>)
 800231e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002322:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002324:	4b08      	ldr	r3, [pc, #32]	@ (8002348 <HAL_Init+0x40>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a07      	ldr	r2, [pc, #28]	@ (8002348 <HAL_Init+0x40>)
 800232a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800232e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002330:	2003      	movs	r0, #3
 8002332:	f001 fa3d 	bl	80037b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002336:	200f      	movs	r0, #15
 8002338:	f000 f808 	bl	800234c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800233c:	f7ff fda6 	bl	8001e8c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	40023c00 	.word	0x40023c00

0800234c <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002354:	4b12      	ldr	r3, [pc, #72]	@ (80023a0 <HAL_InitTick+0x54>)
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	4b12      	ldr	r3, [pc, #72]	@ (80023a4 <HAL_InitTick+0x58>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	4619      	mov	r1, r3
 800235e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002362:	fbb3 f3f1 	udiv	r3, r3, r1
 8002366:	fbb2 f3f3 	udiv	r3, r2, r3
 800236a:	4618      	mov	r0, r3
 800236c:	f001 fa55 	bl	800381a <HAL_SYSTICK_Config>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e00e      	b.n	8002398 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2b0f      	cmp	r3, #15
 800237e:	d80a      	bhi.n	8002396 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002380:	2200      	movs	r2, #0
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	f04f 30ff 	mov.w	r0, #4294967295
 8002388:	f001 fa1d 	bl	80037c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800238c:	4a06      	ldr	r2, [pc, #24]	@ (80023a8 <HAL_InitTick+0x5c>)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002392:	2300      	movs	r3, #0
 8002394:	e000      	b.n	8002398 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
}
 8002398:	4618      	mov	r0, r3
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	20000018 	.word	0x20000018
 80023a4:	20000020 	.word	0x20000020
 80023a8:	2000001c 	.word	0x2000001c

080023ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023b0:	4b05      	ldr	r3, [pc, #20]	@ (80023c8 <HAL_IncTick+0x1c>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	461a      	mov	r2, r3
 80023b6:	4b05      	ldr	r3, [pc, #20]	@ (80023cc <HAL_IncTick+0x20>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4413      	add	r3, r2
 80023bc:	4a03      	ldr	r2, [pc, #12]	@ (80023cc <HAL_IncTick+0x20>)
 80023be:	6013      	str	r3, [r2, #0]
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr
 80023c8:	20000020 	.word	0x20000020
 80023cc:	2000044c 	.word	0x2000044c

080023d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  return uwTick;
 80023d4:	4b02      	ldr	r3, [pc, #8]	@ (80023e0 <HAL_GetTick+0x10>)
 80023d6:	681b      	ldr	r3, [r3, #0]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr
 80023e0:	2000044c 	.word	0x2000044c

080023e4 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023ec:	f7ff fff0 	bl	80023d0 <HAL_GetTick>
 80023f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023fc:	d005      	beq.n	800240a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002428 <HAL_Delay+0x44>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	461a      	mov	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4413      	add	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800240a:	bf00      	nop
 800240c:	f7ff ffe0 	bl	80023d0 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	68fa      	ldr	r2, [r7, #12]
 8002418:	429a      	cmp	r2, r3
 800241a:	d8f7      	bhi.n	800240c <HAL_Delay+0x28>
  {
  }
}
 800241c:	bf00      	nop
 800241e:	bf00      	nop
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20000020 	.word	0x20000020

0800242c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002434:	2300      	movs	r3, #0
 8002436:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e033      	b.n	80024aa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002446:	2b00      	cmp	r3, #0
 8002448:	d109      	bne.n	800245e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f7fe fe2c 	bl	80010a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002462:	f003 0310 	and.w	r3, r3, #16
 8002466:	2b00      	cmp	r3, #0
 8002468:	d118      	bne.n	800249c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002472:	f023 0302 	bic.w	r3, r3, #2
 8002476:	f043 0202 	orr.w	r2, r3, #2
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f938 	bl	80026f4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248e:	f023 0303 	bic.w	r3, r3, #3
 8002492:	f043 0201 	orr.w	r2, r3, #1
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	641a      	str	r2, [r3, #64]	@ 0x40
 800249a:	e001      	b.n	80024a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80024a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80024be:	2300      	movs	r3, #0
 80024c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d101      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x1c>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e103      	b.n	80026d8 <HAL_ADC_ConfigChannel+0x224>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b09      	cmp	r3, #9
 80024de:	d925      	bls.n	800252c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68d9      	ldr	r1, [r3, #12]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	461a      	mov	r2, r3
 80024ee:	4613      	mov	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	4413      	add	r3, r2
 80024f4:	3b1e      	subs	r3, #30
 80024f6:	2207      	movs	r2, #7
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43da      	mvns	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	400a      	ands	r2, r1
 8002504:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68d9      	ldr	r1, [r3, #12]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	b29b      	uxth	r3, r3
 8002516:	4618      	mov	r0, r3
 8002518:	4603      	mov	r3, r0
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	4403      	add	r3, r0
 800251e:	3b1e      	subs	r3, #30
 8002520:	409a      	lsls	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	430a      	orrs	r2, r1
 8002528:	60da      	str	r2, [r3, #12]
 800252a:	e022      	b.n	8002572 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	6919      	ldr	r1, [r3, #16]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	b29b      	uxth	r3, r3
 8002538:	461a      	mov	r2, r3
 800253a:	4613      	mov	r3, r2
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	4413      	add	r3, r2
 8002540:	2207      	movs	r2, #7
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43da      	mvns	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	400a      	ands	r2, r1
 800254e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6919      	ldr	r1, [r3, #16]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	b29b      	uxth	r3, r3
 8002560:	4618      	mov	r0, r3
 8002562:	4603      	mov	r3, r0
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	4403      	add	r3, r0
 8002568:	409a      	lsls	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b06      	cmp	r3, #6
 8002578:	d824      	bhi.n	80025c4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	4613      	mov	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	3b05      	subs	r3, #5
 800258c:	221f      	movs	r2, #31
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43da      	mvns	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	400a      	ands	r2, r1
 800259a:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	4618      	mov	r0, r3
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	4613      	mov	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	3b05      	subs	r3, #5
 80025b6:	fa00 f203 	lsl.w	r2, r0, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80025c2:	e04c      	b.n	800265e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	2b0c      	cmp	r3, #12
 80025ca:	d824      	bhi.n	8002616 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	3b23      	subs	r3, #35	@ 0x23
 80025de:	221f      	movs	r2, #31
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43da      	mvns	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	400a      	ands	r2, r1
 80025ec:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	4618      	mov	r0, r3
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	4613      	mov	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4413      	add	r3, r2
 8002606:	3b23      	subs	r3, #35	@ 0x23
 8002608:	fa00 f203 	lsl.w	r2, r0, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	631a      	str	r2, [r3, #48]	@ 0x30
 8002614:	e023      	b.n	800265e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	3b41      	subs	r3, #65	@ 0x41
 8002628:	221f      	movs	r2, #31
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	43da      	mvns	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	400a      	ands	r2, r1
 8002636:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	b29b      	uxth	r3, r3
 8002644:	4618      	mov	r0, r3
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	4613      	mov	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4413      	add	r3, r2
 8002650:	3b41      	subs	r3, #65	@ 0x41
 8002652:	fa00 f203 	lsl.w	r2, r0, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a20      	ldr	r2, [pc, #128]	@ (80026e4 <HAL_ADC_ConfigChannel+0x230>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d109      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1c8>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b12      	cmp	r3, #18
 800266e:	d105      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002670:	4b1d      	ldr	r3, [pc, #116]	@ (80026e8 <HAL_ADC_ConfigChannel+0x234>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	4a1c      	ldr	r2, [pc, #112]	@ (80026e8 <HAL_ADC_ConfigChannel+0x234>)
 8002676:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800267a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a18      	ldr	r2, [pc, #96]	@ (80026e4 <HAL_ADC_ConfigChannel+0x230>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d123      	bne.n	80026ce <HAL_ADC_ConfigChannel+0x21a>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b10      	cmp	r3, #16
 800268c:	d003      	beq.n	8002696 <HAL_ADC_ConfigChannel+0x1e2>
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b11      	cmp	r3, #17
 8002694:	d11b      	bne.n	80026ce <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002696:	4b14      	ldr	r3, [pc, #80]	@ (80026e8 <HAL_ADC_ConfigChannel+0x234>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	4a13      	ldr	r2, [pc, #76]	@ (80026e8 <HAL_ADC_ConfigChannel+0x234>)
 800269c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80026a0:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2b10      	cmp	r3, #16
 80026a8:	d111      	bne.n	80026ce <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026aa:	4b10      	ldr	r3, [pc, #64]	@ (80026ec <HAL_ADC_ConfigChannel+0x238>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a10      	ldr	r2, [pc, #64]	@ (80026f0 <HAL_ADC_ConfigChannel+0x23c>)
 80026b0:	fba2 2303 	umull	r2, r3, r2, r3
 80026b4:	0c9a      	lsrs	r2, r3, #18
 80026b6:	4613      	mov	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4413      	add	r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80026c0:	e002      	b.n	80026c8 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3b01      	subs	r3, #1
 80026c6:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f9      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3714      	adds	r7, #20
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	40012000 	.word	0x40012000
 80026e8:	40012300 	.word	0x40012300
 80026ec:	20000018 	.word	0x20000018
 80026f0:	431bde83 	.word	0x431bde83

080026f4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80026fc:	4b7e      	ldr	r3, [pc, #504]	@ (80028f8 <ADC_Init+0x204>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	4a7d      	ldr	r2, [pc, #500]	@ (80028f8 <ADC_Init+0x204>)
 8002702:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002706:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002708:	4b7b      	ldr	r3, [pc, #492]	@ (80028f8 <ADC_Init+0x204>)
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	4979      	ldr	r1, [pc, #484]	@ (80028f8 <ADC_Init+0x204>)
 8002712:	4313      	orrs	r3, r2
 8002714:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002724:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6859      	ldr	r1, [r3, #4]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	021a      	lsls	r2, r3, #8
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	430a      	orrs	r2, r1
 8002738:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	685a      	ldr	r2, [r3, #4]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002748:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6859      	ldr	r1, [r3, #4]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800276a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	6899      	ldr	r1, [r3, #8]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002782:	4a5e      	ldr	r2, [pc, #376]	@ (80028fc <ADC_Init+0x208>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d022      	beq.n	80027ce <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002796:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6899      	ldr	r1, [r3, #8]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	430a      	orrs	r2, r1
 80027a8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6899      	ldr	r1, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	e00f      	b.n	80027ee <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027ec:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 0202 	bic.w	r2, r2, #2
 80027fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6899      	ldr	r1, [r3, #8]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	7e1b      	ldrb	r3, [r3, #24]
 8002808:	005a      	lsls	r2, r3, #1
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	430a      	orrs	r2, r1
 8002810:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d027      	beq.n	800286c <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800282a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800283a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002840:	3b01      	subs	r3, #1
 8002842:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8002846:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	fa92 f2a2 	rbit	r2, r2
 800284e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	fab2 f282 	clz	r2, r2
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	fa03 f102 	lsl.w	r1, r3, r2
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	605a      	str	r2, [r3, #4]
 800286a:	e007      	b.n	800287c <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800287a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800288a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	3b01      	subs	r3, #1
 8002898:	051a      	lsls	r2, r3, #20
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80028b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6899      	ldr	r1, [r3, #8]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80028be:	025a      	lsls	r2, r3, #9
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689a      	ldr	r2, [r3, #8]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6899      	ldr	r1, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	029a      	lsls	r2, r3, #10
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	609a      	str	r2, [r3, #8]
}
 80028ec:	bf00      	nop
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	40012300 	.word	0x40012300
 80028fc:	0f000001 	.word	0x0f000001

08002900 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e0ed      	b.n	8002aee <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d102      	bne.n	8002924 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f7ff f824 	bl	800196c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f042 0201 	orr.w	r2, r2, #1
 8002932:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002934:	f7ff fd4c 	bl	80023d0 <HAL_GetTick>
 8002938:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800293a:	e012      	b.n	8002962 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800293c:	f7ff fd48 	bl	80023d0 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b0a      	cmp	r3, #10
 8002948:	d90b      	bls.n	8002962 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2205      	movs	r2, #5
 800295a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e0c5      	b.n	8002aee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b00      	cmp	r3, #0
 800296e:	d0e5      	beq.n	800293c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 0202 	bic.w	r2, r2, #2
 800297e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002980:	f7ff fd26 	bl	80023d0 <HAL_GetTick>
 8002984:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002986:	e012      	b.n	80029ae <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002988:	f7ff fd22 	bl	80023d0 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b0a      	cmp	r3, #10
 8002994:	d90b      	bls.n	80029ae <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2205      	movs	r2, #5
 80029a6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e09f      	b.n	8002aee <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1e5      	bne.n	8002988 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	7e1b      	ldrb	r3, [r3, #24]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d108      	bne.n	80029d6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	e007      	b.n	80029e6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	7e5b      	ldrb	r3, [r3, #25]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d108      	bne.n	8002a00 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	e007      	b.n	8002a10 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a0e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	7e9b      	ldrb	r3, [r3, #26]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d108      	bne.n	8002a2a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0220 	orr.w	r2, r2, #32
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	e007      	b.n	8002a3a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0220 	bic.w	r2, r2, #32
 8002a38:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	7edb      	ldrb	r3, [r3, #27]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d108      	bne.n	8002a54 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 0210 	bic.w	r2, r2, #16
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	e007      	b.n	8002a64 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 0210 	orr.w	r2, r2, #16
 8002a62:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	7f1b      	ldrb	r3, [r3, #28]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d108      	bne.n	8002a7e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f042 0208 	orr.w	r2, r2, #8
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	e007      	b.n	8002a8e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f022 0208 	bic.w	r2, r2, #8
 8002a8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	7f5b      	ldrb	r3, [r3, #29]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d108      	bne.n	8002aa8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f042 0204 	orr.w	r2, r2, #4
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	e007      	b.n	8002ab8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0204 	bic.w	r2, r2, #4
 8002ab6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689a      	ldr	r2, [r3, #8]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	ea42 0103 	orr.w	r1, r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	1e5a      	subs	r2, r3, #1
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3710      	adds	r7, #16
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
	...

08002af8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b087      	sub	sp, #28
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b0e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b10:	7cfb      	ldrb	r3, [r7, #19]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d003      	beq.n	8002b1e <HAL_CAN_ConfigFilter+0x26>
 8002b16:	7cfb      	ldrb	r3, [r7, #19]
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	f040 80be 	bne.w	8002c9a <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002b1e:	4b65      	ldr	r3, [pc, #404]	@ (8002cb4 <HAL_CAN_ConfigFilter+0x1bc>)
 8002b20:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002b28:	f043 0201 	orr.w	r2, r3, #1
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002b38:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	021b      	lsls	r3, r3, #8
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	f003 031f 	and.w	r3, r3, #31
 8002b5e:	2201      	movs	r2, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	401a      	ands	r2, r3
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	69db      	ldr	r3, [r3, #28]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d123      	bne.n	8002bc8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	401a      	ands	r2, r3
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b9e:	683a      	ldr	r2, [r7, #0]
 8002ba0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002ba2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	3248      	adds	r2, #72	@ 0x48
 8002ba8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bbc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bbe:	6979      	ldr	r1, [r7, #20]
 8002bc0:	3348      	adds	r3, #72	@ 0x48
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	440b      	add	r3, r1
 8002bc6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d122      	bne.n	8002c16 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002bf0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	3248      	adds	r2, #72	@ 0x48
 8002bf6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c0a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c0c:	6979      	ldr	r1, [r7, #20]
 8002c0e:	3348      	adds	r3, #72	@ 0x48
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	440b      	add	r3, r1
 8002c14:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d109      	bne.n	8002c32 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	43db      	mvns	r3, r3
 8002c28:	401a      	ands	r2, r3
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002c30:	e007      	b.n	8002c42 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d109      	bne.n	8002c5e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	43db      	mvns	r3, r3
 8002c54:	401a      	ands	r2, r3
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002c5c:	e007      	b.n	8002c6e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	431a      	orrs	r2, r3
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d107      	bne.n	8002c86 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002c8c:	f023 0201 	bic.w	r2, r3, #1
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002c96:	2300      	movs	r3, #0
 8002c98:	e006      	b.n	8002ca8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
  }
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	371c      	adds	r7, #28
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	40006400 	.word	0x40006400

08002cb8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d12e      	bne.n	8002d2a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f022 0201 	bic.w	r2, r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ce4:	f7ff fb74 	bl	80023d0 <HAL_GetTick>
 8002ce8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cea:	e012      	b.n	8002d12 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002cec:	f7ff fb70 	bl	80023d0 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b0a      	cmp	r3, #10
 8002cf8:	d90b      	bls.n	8002d12 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2205      	movs	r2, #5
 8002d0a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e012      	b.n	8002d38 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d1e5      	bne.n	8002cec <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002d26:	2300      	movs	r3, #0
 8002d28:	e006      	b.n	8002d38 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
  }
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b089      	sub	sp, #36	@ 0x24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
 8002d4c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d54:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d5e:	7ffb      	ldrb	r3, [r7, #31]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d003      	beq.n	8002d6c <HAL_CAN_AddTxMessage+0x2c>
 8002d64:	7ffb      	ldrb	r3, [r7, #31]
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	f040 80ad 	bne.w	8002ec6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10a      	bne.n	8002d8c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d105      	bne.n	8002d8c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 8095 	beq.w	8002eb6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	0e1b      	lsrs	r3, r3, #24
 8002d90:	f003 0303 	and.w	r3, r3, #3
 8002d94:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002d96:	2201      	movs	r2, #1
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	409a      	lsls	r2, r3
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10d      	bne.n	8002dc4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002db2:	68f9      	ldr	r1, [r7, #12]
 8002db4:	6809      	ldr	r1, [r1, #0]
 8002db6:	431a      	orrs	r2, r3
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	3318      	adds	r3, #24
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	440b      	add	r3, r1
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	e00f      	b.n	8002de4 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dce:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dd4:	68f9      	ldr	r1, [r7, #12]
 8002dd6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002dd8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	3318      	adds	r3, #24
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	440b      	add	r3, r1
 8002de2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6819      	ldr	r1, [r3, #0]
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	691a      	ldr	r2, [r3, #16]
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	3318      	adds	r3, #24
 8002df0:	011b      	lsls	r3, r3, #4
 8002df2:	440b      	add	r3, r1
 8002df4:	3304      	adds	r3, #4
 8002df6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	7d1b      	ldrb	r3, [r3, #20]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d111      	bne.n	8002e24 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	3318      	adds	r3, #24
 8002e08:	011b      	lsls	r3, r3, #4
 8002e0a:	4413      	add	r3, r2
 8002e0c:	3304      	adds	r3, #4
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	6811      	ldr	r1, [r2, #0]
 8002e14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	3318      	adds	r3, #24
 8002e1c:	011b      	lsls	r3, r3, #4
 8002e1e:	440b      	add	r3, r1
 8002e20:	3304      	adds	r3, #4
 8002e22:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	3307      	adds	r3, #7
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	061a      	lsls	r2, r3, #24
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3306      	adds	r3, #6
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	041b      	lsls	r3, r3, #16
 8002e34:	431a      	orrs	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	3305      	adds	r3, #5
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	021b      	lsls	r3, r3, #8
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	3204      	adds	r2, #4
 8002e44:	7812      	ldrb	r2, [r2, #0]
 8002e46:	4610      	mov	r0, r2
 8002e48:	68fa      	ldr	r2, [r7, #12]
 8002e4a:	6811      	ldr	r1, [r2, #0]
 8002e4c:	ea43 0200 	orr.w	r2, r3, r0
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	440b      	add	r3, r1
 8002e56:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002e5a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3303      	adds	r3, #3
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	061a      	lsls	r2, r3, #24
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	3302      	adds	r3, #2
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	041b      	lsls	r3, r3, #16
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3301      	adds	r3, #1
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	021b      	lsls	r3, r3, #8
 8002e76:	4313      	orrs	r3, r2
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	7812      	ldrb	r2, [r2, #0]
 8002e7c:	4610      	mov	r0, r2
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	6811      	ldr	r1, [r2, #0]
 8002e82:	ea43 0200 	orr.w	r2, r3, r0
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	440b      	add	r3, r1
 8002e8c:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002e90:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	3318      	adds	r3, #24
 8002e9a:	011b      	lsls	r3, r3, #4
 8002e9c:	4413      	add	r3, r2
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	6811      	ldr	r1, [r2, #0]
 8002ea4:	f043 0201 	orr.w	r2, r3, #1
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	3318      	adds	r3, #24
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	440b      	add	r3, r1
 8002eb0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	e00e      	b.n	8002ed4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e006      	b.n	8002ed4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eca:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
  }
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3724      	adds	r7, #36	@ 0x24
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr

08002ede <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	b085      	sub	sp, #20
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ef0:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002ef2:	7afb      	ldrb	r3, [r7, #11]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d002      	beq.n	8002efe <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002ef8:	7afb      	ldrb	r3, [r7, #11]
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d11d      	bne.n	8002f3a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d002      	beq.n	8002f12 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d002      	beq.n	8002f26 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	3301      	adds	r3, #1
 8002f24:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	3301      	adds	r3, #1
 8002f38:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3714      	adds	r7, #20
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bc80      	pop	{r7}
 8002f44:	4770      	bx	lr

08002f46 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002f46:	b480      	push	{r7}
 8002f48:	b087      	sub	sp, #28
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	60f8      	str	r0, [r7, #12]
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	607a      	str	r2, [r7, #4]
 8002f52:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f5a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f5c:	7dfb      	ldrb	r3, [r7, #23]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d003      	beq.n	8002f6a <HAL_CAN_GetRxMessage+0x24>
 8002f62:	7dfb      	ldrb	r3, [r7, #23]
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	f040 8103 	bne.w	8003170 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10e      	bne.n	8002f8e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	f003 0303 	and.w	r3, r3, #3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d116      	bne.n	8002fac <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f82:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e0f7      	b.n	800317e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	f003 0303 	and.w	r3, r3, #3
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d107      	bne.n	8002fac <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0e8      	b.n	800317e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	331b      	adds	r3, #27
 8002fb4:	011b      	lsls	r3, r3, #4
 8002fb6:	4413      	add	r3, r2
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0204 	and.w	r2, r3, #4
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d10c      	bne.n	8002fe4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	331b      	adds	r3, #27
 8002fd2:	011b      	lsls	r3, r3, #4
 8002fd4:	4413      	add	r3, r2
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	0d5b      	lsrs	r3, r3, #21
 8002fda:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	e00b      	b.n	8002ffc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	331b      	adds	r3, #27
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	4413      	add	r3, r2
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	08db      	lsrs	r3, r3, #3
 8002ff4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	331b      	adds	r3, #27
 8003004:	011b      	lsls	r3, r3, #4
 8003006:	4413      	add	r3, r2
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0202 	and.w	r2, r3, #2
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	331b      	adds	r3, #27
 800301a:	011b      	lsls	r3, r3, #4
 800301c:	4413      	add	r3, r2
 800301e:	3304      	adds	r3, #4
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2208      	movs	r2, #8
 800302e:	611a      	str	r2, [r3, #16]
 8003030:	e00b      	b.n	800304a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	331b      	adds	r3, #27
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	4413      	add	r3, r2
 800303e:	3304      	adds	r3, #4
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 020f 	and.w	r2, r3, #15
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	331b      	adds	r3, #27
 8003052:	011b      	lsls	r3, r3, #4
 8003054:	4413      	add	r3, r2
 8003056:	3304      	adds	r3, #4
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	0a1b      	lsrs	r3, r3, #8
 800305c:	b2da      	uxtb	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	331b      	adds	r3, #27
 800306a:	011b      	lsls	r3, r3, #4
 800306c:	4413      	add	r3, r2
 800306e:	3304      	adds	r3, #4
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	0c1b      	lsrs	r3, r3, #16
 8003074:	b29a      	uxth	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	4413      	add	r3, r2
 8003084:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	b2da      	uxtb	r2, r3
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	011b      	lsls	r3, r3, #4
 8003098:	4413      	add	r3, r2
 800309a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	0a1a      	lsrs	r2, r3, #8
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	3301      	adds	r3, #1
 80030a6:	b2d2      	uxtb	r2, r2
 80030a8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	011b      	lsls	r3, r3, #4
 80030b2:	4413      	add	r3, r2
 80030b4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	0c1a      	lsrs	r2, r3, #16
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	3302      	adds	r3, #2
 80030c0:	b2d2      	uxtb	r2, r2
 80030c2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	4413      	add	r3, r2
 80030ce:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	0e1a      	lsrs	r2, r3, #24
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	3303      	adds	r3, #3
 80030da:	b2d2      	uxtb	r2, r2
 80030dc:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	4413      	add	r3, r2
 80030e8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	3304      	adds	r3, #4
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	011b      	lsls	r3, r3, #4
 80030fe:	4413      	add	r3, r2
 8003100:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	0a1a      	lsrs	r2, r3, #8
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	3305      	adds	r3, #5
 800310c:	b2d2      	uxtb	r2, r2
 800310e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	4413      	add	r3, r2
 800311a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	0c1a      	lsrs	r2, r3, #16
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	3306      	adds	r3, #6
 8003126:	b2d2      	uxtb	r2, r2
 8003128:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	4413      	add	r3, r2
 8003134:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	0e1a      	lsrs	r2, r3, #24
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	3307      	adds	r3, #7
 8003140:	b2d2      	uxtb	r2, r2
 8003142:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d108      	bne.n	800315c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68da      	ldr	r2, [r3, #12]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 0220 	orr.w	r2, r2, #32
 8003158:	60da      	str	r2, [r3, #12]
 800315a:	e007      	b.n	800316c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	691a      	ldr	r2, [r3, #16]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f042 0220 	orr.w	r2, r2, #32
 800316a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800316c:	2300      	movs	r3, #0
 800316e:	e006      	b.n	800317e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003174:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
  }
}
 800317e:	4618      	mov	r0, r3
 8003180:	371c      	adds	r7, #28
 8003182:	46bd      	mov	sp, r7
 8003184:	bc80      	pop	{r7}
 8003186:	4770      	bx	lr

08003188 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003198:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800319a:	7bfb      	ldrb	r3, [r7, #15]
 800319c:	2b01      	cmp	r3, #1
 800319e:	d002      	beq.n	80031a6 <HAL_CAN_ActivateNotification+0x1e>
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d109      	bne.n	80031ba <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6959      	ldr	r1, [r3, #20]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80031b6:	2300      	movs	r3, #0
 80031b8:	e006      	b.n	80031c8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031be:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
  }
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3714      	adds	r7, #20
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr

080031d2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b08a      	sub	sp, #40	@ 0x28
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80031da:	2300      	movs	r3, #0
 80031dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	691b      	ldr	r3, [r3, #16]
 8003204:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800320e:	6a3b      	ldr	r3, [r7, #32]
 8003210:	f003 0301 	and.w	r3, r3, #1
 8003214:	2b00      	cmp	r3, #0
 8003216:	d07c      	beq.n	8003312 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	2b00      	cmp	r3, #0
 8003220:	d023      	beq.n	800326a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2201      	movs	r2, #1
 8003228:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 f983 	bl	8003540 <HAL_CAN_TxMailbox0CompleteCallback>
 800323a:	e016      	b.n	800326a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	2b00      	cmp	r3, #0
 8003244:	d004      	beq.n	8003250 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003248:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24
 800324e:	e00c      	b.n	800326a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	f003 0308 	and.w	r3, r3, #8
 8003256:	2b00      	cmp	r3, #0
 8003258:	d004      	beq.n	8003264 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800325a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003260:	627b      	str	r3, [r7, #36]	@ 0x24
 8003262:	e002      	b.n	800326a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f000 f986 	bl	8003576 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003270:	2b00      	cmp	r3, #0
 8003272:	d024      	beq.n	80032be <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800327c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003284:	2b00      	cmp	r3, #0
 8003286:	d003      	beq.n	8003290 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 f962 	bl	8003552 <HAL_CAN_TxMailbox1CompleteCallback>
 800328e:	e016      	b.n	80032be <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003296:	2b00      	cmp	r3, #0
 8003298:	d004      	beq.n	80032a4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800329a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80032a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80032a2:	e00c      	b.n	80032be <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d004      	beq.n	80032b8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80032ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80032b6:	e002      	b.n	80032be <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f965 	bl	8003588 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d024      	beq.n	8003312 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80032d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d003      	beq.n	80032e4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 f941 	bl	8003564 <HAL_CAN_TxMailbox2CompleteCallback>
 80032e2:	e016      	b.n	8003312 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d004      	beq.n	80032f8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80032f6:	e00c      	b.n	8003312 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d004      	beq.n	800330c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003304:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003308:	627b      	str	r3, [r7, #36]	@ 0x24
 800330a:	e002      	b.n	8003312 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f000 f944 	bl	800359a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003312:	6a3b      	ldr	r3, [r7, #32]
 8003314:	f003 0308 	and.w	r3, r3, #8
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00c      	beq.n	8003336 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	f003 0310 	and.w	r3, r3, #16
 8003322:	2b00      	cmp	r3, #0
 8003324:	d007      	beq.n	8003336 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003328:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800332c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2210      	movs	r2, #16
 8003334:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003336:	6a3b      	ldr	r3, [r7, #32]
 8003338:	f003 0304 	and.w	r3, r3, #4
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00b      	beq.n	8003358 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d006      	beq.n	8003358 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2208      	movs	r2, #8
 8003350:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f000 f92a 	bl	80035ac <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003358:	6a3b      	ldr	r3, [r7, #32]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d009      	beq.n	8003376 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	f003 0303 	and.w	r3, r3, #3
 800336c:	2b00      	cmp	r3, #0
 800336e:	d002      	beq.n	8003376 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f7fd ff0d 	bl	8001190 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00c      	beq.n	800339a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	f003 0310 	and.w	r3, r3, #16
 8003386:	2b00      	cmp	r3, #0
 8003388:	d007      	beq.n	800339a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800338a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003390:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2210      	movs	r2, #16
 8003398:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800339a:	6a3b      	ldr	r3, [r7, #32]
 800339c:	f003 0320 	and.w	r3, r3, #32
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00b      	beq.n	80033bc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	f003 0308 	and.w	r3, r3, #8
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d006      	beq.n	80033bc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2208      	movs	r2, #8
 80033b4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f90a 	bl	80035d0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80033bc:	6a3b      	ldr	r3, [r7, #32]
 80033be:	f003 0310 	and.w	r3, r3, #16
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d009      	beq.n	80033da <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	f003 0303 	and.w	r3, r3, #3
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d002      	beq.n	80033da <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 f8f2 	bl	80035be <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80033da:	6a3b      	ldr	r3, [r7, #32]
 80033dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00b      	beq.n	80033fc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	f003 0310 	and.w	r3, r3, #16
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d006      	beq.n	80033fc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2210      	movs	r2, #16
 80033f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 f8f3 	bl	80035e2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80033fc:	6a3b      	ldr	r3, [r7, #32]
 80033fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00b      	beq.n	800341e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	f003 0308 	and.w	r3, r3, #8
 800340c:	2b00      	cmp	r3, #0
 800340e:	d006      	beq.n	800341e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2208      	movs	r2, #8
 8003416:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f000 f8eb 	bl	80035f4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d07b      	beq.n	8003520 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	f003 0304 	and.w	r3, r3, #4
 800342e:	2b00      	cmp	r3, #0
 8003430:	d072      	beq.n	8003518 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003432:	6a3b      	ldr	r3, [r7, #32]
 8003434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d008      	beq.n	800344e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003448:	f043 0301 	orr.w	r3, r3, #1
 800344c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800344e:	6a3b      	ldr	r3, [r7, #32]
 8003450:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003454:	2b00      	cmp	r3, #0
 8003456:	d008      	beq.n	800346a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003464:	f043 0302 	orr.w	r3, r3, #2
 8003468:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800346a:	6a3b      	ldr	r3, [r7, #32]
 800346c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003470:	2b00      	cmp	r3, #0
 8003472:	d008      	beq.n	8003486 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800347e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003480:	f043 0304 	orr.w	r3, r3, #4
 8003484:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800348c:	2b00      	cmp	r3, #0
 800348e:	d043      	beq.n	8003518 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003496:	2b00      	cmp	r3, #0
 8003498:	d03e      	beq.n	8003518 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034a0:	2b60      	cmp	r3, #96	@ 0x60
 80034a2:	d02b      	beq.n	80034fc <HAL_CAN_IRQHandler+0x32a>
 80034a4:	2b60      	cmp	r3, #96	@ 0x60
 80034a6:	d82e      	bhi.n	8003506 <HAL_CAN_IRQHandler+0x334>
 80034a8:	2b50      	cmp	r3, #80	@ 0x50
 80034aa:	d022      	beq.n	80034f2 <HAL_CAN_IRQHandler+0x320>
 80034ac:	2b50      	cmp	r3, #80	@ 0x50
 80034ae:	d82a      	bhi.n	8003506 <HAL_CAN_IRQHandler+0x334>
 80034b0:	2b40      	cmp	r3, #64	@ 0x40
 80034b2:	d019      	beq.n	80034e8 <HAL_CAN_IRQHandler+0x316>
 80034b4:	2b40      	cmp	r3, #64	@ 0x40
 80034b6:	d826      	bhi.n	8003506 <HAL_CAN_IRQHandler+0x334>
 80034b8:	2b30      	cmp	r3, #48	@ 0x30
 80034ba:	d010      	beq.n	80034de <HAL_CAN_IRQHandler+0x30c>
 80034bc:	2b30      	cmp	r3, #48	@ 0x30
 80034be:	d822      	bhi.n	8003506 <HAL_CAN_IRQHandler+0x334>
 80034c0:	2b10      	cmp	r3, #16
 80034c2:	d002      	beq.n	80034ca <HAL_CAN_IRQHandler+0x2f8>
 80034c4:	2b20      	cmp	r3, #32
 80034c6:	d005      	beq.n	80034d4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80034c8:	e01d      	b.n	8003506 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80034ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034cc:	f043 0308 	orr.w	r3, r3, #8
 80034d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034d2:	e019      	b.n	8003508 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80034d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d6:	f043 0310 	orr.w	r3, r3, #16
 80034da:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034dc:	e014      	b.n	8003508 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80034de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e0:	f043 0320 	orr.w	r3, r3, #32
 80034e4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034e6:	e00f      	b.n	8003508 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80034e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034f0:	e00a      	b.n	8003508 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80034f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034f8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80034fa:	e005      	b.n	8003508 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80034fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003502:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003504:	e000      	b.n	8003508 <HAL_CAN_IRQHandler+0x336>
            break;
 8003506:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	699a      	ldr	r2, [r3, #24]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003516:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2204      	movs	r2, #4
 800351e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	2b00      	cmp	r3, #0
 8003524:	d008      	beq.n	8003538 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800352a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352c:	431a      	orrs	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 f867 	bl	8003606 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003538:	bf00      	nop
 800353a:	3728      	adds	r7, #40	@ 0x28
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	bc80      	pop	{r7}
 8003550:	4770      	bx	lr

08003552 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003552:	b480      	push	{r7}
 8003554:	b083      	sub	sp, #12
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800355a:	bf00      	nop
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	bc80      	pop	{r7}
 8003562:	4770      	bx	lr

08003564 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	bc80      	pop	{r7}
 8003574:	4770      	bx	lr

08003576 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800357e:	bf00      	nop
 8003580:	370c      	adds	r7, #12
 8003582:	46bd      	mov	sp, r7
 8003584:	bc80      	pop	{r7}
 8003586:	4770      	bx	lr

08003588 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr

0800359a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800359a:	b480      	push	{r7}
 800359c:	b083      	sub	sp, #12
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bc80      	pop	{r7}
 80035aa:	4770      	bx	lr

080035ac <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr

080035be <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr

080035d0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	bc80      	pop	{r7}
 80035e0:	4770      	bx	lr

080035e2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80035e2:	b480      	push	{r7}
 80035e4:	b083      	sub	sp, #12
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bc80      	pop	{r7}
 80035f2:	4770      	bx	lr

080035f4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80035fc:	bf00      	nop
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	bc80      	pop	{r7}
 8003604:	4770      	bx	lr

08003606 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr

08003618 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003618:	b480      	push	{r7}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f003 0307 	and.w	r3, r3, #7
 8003626:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003628:	4b0c      	ldr	r3, [pc, #48]	@ (800365c <__NVIC_SetPriorityGrouping+0x44>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003634:	4013      	ands	r3, r2
 8003636:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003640:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003644:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003648:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800364a:	4a04      	ldr	r2, [pc, #16]	@ (800365c <__NVIC_SetPriorityGrouping+0x44>)
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	60d3      	str	r3, [r2, #12]
}
 8003650:	bf00      	nop
 8003652:	3714      	adds	r7, #20
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	e000ed00 	.word	0xe000ed00

08003660 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003664:	4b04      	ldr	r3, [pc, #16]	@ (8003678 <__NVIC_GetPriorityGrouping+0x18>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	0a1b      	lsrs	r3, r3, #8
 800366a:	f003 0307 	and.w	r3, r3, #7
}
 800366e:	4618      	mov	r0, r3
 8003670:	46bd      	mov	sp, r7
 8003672:	bc80      	pop	{r7}
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	e000ed00 	.word	0xe000ed00

0800367c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	2b00      	cmp	r3, #0
 800368c:	db0b      	blt.n	80036a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	f003 021f 	and.w	r2, r3, #31
 8003694:	4906      	ldr	r1, [pc, #24]	@ (80036b0 <__NVIC_EnableIRQ+0x34>)
 8003696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369a:	095b      	lsrs	r3, r3, #5
 800369c:	2001      	movs	r0, #1
 800369e:	fa00 f202 	lsl.w	r2, r0, r2
 80036a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036a6:	bf00      	nop
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bc80      	pop	{r7}
 80036ae:	4770      	bx	lr
 80036b0:	e000e100 	.word	0xe000e100

080036b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	6039      	str	r1, [r7, #0]
 80036be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	db0a      	blt.n	80036de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	490c      	ldr	r1, [pc, #48]	@ (8003700 <__NVIC_SetPriority+0x4c>)
 80036ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d2:	0112      	lsls	r2, r2, #4
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	440b      	add	r3, r1
 80036d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036dc:	e00a      	b.n	80036f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	4908      	ldr	r1, [pc, #32]	@ (8003704 <__NVIC_SetPriority+0x50>)
 80036e4:	79fb      	ldrb	r3, [r7, #7]
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	3b04      	subs	r3, #4
 80036ec:	0112      	lsls	r2, r2, #4
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	440b      	add	r3, r1
 80036f2:	761a      	strb	r2, [r3, #24]
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bc80      	pop	{r7}
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	e000e100 	.word	0xe000e100
 8003704:	e000ed00 	.word	0xe000ed00

08003708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003708:	b480      	push	{r7}
 800370a:	b089      	sub	sp, #36	@ 0x24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	f1c3 0307 	rsb	r3, r3, #7
 8003722:	2b04      	cmp	r3, #4
 8003724:	bf28      	it	cs
 8003726:	2304      	movcs	r3, #4
 8003728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3304      	adds	r3, #4
 800372e:	2b06      	cmp	r3, #6
 8003730:	d902      	bls.n	8003738 <NVIC_EncodePriority+0x30>
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	3b03      	subs	r3, #3
 8003736:	e000      	b.n	800373a <NVIC_EncodePriority+0x32>
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800373c:	f04f 32ff 	mov.w	r2, #4294967295
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	43da      	mvns	r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	401a      	ands	r2, r3
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003750:	f04f 31ff 	mov.w	r1, #4294967295
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	fa01 f303 	lsl.w	r3, r1, r3
 800375a:	43d9      	mvns	r1, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003760:	4313      	orrs	r3, r2
         );
}
 8003762:	4618      	mov	r0, r3
 8003764:	3724      	adds	r7, #36	@ 0x24
 8003766:	46bd      	mov	sp, r7
 8003768:	bc80      	pop	{r7}
 800376a:	4770      	bx	lr

0800376c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3b01      	subs	r3, #1
 8003778:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800377c:	d301      	bcc.n	8003782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800377e:	2301      	movs	r3, #1
 8003780:	e00f      	b.n	80037a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003782:	4a0a      	ldr	r2, [pc, #40]	@ (80037ac <SysTick_Config+0x40>)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3b01      	subs	r3, #1
 8003788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800378a:	210f      	movs	r1, #15
 800378c:	f04f 30ff 	mov.w	r0, #4294967295
 8003790:	f7ff ff90 	bl	80036b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003794:	4b05      	ldr	r3, [pc, #20]	@ (80037ac <SysTick_Config+0x40>)
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800379a:	4b04      	ldr	r3, [pc, #16]	@ (80037ac <SysTick_Config+0x40>)
 800379c:	2207      	movs	r2, #7
 800379e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	e000e010 	.word	0xe000e010

080037b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff ff2d 	bl	8003618 <__NVIC_SetPriorityGrouping>
}
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b086      	sub	sp, #24
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	4603      	mov	r3, r0
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037d8:	f7ff ff42 	bl	8003660 <__NVIC_GetPriorityGrouping>
 80037dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	6978      	ldr	r0, [r7, #20]
 80037e4:	f7ff ff90 	bl	8003708 <NVIC_EncodePriority>
 80037e8:	4602      	mov	r2, r0
 80037ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ee:	4611      	mov	r1, r2
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff5f 	bl	80036b4 <__NVIC_SetPriority>
}
 80037f6:	bf00      	nop
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	4603      	mov	r3, r0
 8003806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff35 	bl	800367c <__NVIC_EnableIRQ>
}
 8003812:	bf00      	nop
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7ff ffa2 	bl	800376c <SysTick_Config>
 8003828:	4603      	mov	r3, r0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003834:	b480      	push	{r7}
 8003836:	b087      	sub	sp, #28
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003842:	e16f      	b.n	8003b24 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	2101      	movs	r1, #1
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	fa01 f303 	lsl.w	r3, r1, r3
 8003850:	4013      	ands	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 8161 	beq.w	8003b1e <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 0303 	and.w	r3, r3, #3
 8003864:	2b01      	cmp	r3, #1
 8003866:	d005      	beq.n	8003874 <HAL_GPIO_Init+0x40>
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 0303 	and.w	r3, r3, #3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d130      	bne.n	80038d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	2203      	movs	r2, #3
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	43db      	mvns	r3, r3
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	68da      	ldr	r2, [r3, #12]
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038aa:	2201      	movs	r2, #1
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	4013      	ands	r3, r2
 80038b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	091b      	lsrs	r3, r3, #4
 80038c0:	f003 0201 	and.w	r2, r3, #1
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	2b03      	cmp	r3, #3
 80038e0:	d017      	beq.n	8003912 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	2203      	movs	r2, #3
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	43db      	mvns	r3, r3
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4013      	ands	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	689a      	ldr	r2, [r3, #8]
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	fa02 f303 	lsl.w	r3, r2, r3
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	4313      	orrs	r3, r2
 800390a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f003 0303 	and.w	r3, r3, #3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d123      	bne.n	8003966 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	08da      	lsrs	r2, r3, #3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	3208      	adds	r2, #8
 8003926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800392a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	220f      	movs	r2, #15
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	4013      	ands	r3, r2
 8003940:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	691a      	ldr	r2, [r3, #16]
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	08da      	lsrs	r2, r3, #3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3208      	adds	r2, #8
 8003960:	6939      	ldr	r1, [r7, #16]
 8003962:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	2203      	movs	r2, #3
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	43db      	mvns	r3, r3
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4013      	ands	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f003 0203 	and.w	r2, r3, #3
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 80bb 	beq.w	8003b1e <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039a8:	2300      	movs	r3, #0
 80039aa:	60bb      	str	r3, [r7, #8]
 80039ac:	4b64      	ldr	r3, [pc, #400]	@ (8003b40 <HAL_GPIO_Init+0x30c>)
 80039ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b0:	4a63      	ldr	r2, [pc, #396]	@ (8003b40 <HAL_GPIO_Init+0x30c>)
 80039b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80039b8:	4b61      	ldr	r3, [pc, #388]	@ (8003b40 <HAL_GPIO_Init+0x30c>)
 80039ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039c0:	60bb      	str	r3, [r7, #8]
 80039c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80039c4:	4a5f      	ldr	r2, [pc, #380]	@ (8003b44 <HAL_GPIO_Init+0x310>)
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	089b      	lsrs	r3, r3, #2
 80039ca:	3302      	adds	r3, #2
 80039cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	220f      	movs	r2, #15
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	43db      	mvns	r3, r3
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4013      	ands	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a57      	ldr	r2, [pc, #348]	@ (8003b48 <HAL_GPIO_Init+0x314>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d031      	beq.n	8003a54 <HAL_GPIO_Init+0x220>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a56      	ldr	r2, [pc, #344]	@ (8003b4c <HAL_GPIO_Init+0x318>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d02b      	beq.n	8003a50 <HAL_GPIO_Init+0x21c>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a55      	ldr	r2, [pc, #340]	@ (8003b50 <HAL_GPIO_Init+0x31c>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d025      	beq.n	8003a4c <HAL_GPIO_Init+0x218>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a54      	ldr	r2, [pc, #336]	@ (8003b54 <HAL_GPIO_Init+0x320>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d01f      	beq.n	8003a48 <HAL_GPIO_Init+0x214>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a53      	ldr	r2, [pc, #332]	@ (8003b58 <HAL_GPIO_Init+0x324>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d019      	beq.n	8003a44 <HAL_GPIO_Init+0x210>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a52      	ldr	r2, [pc, #328]	@ (8003b5c <HAL_GPIO_Init+0x328>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d013      	beq.n	8003a40 <HAL_GPIO_Init+0x20c>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a51      	ldr	r2, [pc, #324]	@ (8003b60 <HAL_GPIO_Init+0x32c>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d00d      	beq.n	8003a3c <HAL_GPIO_Init+0x208>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a50      	ldr	r2, [pc, #320]	@ (8003b64 <HAL_GPIO_Init+0x330>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d007      	beq.n	8003a38 <HAL_GPIO_Init+0x204>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a4f      	ldr	r2, [pc, #316]	@ (8003b68 <HAL_GPIO_Init+0x334>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d101      	bne.n	8003a34 <HAL_GPIO_Init+0x200>
 8003a30:	2308      	movs	r3, #8
 8003a32:	e010      	b.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a34:	2309      	movs	r3, #9
 8003a36:	e00e      	b.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a38:	2307      	movs	r3, #7
 8003a3a:	e00c      	b.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a3c:	2306      	movs	r3, #6
 8003a3e:	e00a      	b.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a40:	2305      	movs	r3, #5
 8003a42:	e008      	b.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a44:	2304      	movs	r3, #4
 8003a46:	e006      	b.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e004      	b.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	e002      	b.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a50:	2301      	movs	r3, #1
 8003a52:	e000      	b.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a54:	2300      	movs	r3, #0
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	f002 0203 	and.w	r2, r2, #3
 8003a5c:	0092      	lsls	r2, r2, #2
 8003a5e:	4093      	lsls	r3, r2
 8003a60:	461a      	mov	r2, r3
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a68:	4936      	ldr	r1, [pc, #216]	@ (8003b44 <HAL_GPIO_Init+0x310>)
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	089b      	lsrs	r3, r3, #2
 8003a6e:	3302      	adds	r3, #2
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a76:	4b3d      	ldr	r3, [pc, #244]	@ (8003b6c <HAL_GPIO_Init+0x338>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	43db      	mvns	r3, r3
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	4013      	ands	r3, r2
 8003a84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003a9a:	4a34      	ldr	r2, [pc, #208]	@ (8003b6c <HAL_GPIO_Init+0x338>)
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003aa0:	4b32      	ldr	r3, [pc, #200]	@ (8003b6c <HAL_GPIO_Init+0x338>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	4013      	ands	r3, r2
 8003aae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003ac4:	4a29      	ldr	r2, [pc, #164]	@ (8003b6c <HAL_GPIO_Init+0x338>)
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003aca:	4b28      	ldr	r3, [pc, #160]	@ (8003b6c <HAL_GPIO_Init+0x338>)
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	43db      	mvns	r3, r3
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003aee:	4a1f      	ldr	r2, [pc, #124]	@ (8003b6c <HAL_GPIO_Init+0x338>)
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003af4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b6c <HAL_GPIO_Init+0x338>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	43db      	mvns	r3, r3
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	4013      	ands	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8003b10:	693a      	ldr	r2, [r7, #16]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003b18:	4a14      	ldr	r2, [pc, #80]	@ (8003b6c <HAL_GPIO_Init+0x338>)
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	3301      	adds	r3, #1
 8003b22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f47f ae88 	bne.w	8003844 <HAL_GPIO_Init+0x10>
  }
}
 8003b34:	bf00      	nop
 8003b36:	bf00      	nop
 8003b38:	371c      	adds	r7, #28
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr
 8003b40:	40023800 	.word	0x40023800
 8003b44:	40013800 	.word	0x40013800
 8003b48:	40020000 	.word	0x40020000
 8003b4c:	40020400 	.word	0x40020400
 8003b50:	40020800 	.word	0x40020800
 8003b54:	40020c00 	.word	0x40020c00
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	40021400 	.word	0x40021400
 8003b60:	40021800 	.word	0x40021800
 8003b64:	40021c00 	.word	0x40021c00
 8003b68:	40022000 	.word	0x40022000
 8003b6c:	40013c00 	.word	0x40013c00

08003b70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	460b      	mov	r3, r1
 8003b7a:	807b      	strh	r3, [r7, #2]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b80:	787b      	ldrb	r3, [r7, #1]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d003      	beq.n	8003b8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b86:	887a      	ldrh	r2, [r7, #2]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b8c:	e003      	b.n	8003b96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b8e:	887b      	ldrh	r3, [r7, #2]
 8003b90:	041a      	lsls	r2, r3, #16
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	619a      	str	r2, [r3, #24]
}
 8003b96:	bf00      	nop
 8003b98:	370c      	adds	r7, #12
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bc80      	pop	{r7}
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	460b      	mov	r3, r1
 8003baa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bb2:	887a      	ldrh	r2, [r7, #2]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	041a      	lsls	r2, r3, #16
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	43d9      	mvns	r1, r3
 8003bbe:	887b      	ldrh	r3, [r7, #2]
 8003bc0:	400b      	ands	r3, r1
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	619a      	str	r2, [r3, #24]
}
 8003bc8:	bf00      	nop
 8003bca:	3714      	adds	r7, #20
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bc80      	pop	{r7}
 8003bd0:	4770      	bx	lr

08003bd2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b086      	sub	sp, #24
 8003bd6:	af02      	add	r7, sp, #8
 8003bd8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e101      	b.n	8003de8 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d106      	bne.n	8003c04 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f006 f8a8 	bl	8009d54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2203      	movs	r2, #3
 8003c08:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c12:	d102      	bne.n	8003c1a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f003 f954 	bl	8006ecc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6818      	ldr	r0, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	7c1a      	ldrb	r2, [r3, #16]
 8003c2c:	f88d 2000 	strb.w	r2, [sp]
 8003c30:	3304      	adds	r3, #4
 8003c32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c34:	f003 f83e 	bl	8006cb4 <USB_CoreInit>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d005      	beq.n	8003c4a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2202      	movs	r2, #2
 8003c42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e0ce      	b.n	8003de8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2100      	movs	r1, #0
 8003c50:	4618      	mov	r0, r3
 8003c52:	f003 f94b 	bl	8006eec <USB_SetCurrentMode>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d005      	beq.n	8003c68 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e0bf      	b.n	8003de8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c68:	2300      	movs	r3, #0
 8003c6a:	73fb      	strb	r3, [r7, #15]
 8003c6c:	e04a      	b.n	8003d04 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c6e:	7bfa      	ldrb	r2, [r7, #15]
 8003c70:	6879      	ldr	r1, [r7, #4]
 8003c72:	4613      	mov	r3, r2
 8003c74:	00db      	lsls	r3, r3, #3
 8003c76:	4413      	add	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	440b      	add	r3, r1
 8003c7c:	3315      	adds	r3, #21
 8003c7e:	2201      	movs	r2, #1
 8003c80:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c82:	7bfa      	ldrb	r2, [r7, #15]
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	00db      	lsls	r3, r3, #3
 8003c8a:	4413      	add	r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	440b      	add	r3, r1
 8003c90:	3314      	adds	r3, #20
 8003c92:	7bfa      	ldrb	r2, [r7, #15]
 8003c94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c96:	7bfa      	ldrb	r2, [r7, #15]
 8003c98:	7bfb      	ldrb	r3, [r7, #15]
 8003c9a:	b298      	uxth	r0, r3
 8003c9c:	6879      	ldr	r1, [r7, #4]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	00db      	lsls	r3, r3, #3
 8003ca2:	4413      	add	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	440b      	add	r3, r1
 8003ca8:	332e      	adds	r3, #46	@ 0x2e
 8003caa:	4602      	mov	r2, r0
 8003cac:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003cae:	7bfa      	ldrb	r2, [r7, #15]
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	00db      	lsls	r3, r3, #3
 8003cb6:	4413      	add	r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	440b      	add	r3, r1
 8003cbc:	3318      	adds	r3, #24
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003cc2:	7bfa      	ldrb	r2, [r7, #15]
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	00db      	lsls	r3, r3, #3
 8003cca:	4413      	add	r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	440b      	add	r3, r1
 8003cd0:	331c      	adds	r3, #28
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003cd6:	7bfa      	ldrb	r2, [r7, #15]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	4413      	add	r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	3320      	adds	r3, #32
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003cea:	7bfa      	ldrb	r2, [r7, #15]
 8003cec:	6879      	ldr	r1, [r7, #4]
 8003cee:	4613      	mov	r3, r2
 8003cf0:	00db      	lsls	r3, r3, #3
 8003cf2:	4413      	add	r3, r2
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	440b      	add	r3, r1
 8003cf8:	3324      	adds	r3, #36	@ 0x24
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cfe:	7bfb      	ldrb	r3, [r7, #15]
 8003d00:	3301      	adds	r3, #1
 8003d02:	73fb      	strb	r3, [r7, #15]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	791b      	ldrb	r3, [r3, #4]
 8003d08:	7bfa      	ldrb	r2, [r7, #15]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d3af      	bcc.n	8003c6e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d0e:	2300      	movs	r3, #0
 8003d10:	73fb      	strb	r3, [r7, #15]
 8003d12:	e044      	b.n	8003d9e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003d14:	7bfa      	ldrb	r2, [r7, #15]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	4413      	add	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003d26:	2200      	movs	r2, #0
 8003d28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003d2a:	7bfa      	ldrb	r2, [r7, #15]
 8003d2c:	6879      	ldr	r1, [r7, #4]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	00db      	lsls	r3, r3, #3
 8003d32:	4413      	add	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	440b      	add	r3, r1
 8003d38:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003d3c:	7bfa      	ldrb	r2, [r7, #15]
 8003d3e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003d40:	7bfa      	ldrb	r2, [r7, #15]
 8003d42:	6879      	ldr	r1, [r7, #4]
 8003d44:	4613      	mov	r3, r2
 8003d46:	00db      	lsls	r3, r3, #3
 8003d48:	4413      	add	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	440b      	add	r3, r1
 8003d4e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003d52:	2200      	movs	r2, #0
 8003d54:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003d56:	7bfa      	ldrb	r2, [r7, #15]
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	4413      	add	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003d68:	2200      	movs	r2, #0
 8003d6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003d6c:	7bfa      	ldrb	r2, [r7, #15]
 8003d6e:	6879      	ldr	r1, [r7, #4]
 8003d70:	4613      	mov	r3, r2
 8003d72:	00db      	lsls	r3, r3, #3
 8003d74:	4413      	add	r3, r2
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	440b      	add	r3, r1
 8003d7a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d82:	7bfa      	ldrb	r2, [r7, #15]
 8003d84:	6879      	ldr	r1, [r7, #4]
 8003d86:	4613      	mov	r3, r2
 8003d88:	00db      	lsls	r3, r3, #3
 8003d8a:	4413      	add	r3, r2
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	440b      	add	r3, r1
 8003d90:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003d94:	2200      	movs	r2, #0
 8003d96:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d98:	7bfb      	ldrb	r3, [r7, #15]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	73fb      	strb	r3, [r7, #15]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	791b      	ldrb	r3, [r3, #4]
 8003da2:	7bfa      	ldrb	r2, [r7, #15]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d3b5      	bcc.n	8003d14 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6818      	ldr	r0, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	7c1a      	ldrb	r2, [r3, #16]
 8003db0:	f88d 2000 	strb.w	r2, [sp]
 8003db4:	3304      	adds	r3, #4
 8003db6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003db8:	f003 f8e4 	bl	8006f84 <USB_DevInit>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d005      	beq.n	8003dce <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2202      	movs	r2, #2
 8003dc6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e00c      	b.n	8003de8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f004 f91b 	bl	800801c <USB_DevDisconnect>

  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3710      	adds	r7, #16
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d101      	bne.n	8003e06 <HAL_PCD_Start+0x16>
 8003e02:	2302      	movs	r3, #2
 8003e04:	e012      	b.n	8003e2c <HAL_PCD_Start+0x3c>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f003 f84a 	bl	8006eac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f004 f8dd 	bl	8007fdc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3708      	adds	r7, #8
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003e34:	b590      	push	{r4, r7, lr}
 8003e36:	b08d      	sub	sp, #52	@ 0x34
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e42:	6a3b      	ldr	r3, [r7, #32]
 8003e44:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f004 f994 	bl	8008178 <USB_GetMode>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f040 847e 	bne.w	8004754 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f004 f8fd 	bl	800805c <USB_ReadInterrupts>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f000 8474 	beq.w	8004752 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	0a1b      	lsrs	r3, r3, #8
 8003e74:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f004 f8ea 	bl	800805c <USB_ReadInterrupts>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d107      	bne.n	8003ea2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	695a      	ldr	r2, [r3, #20]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f002 0202 	and.w	r2, r2, #2
 8003ea0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f004 f8d8 	bl	800805c <USB_ReadInterrupts>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f003 0310 	and.w	r3, r3, #16
 8003eb2:	2b10      	cmp	r3, #16
 8003eb4:	d161      	bne.n	8003f7a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	699a      	ldr	r2, [r3, #24]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 0210 	bic.w	r2, r2, #16
 8003ec4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	f003 020f 	and.w	r2, r3, #15
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	00db      	lsls	r3, r3, #3
 8003ed6:	4413      	add	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	3304      	adds	r3, #4
 8003ee4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003eec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ef0:	d124      	bne.n	8003f3c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003ef2:	69ba      	ldr	r2, [r7, #24]
 8003ef4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003ef8:	4013      	ands	r3, r2
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d035      	beq.n	8003f6a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	091b      	lsrs	r3, r3, #4
 8003f06:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003f08:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	461a      	mov	r2, r3
 8003f10:	6a38      	ldr	r0, [r7, #32]
 8003f12:	f003 ff15 	bl	8007d40 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	68da      	ldr	r2, [r3, #12]
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	091b      	lsrs	r3, r3, #4
 8003f1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f22:	441a      	add	r2, r3
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	695a      	ldr	r2, [r3, #20]
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	091b      	lsrs	r3, r3, #4
 8003f30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f34:	441a      	add	r2, r3
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	615a      	str	r2, [r3, #20]
 8003f3a:	e016      	b.n	8003f6a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003f42:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003f46:	d110      	bne.n	8003f6a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003f4e:	2208      	movs	r2, #8
 8003f50:	4619      	mov	r1, r3
 8003f52:	6a38      	ldr	r0, [r7, #32]
 8003f54:	f003 fef4 	bl	8007d40 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	695a      	ldr	r2, [r3, #20]
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	091b      	lsrs	r3, r3, #4
 8003f60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f64:	441a      	add	r2, r3
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	699a      	ldr	r2, [r3, #24]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f042 0210 	orr.w	r2, r2, #16
 8003f78:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f004 f86c 	bl	800805c <USB_ReadInterrupts>
 8003f84:	4603      	mov	r3, r0
 8003f86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f8a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003f8e:	f040 80a7 	bne.w	80040e0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003f92:	2300      	movs	r3, #0
 8003f94:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f004 f870 	bl	8008080 <USB_ReadDevAllOutEpInterrupt>
 8003fa0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003fa2:	e099      	b.n	80040d8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 808e 	beq.w	80040cc <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fb6:	b2d2      	uxtb	r2, r2
 8003fb8:	4611      	mov	r1, r2
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f004 f892 	bl	80080e4 <USB_ReadDevOutEPInterrupt>
 8003fc0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00c      	beq.n	8003fe6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fce:	015a      	lsls	r2, r3, #5
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fd8:	461a      	mov	r2, r3
 8003fda:	2301      	movs	r3, #1
 8003fdc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003fde:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f000 fe93 	bl	8004d0c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	f003 0308 	and.w	r3, r3, #8
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d00c      	beq.n	800400a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff2:	015a      	lsls	r2, r3, #5
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	2308      	movs	r3, #8
 8004000:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004002:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 ff69 	bl	8004edc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	f003 0310 	and.w	r3, r3, #16
 8004010:	2b00      	cmp	r3, #0
 8004012:	d008      	beq.n	8004026 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004016:	015a      	lsls	r2, r3, #5
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	4413      	add	r3, r2
 800401c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004020:	461a      	mov	r2, r3
 8004022:	2310      	movs	r3, #16
 8004024:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d030      	beq.n	8004092 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004030:	6a3b      	ldr	r3, [r7, #32]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004038:	2b80      	cmp	r3, #128	@ 0x80
 800403a:	d109      	bne.n	8004050 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	69fa      	ldr	r2, [r7, #28]
 8004046:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800404a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800404e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004050:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004052:	4613      	mov	r3, r2
 8004054:	00db      	lsls	r3, r3, #3
 8004056:	4413      	add	r3, r2
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	4413      	add	r3, r2
 8004062:	3304      	adds	r3, #4
 8004064:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	78db      	ldrb	r3, [r3, #3]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d108      	bne.n	8004080 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	2200      	movs	r2, #0
 8004072:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004076:	b2db      	uxtb	r3, r3
 8004078:	4619      	mov	r1, r3
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f005 ff7e 	bl	8009f7c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004082:	015a      	lsls	r2, r3, #5
 8004084:	69fb      	ldr	r3, [r7, #28]
 8004086:	4413      	add	r3, r2
 8004088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800408c:	461a      	mov	r2, r3
 800408e:	2302      	movs	r3, #2
 8004090:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	f003 0320 	and.w	r3, r3, #32
 8004098:	2b00      	cmp	r3, #0
 800409a:	d008      	beq.n	80040ae <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800409c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409e:	015a      	lsls	r2, r3, #5
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	4413      	add	r3, r2
 80040a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040a8:	461a      	mov	r2, r3
 80040aa:	2320      	movs	r3, #32
 80040ac:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d009      	beq.n	80040cc <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80040b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ba:	015a      	lsls	r2, r3, #5
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	4413      	add	r3, r2
 80040c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040c4:	461a      	mov	r2, r3
 80040c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80040ca:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80040cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ce:	3301      	adds	r3, #1
 80040d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80040d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d4:	085b      	lsrs	r3, r3, #1
 80040d6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80040d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f47f af62 	bne.w	8003fa4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f003 ffb9 	bl	800805c <USB_ReadInterrupts>
 80040ea:	4603      	mov	r3, r0
 80040ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040f4:	f040 80db 	bne.w	80042ae <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f003 ffd8 	bl	80080b2 <USB_ReadDevAllInEpInterrupt>
 8004102:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004104:	2300      	movs	r3, #0
 8004106:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004108:	e0cd      	b.n	80042a6 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800410a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b00      	cmp	r3, #0
 8004112:	f000 80c2 	beq.w	800429a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800411c:	b2d2      	uxtb	r2, r2
 800411e:	4611      	mov	r1, r2
 8004120:	4618      	mov	r0, r3
 8004122:	f003 fffc 	bl	800811e <USB_ReadDevInEPInterrupt>
 8004126:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d057      	beq.n	80041e2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	f003 030f 	and.w	r3, r3, #15
 8004138:	2201      	movs	r2, #1
 800413a:	fa02 f303 	lsl.w	r3, r2, r3
 800413e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004146:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	43db      	mvns	r3, r3
 800414c:	69f9      	ldr	r1, [r7, #28]
 800414e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004152:	4013      	ands	r3, r2
 8004154:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004158:	015a      	lsls	r2, r3, #5
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	4413      	add	r3, r2
 800415e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004162:	461a      	mov	r2, r3
 8004164:	2301      	movs	r3, #1
 8004166:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	799b      	ldrb	r3, [r3, #6]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d132      	bne.n	80041d6 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004170:	6879      	ldr	r1, [r7, #4]
 8004172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004174:	4613      	mov	r3, r2
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	4413      	add	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	440b      	add	r3, r1
 800417e:	3320      	adds	r3, #32
 8004180:	6819      	ldr	r1, [r3, #0]
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004186:	4613      	mov	r3, r2
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	4413      	add	r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	4403      	add	r3, r0
 8004190:	331c      	adds	r3, #28
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4419      	add	r1, r3
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800419a:	4613      	mov	r3, r2
 800419c:	00db      	lsls	r3, r3, #3
 800419e:	4413      	add	r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4403      	add	r3, r0
 80041a4:	3320      	adds	r3, #32
 80041a6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80041a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d113      	bne.n	80041d6 <HAL_PCD_IRQHandler+0x3a2>
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041b2:	4613      	mov	r3, r2
 80041b4:	00db      	lsls	r3, r3, #3
 80041b6:	4413      	add	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	440b      	add	r3, r1
 80041bc:	3324      	adds	r3, #36	@ 0x24
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d108      	bne.n	80041d6 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6818      	ldr	r0, [r3, #0]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80041ce:	461a      	mov	r2, r3
 80041d0:	2101      	movs	r1, #1
 80041d2:	f004 f801 	bl	80081d8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80041d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	4619      	mov	r1, r3
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f005 fe48 	bl	8009e72 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	f003 0308 	and.w	r3, r3, #8
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d008      	beq.n	80041fe <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80041ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ee:	015a      	lsls	r2, r3, #5
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	4413      	add	r3, r2
 80041f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041f8:	461a      	mov	r2, r3
 80041fa:	2308      	movs	r3, #8
 80041fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b00      	cmp	r3, #0
 8004206:	d008      	beq.n	800421a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420a:	015a      	lsls	r2, r3, #5
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	4413      	add	r3, r2
 8004210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004214:	461a      	mov	r2, r3
 8004216:	2310      	movs	r3, #16
 8004218:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004220:	2b00      	cmp	r3, #0
 8004222:	d008      	beq.n	8004236 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004226:	015a      	lsls	r2, r3, #5
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	4413      	add	r3, r2
 800422c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004230:	461a      	mov	r2, r3
 8004232:	2340      	movs	r3, #64	@ 0x40
 8004234:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d023      	beq.n	8004288 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004240:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004242:	6a38      	ldr	r0, [r7, #32]
 8004244:	f003 f802 	bl	800724c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800424a:	4613      	mov	r3, r2
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	4413      	add	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	3310      	adds	r3, #16
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	4413      	add	r3, r2
 8004258:	3304      	adds	r3, #4
 800425a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	78db      	ldrb	r3, [r3, #3]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d108      	bne.n	8004276 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	2200      	movs	r2, #0
 8004268:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800426a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426c:	b2db      	uxtb	r3, r3
 800426e:	4619      	mov	r1, r3
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f005 fe95 	bl	8009fa0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004278:	015a      	lsls	r2, r3, #5
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	4413      	add	r3, r2
 800427e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004282:	461a      	mov	r2, r3
 8004284:	2302      	movs	r3, #2
 8004286:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004292:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f000 fcac 	bl	8004bf2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800429a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429c:	3301      	adds	r3, #1
 800429e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80042a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a2:	085b      	lsrs	r3, r3, #1
 80042a4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80042a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f47f af2e 	bne.w	800410a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f003 fed2 	bl	800805c <USB_ReadInterrupts>
 80042b8:	4603      	mov	r3, r0
 80042ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80042be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042c2:	d114      	bne.n	80042ee <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	69fa      	ldr	r2, [r7, #28]
 80042ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042d2:	f023 0301 	bic.w	r3, r3, #1
 80042d6:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f005 fe41 	bl	8009f60 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	695a      	ldr	r2, [r3, #20]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80042ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f003 feb2 	bl	800805c <USB_ReadInterrupts>
 80042f8:	4603      	mov	r3, r0
 80042fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004302:	d112      	bne.n	800432a <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	2b01      	cmp	r3, #1
 8004312:	d102      	bne.n	800431a <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f005 fdfd 	bl	8009f14 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	695a      	ldr	r2, [r3, #20]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004328:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4618      	mov	r0, r3
 8004330:	f003 fe94 	bl	800805c <USB_ReadInterrupts>
 8004334:	4603      	mov	r3, r0
 8004336:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800433a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800433e:	f040 80b7 	bne.w	80044b0 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	69fa      	ldr	r2, [r7, #28]
 800434c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004350:	f023 0301 	bic.w	r3, r3, #1
 8004354:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2110      	movs	r1, #16
 800435c:	4618      	mov	r0, r3
 800435e:	f002 ff75 	bl	800724c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004362:	2300      	movs	r3, #0
 8004364:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004366:	e046      	b.n	80043f6 <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800436a:	015a      	lsls	r2, r3, #5
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	4413      	add	r3, r2
 8004370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004374:	461a      	mov	r2, r3
 8004376:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800437a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800437c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800437e:	015a      	lsls	r2, r3, #5
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	4413      	add	r3, r2
 8004384:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800438c:	0151      	lsls	r1, r2, #5
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	440a      	add	r2, r1
 8004392:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004396:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800439a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800439c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800439e:	015a      	lsls	r2, r3, #5
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	4413      	add	r3, r2
 80043a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043a8:	461a      	mov	r2, r3
 80043aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80043ae:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80043b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b2:	015a      	lsls	r2, r3, #5
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	4413      	add	r3, r2
 80043b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043c0:	0151      	lsls	r1, r2, #5
 80043c2:	69fa      	ldr	r2, [r7, #28]
 80043c4:	440a      	add	r2, r1
 80043c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80043ce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80043d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043d2:	015a      	lsls	r2, r3, #5
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	4413      	add	r3, r2
 80043d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043e0:	0151      	lsls	r1, r2, #5
 80043e2:	69fa      	ldr	r2, [r7, #28]
 80043e4:	440a      	add	r2, r1
 80043e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80043ee:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f2:	3301      	adds	r3, #1
 80043f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	791b      	ldrb	r3, [r3, #4]
 80043fa:	461a      	mov	r2, r3
 80043fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043fe:	4293      	cmp	r3, r2
 8004400:	d3b2      	bcc.n	8004368 <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	69fa      	ldr	r2, [r7, #28]
 800440c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004410:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004414:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	7bdb      	ldrb	r3, [r3, #15]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d016      	beq.n	800444c <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004424:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004428:	69fa      	ldr	r2, [r7, #28]
 800442a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800442e:	f043 030b 	orr.w	r3, r3, #11
 8004432:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800443c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800443e:	69fa      	ldr	r2, [r7, #28]
 8004440:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004444:	f043 030b 	orr.w	r3, r3, #11
 8004448:	6453      	str	r3, [r2, #68]	@ 0x44
 800444a:	e015      	b.n	8004478 <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	69fa      	ldr	r2, [r7, #28]
 8004456:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800445a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800445e:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004462:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	69fa      	ldr	r2, [r7, #28]
 800446e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004472:	f043 030b 	orr.w	r3, r3, #11
 8004476:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	69fa      	ldr	r2, [r7, #28]
 8004482:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004486:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800448a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6818      	ldr	r0, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800449a:	461a      	mov	r2, r3
 800449c:	f003 fe9c 	bl	80081d8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	695a      	ldr	r2, [r3, #20]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80044ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f003 fdd1 	bl	800805c <USB_ReadInterrupts>
 80044ba:	4603      	mov	r3, r0
 80044bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044c4:	d123      	bne.n	800450e <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f003 fe61 	bl	8008192 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4618      	mov	r0, r3
 80044d6:	f002 ff2f 	bl	8007338 <USB_GetDevSpeed>
 80044da:	4603      	mov	r3, r0
 80044dc:	461a      	mov	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681c      	ldr	r4, [r3, #0]
 80044e6:	f001 f99b 	bl	8005820 <HAL_RCC_GetHCLKFreq>
 80044ea:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80044f0:	461a      	mov	r2, r3
 80044f2:	4620      	mov	r0, r4
 80044f4:	f002 fc38 	bl	8006d68 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f005 fce2 	bl	8009ec2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	695a      	ldr	r2, [r3, #20]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800450c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4618      	mov	r0, r3
 8004514:	f003 fda2 	bl	800805c <USB_ReadInterrupts>
 8004518:	4603      	mov	r3, r0
 800451a:	f003 0308 	and.w	r3, r3, #8
 800451e:	2b08      	cmp	r3, #8
 8004520:	d10a      	bne.n	8004538 <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f005 fcbf 	bl	8009ea6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	695a      	ldr	r2, [r3, #20]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f002 0208 	and.w	r2, r2, #8
 8004536:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4618      	mov	r0, r3
 800453e:	f003 fd8d 	bl	800805c <USB_ReadInterrupts>
 8004542:	4603      	mov	r3, r0
 8004544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004548:	2b80      	cmp	r3, #128	@ 0x80
 800454a:	d123      	bne.n	8004594 <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800454c:	6a3b      	ldr	r3, [r7, #32]
 800454e:	699b      	ldr	r3, [r3, #24]
 8004550:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004554:	6a3b      	ldr	r3, [r7, #32]
 8004556:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004558:	2301      	movs	r3, #1
 800455a:	627b      	str	r3, [r7, #36]	@ 0x24
 800455c:	e014      	b.n	8004588 <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800455e:	6879      	ldr	r1, [r7, #4]
 8004560:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004562:	4613      	mov	r3, r2
 8004564:	00db      	lsls	r3, r3, #3
 8004566:	4413      	add	r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	440b      	add	r3, r1
 800456c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	2b01      	cmp	r3, #1
 8004574:	d105      	bne.n	8004582 <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004578:	b2db      	uxtb	r3, r3
 800457a:	4619      	mov	r1, r3
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 fb07 	bl	8004b90 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004584:	3301      	adds	r3, #1
 8004586:	627b      	str	r3, [r7, #36]	@ 0x24
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	791b      	ldrb	r3, [r3, #4]
 800458c:	461a      	mov	r2, r3
 800458e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004590:	4293      	cmp	r3, r2
 8004592:	d3e4      	bcc.n	800455e <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4618      	mov	r0, r3
 800459a:	f003 fd5f 	bl	800805c <USB_ReadInterrupts>
 800459e:	4603      	mov	r3, r0
 80045a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80045a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045a8:	d13c      	bne.n	8004624 <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045aa:	2301      	movs	r3, #1
 80045ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80045ae:	e02b      	b.n	8004608 <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80045b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b2:	015a      	lsls	r2, r3, #5
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	4413      	add	r3, r2
 80045b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80045c0:	6879      	ldr	r1, [r7, #4]
 80045c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c4:	4613      	mov	r3, r2
 80045c6:	00db      	lsls	r3, r3, #3
 80045c8:	4413      	add	r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	440b      	add	r3, r1
 80045ce:	3318      	adds	r3, #24
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d115      	bne.n	8004602 <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80045d6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80045d8:	2b00      	cmp	r3, #0
 80045da:	da12      	bge.n	8004602 <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80045dc:	6879      	ldr	r1, [r7, #4]
 80045de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e0:	4613      	mov	r3, r2
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	4413      	add	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	440b      	add	r3, r1
 80045ea:	3317      	adds	r3, #23
 80045ec:	2201      	movs	r2, #1
 80045ee:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80045f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	4619      	mov	r1, r3
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f000 fac7 	bl	8004b90 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004604:	3301      	adds	r3, #1
 8004606:	627b      	str	r3, [r7, #36]	@ 0x24
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	791b      	ldrb	r3, [r3, #4]
 800460c:	461a      	mov	r2, r3
 800460e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004610:	4293      	cmp	r3, r2
 8004612:	d3cd      	bcc.n	80045b0 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	695a      	ldr	r2, [r3, #20]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004622:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4618      	mov	r0, r3
 800462a:	f003 fd17 	bl	800805c <USB_ReadInterrupts>
 800462e:	4603      	mov	r3, r0
 8004630:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004634:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004638:	d156      	bne.n	80046e8 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800463a:	2301      	movs	r3, #1
 800463c:	627b      	str	r3, [r7, #36]	@ 0x24
 800463e:	e045      	b.n	80046cc <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004642:	015a      	lsls	r2, r3, #5
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	4413      	add	r3, r2
 8004648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004650:	6879      	ldr	r1, [r7, #4]
 8004652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004654:	4613      	mov	r3, r2
 8004656:	00db      	lsls	r3, r3, #3
 8004658:	4413      	add	r3, r2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	440b      	add	r3, r1
 800465e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d12e      	bne.n	80046c6 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004668:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800466a:	2b00      	cmp	r3, #0
 800466c:	da2b      	bge.n	80046c6 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800467a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800467e:	429a      	cmp	r2, r3
 8004680:	d121      	bne.n	80046c6 <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004682:	6879      	ldr	r1, [r7, #4]
 8004684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004686:	4613      	mov	r3, r2
 8004688:	00db      	lsls	r3, r3, #3
 800468a:	4413      	add	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	440b      	add	r3, r1
 8004690:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004694:	2201      	movs	r2, #1
 8004696:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004698:	6a3b      	ldr	r3, [r7, #32]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80046a0:	6a3b      	ldr	r3, [r7, #32]
 80046a2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80046a4:	6a3b      	ldr	r3, [r7, #32]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d10a      	bne.n	80046c6 <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	69fa      	ldr	r2, [r7, #28]
 80046ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80046be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046c2:	6053      	str	r3, [r2, #4]
            break;
 80046c4:	e008      	b.n	80046d8 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c8:	3301      	adds	r3, #1
 80046ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	791b      	ldrb	r3, [r3, #4]
 80046d0:	461a      	mov	r2, r3
 80046d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d3b3      	bcc.n	8004640 <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695a      	ldr	r2, [r3, #20]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80046e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f003 fcb5 	bl	800805c <USB_ReadInterrupts>
 80046f2:	4603      	mov	r3, r0
 80046f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80046f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046fc:	d10a      	bne.n	8004714 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f005 fc60 	bl	8009fc4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	695a      	ldr	r2, [r3, #20]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004712:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4618      	mov	r0, r3
 800471a:	f003 fc9f 	bl	800805c <USB_ReadInterrupts>
 800471e:	4603      	mov	r3, r0
 8004720:	f003 0304 	and.w	r3, r3, #4
 8004724:	2b04      	cmp	r3, #4
 8004726:	d115      	bne.n	8004754 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	f003 0304 	and.w	r3, r3, #4
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f005 fc50 	bl	8009fe0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6859      	ldr	r1, [r3, #4]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	69ba      	ldr	r2, [r7, #24]
 800474c:	430a      	orrs	r2, r1
 800474e:	605a      	str	r2, [r3, #4]
 8004750:	e000      	b.n	8004754 <HAL_PCD_IRQHandler+0x920>
      return;
 8004752:	bf00      	nop
    }
  }
}
 8004754:	3734      	adds	r7, #52	@ 0x34
 8004756:	46bd      	mov	sp, r7
 8004758:	bd90      	pop	{r4, r7, pc}

0800475a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b082      	sub	sp, #8
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
 8004762:	460b      	mov	r3, r1
 8004764:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_PCD_SetAddress+0x1a>
 8004770:	2302      	movs	r3, #2
 8004772:	e012      	b.n	800479a <HAL_PCD_SetAddress+0x40>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	78fa      	ldrb	r2, [r7, #3]
 8004780:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	78fa      	ldrb	r2, [r7, #3]
 8004788:	4611      	mov	r1, r2
 800478a:	4618      	mov	r0, r3
 800478c:	f003 fc01 	bl	8007f92 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2200      	movs	r2, #0
 8004794:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b084      	sub	sp, #16
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
 80047aa:	4608      	mov	r0, r1
 80047ac:	4611      	mov	r1, r2
 80047ae:	461a      	mov	r2, r3
 80047b0:	4603      	mov	r3, r0
 80047b2:	70fb      	strb	r3, [r7, #3]
 80047b4:	460b      	mov	r3, r1
 80047b6:	803b      	strh	r3, [r7, #0]
 80047b8:	4613      	mov	r3, r2
 80047ba:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80047bc:	2300      	movs	r3, #0
 80047be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80047c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	da0f      	bge.n	80047e8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047c8:	78fb      	ldrb	r3, [r7, #3]
 80047ca:	f003 020f 	and.w	r2, r3, #15
 80047ce:	4613      	mov	r3, r2
 80047d0:	00db      	lsls	r3, r3, #3
 80047d2:	4413      	add	r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	3310      	adds	r3, #16
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	4413      	add	r3, r2
 80047dc:	3304      	adds	r3, #4
 80047de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2201      	movs	r2, #1
 80047e4:	705a      	strb	r2, [r3, #1]
 80047e6:	e00f      	b.n	8004808 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047e8:	78fb      	ldrb	r3, [r7, #3]
 80047ea:	f003 020f 	and.w	r2, r3, #15
 80047ee:	4613      	mov	r3, r2
 80047f0:	00db      	lsls	r3, r3, #3
 80047f2:	4413      	add	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	4413      	add	r3, r2
 80047fe:	3304      	adds	r3, #4
 8004800:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2200      	movs	r2, #0
 8004806:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004808:	78fb      	ldrb	r3, [r7, #3]
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	b2da      	uxtb	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004814:	883a      	ldrh	r2, [r7, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	78ba      	ldrb	r2, [r7, #2]
 800481e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	785b      	ldrb	r3, [r3, #1]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d004      	beq.n	8004832 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	461a      	mov	r2, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004832:	78bb      	ldrb	r3, [r7, #2]
 8004834:	2b02      	cmp	r3, #2
 8004836:	d102      	bne.n	800483e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004844:	2b01      	cmp	r3, #1
 8004846:	d101      	bne.n	800484c <HAL_PCD_EP_Open+0xaa>
 8004848:	2302      	movs	r3, #2
 800484a:	e00e      	b.n	800486a <HAL_PCD_EP_Open+0xc8>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68f9      	ldr	r1, [r7, #12]
 800485a:	4618      	mov	r0, r3
 800485c:	f002 fd90 	bl	8007380 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004868:	7afb      	ldrb	r3, [r7, #11]
}
 800486a:	4618      	mov	r0, r3
 800486c:	3710      	adds	r7, #16
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b084      	sub	sp, #16
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
 800487a:	460b      	mov	r3, r1
 800487c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800487e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004882:	2b00      	cmp	r3, #0
 8004884:	da0f      	bge.n	80048a6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004886:	78fb      	ldrb	r3, [r7, #3]
 8004888:	f003 020f 	and.w	r2, r3, #15
 800488c:	4613      	mov	r3, r2
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	4413      	add	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	3310      	adds	r3, #16
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	4413      	add	r3, r2
 800489a:	3304      	adds	r3, #4
 800489c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2201      	movs	r2, #1
 80048a2:	705a      	strb	r2, [r3, #1]
 80048a4:	e00f      	b.n	80048c6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048a6:	78fb      	ldrb	r3, [r7, #3]
 80048a8:	f003 020f 	and.w	r2, r3, #15
 80048ac:	4613      	mov	r3, r2
 80048ae:	00db      	lsls	r3, r3, #3
 80048b0:	4413      	add	r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	4413      	add	r3, r2
 80048bc:	3304      	adds	r3, #4
 80048be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80048c6:	78fb      	ldrb	r3, [r7, #3]
 80048c8:	f003 030f 	and.w	r3, r3, #15
 80048cc:	b2da      	uxtb	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d101      	bne.n	80048e0 <HAL_PCD_EP_Close+0x6e>
 80048dc:	2302      	movs	r3, #2
 80048de:	e00e      	b.n	80048fe <HAL_PCD_EP_Close+0x8c>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68f9      	ldr	r1, [r7, #12]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f002 fdcc 	bl	800748c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3710      	adds	r7, #16
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}

08004906 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004906:	b580      	push	{r7, lr}
 8004908:	b086      	sub	sp, #24
 800490a:	af00      	add	r7, sp, #0
 800490c:	60f8      	str	r0, [r7, #12]
 800490e:	607a      	str	r2, [r7, #4]
 8004910:	603b      	str	r3, [r7, #0]
 8004912:	460b      	mov	r3, r1
 8004914:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004916:	7afb      	ldrb	r3, [r7, #11]
 8004918:	f003 020f 	and.w	r2, r3, #15
 800491c:	4613      	mov	r3, r2
 800491e:	00db      	lsls	r3, r3, #3
 8004920:	4413      	add	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	4413      	add	r3, r2
 800492c:	3304      	adds	r3, #4
 800492e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	683a      	ldr	r2, [r7, #0]
 800493a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	2200      	movs	r2, #0
 8004940:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	2200      	movs	r2, #0
 8004946:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004948:	7afb      	ldrb	r3, [r7, #11]
 800494a:	f003 030f 	and.w	r3, r3, #15
 800494e:	b2da      	uxtb	r2, r3
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	799b      	ldrb	r3, [r3, #6]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d102      	bne.n	8004962 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6818      	ldr	r0, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	799b      	ldrb	r3, [r3, #6]
 800496a:	461a      	mov	r2, r3
 800496c:	6979      	ldr	r1, [r7, #20]
 800496e:	f002 fe69 	bl	8007644 <USB_EPStartXfer>

  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3718      	adds	r7, #24
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	460b      	mov	r3, r1
 8004986:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004988:	78fb      	ldrb	r3, [r7, #3]
 800498a:	f003 020f 	and.w	r2, r3, #15
 800498e:	6879      	ldr	r1, [r7, #4]
 8004990:	4613      	mov	r3, r2
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	4413      	add	r3, r2
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	440b      	add	r3, r1
 800499a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800499e:	681b      	ldr	r3, [r3, #0]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bc80      	pop	{r7}
 80049a8:	4770      	bx	lr

080049aa <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049aa:	b580      	push	{r7, lr}
 80049ac:	b086      	sub	sp, #24
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	60f8      	str	r0, [r7, #12]
 80049b2:	607a      	str	r2, [r7, #4]
 80049b4:	603b      	str	r3, [r7, #0]
 80049b6:	460b      	mov	r3, r1
 80049b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049ba:	7afb      	ldrb	r3, [r7, #11]
 80049bc:	f003 020f 	and.w	r2, r3, #15
 80049c0:	4613      	mov	r3, r2
 80049c2:	00db      	lsls	r3, r3, #3
 80049c4:	4413      	add	r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	3310      	adds	r3, #16
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	4413      	add	r3, r2
 80049ce:	3304      	adds	r3, #4
 80049d0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	683a      	ldr	r2, [r7, #0]
 80049dc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	2200      	movs	r2, #0
 80049e2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	2201      	movs	r2, #1
 80049e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049ea:	7afb      	ldrb	r3, [r7, #11]
 80049ec:	f003 030f 	and.w	r3, r3, #15
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	799b      	ldrb	r3, [r3, #6]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d102      	bne.n	8004a04 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6818      	ldr	r0, [r3, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	799b      	ldrb	r3, [r3, #6]
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	6979      	ldr	r1, [r7, #20]
 8004a10:	f002 fe18 	bl	8007644 <USB_EPStartXfer>

  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3718      	adds	r7, #24
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}

08004a1e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b084      	sub	sp, #16
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
 8004a26:	460b      	mov	r3, r1
 8004a28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004a2a:	78fb      	ldrb	r3, [r7, #3]
 8004a2c:	f003 030f 	and.w	r3, r3, #15
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	7912      	ldrb	r2, [r2, #4]
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d901      	bls.n	8004a3c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e04f      	b.n	8004adc <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	da0f      	bge.n	8004a64 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a44:	78fb      	ldrb	r3, [r7, #3]
 8004a46:	f003 020f 	and.w	r2, r3, #15
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	4413      	add	r3, r2
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	3310      	adds	r3, #16
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	4413      	add	r3, r2
 8004a58:	3304      	adds	r3, #4
 8004a5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	705a      	strb	r2, [r3, #1]
 8004a62:	e00d      	b.n	8004a80 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a64:	78fa      	ldrb	r2, [r7, #3]
 8004a66:	4613      	mov	r3, r2
 8004a68:	00db      	lsls	r3, r3, #3
 8004a6a:	4413      	add	r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	4413      	add	r3, r2
 8004a76:	3304      	adds	r3, #4
 8004a78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2201      	movs	r2, #1
 8004a84:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a86:	78fb      	ldrb	r3, [r7, #3]
 8004a88:	f003 030f 	and.w	r3, r3, #15
 8004a8c:	b2da      	uxtb	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d101      	bne.n	8004aa0 <HAL_PCD_EP_SetStall+0x82>
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	e01d      	b.n	8004adc <HAL_PCD_EP_SetStall+0xbe>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68f9      	ldr	r1, [r7, #12]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f003 f99d 	bl	8007dee <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ab4:	78fb      	ldrb	r3, [r7, #3]
 8004ab6:	f003 030f 	and.w	r3, r3, #15
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d109      	bne.n	8004ad2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6818      	ldr	r0, [r3, #0]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	7999      	ldrb	r1, [r3, #6]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004acc:	461a      	mov	r2, r3
 8004ace:	f003 fb83 	bl	80081d8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	460b      	mov	r3, r1
 8004aee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004af0:	78fb      	ldrb	r3, [r7, #3]
 8004af2:	f003 030f 	and.w	r3, r3, #15
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	7912      	ldrb	r2, [r2, #4]
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e042      	b.n	8004b88 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	da0f      	bge.n	8004b2a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b0a:	78fb      	ldrb	r3, [r7, #3]
 8004b0c:	f003 020f 	and.w	r2, r3, #15
 8004b10:	4613      	mov	r3, r2
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	4413      	add	r3, r2
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	3310      	adds	r3, #16
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	3304      	adds	r3, #4
 8004b20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2201      	movs	r2, #1
 8004b26:	705a      	strb	r2, [r3, #1]
 8004b28:	e00f      	b.n	8004b4a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b2a:	78fb      	ldrb	r3, [r7, #3]
 8004b2c:	f003 020f 	and.w	r2, r3, #15
 8004b30:	4613      	mov	r3, r2
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	4413      	add	r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	4413      	add	r3, r2
 8004b40:	3304      	adds	r3, #4
 8004b42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b50:	78fb      	ldrb	r3, [r7, #3]
 8004b52:	f003 030f 	and.w	r3, r3, #15
 8004b56:	b2da      	uxtb	r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d101      	bne.n	8004b6a <HAL_PCD_EP_ClrStall+0x86>
 8004b66:	2302      	movs	r3, #2
 8004b68:	e00e      	b.n	8004b88 <HAL_PCD_EP_ClrStall+0xa4>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68f9      	ldr	r1, [r7, #12]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f003 f9a5 	bl	8007ec8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	460b      	mov	r3, r1
 8004b9a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	da0c      	bge.n	8004bbe <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ba4:	78fb      	ldrb	r3, [r7, #3]
 8004ba6:	f003 020f 	and.w	r2, r3, #15
 8004baa:	4613      	mov	r3, r2
 8004bac:	00db      	lsls	r3, r3, #3
 8004bae:	4413      	add	r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	3310      	adds	r3, #16
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	3304      	adds	r3, #4
 8004bba:	60fb      	str	r3, [r7, #12]
 8004bbc:	e00c      	b.n	8004bd8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bbe:	78fb      	ldrb	r3, [r7, #3]
 8004bc0:	f003 020f 	and.w	r2, r3, #15
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	00db      	lsls	r3, r3, #3
 8004bc8:	4413      	add	r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	3304      	adds	r3, #4
 8004bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68f9      	ldr	r1, [r7, #12]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f002 ffc8 	bl	8007b74 <USB_EPStopXfer>
 8004be4:	4603      	mov	r3, r0
 8004be6:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004be8:	7afb      	ldrb	r3, [r7, #11]
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b08a      	sub	sp, #40	@ 0x28
 8004bf6:	af02      	add	r7, sp, #8
 8004bf8:	6078      	str	r0, [r7, #4]
 8004bfa:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	00db      	lsls	r3, r3, #3
 8004c0c:	4413      	add	r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	3310      	adds	r3, #16
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	4413      	add	r3, r2
 8004c16:	3304      	adds	r3, #4
 8004c18:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	695a      	ldr	r2, [r3, #20]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d901      	bls.n	8004c2a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e06b      	b.n	8004d02 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	691a      	ldr	r2, [r3, #16]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	69fa      	ldr	r2, [r7, #28]
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d902      	bls.n	8004c46 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	3303      	adds	r3, #3
 8004c4a:	089b      	lsrs	r3, r3, #2
 8004c4c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c4e:	e02a      	b.n	8004ca6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	691a      	ldr	r2, [r3, #16]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	1ad3      	subs	r3, r2, r3
 8004c5a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	69fa      	ldr	r2, [r7, #28]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d902      	bls.n	8004c6c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	3303      	adds	r3, #3
 8004c70:	089b      	lsrs	r3, r3, #2
 8004c72:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	68d9      	ldr	r1, [r3, #12]
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	4603      	mov	r3, r0
 8004c88:	6978      	ldr	r0, [r7, #20]
 8004c8a:	f003 f81c 	bl	8007cc6 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	68da      	ldr	r2, [r3, #12]
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	441a      	add	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	695a      	ldr	r2, [r3, #20]
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	441a      	add	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	015a      	lsls	r2, r3, #5
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	4413      	add	r3, r2
 8004cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004cb6:	69ba      	ldr	r2, [r7, #24]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d809      	bhi.n	8004cd0 <PCD_WriteEmptyTxFifo+0xde>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	695a      	ldr	r2, [r3, #20]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d203      	bcs.n	8004cd0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1bf      	bne.n	8004c50 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	691a      	ldr	r2, [r3, #16]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d811      	bhi.n	8004d00 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	f003 030f 	and.w	r3, r3, #15
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	43db      	mvns	r3, r3
 8004cf6:	6939      	ldr	r1, [r7, #16]
 8004cf8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3720      	adds	r7, #32
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
	...

08004d0c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b088      	sub	sp, #32
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	333c      	adds	r3, #60	@ 0x3c
 8004d24:	3304      	adds	r3, #4
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	799b      	ldrb	r3, [r3, #6]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d17b      	bne.n	8004e3a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	f003 0308 	and.w	r3, r3, #8
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d015      	beq.n	8004d78 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	4a61      	ldr	r2, [pc, #388]	@ (8004ed4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	f240 80b9 	bls.w	8004ec8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f000 80b3 	beq.w	8004ec8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	015a      	lsls	r2, r3, #5
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d6e:	461a      	mov	r2, r3
 8004d70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d74:	6093      	str	r3, [r2, #8]
 8004d76:	e0a7      	b.n	8004ec8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	f003 0320 	and.w	r3, r3, #32
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d009      	beq.n	8004d96 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	015a      	lsls	r2, r3, #5
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	4413      	add	r3, r2
 8004d8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d8e:	461a      	mov	r2, r3
 8004d90:	2320      	movs	r3, #32
 8004d92:	6093      	str	r3, [r2, #8]
 8004d94:	e098      	b.n	8004ec8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f040 8093 	bne.w	8004ec8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	4a4b      	ldr	r2, [pc, #300]	@ (8004ed4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d90f      	bls.n	8004dca <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d00a      	beq.n	8004dca <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	015a      	lsls	r2, r3, #5
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	4413      	add	r3, r2
 8004dbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dc6:	6093      	str	r3, [r2, #8]
 8004dc8:	e07e      	b.n	8004ec8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004dca:	683a      	ldr	r2, [r7, #0]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	4413      	add	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	4413      	add	r3, r2
 8004ddc:	3304      	adds	r3, #4
 8004dde:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6a1a      	ldr	r2, [r3, #32]
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	0159      	lsls	r1, r3, #5
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	440b      	add	r3, r1
 8004dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004df6:	1ad2      	subs	r2, r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d114      	bne.n	8004e2c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d109      	bne.n	8004e1e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6818      	ldr	r0, [r3, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e14:	461a      	mov	r2, r3
 8004e16:	2101      	movs	r1, #1
 8004e18:	f003 f9de 	bl	80081d8 <USB_EP0_OutStart>
 8004e1c:	e006      	b.n	8004e2c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	68da      	ldr	r2, [r3, #12]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	441a      	add	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	4619      	mov	r1, r3
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f005 f802 	bl	8009e3c <HAL_PCD_DataOutStageCallback>
 8004e38:	e046      	b.n	8004ec8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	4a26      	ldr	r2, [pc, #152]	@ (8004ed8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d124      	bne.n	8004e8c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00a      	beq.n	8004e62 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	015a      	lsls	r2, r3, #5
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	4413      	add	r3, r2
 8004e54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e58:	461a      	mov	r2, r3
 8004e5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e5e:	6093      	str	r3, [r2, #8]
 8004e60:	e032      	b.n	8004ec8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	f003 0320 	and.w	r3, r3, #32
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d008      	beq.n	8004e7e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	015a      	lsls	r2, r3, #5
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	4413      	add	r3, r2
 8004e74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e78:	461a      	mov	r2, r3
 8004e7a:	2320      	movs	r3, #32
 8004e7c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	4619      	mov	r1, r3
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f004 ffd9 	bl	8009e3c <HAL_PCD_DataOutStageCallback>
 8004e8a:	e01d      	b.n	8004ec8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d114      	bne.n	8004ebc <PCD_EP_OutXfrComplete_int+0x1b0>
 8004e92:	6879      	ldr	r1, [r7, #4]
 8004e94:	683a      	ldr	r2, [r7, #0]
 8004e96:	4613      	mov	r3, r2
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	4413      	add	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	440b      	add	r3, r1
 8004ea0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d108      	bne.n	8004ebc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6818      	ldr	r0, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	2100      	movs	r1, #0
 8004eb8:	f003 f98e 	bl	80081d8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f004 ffba 	bl	8009e3c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3720      	adds	r7, #32
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	4f54300a 	.word	0x4f54300a
 8004ed8:	4f54310a 	.word	0x4f54310a

08004edc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b086      	sub	sp, #24
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	333c      	adds	r3, #60	@ 0x3c
 8004ef4:	3304      	adds	r3, #4
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	015a      	lsls	r2, r3, #5
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	4413      	add	r3, r2
 8004f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	4a15      	ldr	r2, [pc, #84]	@ (8004f64 <PCD_EP_OutSetupPacket_int+0x88>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d90e      	bls.n	8004f30 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d009      	beq.n	8004f30 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	015a      	lsls	r2, r3, #5
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	4413      	add	r3, r2
 8004f24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f28:	461a      	mov	r2, r3
 8004f2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f2e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004f30:	6878      	ldr	r0, [r7, #4]
 8004f32:	f004 ff71 	bl	8009e18 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	4a0a      	ldr	r2, [pc, #40]	@ (8004f64 <PCD_EP_OutSetupPacket_int+0x88>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d90c      	bls.n	8004f58 <PCD_EP_OutSetupPacket_int+0x7c>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	799b      	ldrb	r3, [r3, #6]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d108      	bne.n	8004f58 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6818      	ldr	r0, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f50:	461a      	mov	r2, r3
 8004f52:	2101      	movs	r1, #1
 8004f54:	f003 f940 	bl	80081d8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3718      	adds	r7, #24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	4f54300a 	.word	0x4f54300a

08004f68 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	460b      	mov	r3, r1
 8004f72:	70fb      	strb	r3, [r7, #3]
 8004f74:	4613      	mov	r3, r2
 8004f76:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004f80:	78fb      	ldrb	r3, [r7, #3]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d107      	bne.n	8004f96 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004f86:	883b      	ldrh	r3, [r7, #0]
 8004f88:	0419      	lsls	r1, r3, #16
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68ba      	ldr	r2, [r7, #8]
 8004f90:	430a      	orrs	r2, r1
 8004f92:	629a      	str	r2, [r3, #40]	@ 0x28
 8004f94:	e028      	b.n	8004fe8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f9c:	0c1b      	lsrs	r3, r3, #16
 8004f9e:	68ba      	ldr	r2, [r7, #8]
 8004fa0:	4413      	add	r3, r2
 8004fa2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	73fb      	strb	r3, [r7, #15]
 8004fa8:	e00d      	b.n	8004fc6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	7bfb      	ldrb	r3, [r7, #15]
 8004fb0:	3340      	adds	r3, #64	@ 0x40
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	4413      	add	r3, r2
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	0c1b      	lsrs	r3, r3, #16
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004fc0:	7bfb      	ldrb	r3, [r7, #15]
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	73fb      	strb	r3, [r7, #15]
 8004fc6:	7bfa      	ldrb	r2, [r7, #15]
 8004fc8:	78fb      	ldrb	r3, [r7, #3]
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d3ec      	bcc.n	8004faa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004fd0:	883b      	ldrh	r3, [r7, #0]
 8004fd2:	0418      	lsls	r0, r3, #16
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6819      	ldr	r1, [r3, #0]
 8004fd8:	78fb      	ldrb	r3, [r7, #3]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	68ba      	ldr	r2, [r7, #8]
 8004fde:	4302      	orrs	r2, r0
 8004fe0:	3340      	adds	r3, #64	@ 0x40
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	440b      	add	r3, r1
 8004fe6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bc80      	pop	{r7}
 8004ff2:	4770      	bx	lr

08004ff4 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	887a      	ldrh	r2, [r7, #2]
 8005006:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	bc80      	pop	{r7}
 8005012:	4770      	bx	lr

08005014 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b08a      	sub	sp, #40	@ 0x28
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e23b      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0301 	and.w	r3, r3, #1
 800502e:	2b00      	cmp	r3, #0
 8005030:	d050      	beq.n	80050d4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005032:	4b9e      	ldr	r3, [pc, #632]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f003 030c 	and.w	r3, r3, #12
 800503a:	2b04      	cmp	r3, #4
 800503c:	d00c      	beq.n	8005058 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800503e:	4b9b      	ldr	r3, [pc, #620]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005046:	2b08      	cmp	r3, #8
 8005048:	d112      	bne.n	8005070 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800504a:	4b98      	ldr	r3, [pc, #608]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005052:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005056:	d10b      	bne.n	8005070 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005058:	4b94      	ldr	r3, [pc, #592]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d036      	beq.n	80050d2 <HAL_RCC_OscConfig+0xbe>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d132      	bne.n	80050d2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e216      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	4b8e      	ldr	r3, [pc, #568]	@ (80052b0 <HAL_RCC_OscConfig+0x29c>)
 8005076:	b2d2      	uxtb	r2, r2
 8005078:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d013      	beq.n	80050aa <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005082:	f7fd f9a5 	bl	80023d0 <HAL_GetTick>
 8005086:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005088:	e008      	b.n	800509c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800508a:	f7fd f9a1 	bl	80023d0 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	6a3b      	ldr	r3, [r7, #32]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b64      	cmp	r3, #100	@ 0x64
 8005096:	d901      	bls.n	800509c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e200      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800509c:	4b83      	ldr	r3, [pc, #524]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d0f0      	beq.n	800508a <HAL_RCC_OscConfig+0x76>
 80050a8:	e014      	b.n	80050d4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050aa:	f7fd f991 	bl	80023d0 <HAL_GetTick>
 80050ae:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050b0:	e008      	b.n	80050c4 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050b2:	f7fd f98d 	bl	80023d0 <HAL_GetTick>
 80050b6:	4602      	mov	r2, r0
 80050b8:	6a3b      	ldr	r3, [r7, #32]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	2b64      	cmp	r3, #100	@ 0x64
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e1ec      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050c4:	4b79      	ldr	r3, [pc, #484]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1f0      	bne.n	80050b2 <HAL_RCC_OscConfig+0x9e>
 80050d0:	e000      	b.n	80050d4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0302 	and.w	r3, r3, #2
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d077      	beq.n	80051d0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80050e0:	4b72      	ldr	r3, [pc, #456]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f003 030c 	and.w	r3, r3, #12
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d00b      	beq.n	8005104 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050ec:	4b6f      	ldr	r3, [pc, #444]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d126      	bne.n	8005146 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80050f8:	4b6c      	ldr	r3, [pc, #432]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d120      	bne.n	8005146 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005104:	4b69      	ldr	r3, [pc, #420]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0302 	and.w	r3, r3, #2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d005      	beq.n	800511c <HAL_RCC_OscConfig+0x108>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d001      	beq.n	800511c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e1c0      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800511c:	4b63      	ldr	r3, [pc, #396]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	21f8      	movs	r1, #248	@ 0xf8
 800512a:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800512c:	68f9      	ldr	r1, [r7, #12]
 800512e:	fa91 f1a1 	rbit	r1, r1
 8005132:	6139      	str	r1, [r7, #16]
  return result;
 8005134:	6939      	ldr	r1, [r7, #16]
 8005136:	fab1 f181 	clz	r1, r1
 800513a:	b2c9      	uxtb	r1, r1
 800513c:	408b      	lsls	r3, r1
 800513e:	495b      	ldr	r1, [pc, #364]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005140:	4313      	orrs	r3, r2
 8005142:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005144:	e044      	b.n	80051d0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d02a      	beq.n	80051a4 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800514e:	4b59      	ldr	r3, [pc, #356]	@ (80052b4 <HAL_RCC_OscConfig+0x2a0>)
 8005150:	2201      	movs	r2, #1
 8005152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005154:	f7fd f93c 	bl	80023d0 <HAL_GetTick>
 8005158:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800515c:	f7fd f938 	bl	80023d0 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b02      	cmp	r3, #2
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e197      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800516e:	4b4f      	ldr	r3, [pc, #316]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 0302 	and.w	r3, r3, #2
 8005176:	2b00      	cmp	r3, #0
 8005178:	d0f0      	beq.n	800515c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800517a:	4b4c      	ldr	r3, [pc, #304]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	21f8      	movs	r1, #248	@ 0xf8
 8005188:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800518a:	6979      	ldr	r1, [r7, #20]
 800518c:	fa91 f1a1 	rbit	r1, r1
 8005190:	61b9      	str	r1, [r7, #24]
  return result;
 8005192:	69b9      	ldr	r1, [r7, #24]
 8005194:	fab1 f181 	clz	r1, r1
 8005198:	b2c9      	uxtb	r1, r1
 800519a:	408b      	lsls	r3, r1
 800519c:	4943      	ldr	r1, [pc, #268]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	600b      	str	r3, [r1, #0]
 80051a2:	e015      	b.n	80051d0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051a4:	4b43      	ldr	r3, [pc, #268]	@ (80052b4 <HAL_RCC_OscConfig+0x2a0>)
 80051a6:	2200      	movs	r2, #0
 80051a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051aa:	f7fd f911 	bl	80023d0 <HAL_GetTick>
 80051ae:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051b0:	e008      	b.n	80051c4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051b2:	f7fd f90d 	bl	80023d0 <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	6a3b      	ldr	r3, [r7, #32]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d901      	bls.n	80051c4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e16c      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051c4:	4b39      	ldr	r3, [pc, #228]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1f0      	bne.n	80051b2 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0308 	and.w	r3, r3, #8
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d030      	beq.n	800523e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d016      	beq.n	8005212 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051e4:	4b34      	ldr	r3, [pc, #208]	@ (80052b8 <HAL_RCC_OscConfig+0x2a4>)
 80051e6:	2201      	movs	r2, #1
 80051e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051ea:	f7fd f8f1 	bl	80023d0 <HAL_GetTick>
 80051ee:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80051f2:	f7fd f8ed 	bl	80023d0 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	6a3b      	ldr	r3, [r7, #32]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e14c      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005204:	4b29      	ldr	r3, [pc, #164]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005206:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005208:	f003 0302 	and.w	r3, r3, #2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0f0      	beq.n	80051f2 <HAL_RCC_OscConfig+0x1de>
 8005210:	e015      	b.n	800523e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005212:	4b29      	ldr	r3, [pc, #164]	@ (80052b8 <HAL_RCC_OscConfig+0x2a4>)
 8005214:	2200      	movs	r2, #0
 8005216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005218:	f7fd f8da 	bl	80023d0 <HAL_GetTick>
 800521c:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005220:	f7fd f8d6 	bl	80023d0 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e135      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005232:	4b1e      	ldr	r3, [pc, #120]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005236:	f003 0302 	and.w	r3, r3, #2
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f0      	bne.n	8005220 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0304 	and.w	r3, r3, #4
 8005246:	2b00      	cmp	r3, #0
 8005248:	f000 8087 	beq.w	800535a <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 800524c:	2300      	movs	r3, #0
 800524e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005252:	4b16      	ldr	r3, [pc, #88]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d110      	bne.n	8005280 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800525e:	2300      	movs	r3, #0
 8005260:	60bb      	str	r3, [r7, #8]
 8005262:	4b12      	ldr	r3, [pc, #72]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005266:	4a11      	ldr	r2, [pc, #68]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005268:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800526c:	6413      	str	r3, [r2, #64]	@ 0x40
 800526e:	4b0f      	ldr	r3, [pc, #60]	@ (80052ac <HAL_RCC_OscConfig+0x298>)
 8005270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005272:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005276:	60bb      	str	r3, [r7, #8]
 8005278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800527a:	2301      	movs	r3, #1
 800527c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005280:	4b0e      	ldr	r3, [pc, #56]	@ (80052bc <HAL_RCC_OscConfig+0x2a8>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a0d      	ldr	r2, [pc, #52]	@ (80052bc <HAL_RCC_OscConfig+0x2a8>)
 8005286:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800528a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800528c:	4b0b      	ldr	r3, [pc, #44]	@ (80052bc <HAL_RCC_OscConfig+0x2a8>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005294:	2b00      	cmp	r3, #0
 8005296:	d122      	bne.n	80052de <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005298:	4b08      	ldr	r3, [pc, #32]	@ (80052bc <HAL_RCC_OscConfig+0x2a8>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a07      	ldr	r2, [pc, #28]	@ (80052bc <HAL_RCC_OscConfig+0x2a8>)
 800529e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052a4:	f7fd f894 	bl	80023d0 <HAL_GetTick>
 80052a8:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052aa:	e012      	b.n	80052d2 <HAL_RCC_OscConfig+0x2be>
 80052ac:	40023800 	.word	0x40023800
 80052b0:	40023802 	.word	0x40023802
 80052b4:	42470000 	.word	0x42470000
 80052b8:	42470e80 	.word	0x42470e80
 80052bc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052c0:	f7fd f886 	bl	80023d0 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d901      	bls.n	80052d2 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e0e5      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d2:	4b75      	ldr	r3, [pc, #468]	@ (80054a8 <HAL_RCC_OscConfig+0x494>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d0f0      	beq.n	80052c0 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	689a      	ldr	r2, [r3, #8]
 80052e2:	4b72      	ldr	r3, [pc, #456]	@ (80054ac <HAL_RCC_OscConfig+0x498>)
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d015      	beq.n	800531c <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052f0:	f7fd f86e 	bl	80023d0 <HAL_GetTick>
 80052f4:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052f6:	e00a      	b.n	800530e <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052f8:	f7fd f86a 	bl	80023d0 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005306:	4293      	cmp	r3, r2
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e0c7      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800530e:	4b68      	ldr	r3, [pc, #416]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 8005310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005312:	f003 0302 	and.w	r3, r3, #2
 8005316:	2b00      	cmp	r3, #0
 8005318:	d0ee      	beq.n	80052f8 <HAL_RCC_OscConfig+0x2e4>
 800531a:	e014      	b.n	8005346 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800531c:	f7fd f858 	bl	80023d0 <HAL_GetTick>
 8005320:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005322:	e00a      	b.n	800533a <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005324:	f7fd f854 	bl	80023d0 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	6a3b      	ldr	r3, [r7, #32]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005332:	4293      	cmp	r3, r2
 8005334:	d901      	bls.n	800533a <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e0b1      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800533a:	4b5d      	ldr	r3, [pc, #372]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 800533c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1ee      	bne.n	8005324 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005346:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800534a:	2b01      	cmp	r3, #1
 800534c:	d105      	bne.n	800535a <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800534e:	4b58      	ldr	r3, [pc, #352]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 8005350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005352:	4a57      	ldr	r2, [pc, #348]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 8005354:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005358:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	699b      	ldr	r3, [r3, #24]
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 809c 	beq.w	800549c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005364:	4b52      	ldr	r3, [pc, #328]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f003 030c 	and.w	r3, r3, #12
 800536c:	2b08      	cmp	r3, #8
 800536e:	d061      	beq.n	8005434 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	2b02      	cmp	r3, #2
 8005376:	d146      	bne.n	8005406 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005378:	4b4e      	ldr	r3, [pc, #312]	@ (80054b4 <HAL_RCC_OscConfig+0x4a0>)
 800537a:	2200      	movs	r2, #0
 800537c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800537e:	f7fd f827 	bl	80023d0 <HAL_GetTick>
 8005382:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005384:	e008      	b.n	8005398 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005386:	f7fd f823 	bl	80023d0 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	2b64      	cmp	r3, #100	@ 0x64
 8005392:	d901      	bls.n	8005398 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e082      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005398:	4b45      	ldr	r3, [pc, #276]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d1f0      	bne.n	8005386 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053a4:	4b42      	ldr	r3, [pc, #264]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	4b43      	ldr	r3, [pc, #268]	@ (80054b8 <HAL_RCC_OscConfig+0x4a4>)
 80053aa:	4013      	ands	r3, r2
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	69d1      	ldr	r1, [r2, #28]
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	6a12      	ldr	r2, [r2, #32]
 80053b4:	4311      	orrs	r1, r2
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053ba:	0192      	lsls	r2, r2, #6
 80053bc:	4311      	orrs	r1, r2
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80053c2:	0612      	lsls	r2, r2, #24
 80053c4:	4311      	orrs	r1, r2
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80053ca:	0852      	lsrs	r2, r2, #1
 80053cc:	3a01      	subs	r2, #1
 80053ce:	0412      	lsls	r2, r2, #16
 80053d0:	430a      	orrs	r2, r1
 80053d2:	4937      	ldr	r1, [pc, #220]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053d8:	4b36      	ldr	r3, [pc, #216]	@ (80054b4 <HAL_RCC_OscConfig+0x4a0>)
 80053da:	2201      	movs	r2, #1
 80053dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053de:	f7fc fff7 	bl	80023d0 <HAL_GetTick>
 80053e2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053e4:	e008      	b.n	80053f8 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053e6:	f7fc fff3 	bl	80023d0 <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	6a3b      	ldr	r3, [r7, #32]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b64      	cmp	r3, #100	@ 0x64
 80053f2:	d901      	bls.n	80053f8 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e052      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053f8:	4b2d      	ldr	r3, [pc, #180]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d0f0      	beq.n	80053e6 <HAL_RCC_OscConfig+0x3d2>
 8005404:	e04a      	b.n	800549c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005406:	4b2b      	ldr	r3, [pc, #172]	@ (80054b4 <HAL_RCC_OscConfig+0x4a0>)
 8005408:	2200      	movs	r2, #0
 800540a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800540c:	f7fc ffe0 	bl	80023d0 <HAL_GetTick>
 8005410:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005412:	e008      	b.n	8005426 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005414:	f7fc ffdc 	bl	80023d0 <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	2b64      	cmp	r3, #100	@ 0x64
 8005420:	d901      	bls.n	8005426 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e03b      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005426:	4b22      	ldr	r3, [pc, #136]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d1f0      	bne.n	8005414 <HAL_RCC_OscConfig+0x400>
 8005432:	e033      	b.n	800549c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	2b01      	cmp	r3, #1
 800543a:	d101      	bne.n	8005440 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e02e      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8005440:	4b1b      	ldr	r3, [pc, #108]	@ (80054b0 <HAL_RCC_OscConfig+0x49c>)
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005446:	69fb      	ldr	r3, [r7, #28]
 8005448:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	429a      	cmp	r2, r3
 8005452:	d121      	bne.n	8005498 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800545e:	429a      	cmp	r2, r3
 8005460:	d11a      	bne.n	8005498 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005462:	69fa      	ldr	r2, [r7, #28]
 8005464:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005468:	4013      	ands	r3, r2
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800546e:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005470:	4293      	cmp	r3, r2
 8005472:	d111      	bne.n	8005498 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800547e:	085b      	lsrs	r3, r3, #1
 8005480:	3b01      	subs	r3, #1
 8005482:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005484:	429a      	cmp	r2, r3
 8005486:	d107      	bne.n	8005498 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005492:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005494:	429a      	cmp	r2, r3
 8005496:	d001      	beq.n	800549c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e000      	b.n	800549e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3728      	adds	r7, #40	@ 0x28
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	40007000 	.word	0x40007000
 80054ac:	40023870 	.word	0x40023870
 80054b0:	40023800 	.word	0x40023800
 80054b4:	42470060 	.word	0x42470060
 80054b8:	f0bc8000 	.word	0xf0bc8000

080054bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b086      	sub	sp, #24
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e0d2      	b.n	8005676 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054d0:	4b6b      	ldr	r3, [pc, #428]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 030f 	and.w	r3, r3, #15
 80054d8:	683a      	ldr	r2, [r7, #0]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d90c      	bls.n	80054f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054de:	4b68      	ldr	r3, [pc, #416]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 80054e0:	683a      	ldr	r2, [r7, #0]
 80054e2:	b2d2      	uxtb	r2, r2
 80054e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054e6:	4b66      	ldr	r3, [pc, #408]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 030f 	and.w	r3, r3, #15
 80054ee:	683a      	ldr	r2, [r7, #0]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d001      	beq.n	80054f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e0be      	b.n	8005676 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	2b00      	cmp	r3, #0
 8005502:	d020      	beq.n	8005546 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0304 	and.w	r3, r3, #4
 800550c:	2b00      	cmp	r3, #0
 800550e:	d005      	beq.n	800551c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005510:	4b5c      	ldr	r3, [pc, #368]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	4a5b      	ldr	r2, [pc, #364]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005516:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800551a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0308 	and.w	r3, r3, #8
 8005524:	2b00      	cmp	r3, #0
 8005526:	d005      	beq.n	8005534 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005528:	4b56      	ldr	r3, [pc, #344]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	4a55      	ldr	r2, [pc, #340]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 800552e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005532:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005534:	4b53      	ldr	r3, [pc, #332]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	4950      	ldr	r1, [pc, #320]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005542:	4313      	orrs	r3, r2
 8005544:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0301 	and.w	r3, r3, #1
 800554e:	2b00      	cmp	r3, #0
 8005550:	d040      	beq.n	80055d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	2b01      	cmp	r3, #1
 8005558:	d107      	bne.n	800556a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800555a:	4b4a      	ldr	r3, [pc, #296]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005562:	2b00      	cmp	r3, #0
 8005564:	d115      	bne.n	8005592 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e085      	b.n	8005676 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2b02      	cmp	r3, #2
 8005570:	d107      	bne.n	8005582 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005572:	4b44      	ldr	r3, [pc, #272]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d109      	bne.n	8005592 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e079      	b.n	8005676 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005582:	4b40      	ldr	r3, [pc, #256]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d101      	bne.n	8005592 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e071      	b.n	8005676 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005592:	4b3c      	ldr	r3, [pc, #240]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f023 0203 	bic.w	r2, r3, #3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	4939      	ldr	r1, [pc, #228]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 80055a0:	4313      	orrs	r3, r2
 80055a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055a4:	f7fc ff14 	bl	80023d0 <HAL_GetTick>
 80055a8:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055aa:	e00a      	b.n	80055c2 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055ac:	f7fc ff10 	bl	80023d0 <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e059      	b.n	8005676 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055c2:	4b30      	ldr	r3, [pc, #192]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f003 020c 	and.w	r2, r3, #12
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d1eb      	bne.n	80055ac <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80055d4:	4b2a      	ldr	r3, [pc, #168]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 030f 	and.w	r3, r3, #15
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	429a      	cmp	r2, r3
 80055e0:	d20c      	bcs.n	80055fc <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055e2:	4b27      	ldr	r3, [pc, #156]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	b2d2      	uxtb	r2, r2
 80055e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ea:	4b25      	ldr	r3, [pc, #148]	@ (8005680 <HAL_RCC_ClockConfig+0x1c4>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 030f 	and.w	r3, r3, #15
 80055f2:	683a      	ldr	r2, [r7, #0]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d001      	beq.n	80055fc <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e03c      	b.n	8005676 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0304 	and.w	r3, r3, #4
 8005604:	2b00      	cmp	r3, #0
 8005606:	d008      	beq.n	800561a <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005608:	4b1e      	ldr	r3, [pc, #120]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	491b      	ldr	r1, [pc, #108]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005616:	4313      	orrs	r3, r2
 8005618:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0308 	and.w	r3, r3, #8
 8005622:	2b00      	cmp	r3, #0
 8005624:	d009      	beq.n	800563a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005626:	4b17      	ldr	r3, [pc, #92]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	00db      	lsls	r3, r3, #3
 8005634:	4913      	ldr	r1, [pc, #76]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005636:	4313      	orrs	r3, r2
 8005638:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800563a:	f000 f82b 	bl	8005694 <HAL_RCC_GetSysClockFreq>
 800563e:	4601      	mov	r1, r0
 8005640:	4b10      	ldr	r3, [pc, #64]	@ (8005684 <HAL_RCC_ClockConfig+0x1c8>)
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005648:	22f0      	movs	r2, #240	@ 0xf0
 800564a:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	fa92 f2a2 	rbit	r2, r2
 8005652:	613a      	str	r2, [r7, #16]
  return result;
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	fab2 f282 	clz	r2, r2
 800565a:	b2d2      	uxtb	r2, r2
 800565c:	40d3      	lsrs	r3, r2
 800565e:	4a0a      	ldr	r2, [pc, #40]	@ (8005688 <HAL_RCC_ClockConfig+0x1cc>)
 8005660:	5cd3      	ldrb	r3, [r2, r3]
 8005662:	fa21 f303 	lsr.w	r3, r1, r3
 8005666:	4a09      	ldr	r2, [pc, #36]	@ (800568c <HAL_RCC_ClockConfig+0x1d0>)
 8005668:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800566a:	4b09      	ldr	r3, [pc, #36]	@ (8005690 <HAL_RCC_ClockConfig+0x1d4>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4618      	mov	r0, r3
 8005670:	f7fc fe6c 	bl	800234c <HAL_InitTick>

  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3718      	adds	r7, #24
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	40023c00 	.word	0x40023c00
 8005684:	40023800 	.word	0x40023800
 8005688:	0800a660 	.word	0x0800a660
 800568c:	20000018 	.word	0x20000018
 8005690:	2000001c 	.word	0x2000001c

08005694 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005694:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005698:	b090      	sub	sp, #64	@ 0x40
 800569a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800569c:	2300      	movs	r3, #0
 800569e:	637b      	str	r3, [r7, #52]	@ 0x34
 80056a0:	2300      	movs	r3, #0
 80056a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056a4:	2300      	movs	r3, #0
 80056a6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80056a8:	2300      	movs	r3, #0
 80056aa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80056ac:	4b59      	ldr	r3, [pc, #356]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x180>)
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f003 030c 	and.w	r3, r3, #12
 80056b4:	2b08      	cmp	r3, #8
 80056b6:	d00d      	beq.n	80056d4 <HAL_RCC_GetSysClockFreq+0x40>
 80056b8:	2b08      	cmp	r3, #8
 80056ba:	f200 80a2 	bhi.w	8005802 <HAL_RCC_GetSysClockFreq+0x16e>
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d002      	beq.n	80056c8 <HAL_RCC_GetSysClockFreq+0x34>
 80056c2:	2b04      	cmp	r3, #4
 80056c4:	d003      	beq.n	80056ce <HAL_RCC_GetSysClockFreq+0x3a>
 80056c6:	e09c      	b.n	8005802 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80056c8:	4b53      	ldr	r3, [pc, #332]	@ (8005818 <HAL_RCC_GetSysClockFreq+0x184>)
 80056ca:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80056cc:	e09c      	b.n	8005808 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80056ce:	4b53      	ldr	r3, [pc, #332]	@ (800581c <HAL_RCC_GetSysClockFreq+0x188>)
 80056d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80056d2:	e099      	b.n	8005808 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056d4:	4b4f      	ldr	r3, [pc, #316]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x180>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056de:	4b4d      	ldr	r3, [pc, #308]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x180>)
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d027      	beq.n	800573a <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x180>)
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	099b      	lsrs	r3, r3, #6
 80056f0:	2200      	movs	r2, #0
 80056f2:	623b      	str	r3, [r7, #32]
 80056f4:	627a      	str	r2, [r7, #36]	@ 0x24
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80056fc:	2100      	movs	r1, #0
 80056fe:	4b47      	ldr	r3, [pc, #284]	@ (800581c <HAL_RCC_GetSysClockFreq+0x188>)
 8005700:	fb03 f201 	mul.w	r2, r3, r1
 8005704:	2300      	movs	r3, #0
 8005706:	fb00 f303 	mul.w	r3, r0, r3
 800570a:	4413      	add	r3, r2
 800570c:	4a43      	ldr	r2, [pc, #268]	@ (800581c <HAL_RCC_GetSysClockFreq+0x188>)
 800570e:	fba0 2102 	umull	r2, r1, r0, r2
 8005712:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005714:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005718:	4413      	add	r3, r2
 800571a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800571c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800571e:	2200      	movs	r2, #0
 8005720:	61bb      	str	r3, [r7, #24]
 8005722:	61fa      	str	r2, [r7, #28]
 8005724:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005728:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800572c:	f7fb fa00 	bl	8000b30 <__aeabi_uldivmod>
 8005730:	4602      	mov	r2, r0
 8005732:	460b      	mov	r3, r1
 8005734:	4613      	mov	r3, r2
 8005736:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005738:	e055      	b.n	80057e6 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800573a:	4b36      	ldr	r3, [pc, #216]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x180>)
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	099b      	lsrs	r3, r3, #6
 8005740:	2200      	movs	r2, #0
 8005742:	613b      	str	r3, [r7, #16]
 8005744:	617a      	str	r2, [r7, #20]
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800574c:	f04f 0b00 	mov.w	fp, #0
 8005750:	4652      	mov	r2, sl
 8005752:	465b      	mov	r3, fp
 8005754:	f04f 0000 	mov.w	r0, #0
 8005758:	f04f 0100 	mov.w	r1, #0
 800575c:	0159      	lsls	r1, r3, #5
 800575e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005762:	0150      	lsls	r0, r2, #5
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	ebb2 080a 	subs.w	r8, r2, sl
 800576c:	eb63 090b 	sbc.w	r9, r3, fp
 8005770:	f04f 0200 	mov.w	r2, #0
 8005774:	f04f 0300 	mov.w	r3, #0
 8005778:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800577c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005780:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005784:	ebb2 0408 	subs.w	r4, r2, r8
 8005788:	eb63 0509 	sbc.w	r5, r3, r9
 800578c:	f04f 0200 	mov.w	r2, #0
 8005790:	f04f 0300 	mov.w	r3, #0
 8005794:	00eb      	lsls	r3, r5, #3
 8005796:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800579a:	00e2      	lsls	r2, r4, #3
 800579c:	4614      	mov	r4, r2
 800579e:	461d      	mov	r5, r3
 80057a0:	eb14 030a 	adds.w	r3, r4, sl
 80057a4:	603b      	str	r3, [r7, #0]
 80057a6:	eb45 030b 	adc.w	r3, r5, fp
 80057aa:	607b      	str	r3, [r7, #4]
 80057ac:	f04f 0200 	mov.w	r2, #0
 80057b0:	f04f 0300 	mov.w	r3, #0
 80057b4:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057b8:	4629      	mov	r1, r5
 80057ba:	028b      	lsls	r3, r1, #10
 80057bc:	4620      	mov	r0, r4
 80057be:	4629      	mov	r1, r5
 80057c0:	4604      	mov	r4, r0
 80057c2:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80057c6:	4601      	mov	r1, r0
 80057c8:	028a      	lsls	r2, r1, #10
 80057ca:	4610      	mov	r0, r2
 80057cc:	4619      	mov	r1, r3
 80057ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057d0:	2200      	movs	r2, #0
 80057d2:	60bb      	str	r3, [r7, #8]
 80057d4:	60fa      	str	r2, [r7, #12]
 80057d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057da:	f7fb f9a9 	bl	8000b30 <__aeabi_uldivmod>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4613      	mov	r3, r2
 80057e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80057e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x180>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	0c1b      	lsrs	r3, r3, #16
 80057ec:	f003 0303 	and.w	r3, r3, #3
 80057f0:	3301      	adds	r3, #1
 80057f2:	005b      	lsls	r3, r3, #1
 80057f4:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80057f6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80057fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005800:	e002      	b.n	8005808 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005802:	4b05      	ldr	r3, [pc, #20]	@ (8005818 <HAL_RCC_GetSysClockFreq+0x184>)
 8005804:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005806:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800580a:	4618      	mov	r0, r3
 800580c:	3740      	adds	r7, #64	@ 0x40
 800580e:	46bd      	mov	sp, r7
 8005810:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005814:	40023800 	.word	0x40023800
 8005818:	00f42400 	.word	0x00f42400
 800581c:	017d7840 	.word	0x017d7840

08005820 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005820:	b480      	push	{r7}
 8005822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005824:	4b02      	ldr	r3, [pc, #8]	@ (8005830 <HAL_RCC_GetHCLKFreq+0x10>)
 8005826:	681b      	ldr	r3, [r3, #0]
}
 8005828:	4618      	mov	r0, r3
 800582a:	46bd      	mov	sp, r7
 800582c:	bc80      	pop	{r7}
 800582e:	4770      	bx	lr
 8005830:	20000018 	.word	0x20000018

08005834 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d101      	bne.n	8005846 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e07b      	b.n	800593e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584a:	2b00      	cmp	r3, #0
 800584c:	d108      	bne.n	8005860 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005856:	d009      	beq.n	800586c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	61da      	str	r2, [r3, #28]
 800585e:	e005      	b.n	800586c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2200      	movs	r2, #0
 8005864:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d106      	bne.n	800588c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7fc fab8 	bl	8001dfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80058b4:	431a      	orrs	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058be:	431a      	orrs	r2, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691b      	ldr	r3, [r3, #16]
 80058c4:	f003 0302 	and.w	r3, r3, #2
 80058c8:	431a      	orrs	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	431a      	orrs	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	699b      	ldr	r3, [r3, #24]
 80058d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058dc:	431a      	orrs	r2, r3
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058e6:	431a      	orrs	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6a1b      	ldr	r3, [r3, #32]
 80058ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058f0:	ea42 0103 	orr.w	r1, r2, r3
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	430a      	orrs	r2, r1
 8005902:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	0c1b      	lsrs	r3, r3, #16
 800590a:	f003 0104 	and.w	r1, r3, #4
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005912:	f003 0210 	and.w	r2, r3, #16
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	430a      	orrs	r2, r1
 800591c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	69da      	ldr	r2, [r3, #28]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800592c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}

08005946 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005946:	b580      	push	{r7, lr}
 8005948:	b082      	sub	sp, #8
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d101      	bne.n	8005958 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e041      	b.n	80059dc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800595e:	b2db      	uxtb	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	d106      	bne.n	8005972 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f7fc fc35 	bl	80021dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2202      	movs	r2, #2
 8005976:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	3304      	adds	r3, #4
 8005982:	4619      	mov	r1, r3
 8005984:	4610      	mov	r0, r2
 8005986:	f000 fded 	bl	8006564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3708      	adds	r7, #8
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b085      	sub	sp, #20
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d001      	beq.n	80059fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e04e      	b.n	8005a9a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2202      	movs	r2, #2
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68da      	ldr	r2, [r3, #12]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f042 0201 	orr.w	r2, r2, #1
 8005a12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a22      	ldr	r2, [pc, #136]	@ (8005aa4 <HAL_TIM_Base_Start_IT+0xc0>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d022      	beq.n	8005a64 <HAL_TIM_Base_Start_IT+0x80>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a26:	d01d      	beq.n	8005a64 <HAL_TIM_Base_Start_IT+0x80>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a1e      	ldr	r2, [pc, #120]	@ (8005aa8 <HAL_TIM_Base_Start_IT+0xc4>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d018      	beq.n	8005a64 <HAL_TIM_Base_Start_IT+0x80>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a1d      	ldr	r2, [pc, #116]	@ (8005aac <HAL_TIM_Base_Start_IT+0xc8>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d013      	beq.n	8005a64 <HAL_TIM_Base_Start_IT+0x80>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a1b      	ldr	r2, [pc, #108]	@ (8005ab0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00e      	beq.n	8005a64 <HAL_TIM_Base_Start_IT+0x80>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a1a      	ldr	r2, [pc, #104]	@ (8005ab4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d009      	beq.n	8005a64 <HAL_TIM_Base_Start_IT+0x80>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a18      	ldr	r2, [pc, #96]	@ (8005ab8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d004      	beq.n	8005a64 <HAL_TIM_Base_Start_IT+0x80>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a17      	ldr	r2, [pc, #92]	@ (8005abc <HAL_TIM_Base_Start_IT+0xd8>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d111      	bne.n	8005a88 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f003 0307 	and.w	r3, r3, #7
 8005a6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2b06      	cmp	r3, #6
 8005a74:	d010      	beq.n	8005a98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f042 0201 	orr.w	r2, r2, #1
 8005a84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a86:	e007      	b.n	8005a98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f042 0201 	orr.w	r2, r2, #1
 8005a96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr
 8005aa4:	40010000 	.word	0x40010000
 8005aa8:	40000400 	.word	0x40000400
 8005aac:	40000800 	.word	0x40000800
 8005ab0:	40000c00 	.word	0x40000c00
 8005ab4:	40010400 	.word	0x40010400
 8005ab8:	40014000 	.word	0x40014000
 8005abc:	40001800 	.word	0x40001800

08005ac0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e041      	b.n	8005b56 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d106      	bne.n	8005aec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 f839 	bl	8005b5e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	3304      	adds	r3, #4
 8005afc:	4619      	mov	r1, r3
 8005afe:	4610      	mov	r0, r2
 8005b00:	f000 fd30 	bl	8006564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3708      	adds	r7, #8
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}

08005b5e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b083      	sub	sp, #12
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bc80      	pop	{r7}
 8005b6e:	4770      	bx	lr

08005b70 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d104      	bne.n	8005b8a <HAL_TIM_IC_Start+0x1a>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	e013      	b.n	8005bb2 <HAL_TIM_IC_Start+0x42>
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b04      	cmp	r3, #4
 8005b8e:	d104      	bne.n	8005b9a <HAL_TIM_IC_Start+0x2a>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	e00b      	b.n	8005bb2 <HAL_TIM_IC_Start+0x42>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d104      	bne.n	8005baa <HAL_TIM_IC_Start+0x3a>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	e003      	b.n	8005bb2 <HAL_TIM_IC_Start+0x42>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d104      	bne.n	8005bc4 <HAL_TIM_IC_Start+0x54>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	e013      	b.n	8005bec <HAL_TIM_IC_Start+0x7c>
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	2b04      	cmp	r3, #4
 8005bc8:	d104      	bne.n	8005bd4 <HAL_TIM_IC_Start+0x64>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	e00b      	b.n	8005bec <HAL_TIM_IC_Start+0x7c>
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	2b08      	cmp	r3, #8
 8005bd8:	d104      	bne.n	8005be4 <HAL_TIM_IC_Start+0x74>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	e003      	b.n	8005bec <HAL_TIM_IC_Start+0x7c>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bee:	7bfb      	ldrb	r3, [r7, #15]
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d102      	bne.n	8005bfa <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bf4:	7bbb      	ldrb	r3, [r7, #14]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d001      	beq.n	8005bfe <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e081      	b.n	8005d02 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d104      	bne.n	8005c0e <HAL_TIM_IC_Start+0x9e>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2202      	movs	r2, #2
 8005c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c0c:	e013      	b.n	8005c36 <HAL_TIM_IC_Start+0xc6>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	2b04      	cmp	r3, #4
 8005c12:	d104      	bne.n	8005c1e <HAL_TIM_IC_Start+0xae>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c1c:	e00b      	b.n	8005c36 <HAL_TIM_IC_Start+0xc6>
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b08      	cmp	r3, #8
 8005c22:	d104      	bne.n	8005c2e <HAL_TIM_IC_Start+0xbe>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2202      	movs	r2, #2
 8005c28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c2c:	e003      	b.n	8005c36 <HAL_TIM_IC_Start+0xc6>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2202      	movs	r2, #2
 8005c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d104      	bne.n	8005c46 <HAL_TIM_IC_Start+0xd6>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c44:	e013      	b.n	8005c6e <HAL_TIM_IC_Start+0xfe>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b04      	cmp	r3, #4
 8005c4a:	d104      	bne.n	8005c56 <HAL_TIM_IC_Start+0xe6>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c54:	e00b      	b.n	8005c6e <HAL_TIM_IC_Start+0xfe>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d104      	bne.n	8005c66 <HAL_TIM_IC_Start+0xf6>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c64:	e003      	b.n	8005c6e <HAL_TIM_IC_Start+0xfe>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2202      	movs	r2, #2
 8005c6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2201      	movs	r2, #1
 8005c74:	6839      	ldr	r1, [r7, #0]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f000 ff6b 	bl	8006b52 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a22      	ldr	r2, [pc, #136]	@ (8005d0c <HAL_TIM_IC_Start+0x19c>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d022      	beq.n	8005ccc <HAL_TIM_IC_Start+0x15c>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c8e:	d01d      	beq.n	8005ccc <HAL_TIM_IC_Start+0x15c>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a1e      	ldr	r2, [pc, #120]	@ (8005d10 <HAL_TIM_IC_Start+0x1a0>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d018      	beq.n	8005ccc <HAL_TIM_IC_Start+0x15c>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a1d      	ldr	r2, [pc, #116]	@ (8005d14 <HAL_TIM_IC_Start+0x1a4>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d013      	beq.n	8005ccc <HAL_TIM_IC_Start+0x15c>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a1b      	ldr	r2, [pc, #108]	@ (8005d18 <HAL_TIM_IC_Start+0x1a8>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d00e      	beq.n	8005ccc <HAL_TIM_IC_Start+0x15c>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8005d1c <HAL_TIM_IC_Start+0x1ac>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d009      	beq.n	8005ccc <HAL_TIM_IC_Start+0x15c>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a18      	ldr	r2, [pc, #96]	@ (8005d20 <HAL_TIM_IC_Start+0x1b0>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d004      	beq.n	8005ccc <HAL_TIM_IC_Start+0x15c>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a17      	ldr	r2, [pc, #92]	@ (8005d24 <HAL_TIM_IC_Start+0x1b4>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d111      	bne.n	8005cf0 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f003 0307 	and.w	r3, r3, #7
 8005cd6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b06      	cmp	r3, #6
 8005cdc:	d010      	beq.n	8005d00 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f042 0201 	orr.w	r2, r2, #1
 8005cec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cee:	e007      	b.n	8005d00 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f042 0201 	orr.w	r2, r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3710      	adds	r7, #16
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	40010000 	.word	0x40010000
 8005d10:	40000400 	.word	0x40000400
 8005d14:	40000800 	.word	0x40000800
 8005d18:	40000c00 	.word	0x40000c00
 8005d1c:	40010400 	.word	0x40010400
 8005d20:	40014000 	.word	0x40014000
 8005d24:	40001800 	.word	0x40001800

08005d28 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b084      	sub	sp, #16
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d32:	2300      	movs	r3, #0
 8005d34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d104      	bne.n	8005d46 <HAL_TIM_IC_Start_IT+0x1e>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	e013      	b.n	8005d6e <HAL_TIM_IC_Start_IT+0x46>
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	2b04      	cmp	r3, #4
 8005d4a:	d104      	bne.n	8005d56 <HAL_TIM_IC_Start_IT+0x2e>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	e00b      	b.n	8005d6e <HAL_TIM_IC_Start_IT+0x46>
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	2b08      	cmp	r3, #8
 8005d5a:	d104      	bne.n	8005d66 <HAL_TIM_IC_Start_IT+0x3e>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	e003      	b.n	8005d6e <HAL_TIM_IC_Start_IT+0x46>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d104      	bne.n	8005d80 <HAL_TIM_IC_Start_IT+0x58>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	e013      	b.n	8005da8 <HAL_TIM_IC_Start_IT+0x80>
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	2b04      	cmp	r3, #4
 8005d84:	d104      	bne.n	8005d90 <HAL_TIM_IC_Start_IT+0x68>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	e00b      	b.n	8005da8 <HAL_TIM_IC_Start_IT+0x80>
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	2b08      	cmp	r3, #8
 8005d94:	d104      	bne.n	8005da0 <HAL_TIM_IC_Start_IT+0x78>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	e003      	b.n	8005da8 <HAL_TIM_IC_Start_IT+0x80>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005daa:	7bbb      	ldrb	r3, [r7, #14]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d102      	bne.n	8005db6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005db0:	7b7b      	ldrb	r3, [r7, #13]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d001      	beq.n	8005dba <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e0cc      	b.n	8005f54 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d104      	bne.n	8005dca <HAL_TIM_IC_Start_IT+0xa2>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dc8:	e013      	b.n	8005df2 <HAL_TIM_IC_Start_IT+0xca>
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	2b04      	cmp	r3, #4
 8005dce:	d104      	bne.n	8005dda <HAL_TIM_IC_Start_IT+0xb2>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2202      	movs	r2, #2
 8005dd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dd8:	e00b      	b.n	8005df2 <HAL_TIM_IC_Start_IT+0xca>
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2b08      	cmp	r3, #8
 8005dde:	d104      	bne.n	8005dea <HAL_TIM_IC_Start_IT+0xc2>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2202      	movs	r2, #2
 8005de4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005de8:	e003      	b.n	8005df2 <HAL_TIM_IC_Start_IT+0xca>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2202      	movs	r2, #2
 8005dee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d104      	bne.n	8005e02 <HAL_TIM_IC_Start_IT+0xda>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e00:	e013      	b.n	8005e2a <HAL_TIM_IC_Start_IT+0x102>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	d104      	bne.n	8005e12 <HAL_TIM_IC_Start_IT+0xea>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e10:	e00b      	b.n	8005e2a <HAL_TIM_IC_Start_IT+0x102>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b08      	cmp	r3, #8
 8005e16:	d104      	bne.n	8005e22 <HAL_TIM_IC_Start_IT+0xfa>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2202      	movs	r2, #2
 8005e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e20:	e003      	b.n	8005e2a <HAL_TIM_IC_Start_IT+0x102>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2202      	movs	r2, #2
 8005e26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b0c      	cmp	r3, #12
 8005e2e:	d841      	bhi.n	8005eb4 <HAL_TIM_IC_Start_IT+0x18c>
 8005e30:	a201      	add	r2, pc, #4	@ (adr r2, 8005e38 <HAL_TIM_IC_Start_IT+0x110>)
 8005e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e36:	bf00      	nop
 8005e38:	08005e6d 	.word	0x08005e6d
 8005e3c:	08005eb5 	.word	0x08005eb5
 8005e40:	08005eb5 	.word	0x08005eb5
 8005e44:	08005eb5 	.word	0x08005eb5
 8005e48:	08005e7f 	.word	0x08005e7f
 8005e4c:	08005eb5 	.word	0x08005eb5
 8005e50:	08005eb5 	.word	0x08005eb5
 8005e54:	08005eb5 	.word	0x08005eb5
 8005e58:	08005e91 	.word	0x08005e91
 8005e5c:	08005eb5 	.word	0x08005eb5
 8005e60:	08005eb5 	.word	0x08005eb5
 8005e64:	08005eb5 	.word	0x08005eb5
 8005e68:	08005ea3 	.word	0x08005ea3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68da      	ldr	r2, [r3, #12]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f042 0202 	orr.w	r2, r2, #2
 8005e7a:	60da      	str	r2, [r3, #12]
      break;
 8005e7c:	e01d      	b.n	8005eba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68da      	ldr	r2, [r3, #12]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f042 0204 	orr.w	r2, r2, #4
 8005e8c:	60da      	str	r2, [r3, #12]
      break;
 8005e8e:	e014      	b.n	8005eba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68da      	ldr	r2, [r3, #12]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f042 0208 	orr.w	r2, r2, #8
 8005e9e:	60da      	str	r2, [r3, #12]
      break;
 8005ea0:	e00b      	b.n	8005eba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68da      	ldr	r2, [r3, #12]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f042 0210 	orr.w	r2, r2, #16
 8005eb0:	60da      	str	r2, [r3, #12]
      break;
 8005eb2:	e002      	b.n	8005eba <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8005eb8:	bf00      	nop
  }

  if (status == HAL_OK)
 8005eba:	7bfb      	ldrb	r3, [r7, #15]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d148      	bne.n	8005f52 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	6839      	ldr	r1, [r7, #0]
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f000 fe42 	bl	8006b52 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a22      	ldr	r2, [pc, #136]	@ (8005f5c <HAL_TIM_IC_Start_IT+0x234>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d022      	beq.n	8005f1e <HAL_TIM_IC_Start_IT+0x1f6>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ee0:	d01d      	beq.n	8005f1e <HAL_TIM_IC_Start_IT+0x1f6>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a1e      	ldr	r2, [pc, #120]	@ (8005f60 <HAL_TIM_IC_Start_IT+0x238>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d018      	beq.n	8005f1e <HAL_TIM_IC_Start_IT+0x1f6>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a1c      	ldr	r2, [pc, #112]	@ (8005f64 <HAL_TIM_IC_Start_IT+0x23c>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d013      	beq.n	8005f1e <HAL_TIM_IC_Start_IT+0x1f6>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a1b      	ldr	r2, [pc, #108]	@ (8005f68 <HAL_TIM_IC_Start_IT+0x240>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d00e      	beq.n	8005f1e <HAL_TIM_IC_Start_IT+0x1f6>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a19      	ldr	r2, [pc, #100]	@ (8005f6c <HAL_TIM_IC_Start_IT+0x244>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d009      	beq.n	8005f1e <HAL_TIM_IC_Start_IT+0x1f6>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a18      	ldr	r2, [pc, #96]	@ (8005f70 <HAL_TIM_IC_Start_IT+0x248>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d004      	beq.n	8005f1e <HAL_TIM_IC_Start_IT+0x1f6>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a16      	ldr	r2, [pc, #88]	@ (8005f74 <HAL_TIM_IC_Start_IT+0x24c>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d111      	bne.n	8005f42 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	f003 0307 	and.w	r3, r3, #7
 8005f28:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	2b06      	cmp	r3, #6
 8005f2e:	d010      	beq.n	8005f52 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f042 0201 	orr.w	r2, r2, #1
 8005f3e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f40:	e007      	b.n	8005f52 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f042 0201 	orr.w	r2, r2, #1
 8005f50:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3710      	adds	r7, #16
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	40010000 	.word	0x40010000
 8005f60:	40000400 	.word	0x40000400
 8005f64:	40000800 	.word	0x40000800
 8005f68:	40000c00 	.word	0x40000c00
 8005f6c:	40010400 	.word	0x40010400
 8005f70:	40014000 	.word	0x40014000
 8005f74:	40001800 	.word	0x40001800

08005f78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d020      	beq.n	8005fdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f003 0302 	and.w	r3, r3, #2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d01b      	beq.n	8005fdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f06f 0202 	mvn.w	r2, #2
 8005fac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	f003 0303 	and.w	r3, r3, #3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d003      	beq.n	8005fca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f7fb f90c 	bl	80011e0 <HAL_TIM_IC_CaptureCallback>
 8005fc8:	e005      	b.n	8005fd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 faae 	bl	800652c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f000 fab4 	bl	800653e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	f003 0304 	and.w	r3, r3, #4
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d020      	beq.n	8006028 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f003 0304 	and.w	r3, r3, #4
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d01b      	beq.n	8006028 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f06f 0204 	mvn.w	r2, #4
 8005ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2202      	movs	r2, #2
 8005ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800600a:	2b00      	cmp	r3, #0
 800600c:	d003      	beq.n	8006016 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f7fb f8e6 	bl	80011e0 <HAL_TIM_IC_CaptureCallback>
 8006014:	e005      	b.n	8006022 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 fa88 	bl	800652c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 fa8e 	bl	800653e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	f003 0308 	and.w	r3, r3, #8
 800602e:	2b00      	cmp	r3, #0
 8006030:	d020      	beq.n	8006074 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f003 0308 	and.w	r3, r3, #8
 8006038:	2b00      	cmp	r3, #0
 800603a:	d01b      	beq.n	8006074 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f06f 0208 	mvn.w	r2, #8
 8006044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2204      	movs	r2, #4
 800604a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	69db      	ldr	r3, [r3, #28]
 8006052:	f003 0303 	and.w	r3, r3, #3
 8006056:	2b00      	cmp	r3, #0
 8006058:	d003      	beq.n	8006062 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f7fb f8c0 	bl	80011e0 <HAL_TIM_IC_CaptureCallback>
 8006060:	e005      	b.n	800606e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 fa62 	bl	800652c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 fa68 	bl	800653e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	f003 0310 	and.w	r3, r3, #16
 800607a:	2b00      	cmp	r3, #0
 800607c:	d020      	beq.n	80060c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f003 0310 	and.w	r3, r3, #16
 8006084:	2b00      	cmp	r3, #0
 8006086:	d01b      	beq.n	80060c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f06f 0210 	mvn.w	r2, #16
 8006090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2208      	movs	r2, #8
 8006096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d003      	beq.n	80060ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f7fb f89a 	bl	80011e0 <HAL_TIM_IC_CaptureCallback>
 80060ac:	e005      	b.n	80060ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 fa3c 	bl	800652c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 fa42 	bl	800653e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00c      	beq.n	80060e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f003 0301 	and.w	r3, r3, #1
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d007      	beq.n	80060e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f06f 0201 	mvn.w	r2, #1
 80060dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7fb fb26 	bl	8001730 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00c      	beq.n	8006108 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d007      	beq.n	8006108 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f000 fdcd 	bl	8006ca2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00c      	beq.n	800612c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006118:	2b00      	cmp	r3, #0
 800611a:	d007      	beq.n	800612c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 fa12 	bl	8006550 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	f003 0320 	and.w	r3, r3, #32
 8006132:	2b00      	cmp	r3, #0
 8006134:	d00c      	beq.n	8006150 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f003 0320 	and.w	r3, r3, #32
 800613c:	2b00      	cmp	r3, #0
 800613e:	d007      	beq.n	8006150 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f06f 0220 	mvn.w	r2, #32
 8006148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 fda0 	bl	8006c90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006150:	bf00      	nop
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b086      	sub	sp, #24
 800615c:	af00      	add	r7, sp, #0
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006164:	2300      	movs	r3, #0
 8006166:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800616e:	2b01      	cmp	r3, #1
 8006170:	d101      	bne.n	8006176 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006172:	2302      	movs	r3, #2
 8006174:	e088      	b.n	8006288 <HAL_TIM_IC_ConfigChannel+0x130>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d11b      	bne.n	80061bc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006194:	f000 fb22 	bl	80067dc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	699a      	ldr	r2, [r3, #24]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f022 020c 	bic.w	r2, r2, #12
 80061a6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	6999      	ldr	r1, [r3, #24]
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	689a      	ldr	r2, [r3, #8]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	430a      	orrs	r2, r1
 80061b8:	619a      	str	r2, [r3, #24]
 80061ba:	e060      	b.n	800627e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2b04      	cmp	r3, #4
 80061c0:	d11c      	bne.n	80061fc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80061d2:	f000 fba3 	bl	800691c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	699a      	ldr	r2, [r3, #24]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80061e4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	6999      	ldr	r1, [r3, #24]
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	021a      	lsls	r2, r3, #8
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	430a      	orrs	r2, r1
 80061f8:	619a      	str	r2, [r3, #24]
 80061fa:	e040      	b.n	800627e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b08      	cmp	r3, #8
 8006200:	d11b      	bne.n	800623a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006212:	f000 fbee 	bl	80069f2 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	69da      	ldr	r2, [r3, #28]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f022 020c 	bic.w	r2, r2, #12
 8006224:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	69d9      	ldr	r1, [r3, #28]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	689a      	ldr	r2, [r3, #8]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	430a      	orrs	r2, r1
 8006236:	61da      	str	r2, [r3, #28]
 8006238:	e021      	b.n	800627e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b0c      	cmp	r3, #12
 800623e:	d11c      	bne.n	800627a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006250:	f000 fc0a 	bl	8006a68 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	69da      	ldr	r2, [r3, #28]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006262:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	69d9      	ldr	r1, [r3, #28]
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	021a      	lsls	r2, r3, #8
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	430a      	orrs	r2, r1
 8006276:	61da      	str	r2, [r3, #28]
 8006278:	e001      	b.n	800627e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2200      	movs	r2, #0
 8006282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006286:	7dfb      	ldrb	r3, [r7, #23]
}
 8006288:	4618      	mov	r0, r3
 800628a:	3718      	adds	r7, #24
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800629a:	2300      	movs	r3, #0
 800629c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d101      	bne.n	80062ac <HAL_TIM_ConfigClockSource+0x1c>
 80062a8:	2302      	movs	r3, #2
 80062aa:	e0b4      	b.n	8006416 <HAL_TIM_ConfigClockSource+0x186>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2202      	movs	r2, #2
 80062b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80062ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062e4:	d03e      	beq.n	8006364 <HAL_TIM_ConfigClockSource+0xd4>
 80062e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062ea:	f200 8087 	bhi.w	80063fc <HAL_TIM_ConfigClockSource+0x16c>
 80062ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062f2:	f000 8086 	beq.w	8006402 <HAL_TIM_ConfigClockSource+0x172>
 80062f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062fa:	d87f      	bhi.n	80063fc <HAL_TIM_ConfigClockSource+0x16c>
 80062fc:	2b70      	cmp	r3, #112	@ 0x70
 80062fe:	d01a      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0xa6>
 8006300:	2b70      	cmp	r3, #112	@ 0x70
 8006302:	d87b      	bhi.n	80063fc <HAL_TIM_ConfigClockSource+0x16c>
 8006304:	2b60      	cmp	r3, #96	@ 0x60
 8006306:	d050      	beq.n	80063aa <HAL_TIM_ConfigClockSource+0x11a>
 8006308:	2b60      	cmp	r3, #96	@ 0x60
 800630a:	d877      	bhi.n	80063fc <HAL_TIM_ConfigClockSource+0x16c>
 800630c:	2b50      	cmp	r3, #80	@ 0x50
 800630e:	d03c      	beq.n	800638a <HAL_TIM_ConfigClockSource+0xfa>
 8006310:	2b50      	cmp	r3, #80	@ 0x50
 8006312:	d873      	bhi.n	80063fc <HAL_TIM_ConfigClockSource+0x16c>
 8006314:	2b40      	cmp	r3, #64	@ 0x40
 8006316:	d058      	beq.n	80063ca <HAL_TIM_ConfigClockSource+0x13a>
 8006318:	2b40      	cmp	r3, #64	@ 0x40
 800631a:	d86f      	bhi.n	80063fc <HAL_TIM_ConfigClockSource+0x16c>
 800631c:	2b30      	cmp	r3, #48	@ 0x30
 800631e:	d064      	beq.n	80063ea <HAL_TIM_ConfigClockSource+0x15a>
 8006320:	2b30      	cmp	r3, #48	@ 0x30
 8006322:	d86b      	bhi.n	80063fc <HAL_TIM_ConfigClockSource+0x16c>
 8006324:	2b20      	cmp	r3, #32
 8006326:	d060      	beq.n	80063ea <HAL_TIM_ConfigClockSource+0x15a>
 8006328:	2b20      	cmp	r3, #32
 800632a:	d867      	bhi.n	80063fc <HAL_TIM_ConfigClockSource+0x16c>
 800632c:	2b00      	cmp	r3, #0
 800632e:	d05c      	beq.n	80063ea <HAL_TIM_ConfigClockSource+0x15a>
 8006330:	2b10      	cmp	r3, #16
 8006332:	d05a      	beq.n	80063ea <HAL_TIM_ConfigClockSource+0x15a>
 8006334:	e062      	b.n	80063fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006346:	f000 fbe5 	bl	8006b14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006358:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	609a      	str	r2, [r3, #8]
      break;
 8006362:	e04f      	b.n	8006404 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006374:	f000 fbce 	bl	8006b14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	689a      	ldr	r2, [r3, #8]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006386:	609a      	str	r2, [r3, #8]
      break;
 8006388:	e03c      	b.n	8006404 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006396:	461a      	mov	r2, r3
 8006398:	f000 fa92 	bl	80068c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2150      	movs	r1, #80	@ 0x50
 80063a2:	4618      	mov	r0, r3
 80063a4:	f000 fb9c 	bl	8006ae0 <TIM_ITRx_SetConfig>
      break;
 80063a8:	e02c      	b.n	8006404 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063b6:	461a      	mov	r2, r3
 80063b8:	f000 faec 	bl	8006994 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2160      	movs	r1, #96	@ 0x60
 80063c2:	4618      	mov	r0, r3
 80063c4:	f000 fb8c 	bl	8006ae0 <TIM_ITRx_SetConfig>
      break;
 80063c8:	e01c      	b.n	8006404 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063d6:	461a      	mov	r2, r3
 80063d8:	f000 fa72 	bl	80068c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2140      	movs	r1, #64	@ 0x40
 80063e2:	4618      	mov	r0, r3
 80063e4:	f000 fb7c 	bl	8006ae0 <TIM_ITRx_SetConfig>
      break;
 80063e8:	e00c      	b.n	8006404 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4619      	mov	r1, r3
 80063f4:	4610      	mov	r0, r2
 80063f6:	f000 fb73 	bl	8006ae0 <TIM_ITRx_SetConfig>
      break;
 80063fa:	e003      	b.n	8006404 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006400:	e000      	b.n	8006404 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006402:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2201      	movs	r2, #1
 8006408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006414:	7bfb      	ldrb	r3, [r7, #15]
}
 8006416:	4618      	mov	r0, r3
 8006418:	3710      	adds	r7, #16
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}

0800641e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800641e:	b580      	push	{r7, lr}
 8006420:	b082      	sub	sp, #8
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
 8006426:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800642e:	2b01      	cmp	r3, #1
 8006430:	d101      	bne.n	8006436 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006432:	2302      	movs	r3, #2
 8006434:	e031      	b.n	800649a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2201      	movs	r2, #1
 800643a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2202      	movs	r2, #2
 8006442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006446:	6839      	ldr	r1, [r7, #0]
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 f935 	bl	80066b8 <TIM_SlaveTimer_SetConfig>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d009      	beq.n	8006468 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e018      	b.n	800649a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68da      	ldr	r2, [r3, #12]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006476:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68da      	ldr	r2, [r3, #12]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006486:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3708      	adds	r7, #8
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
	...

080064a4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b085      	sub	sp, #20
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80064ae:	2300      	movs	r3, #0
 80064b0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	2b0c      	cmp	r3, #12
 80064b6:	d831      	bhi.n	800651c <HAL_TIM_ReadCapturedValue+0x78>
 80064b8:	a201      	add	r2, pc, #4	@ (adr r2, 80064c0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80064ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064be:	bf00      	nop
 80064c0:	080064f5 	.word	0x080064f5
 80064c4:	0800651d 	.word	0x0800651d
 80064c8:	0800651d 	.word	0x0800651d
 80064cc:	0800651d 	.word	0x0800651d
 80064d0:	080064ff 	.word	0x080064ff
 80064d4:	0800651d 	.word	0x0800651d
 80064d8:	0800651d 	.word	0x0800651d
 80064dc:	0800651d 	.word	0x0800651d
 80064e0:	08006509 	.word	0x08006509
 80064e4:	0800651d 	.word	0x0800651d
 80064e8:	0800651d 	.word	0x0800651d
 80064ec:	0800651d 	.word	0x0800651d
 80064f0:	08006513 	.word	0x08006513
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064fa:	60fb      	str	r3, [r7, #12]

      break;
 80064fc:	e00f      	b.n	800651e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006504:	60fb      	str	r3, [r7, #12]

      break;
 8006506:	e00a      	b.n	800651e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800650e:	60fb      	str	r3, [r7, #12]

      break;
 8006510:	e005      	b.n	800651e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006518:	60fb      	str	r3, [r7, #12]

      break;
 800651a:	e000      	b.n	800651e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800651c:	bf00      	nop
  }

  return tmpreg;
 800651e:	68fb      	ldr	r3, [r7, #12]
}
 8006520:	4618      	mov	r0, r3
 8006522:	3714      	adds	r7, #20
 8006524:	46bd      	mov	sp, r7
 8006526:	bc80      	pop	{r7}
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop

0800652c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	bc80      	pop	{r7}
 800653c:	4770      	bx	lr

0800653e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800653e:	b480      	push	{r7}
 8006540:	b083      	sub	sp, #12
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006546:	bf00      	nop
 8006548:	370c      	adds	r7, #12
 800654a:	46bd      	mov	sp, r7
 800654c:	bc80      	pop	{r7}
 800654e:	4770      	bx	lr

08006550 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006550:	b480      	push	{r7}
 8006552:	b083      	sub	sp, #12
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	bc80      	pop	{r7}
 8006560:	4770      	bx	lr
	...

08006564 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a45      	ldr	r2, [pc, #276]	@ (800668c <TIM_Base_SetConfig+0x128>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d013      	beq.n	80065a4 <TIM_Base_SetConfig+0x40>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006582:	d00f      	beq.n	80065a4 <TIM_Base_SetConfig+0x40>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a42      	ldr	r2, [pc, #264]	@ (8006690 <TIM_Base_SetConfig+0x12c>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d00b      	beq.n	80065a4 <TIM_Base_SetConfig+0x40>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a41      	ldr	r2, [pc, #260]	@ (8006694 <TIM_Base_SetConfig+0x130>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d007      	beq.n	80065a4 <TIM_Base_SetConfig+0x40>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a40      	ldr	r2, [pc, #256]	@ (8006698 <TIM_Base_SetConfig+0x134>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d003      	beq.n	80065a4 <TIM_Base_SetConfig+0x40>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a3f      	ldr	r2, [pc, #252]	@ (800669c <TIM_Base_SetConfig+0x138>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d108      	bne.n	80065b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a34      	ldr	r2, [pc, #208]	@ (800668c <TIM_Base_SetConfig+0x128>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d02b      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065c4:	d027      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a31      	ldr	r2, [pc, #196]	@ (8006690 <TIM_Base_SetConfig+0x12c>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d023      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a30      	ldr	r2, [pc, #192]	@ (8006694 <TIM_Base_SetConfig+0x130>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d01f      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a2f      	ldr	r2, [pc, #188]	@ (8006698 <TIM_Base_SetConfig+0x134>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d01b      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a2e      	ldr	r2, [pc, #184]	@ (800669c <TIM_Base_SetConfig+0x138>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d017      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a2d      	ldr	r2, [pc, #180]	@ (80066a0 <TIM_Base_SetConfig+0x13c>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d013      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a2c      	ldr	r2, [pc, #176]	@ (80066a4 <TIM_Base_SetConfig+0x140>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d00f      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a2b      	ldr	r2, [pc, #172]	@ (80066a8 <TIM_Base_SetConfig+0x144>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d00b      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a2a      	ldr	r2, [pc, #168]	@ (80066ac <TIM_Base_SetConfig+0x148>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d007      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	4a29      	ldr	r2, [pc, #164]	@ (80066b0 <TIM_Base_SetConfig+0x14c>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d003      	beq.n	8006616 <TIM_Base_SetConfig+0xb2>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	4a28      	ldr	r2, [pc, #160]	@ (80066b4 <TIM_Base_SetConfig+0x150>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d108      	bne.n	8006628 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800661c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	4313      	orrs	r3, r2
 8006626:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	695b      	ldr	r3, [r3, #20]
 8006632:	4313      	orrs	r3, r2
 8006634:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	689a      	ldr	r2, [r3, #8]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a0f      	ldr	r2, [pc, #60]	@ (800668c <TIM_Base_SetConfig+0x128>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d003      	beq.n	800665c <TIM_Base_SetConfig+0xf8>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a11      	ldr	r2, [pc, #68]	@ (800669c <TIM_Base_SetConfig+0x138>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d103      	bne.n	8006664 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	691a      	ldr	r2, [r3, #16]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b01      	cmp	r3, #1
 8006674:	d105      	bne.n	8006682 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	f023 0201 	bic.w	r2, r3, #1
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	611a      	str	r2, [r3, #16]
  }
}
 8006682:	bf00      	nop
 8006684:	3714      	adds	r7, #20
 8006686:	46bd      	mov	sp, r7
 8006688:	bc80      	pop	{r7}
 800668a:	4770      	bx	lr
 800668c:	40010000 	.word	0x40010000
 8006690:	40000400 	.word	0x40000400
 8006694:	40000800 	.word	0x40000800
 8006698:	40000c00 	.word	0x40000c00
 800669c:	40010400 	.word	0x40010400
 80066a0:	40014000 	.word	0x40014000
 80066a4:	40014400 	.word	0x40014400
 80066a8:	40014800 	.word	0x40014800
 80066ac:	40001800 	.word	0x40001800
 80066b0:	40001c00 	.word	0x40001c00
 80066b4:	40002000 	.word	0x40002000

080066b8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b086      	sub	sp, #24
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066c2:	2300      	movs	r3, #0
 80066c4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	693a      	ldr	r2, [r7, #16]
 80066dc:	4313      	orrs	r3, r2
 80066de:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	f023 0307 	bic.w	r3, r3, #7
 80066e6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	2b70      	cmp	r3, #112	@ 0x70
 8006700:	d01a      	beq.n	8006738 <TIM_SlaveTimer_SetConfig+0x80>
 8006702:	2b70      	cmp	r3, #112	@ 0x70
 8006704:	d860      	bhi.n	80067c8 <TIM_SlaveTimer_SetConfig+0x110>
 8006706:	2b60      	cmp	r3, #96	@ 0x60
 8006708:	d054      	beq.n	80067b4 <TIM_SlaveTimer_SetConfig+0xfc>
 800670a:	2b60      	cmp	r3, #96	@ 0x60
 800670c:	d85c      	bhi.n	80067c8 <TIM_SlaveTimer_SetConfig+0x110>
 800670e:	2b50      	cmp	r3, #80	@ 0x50
 8006710:	d046      	beq.n	80067a0 <TIM_SlaveTimer_SetConfig+0xe8>
 8006712:	2b50      	cmp	r3, #80	@ 0x50
 8006714:	d858      	bhi.n	80067c8 <TIM_SlaveTimer_SetConfig+0x110>
 8006716:	2b40      	cmp	r3, #64	@ 0x40
 8006718:	d019      	beq.n	800674e <TIM_SlaveTimer_SetConfig+0x96>
 800671a:	2b40      	cmp	r3, #64	@ 0x40
 800671c:	d854      	bhi.n	80067c8 <TIM_SlaveTimer_SetConfig+0x110>
 800671e:	2b30      	cmp	r3, #48	@ 0x30
 8006720:	d055      	beq.n	80067ce <TIM_SlaveTimer_SetConfig+0x116>
 8006722:	2b30      	cmp	r3, #48	@ 0x30
 8006724:	d850      	bhi.n	80067c8 <TIM_SlaveTimer_SetConfig+0x110>
 8006726:	2b20      	cmp	r3, #32
 8006728:	d051      	beq.n	80067ce <TIM_SlaveTimer_SetConfig+0x116>
 800672a:	2b20      	cmp	r3, #32
 800672c:	d84c      	bhi.n	80067c8 <TIM_SlaveTimer_SetConfig+0x110>
 800672e:	2b00      	cmp	r3, #0
 8006730:	d04d      	beq.n	80067ce <TIM_SlaveTimer_SetConfig+0x116>
 8006732:	2b10      	cmp	r3, #16
 8006734:	d04b      	beq.n	80067ce <TIM_SlaveTimer_SetConfig+0x116>
 8006736:	e047      	b.n	80067c8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006748:	f000 f9e4 	bl	8006b14 <TIM_ETR_SetConfig>
      break;
 800674c:	e040      	b.n	80067d0 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2b05      	cmp	r3, #5
 8006754:	d101      	bne.n	800675a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	e03b      	b.n	80067d2 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	6a1b      	ldr	r3, [r3, #32]
 8006760:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	6a1a      	ldr	r2, [r3, #32]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f022 0201 	bic.w	r2, r2, #1
 8006770:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006780:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	011b      	lsls	r3, r3, #4
 8006788:	68ba      	ldr	r2, [r7, #8]
 800678a:	4313      	orrs	r3, r2
 800678c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68ba      	ldr	r2, [r7, #8]
 8006794:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	621a      	str	r2, [r3, #32]
      break;
 800679e:	e017      	b.n	80067d0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ac:	461a      	mov	r2, r3
 80067ae:	f000 f887 	bl	80068c0 <TIM_TI1_ConfigInputStage>
      break;
 80067b2:	e00d      	b.n	80067d0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067c0:	461a      	mov	r2, r3
 80067c2:	f000 f8e7 	bl	8006994 <TIM_TI2_ConfigInputStage>
      break;
 80067c6:	e003      	b.n	80067d0 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	75fb      	strb	r3, [r7, #23]
      break;
 80067cc:	e000      	b.n	80067d0 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80067ce:	bf00      	nop
  }

  return status;
 80067d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
	...

080067dc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80067dc:	b480      	push	{r7}
 80067de:	b087      	sub	sp, #28
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
 80067e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6a1b      	ldr	r3, [r3, #32]
 80067ee:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6a1b      	ldr	r3, [r3, #32]
 80067f4:	f023 0201 	bic.w	r2, r3, #1
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	699b      	ldr	r3, [r3, #24]
 8006800:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	4a27      	ldr	r2, [pc, #156]	@ (80068a4 <TIM_TI1_SetConfig+0xc8>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d01b      	beq.n	8006842 <TIM_TI1_SetConfig+0x66>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006810:	d017      	beq.n	8006842 <TIM_TI1_SetConfig+0x66>
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	4a24      	ldr	r2, [pc, #144]	@ (80068a8 <TIM_TI1_SetConfig+0xcc>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d013      	beq.n	8006842 <TIM_TI1_SetConfig+0x66>
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	4a23      	ldr	r2, [pc, #140]	@ (80068ac <TIM_TI1_SetConfig+0xd0>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d00f      	beq.n	8006842 <TIM_TI1_SetConfig+0x66>
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	4a22      	ldr	r2, [pc, #136]	@ (80068b0 <TIM_TI1_SetConfig+0xd4>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d00b      	beq.n	8006842 <TIM_TI1_SetConfig+0x66>
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	4a21      	ldr	r2, [pc, #132]	@ (80068b4 <TIM_TI1_SetConfig+0xd8>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d007      	beq.n	8006842 <TIM_TI1_SetConfig+0x66>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	4a20      	ldr	r2, [pc, #128]	@ (80068b8 <TIM_TI1_SetConfig+0xdc>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d003      	beq.n	8006842 <TIM_TI1_SetConfig+0x66>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	4a1f      	ldr	r2, [pc, #124]	@ (80068bc <TIM_TI1_SetConfig+0xe0>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d101      	bne.n	8006846 <TIM_TI1_SetConfig+0x6a>
 8006842:	2301      	movs	r3, #1
 8006844:	e000      	b.n	8006848 <TIM_TI1_SetConfig+0x6c>
 8006846:	2300      	movs	r3, #0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d008      	beq.n	800685e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	f023 0303 	bic.w	r3, r3, #3
 8006852:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006854:	697a      	ldr	r2, [r7, #20]
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4313      	orrs	r3, r2
 800685a:	617b      	str	r3, [r7, #20]
 800685c:	e003      	b.n	8006866 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	f043 0301 	orr.w	r3, r3, #1
 8006864:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800686c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	011b      	lsls	r3, r3, #4
 8006872:	b2db      	uxtb	r3, r3
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	4313      	orrs	r3, r2
 8006878:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	f023 030a 	bic.w	r3, r3, #10
 8006880:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	f003 030a 	and.w	r3, r3, #10
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	697a      	ldr	r2, [r7, #20]
 8006892:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	621a      	str	r2, [r3, #32]
}
 800689a:	bf00      	nop
 800689c:	371c      	adds	r7, #28
 800689e:	46bd      	mov	sp, r7
 80068a0:	bc80      	pop	{r7}
 80068a2:	4770      	bx	lr
 80068a4:	40010000 	.word	0x40010000
 80068a8:	40000400 	.word	0x40000400
 80068ac:	40000800 	.word	0x40000800
 80068b0:	40000c00 	.word	0x40000c00
 80068b4:	40010400 	.word	0x40010400
 80068b8:	40014000 	.word	0x40014000
 80068bc:	40001800 	.word	0x40001800

080068c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b087      	sub	sp, #28
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6a1b      	ldr	r3, [r3, #32]
 80068d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	f023 0201 	bic.w	r2, r3, #1
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	011b      	lsls	r3, r3, #4
 80068f0:	693a      	ldr	r2, [r7, #16]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	f023 030a 	bic.w	r3, r3, #10
 80068fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	4313      	orrs	r3, r2
 8006904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	697a      	ldr	r2, [r7, #20]
 8006910:	621a      	str	r2, [r3, #32]
}
 8006912:	bf00      	nop
 8006914:	371c      	adds	r7, #28
 8006916:	46bd      	mov	sp, r7
 8006918:	bc80      	pop	{r7}
 800691a:	4770      	bx	lr

0800691c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800691c:	b480      	push	{r7}
 800691e:	b087      	sub	sp, #28
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	607a      	str	r2, [r7, #4]
 8006928:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6a1b      	ldr	r3, [r3, #32]
 8006934:	f023 0210 	bic.w	r2, r3, #16
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006948:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	021b      	lsls	r3, r3, #8
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	4313      	orrs	r3, r2
 8006952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800695a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	031b      	lsls	r3, r3, #12
 8006960:	b29b      	uxth	r3, r3
 8006962:	693a      	ldr	r2, [r7, #16]
 8006964:	4313      	orrs	r3, r2
 8006966:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800696e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	011b      	lsls	r3, r3, #4
 8006974:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006978:	697a      	ldr	r2, [r7, #20]
 800697a:	4313      	orrs	r3, r2
 800697c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	697a      	ldr	r2, [r7, #20]
 8006988:	621a      	str	r2, [r3, #32]
}
 800698a:	bf00      	nop
 800698c:	371c      	adds	r7, #28
 800698e:	46bd      	mov	sp, r7
 8006990:	bc80      	pop	{r7}
 8006992:	4770      	bx	lr

08006994 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006994:	b480      	push	{r7}
 8006996:	b087      	sub	sp, #28
 8006998:	af00      	add	r7, sp, #0
 800699a:	60f8      	str	r0, [r7, #12]
 800699c:	60b9      	str	r1, [r7, #8]
 800699e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6a1b      	ldr	r3, [r3, #32]
 80069a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6a1b      	ldr	r3, [r3, #32]
 80069aa:	f023 0210 	bic.w	r2, r3, #16
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	699b      	ldr	r3, [r3, #24]
 80069b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	031b      	lsls	r3, r3, #12
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	011b      	lsls	r3, r3, #4
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	4313      	orrs	r3, r2
 80069da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	697a      	ldr	r2, [r7, #20]
 80069e6:	621a      	str	r2, [r3, #32]
}
 80069e8:	bf00      	nop
 80069ea:	371c      	adds	r7, #28
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bc80      	pop	{r7}
 80069f0:	4770      	bx	lr

080069f2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b087      	sub	sp, #28
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	60f8      	str	r0, [r7, #12]
 80069fa:	60b9      	str	r1, [r7, #8]
 80069fc:	607a      	str	r2, [r7, #4]
 80069fe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6a1b      	ldr	r3, [r3, #32]
 8006a04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	f023 0303 	bic.w	r3, r3, #3
 8006a1e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006a20:	693a      	ldr	r2, [r7, #16]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a2e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	011b      	lsls	r3, r3, #4
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006a42:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	021b      	lsls	r3, r3, #8
 8006a48:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	621a      	str	r2, [r3, #32]
}
 8006a5e:	bf00      	nop
 8006a60:	371c      	adds	r7, #28
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bc80      	pop	{r7}
 8006a66:	4770      	bx	lr

08006a68 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b087      	sub	sp, #28
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	6a1b      	ldr	r3, [r3, #32]
 8006a7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6a1b      	ldr	r3, [r3, #32]
 8006a80:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	69db      	ldr	r3, [r3, #28]
 8006a8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a94:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	021b      	lsls	r3, r3, #8
 8006a9a:	693a      	ldr	r2, [r7, #16]
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006aa6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	031b      	lsls	r3, r3, #12
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	693a      	ldr	r2, [r7, #16]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006aba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	031b      	lsls	r3, r3, #12
 8006ac0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006ac4:	697a      	ldr	r2, [r7, #20]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	697a      	ldr	r2, [r7, #20]
 8006ad4:	621a      	str	r2, [r3, #32]
}
 8006ad6:	bf00      	nop
 8006ad8:	371c      	adds	r7, #28
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bc80      	pop	{r7}
 8006ade:	4770      	bx	lr

08006ae0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006af6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006af8:	683a      	ldr	r2, [r7, #0]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	f043 0307 	orr.w	r3, r3, #7
 8006b02:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68fa      	ldr	r2, [r7, #12]
 8006b08:	609a      	str	r2, [r3, #8]
}
 8006b0a:	bf00      	nop
 8006b0c:	3714      	adds	r7, #20
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bc80      	pop	{r7}
 8006b12:	4770      	bx	lr

08006b14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b087      	sub	sp, #28
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
 8006b20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	021a      	lsls	r2, r3, #8
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	431a      	orrs	r2, r3
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	609a      	str	r2, [r3, #8]
}
 8006b48:	bf00      	nop
 8006b4a:	371c      	adds	r7, #28
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bc80      	pop	{r7}
 8006b50:	4770      	bx	lr

08006b52 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b52:	b480      	push	{r7}
 8006b54:	b087      	sub	sp, #28
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	60f8      	str	r0, [r7, #12]
 8006b5a:	60b9      	str	r1, [r7, #8]
 8006b5c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	f003 031f 	and.w	r3, r3, #31
 8006b64:	2201      	movs	r2, #1
 8006b66:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6a1a      	ldr	r2, [r3, #32]
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	43db      	mvns	r3, r3
 8006b74:	401a      	ands	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6a1a      	ldr	r2, [r3, #32]
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	f003 031f 	and.w	r3, r3, #31
 8006b84:	6879      	ldr	r1, [r7, #4]
 8006b86:	fa01 f303 	lsl.w	r3, r1, r3
 8006b8a:	431a      	orrs	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	621a      	str	r2, [r3, #32]
}
 8006b90:	bf00      	nop
 8006b92:	371c      	adds	r7, #28
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bc80      	pop	{r7}
 8006b98:	4770      	bx	lr
	...

08006b9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d101      	bne.n	8006bb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006bb0:	2302      	movs	r3, #2
 8006bb2:	e05a      	b.n	8006c6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68fa      	ldr	r2, [r7, #12]
 8006be2:	4313      	orrs	r3, r2
 8006be4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a20      	ldr	r2, [pc, #128]	@ (8006c74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d022      	beq.n	8006c3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c00:	d01d      	beq.n	8006c3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a1c      	ldr	r2, [pc, #112]	@ (8006c78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d018      	beq.n	8006c3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a1a      	ldr	r2, [pc, #104]	@ (8006c7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d013      	beq.n	8006c3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a19      	ldr	r2, [pc, #100]	@ (8006c80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d00e      	beq.n	8006c3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a17      	ldr	r2, [pc, #92]	@ (8006c84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d009      	beq.n	8006c3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a16      	ldr	r2, [pc, #88]	@ (8006c88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d004      	beq.n	8006c3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a14      	ldr	r2, [pc, #80]	@ (8006c8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d10c      	bne.n	8006c58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68ba      	ldr	r2, [r7, #8]
 8006c56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c68:	2300      	movs	r3, #0
}
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	bc80      	pop	{r7}
 8006c72:	4770      	bx	lr
 8006c74:	40010000 	.word	0x40010000
 8006c78:	40000400 	.word	0x40000400
 8006c7c:	40000800 	.word	0x40000800
 8006c80:	40000c00 	.word	0x40000c00
 8006c84:	40010400 	.word	0x40010400
 8006c88:	40014000 	.word	0x40014000
 8006c8c:	40001800 	.word	0x40001800

08006c90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c98:	bf00      	nop
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bc80      	pop	{r7}
 8006ca0:	4770      	bx	lr

08006ca2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b083      	sub	sp, #12
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006caa:	bf00      	nop
 8006cac:	370c      	adds	r7, #12
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bc80      	pop	{r7}
 8006cb2:	4770      	bx	lr

08006cb4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006cb4:	b084      	sub	sp, #16
 8006cb6:	b580      	push	{r7, lr}
 8006cb8:	b084      	sub	sp, #16
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	f107 001c 	add.w	r0, r7, #28
 8006cc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006cc6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d123      	bne.n	8006d16 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006ce2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006cf6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d105      	bne.n	8006d0a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f001 fac0 	bl	8008290 <USB_CoreReset>
 8006d10:	4603      	mov	r3, r0
 8006d12:	73fb      	strb	r3, [r7, #15]
 8006d14:	e010      	b.n	8006d38 <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f001 fab4 	bl	8008290 <USB_CoreReset>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d30:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006d38:	7fbb      	ldrb	r3, [r7, #30]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d10b      	bne.n	8006d56 <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	f043 0206 	orr.w	r2, r3, #6
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f043 0220 	orr.w	r2, r3, #32
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3710      	adds	r7, #16
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d62:	b004      	add	sp, #16
 8006d64:	4770      	bx	lr
	...

08006d68 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b087      	sub	sp, #28
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	4613      	mov	r3, r2
 8006d74:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006d76:	79fb      	ldrb	r3, [r7, #7]
 8006d78:	2b02      	cmp	r3, #2
 8006d7a:	d165      	bne.n	8006e48 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	4a41      	ldr	r2, [pc, #260]	@ (8006e84 <USB_SetTurnaroundTime+0x11c>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d906      	bls.n	8006d92 <USB_SetTurnaroundTime+0x2a>
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	4a40      	ldr	r2, [pc, #256]	@ (8006e88 <USB_SetTurnaroundTime+0x120>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d202      	bcs.n	8006d92 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006d8c:	230f      	movs	r3, #15
 8006d8e:	617b      	str	r3, [r7, #20]
 8006d90:	e062      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	4a3c      	ldr	r2, [pc, #240]	@ (8006e88 <USB_SetTurnaroundTime+0x120>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d306      	bcc.n	8006da8 <USB_SetTurnaroundTime+0x40>
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	4a3b      	ldr	r2, [pc, #236]	@ (8006e8c <USB_SetTurnaroundTime+0x124>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d202      	bcs.n	8006da8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006da2:	230e      	movs	r3, #14
 8006da4:	617b      	str	r3, [r7, #20]
 8006da6:	e057      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	4a38      	ldr	r2, [pc, #224]	@ (8006e8c <USB_SetTurnaroundTime+0x124>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d306      	bcc.n	8006dbe <USB_SetTurnaroundTime+0x56>
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	4a37      	ldr	r2, [pc, #220]	@ (8006e90 <USB_SetTurnaroundTime+0x128>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d202      	bcs.n	8006dbe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006db8:	230d      	movs	r3, #13
 8006dba:	617b      	str	r3, [r7, #20]
 8006dbc:	e04c      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	4a33      	ldr	r2, [pc, #204]	@ (8006e90 <USB_SetTurnaroundTime+0x128>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d306      	bcc.n	8006dd4 <USB_SetTurnaroundTime+0x6c>
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	4a32      	ldr	r2, [pc, #200]	@ (8006e94 <USB_SetTurnaroundTime+0x12c>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d802      	bhi.n	8006dd4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006dce:	230c      	movs	r3, #12
 8006dd0:	617b      	str	r3, [r7, #20]
 8006dd2:	e041      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	4a2f      	ldr	r2, [pc, #188]	@ (8006e94 <USB_SetTurnaroundTime+0x12c>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d906      	bls.n	8006dea <USB_SetTurnaroundTime+0x82>
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	4a2e      	ldr	r2, [pc, #184]	@ (8006e98 <USB_SetTurnaroundTime+0x130>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d802      	bhi.n	8006dea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006de4:	230b      	movs	r3, #11
 8006de6:	617b      	str	r3, [r7, #20]
 8006de8:	e036      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	4a2a      	ldr	r2, [pc, #168]	@ (8006e98 <USB_SetTurnaroundTime+0x130>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d906      	bls.n	8006e00 <USB_SetTurnaroundTime+0x98>
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	4a29      	ldr	r2, [pc, #164]	@ (8006e9c <USB_SetTurnaroundTime+0x134>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d802      	bhi.n	8006e00 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006dfa:	230a      	movs	r3, #10
 8006dfc:	617b      	str	r3, [r7, #20]
 8006dfe:	e02b      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	4a26      	ldr	r2, [pc, #152]	@ (8006e9c <USB_SetTurnaroundTime+0x134>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d906      	bls.n	8006e16 <USB_SetTurnaroundTime+0xae>
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	4a25      	ldr	r2, [pc, #148]	@ (8006ea0 <USB_SetTurnaroundTime+0x138>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d202      	bcs.n	8006e16 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006e10:	2309      	movs	r3, #9
 8006e12:	617b      	str	r3, [r7, #20]
 8006e14:	e020      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	4a21      	ldr	r2, [pc, #132]	@ (8006ea0 <USB_SetTurnaroundTime+0x138>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d306      	bcc.n	8006e2c <USB_SetTurnaroundTime+0xc4>
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	4a20      	ldr	r2, [pc, #128]	@ (8006ea4 <USB_SetTurnaroundTime+0x13c>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d802      	bhi.n	8006e2c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006e26:	2308      	movs	r3, #8
 8006e28:	617b      	str	r3, [r7, #20]
 8006e2a:	e015      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8006ea4 <USB_SetTurnaroundTime+0x13c>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d906      	bls.n	8006e42 <USB_SetTurnaroundTime+0xda>
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	4a1c      	ldr	r2, [pc, #112]	@ (8006ea8 <USB_SetTurnaroundTime+0x140>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d202      	bcs.n	8006e42 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006e3c:	2307      	movs	r3, #7
 8006e3e:	617b      	str	r3, [r7, #20]
 8006e40:	e00a      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006e42:	2306      	movs	r3, #6
 8006e44:	617b      	str	r3, [r7, #20]
 8006e46:	e007      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006e48:	79fb      	ldrb	r3, [r7, #7]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d102      	bne.n	8006e54 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006e4e:	2309      	movs	r3, #9
 8006e50:	617b      	str	r3, [r7, #20]
 8006e52:	e001      	b.n	8006e58 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006e54:	2309      	movs	r3, #9
 8006e56:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	68da      	ldr	r2, [r3, #12]
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	029b      	lsls	r3, r3, #10
 8006e6c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006e70:	431a      	orrs	r2, r3
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	371c      	adds	r7, #28
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bc80      	pop	{r7}
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	00d8acbf 	.word	0x00d8acbf
 8006e88:	00e4e1c0 	.word	0x00e4e1c0
 8006e8c:	00f42400 	.word	0x00f42400
 8006e90:	01067380 	.word	0x01067380
 8006e94:	011a499f 	.word	0x011a499f
 8006e98:	01312cff 	.word	0x01312cff
 8006e9c:	014ca43f 	.word	0x014ca43f
 8006ea0:	016e3600 	.word	0x016e3600
 8006ea4:	01a6ab1f 	.word	0x01a6ab1f
 8006ea8:	01e84800 	.word	0x01e84800

08006eac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b083      	sub	sp, #12
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f043 0201 	orr.w	r2, r3, #1
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ec0:	2300      	movs	r3, #0
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	370c      	adds	r7, #12
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bc80      	pop	{r7}
 8006eca:	4770      	bx	lr

08006ecc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	f023 0201 	bic.w	r2, r3, #1
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bc80      	pop	{r7}
 8006eea:	4770      	bx	lr

08006eec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006f08:	78fb      	ldrb	r3, [r7, #3]
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d115      	bne.n	8006f3a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f1a:	200a      	movs	r0, #10
 8006f1c:	f7fb fa62 	bl	80023e4 <HAL_Delay>
      ms += 10U;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	330a      	adds	r3, #10
 8006f24:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f001 f926 	bl	8008178 <USB_GetMode>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d01e      	beq.n	8006f70 <USB_SetCurrentMode+0x84>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2bc7      	cmp	r3, #199	@ 0xc7
 8006f36:	d9f0      	bls.n	8006f1a <USB_SetCurrentMode+0x2e>
 8006f38:	e01a      	b.n	8006f70 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006f3a:	78fb      	ldrb	r3, [r7, #3]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d115      	bne.n	8006f6c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f4c:	200a      	movs	r0, #10
 8006f4e:	f7fb fa49 	bl	80023e4 <HAL_Delay>
      ms += 10U;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	330a      	adds	r3, #10
 8006f56:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f001 f90d 	bl	8008178 <USB_GetMode>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d005      	beq.n	8006f70 <USB_SetCurrentMode+0x84>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2bc7      	cmp	r3, #199	@ 0xc7
 8006f68:	d9f0      	bls.n	8006f4c <USB_SetCurrentMode+0x60>
 8006f6a:	e001      	b.n	8006f70 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e005      	b.n	8006f7c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2bc8      	cmp	r3, #200	@ 0xc8
 8006f74:	d101      	bne.n	8006f7a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e000      	b.n	8006f7c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f84:	b084      	sub	sp, #16
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b086      	sub	sp, #24
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
 8006f8e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006f92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006f96:	2300      	movs	r3, #0
 8006f98:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	613b      	str	r3, [r7, #16]
 8006fa2:	e009      	b.n	8006fb8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	3340      	adds	r3, #64	@ 0x40
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	4413      	add	r3, r2
 8006fae:	2200      	movs	r2, #0
 8006fb0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	3301      	adds	r3, #1
 8006fb6:	613b      	str	r3, [r7, #16]
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	2b0e      	cmp	r3, #14
 8006fbc:	d9f2      	bls.n	8006fa4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006fbe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d11c      	bne.n	8007000 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	68fa      	ldr	r2, [r7, #12]
 8006fd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006fd4:	f043 0302 	orr.w	r3, r3, #2
 8006fd8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fde:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fea:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	639a      	str	r2, [r3, #56]	@ 0x38
 8006ffe:	e00b      	b.n	8007018 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007004:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007010:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800701e:	461a      	mov	r2, r3
 8007020:	2300      	movs	r3, #0
 8007022:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007024:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007028:	2b01      	cmp	r3, #1
 800702a:	d10d      	bne.n	8007048 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800702c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007030:	2b00      	cmp	r3, #0
 8007032:	d104      	bne.n	800703e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007034:	2100      	movs	r1, #0
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 f966 	bl	8007308 <USB_SetDevSpeed>
 800703c:	e008      	b.n	8007050 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800703e:	2101      	movs	r1, #1
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 f961 	bl	8007308 <USB_SetDevSpeed>
 8007046:	e003      	b.n	8007050 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007048:	2103      	movs	r1, #3
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f95c 	bl	8007308 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007050:	2110      	movs	r1, #16
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f8fa 	bl	800724c <USB_FlushTxFifo>
 8007058:	4603      	mov	r3, r0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d001      	beq.n	8007062 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 f923 	bl	80072ae <USB_FlushRxFifo>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007078:	461a      	mov	r2, r3
 800707a:	2300      	movs	r3, #0
 800707c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007084:	461a      	mov	r2, r3
 8007086:	2300      	movs	r3, #0
 8007088:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007090:	461a      	mov	r2, r3
 8007092:	2300      	movs	r3, #0
 8007094:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007096:	2300      	movs	r3, #0
 8007098:	613b      	str	r3, [r7, #16]
 800709a:	e043      	b.n	8007124 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	015a      	lsls	r2, r3, #5
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	4413      	add	r3, r2
 80070a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070b2:	d118      	bne.n	80070e6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d10a      	bne.n	80070d0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	015a      	lsls	r2, r3, #5
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	4413      	add	r3, r2
 80070c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070c6:	461a      	mov	r2, r3
 80070c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80070cc:	6013      	str	r3, [r2, #0]
 80070ce:	e013      	b.n	80070f8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	015a      	lsls	r2, r3, #5
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	4413      	add	r3, r2
 80070d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070dc:	461a      	mov	r2, r3
 80070de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80070e2:	6013      	str	r3, [r2, #0]
 80070e4:	e008      	b.n	80070f8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	015a      	lsls	r2, r3, #5
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	4413      	add	r3, r2
 80070ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070f2:	461a      	mov	r2, r3
 80070f4:	2300      	movs	r3, #0
 80070f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	015a      	lsls	r2, r3, #5
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	4413      	add	r3, r2
 8007100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007104:	461a      	mov	r2, r3
 8007106:	2300      	movs	r3, #0
 8007108:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	015a      	lsls	r2, r3, #5
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	4413      	add	r3, r2
 8007112:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007116:	461a      	mov	r2, r3
 8007118:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800711c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	3301      	adds	r3, #1
 8007122:	613b      	str	r3, [r7, #16]
 8007124:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007128:	461a      	mov	r2, r3
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	4293      	cmp	r3, r2
 800712e:	d3b5      	bcc.n	800709c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007130:	2300      	movs	r3, #0
 8007132:	613b      	str	r3, [r7, #16]
 8007134:	e043      	b.n	80071be <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	015a      	lsls	r2, r3, #5
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	4413      	add	r3, r2
 800713e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007148:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800714c:	d118      	bne.n	8007180 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d10a      	bne.n	800716a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	015a      	lsls	r2, r3, #5
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	4413      	add	r3, r2
 800715c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007160:	461a      	mov	r2, r3
 8007162:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007166:	6013      	str	r3, [r2, #0]
 8007168:	e013      	b.n	8007192 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	015a      	lsls	r2, r3, #5
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	4413      	add	r3, r2
 8007172:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007176:	461a      	mov	r2, r3
 8007178:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800717c:	6013      	str	r3, [r2, #0]
 800717e:	e008      	b.n	8007192 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	015a      	lsls	r2, r3, #5
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	4413      	add	r3, r2
 8007188:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800718c:	461a      	mov	r2, r3
 800718e:	2300      	movs	r3, #0
 8007190:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	015a      	lsls	r2, r3, #5
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	4413      	add	r3, r2
 800719a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800719e:	461a      	mov	r2, r3
 80071a0:	2300      	movs	r3, #0
 80071a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	015a      	lsls	r2, r3, #5
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	4413      	add	r3, r2
 80071ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071b0:	461a      	mov	r2, r3
 80071b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80071b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	3301      	adds	r3, #1
 80071bc:	613b      	str	r3, [r7, #16]
 80071be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80071c2:	461a      	mov	r2, r3
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d3b5      	bcc.n	8007136 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80071d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80071ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80071ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d105      	bne.n	8007200 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	f043 0210 	orr.w	r2, r3, #16
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	699a      	ldr	r2, [r3, #24]
 8007204:	4b10      	ldr	r3, [pc, #64]	@ (8007248 <USB_DevInit+0x2c4>)
 8007206:	4313      	orrs	r3, r2
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800720c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007210:	2b00      	cmp	r3, #0
 8007212:	d005      	beq.n	8007220 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	699b      	ldr	r3, [r3, #24]
 8007218:	f043 0208 	orr.w	r2, r3, #8
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007220:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007224:	2b01      	cmp	r3, #1
 8007226:	d107      	bne.n	8007238 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	699b      	ldr	r3, [r3, #24]
 800722c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007230:	f043 0304 	orr.w	r3, r3, #4
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007238:	7dfb      	ldrb	r3, [r7, #23]
}
 800723a:	4618      	mov	r0, r3
 800723c:	3718      	adds	r7, #24
 800723e:	46bd      	mov	sp, r7
 8007240:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007244:	b004      	add	sp, #16
 8007246:	4770      	bx	lr
 8007248:	803c3800 	.word	0x803c3800

0800724c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007256:	2300      	movs	r3, #0
 8007258:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3301      	adds	r3, #1
 800725e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007266:	d901      	bls.n	800726c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007268:	2303      	movs	r3, #3
 800726a:	e01b      	b.n	80072a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	2b00      	cmp	r3, #0
 8007272:	daf2      	bge.n	800725a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007274:	2300      	movs	r3, #0
 8007276:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	019b      	lsls	r3, r3, #6
 800727c:	f043 0220 	orr.w	r2, r3, #32
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	3301      	adds	r3, #1
 8007288:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007290:	d901      	bls.n	8007296 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e006      	b.n	80072a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	f003 0320 	and.w	r3, r3, #32
 800729e:	2b20      	cmp	r3, #32
 80072a0:	d0f0      	beq.n	8007284 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80072a2:	2300      	movs	r3, #0
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3714      	adds	r7, #20
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bc80      	pop	{r7}
 80072ac:	4770      	bx	lr

080072ae <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80072ae:	b480      	push	{r7}
 80072b0:	b085      	sub	sp, #20
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80072b6:	2300      	movs	r3, #0
 80072b8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	3301      	adds	r3, #1
 80072be:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072c6:	d901      	bls.n	80072cc <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80072c8:	2303      	movs	r3, #3
 80072ca:	e018      	b.n	80072fe <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	daf2      	bge.n	80072ba <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80072d4:	2300      	movs	r3, #0
 80072d6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2210      	movs	r2, #16
 80072dc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	3301      	adds	r3, #1
 80072e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072ea:	d901      	bls.n	80072f0 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80072ec:	2303      	movs	r3, #3
 80072ee:	e006      	b.n	80072fe <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	f003 0310 	and.w	r3, r3, #16
 80072f8:	2b10      	cmp	r3, #16
 80072fa:	d0f0      	beq.n	80072de <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3714      	adds	r7, #20
 8007302:	46bd      	mov	sp, r7
 8007304:	bc80      	pop	{r7}
 8007306:	4770      	bx	lr

08007308 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007308:	b480      	push	{r7}
 800730a:	b085      	sub	sp, #20
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	460b      	mov	r3, r1
 8007312:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	78fb      	ldrb	r3, [r7, #3]
 8007322:	68f9      	ldr	r1, [r7, #12]
 8007324:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007328:	4313      	orrs	r3, r2
 800732a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3714      	adds	r7, #20
 8007332:	46bd      	mov	sp, r7
 8007334:	bc80      	pop	{r7}
 8007336:	4770      	bx	lr

08007338 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007338:	b480      	push	{r7}
 800733a:	b087      	sub	sp, #28
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	f003 0306 	and.w	r3, r3, #6
 8007350:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d102      	bne.n	800735e <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007358:	2300      	movs	r3, #0
 800735a:	75fb      	strb	r3, [r7, #23]
 800735c:	e00a      	b.n	8007374 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2b02      	cmp	r3, #2
 8007362:	d002      	beq.n	800736a <USB_GetDevSpeed+0x32>
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2b06      	cmp	r3, #6
 8007368:	d102      	bne.n	8007370 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800736a:	2302      	movs	r3, #2
 800736c:	75fb      	strb	r3, [r7, #23]
 800736e:	e001      	b.n	8007374 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007370:	230f      	movs	r3, #15
 8007372:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007374:	7dfb      	ldrb	r3, [r7, #23]
}
 8007376:	4618      	mov	r0, r3
 8007378:	371c      	adds	r7, #28
 800737a:	46bd      	mov	sp, r7
 800737c:	bc80      	pop	{r7}
 800737e:	4770      	bx	lr

08007380 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
 8007388:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	785b      	ldrb	r3, [r3, #1]
 8007398:	2b01      	cmp	r3, #1
 800739a:	d13a      	bne.n	8007412 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073a2:	69da      	ldr	r2, [r3, #28]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	f003 030f 	and.w	r3, r3, #15
 80073ac:	2101      	movs	r1, #1
 80073ae:	fa01 f303 	lsl.w	r3, r1, r3
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	68f9      	ldr	r1, [r7, #12]
 80073b6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073ba:	4313      	orrs	r3, r2
 80073bc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	015a      	lsls	r2, r3, #5
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	4413      	add	r3, r2
 80073c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d155      	bne.n	8007480 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	015a      	lsls	r2, r3, #5
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	4413      	add	r3, r2
 80073dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	791b      	ldrb	r3, [r3, #4]
 80073ee:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80073f0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	059b      	lsls	r3, r3, #22
 80073f6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80073f8:	4313      	orrs	r3, r2
 80073fa:	68ba      	ldr	r2, [r7, #8]
 80073fc:	0151      	lsls	r1, r2, #5
 80073fe:	68fa      	ldr	r2, [r7, #12]
 8007400:	440a      	add	r2, r1
 8007402:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007406:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800740a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800740e:	6013      	str	r3, [r2, #0]
 8007410:	e036      	b.n	8007480 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007418:	69da      	ldr	r2, [r3, #28]
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	f003 030f 	and.w	r3, r3, #15
 8007422:	2101      	movs	r1, #1
 8007424:	fa01 f303 	lsl.w	r3, r1, r3
 8007428:	041b      	lsls	r3, r3, #16
 800742a:	68f9      	ldr	r1, [r7, #12]
 800742c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007430:	4313      	orrs	r3, r2
 8007432:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	4413      	add	r3, r2
 800743c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007446:	2b00      	cmp	r3, #0
 8007448:	d11a      	bne.n	8007480 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	015a      	lsls	r2, r3, #5
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	4413      	add	r3, r2
 8007452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	791b      	ldrb	r3, [r3, #4]
 8007464:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007466:	430b      	orrs	r3, r1
 8007468:	4313      	orrs	r3, r2
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	0151      	lsls	r1, r2, #5
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	440a      	add	r2, r1
 8007472:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007476:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800747a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800747e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	bc80      	pop	{r7}
 800748a:	4770      	bx	lr

0800748c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800748c:	b480      	push	{r7}
 800748e:	b085      	sub	sp, #20
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	785b      	ldrb	r3, [r3, #1]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d161      	bne.n	800756c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	015a      	lsls	r2, r3, #5
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	4413      	add	r3, r2
 80074b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80074ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80074be:	d11f      	bne.n	8007500 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	015a      	lsls	r2, r3, #5
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	4413      	add	r3, r2
 80074c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68ba      	ldr	r2, [r7, #8]
 80074d0:	0151      	lsls	r1, r2, #5
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	440a      	add	r2, r1
 80074d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80074de:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	015a      	lsls	r2, r3, #5
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	4413      	add	r3, r2
 80074e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68ba      	ldr	r2, [r7, #8]
 80074f0:	0151      	lsls	r1, r2, #5
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	440a      	add	r2, r1
 80074f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007506:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	f003 030f 	and.w	r3, r3, #15
 8007510:	2101      	movs	r1, #1
 8007512:	fa01 f303 	lsl.w	r3, r1, r3
 8007516:	b29b      	uxth	r3, r3
 8007518:	43db      	mvns	r3, r3
 800751a:	68f9      	ldr	r1, [r7, #12]
 800751c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007520:	4013      	ands	r3, r2
 8007522:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800752a:	69da      	ldr	r2, [r3, #28]
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	781b      	ldrb	r3, [r3, #0]
 8007530:	f003 030f 	and.w	r3, r3, #15
 8007534:	2101      	movs	r1, #1
 8007536:	fa01 f303 	lsl.w	r3, r1, r3
 800753a:	b29b      	uxth	r3, r3
 800753c:	43db      	mvns	r3, r3
 800753e:	68f9      	ldr	r1, [r7, #12]
 8007540:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007544:	4013      	ands	r3, r2
 8007546:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	0159      	lsls	r1, r3, #5
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	440b      	add	r3, r1
 800755e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007562:	4619      	mov	r1, r3
 8007564:	4b35      	ldr	r3, [pc, #212]	@ (800763c <USB_DeactivateEndpoint+0x1b0>)
 8007566:	4013      	ands	r3, r2
 8007568:	600b      	str	r3, [r1, #0]
 800756a:	e060      	b.n	800762e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	015a      	lsls	r2, r3, #5
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	4413      	add	r3, r2
 8007574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800757e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007582:	d11f      	bne.n	80075c4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	015a      	lsls	r2, r3, #5
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	4413      	add	r3, r2
 800758c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	68ba      	ldr	r2, [r7, #8]
 8007594:	0151      	lsls	r1, r2, #5
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	440a      	add	r2, r1
 800759a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800759e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80075a2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	015a      	lsls	r2, r3, #5
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	4413      	add	r3, r2
 80075ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	68ba      	ldr	r2, [r7, #8]
 80075b4:	0151      	lsls	r1, r2, #5
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	440a      	add	r2, r1
 80075ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80075c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	f003 030f 	and.w	r3, r3, #15
 80075d4:	2101      	movs	r1, #1
 80075d6:	fa01 f303 	lsl.w	r3, r1, r3
 80075da:	041b      	lsls	r3, r3, #16
 80075dc:	43db      	mvns	r3, r3
 80075de:	68f9      	ldr	r1, [r7, #12]
 80075e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075e4:	4013      	ands	r3, r2
 80075e6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ee:	69da      	ldr	r2, [r3, #28]
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	781b      	ldrb	r3, [r3, #0]
 80075f4:	f003 030f 	and.w	r3, r3, #15
 80075f8:	2101      	movs	r1, #1
 80075fa:	fa01 f303 	lsl.w	r3, r1, r3
 80075fe:	041b      	lsls	r3, r3, #16
 8007600:	43db      	mvns	r3, r3
 8007602:	68f9      	ldr	r1, [r7, #12]
 8007604:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007608:	4013      	ands	r3, r2
 800760a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	015a      	lsls	r2, r3, #5
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	4413      	add	r3, r2
 8007614:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	0159      	lsls	r1, r3, #5
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	440b      	add	r3, r1
 8007622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007626:	4619      	mov	r1, r3
 8007628:	4b05      	ldr	r3, [pc, #20]	@ (8007640 <USB_DeactivateEndpoint+0x1b4>)
 800762a:	4013      	ands	r3, r2
 800762c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800762e:	2300      	movs	r3, #0
}
 8007630:	4618      	mov	r0, r3
 8007632:	3714      	adds	r7, #20
 8007634:	46bd      	mov	sp, r7
 8007636:	bc80      	pop	{r7}
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	ec337800 	.word	0xec337800
 8007640:	eff37800 	.word	0xeff37800

08007644 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b08a      	sub	sp, #40	@ 0x28
 8007648:	af02      	add	r7, sp, #8
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	4613      	mov	r3, r2
 8007650:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	785b      	ldrb	r3, [r3, #1]
 8007660:	2b01      	cmp	r3, #1
 8007662:	f040 817a 	bne.w	800795a <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d132      	bne.n	80076d4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800766e:	69bb      	ldr	r3, [r7, #24]
 8007670:	015a      	lsls	r2, r3, #5
 8007672:	69fb      	ldr	r3, [r7, #28]
 8007674:	4413      	add	r3, r2
 8007676:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	69ba      	ldr	r2, [r7, #24]
 800767e:	0151      	lsls	r1, r2, #5
 8007680:	69fa      	ldr	r2, [r7, #28]
 8007682:	440a      	add	r2, r1
 8007684:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007688:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800768c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007690:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	015a      	lsls	r2, r3, #5
 8007696:	69fb      	ldr	r3, [r7, #28]
 8007698:	4413      	add	r3, r2
 800769a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	69ba      	ldr	r2, [r7, #24]
 80076a2:	0151      	lsls	r1, r2, #5
 80076a4:	69fa      	ldr	r2, [r7, #28]
 80076a6:	440a      	add	r2, r1
 80076a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80076b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	015a      	lsls	r2, r3, #5
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	4413      	add	r3, r2
 80076ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076be:	691b      	ldr	r3, [r3, #16]
 80076c0:	69ba      	ldr	r2, [r7, #24]
 80076c2:	0151      	lsls	r1, r2, #5
 80076c4:	69fa      	ldr	r2, [r7, #28]
 80076c6:	440a      	add	r2, r1
 80076c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076cc:	0cdb      	lsrs	r3, r3, #19
 80076ce:	04db      	lsls	r3, r3, #19
 80076d0:	6113      	str	r3, [r2, #16]
 80076d2:	e092      	b.n	80077fa <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80076d4:	69bb      	ldr	r3, [r7, #24]
 80076d6:	015a      	lsls	r2, r3, #5
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	4413      	add	r3, r2
 80076dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076e0:	691b      	ldr	r3, [r3, #16]
 80076e2:	69ba      	ldr	r2, [r7, #24]
 80076e4:	0151      	lsls	r1, r2, #5
 80076e6:	69fa      	ldr	r2, [r7, #28]
 80076e8:	440a      	add	r2, r1
 80076ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076ee:	0cdb      	lsrs	r3, r3, #19
 80076f0:	04db      	lsls	r3, r3, #19
 80076f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80076f4:	69bb      	ldr	r3, [r7, #24]
 80076f6:	015a      	lsls	r2, r3, #5
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	4413      	add	r3, r2
 80076fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	69ba      	ldr	r2, [r7, #24]
 8007704:	0151      	lsls	r1, r2, #5
 8007706:	69fa      	ldr	r2, [r7, #28]
 8007708:	440a      	add	r2, r1
 800770a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800770e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007712:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007716:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d11a      	bne.n	8007754 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	691a      	ldr	r2, [r3, #16]
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	429a      	cmp	r2, r3
 8007728:	d903      	bls.n	8007732 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	689a      	ldr	r2, [r3, #8]
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	015a      	lsls	r2, r3, #5
 8007736:	69fb      	ldr	r3, [r7, #28]
 8007738:	4413      	add	r3, r2
 800773a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800773e:	691b      	ldr	r3, [r3, #16]
 8007740:	69ba      	ldr	r2, [r7, #24]
 8007742:	0151      	lsls	r1, r2, #5
 8007744:	69fa      	ldr	r2, [r7, #28]
 8007746:	440a      	add	r2, r1
 8007748:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800774c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007750:	6113      	str	r3, [r2, #16]
 8007752:	e01b      	b.n	800778c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007754:	69bb      	ldr	r3, [r7, #24]
 8007756:	015a      	lsls	r2, r3, #5
 8007758:	69fb      	ldr	r3, [r7, #28]
 800775a:	4413      	add	r3, r2
 800775c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007760:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	6919      	ldr	r1, [r3, #16]
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	440b      	add	r3, r1
 800776c:	1e59      	subs	r1, r3, #1
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	fbb1 f3f3 	udiv	r3, r1, r3
 8007776:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007778:	4ba2      	ldr	r3, [pc, #648]	@ (8007a04 <USB_EPStartXfer+0x3c0>)
 800777a:	400b      	ands	r3, r1
 800777c:	69b9      	ldr	r1, [r7, #24]
 800777e:	0148      	lsls	r0, r1, #5
 8007780:	69f9      	ldr	r1, [r7, #28]
 8007782:	4401      	add	r1, r0
 8007784:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007788:	4313      	orrs	r3, r2
 800778a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800778c:	69bb      	ldr	r3, [r7, #24]
 800778e:	015a      	lsls	r2, r3, #5
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	4413      	add	r3, r2
 8007794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007798:	691a      	ldr	r2, [r3, #16]
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	691b      	ldr	r3, [r3, #16]
 800779e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077a2:	69b9      	ldr	r1, [r7, #24]
 80077a4:	0148      	lsls	r0, r1, #5
 80077a6:	69f9      	ldr	r1, [r7, #28]
 80077a8:	4401      	add	r1, r0
 80077aa:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80077ae:	4313      	orrs	r3, r2
 80077b0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	791b      	ldrb	r3, [r3, #4]
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d11f      	bne.n	80077fa <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	015a      	lsls	r2, r3, #5
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	4413      	add	r3, r2
 80077c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	69ba      	ldr	r2, [r7, #24]
 80077ca:	0151      	lsls	r1, r2, #5
 80077cc:	69fa      	ldr	r2, [r7, #28]
 80077ce:	440a      	add	r2, r1
 80077d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077d4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80077d8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80077da:	69bb      	ldr	r3, [r7, #24]
 80077dc:	015a      	lsls	r2, r3, #5
 80077de:	69fb      	ldr	r3, [r7, #28]
 80077e0:	4413      	add	r3, r2
 80077e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077e6:	691b      	ldr	r3, [r3, #16]
 80077e8:	69ba      	ldr	r2, [r7, #24]
 80077ea:	0151      	lsls	r1, r2, #5
 80077ec:	69fa      	ldr	r2, [r7, #28]
 80077ee:	440a      	add	r2, r1
 80077f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077f8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80077fa:	79fb      	ldrb	r3, [r7, #7]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d14b      	bne.n	8007898 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	69db      	ldr	r3, [r3, #28]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d009      	beq.n	800781c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	015a      	lsls	r2, r3, #5
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	4413      	add	r3, r2
 8007810:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007814:	461a      	mov	r2, r3
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	69db      	ldr	r3, [r3, #28]
 800781a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	791b      	ldrb	r3, [r3, #4]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d128      	bne.n	8007876 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007830:	2b00      	cmp	r3, #0
 8007832:	d110      	bne.n	8007856 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	015a      	lsls	r2, r3, #5
 8007838:	69fb      	ldr	r3, [r7, #28]
 800783a:	4413      	add	r3, r2
 800783c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	69ba      	ldr	r2, [r7, #24]
 8007844:	0151      	lsls	r1, r2, #5
 8007846:	69fa      	ldr	r2, [r7, #28]
 8007848:	440a      	add	r2, r1
 800784a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800784e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007852:	6013      	str	r3, [r2, #0]
 8007854:	e00f      	b.n	8007876 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	015a      	lsls	r2, r3, #5
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	4413      	add	r3, r2
 800785e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	69ba      	ldr	r2, [r7, #24]
 8007866:	0151      	lsls	r1, r2, #5
 8007868:	69fa      	ldr	r2, [r7, #28]
 800786a:	440a      	add	r2, r1
 800786c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007874:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	015a      	lsls	r2, r3, #5
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	4413      	add	r3, r2
 800787e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	69ba      	ldr	r2, [r7, #24]
 8007886:	0151      	lsls	r1, r2, #5
 8007888:	69fa      	ldr	r2, [r7, #28]
 800788a:	440a      	add	r2, r1
 800788c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007890:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007894:	6013      	str	r3, [r2, #0]
 8007896:	e165      	b.n	8007b64 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	015a      	lsls	r2, r3, #5
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	4413      	add	r3, r2
 80078a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	69ba      	ldr	r2, [r7, #24]
 80078a8:	0151      	lsls	r1, r2, #5
 80078aa:	69fa      	ldr	r2, [r7, #28]
 80078ac:	440a      	add	r2, r1
 80078ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078b2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80078b6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	791b      	ldrb	r3, [r3, #4]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d015      	beq.n	80078ec <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	691b      	ldr	r3, [r3, #16]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	f000 814d 	beq.w	8007b64 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80078ca:	69fb      	ldr	r3, [r7, #28]
 80078cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	f003 030f 	and.w	r3, r3, #15
 80078da:	2101      	movs	r1, #1
 80078dc:	fa01 f303 	lsl.w	r3, r1, r3
 80078e0:	69f9      	ldr	r1, [r7, #28]
 80078e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078e6:	4313      	orrs	r3, r2
 80078e8:	634b      	str	r3, [r1, #52]	@ 0x34
 80078ea:	e13b      	b.n	8007b64 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d110      	bne.n	800791e <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80078fc:	69bb      	ldr	r3, [r7, #24]
 80078fe:	015a      	lsls	r2, r3, #5
 8007900:	69fb      	ldr	r3, [r7, #28]
 8007902:	4413      	add	r3, r2
 8007904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	69ba      	ldr	r2, [r7, #24]
 800790c:	0151      	lsls	r1, r2, #5
 800790e:	69fa      	ldr	r2, [r7, #28]
 8007910:	440a      	add	r2, r1
 8007912:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007916:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800791a:	6013      	str	r3, [r2, #0]
 800791c:	e00f      	b.n	800793e <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	015a      	lsls	r2, r3, #5
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	4413      	add	r3, r2
 8007926:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	69ba      	ldr	r2, [r7, #24]
 800792e:	0151      	lsls	r1, r2, #5
 8007930:	69fa      	ldr	r2, [r7, #28]
 8007932:	440a      	add	r2, r1
 8007934:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007938:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800793c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	68d9      	ldr	r1, [r3, #12]
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	781a      	ldrb	r2, [r3, #0]
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	b298      	uxth	r0, r3
 800794c:	79fb      	ldrb	r3, [r7, #7]
 800794e:	9300      	str	r3, [sp, #0]
 8007950:	4603      	mov	r3, r0
 8007952:	68f8      	ldr	r0, [r7, #12]
 8007954:	f000 f9b7 	bl	8007cc6 <USB_WritePacket>
 8007958:	e104      	b.n	8007b64 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	015a      	lsls	r2, r3, #5
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	4413      	add	r3, r2
 8007962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	69ba      	ldr	r2, [r7, #24]
 800796a:	0151      	lsls	r1, r2, #5
 800796c:	69fa      	ldr	r2, [r7, #28]
 800796e:	440a      	add	r2, r1
 8007970:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007974:	0cdb      	lsrs	r3, r3, #19
 8007976:	04db      	lsls	r3, r3, #19
 8007978:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800797a:	69bb      	ldr	r3, [r7, #24]
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	4413      	add	r3, r2
 8007982:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	69ba      	ldr	r2, [r7, #24]
 800798a:	0151      	lsls	r1, r2, #5
 800798c:	69fa      	ldr	r2, [r7, #28]
 800798e:	440a      	add	r2, r1
 8007990:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007994:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007998:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800799c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d131      	bne.n	8007a08 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	691b      	ldr	r3, [r3, #16]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d003      	beq.n	80079b4 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	689a      	ldr	r2, [r3, #8]
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	689a      	ldr	r2, [r3, #8]
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	015a      	lsls	r2, r3, #5
 80079c0:	69fb      	ldr	r3, [r7, #28]
 80079c2:	4413      	add	r3, r2
 80079c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079c8:	691a      	ldr	r2, [r3, #16]
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079d2:	69b9      	ldr	r1, [r7, #24]
 80079d4:	0148      	lsls	r0, r1, #5
 80079d6:	69f9      	ldr	r1, [r7, #28]
 80079d8:	4401      	add	r1, r0
 80079da:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80079de:	4313      	orrs	r3, r2
 80079e0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	015a      	lsls	r2, r3, #5
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	4413      	add	r3, r2
 80079ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ee:	691b      	ldr	r3, [r3, #16]
 80079f0:	69ba      	ldr	r2, [r7, #24]
 80079f2:	0151      	lsls	r1, r2, #5
 80079f4:	69fa      	ldr	r2, [r7, #28]
 80079f6:	440a      	add	r2, r1
 80079f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a00:	6113      	str	r3, [r2, #16]
 8007a02:	e061      	b.n	8007ac8 <USB_EPStartXfer+0x484>
 8007a04:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	691b      	ldr	r3, [r3, #16]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d123      	bne.n	8007a58 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007a10:	69bb      	ldr	r3, [r7, #24]
 8007a12:	015a      	lsls	r2, r3, #5
 8007a14:	69fb      	ldr	r3, [r7, #28]
 8007a16:	4413      	add	r3, r2
 8007a18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a1c:	691a      	ldr	r2, [r3, #16]
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a26:	69b9      	ldr	r1, [r7, #24]
 8007a28:	0148      	lsls	r0, r1, #5
 8007a2a:	69f9      	ldr	r1, [r7, #28]
 8007a2c:	4401      	add	r1, r0
 8007a2e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a32:	4313      	orrs	r3, r2
 8007a34:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007a36:	69bb      	ldr	r3, [r7, #24]
 8007a38:	015a      	lsls	r2, r3, #5
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	69ba      	ldr	r2, [r7, #24]
 8007a46:	0151      	lsls	r1, r2, #5
 8007a48:	69fa      	ldr	r2, [r7, #28]
 8007a4a:	440a      	add	r2, r1
 8007a4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a50:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a54:	6113      	str	r3, [r2, #16]
 8007a56:	e037      	b.n	8007ac8 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	691a      	ldr	r2, [r3, #16]
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	4413      	add	r3, r2
 8007a62:	1e5a      	subs	r2, r3, #1
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a6c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	8afa      	ldrh	r2, [r7, #22]
 8007a74:	fb03 f202 	mul.w	r2, r3, r2
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	015a      	lsls	r2, r3, #5
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	4413      	add	r3, r2
 8007a84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a88:	691a      	ldr	r2, [r3, #16]
 8007a8a:	8afb      	ldrh	r3, [r7, #22]
 8007a8c:	04d9      	lsls	r1, r3, #19
 8007a8e:	4b38      	ldr	r3, [pc, #224]	@ (8007b70 <USB_EPStartXfer+0x52c>)
 8007a90:	400b      	ands	r3, r1
 8007a92:	69b9      	ldr	r1, [r7, #24]
 8007a94:	0148      	lsls	r0, r1, #5
 8007a96:	69f9      	ldr	r1, [r7, #28]
 8007a98:	4401      	add	r1, r0
 8007a9a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	015a      	lsls	r2, r3, #5
 8007aa6:	69fb      	ldr	r3, [r7, #28]
 8007aa8:	4413      	add	r3, r2
 8007aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aae:	691a      	ldr	r2, [r3, #16]
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	6a1b      	ldr	r3, [r3, #32]
 8007ab4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ab8:	69b9      	ldr	r1, [r7, #24]
 8007aba:	0148      	lsls	r0, r1, #5
 8007abc:	69f9      	ldr	r1, [r7, #28]
 8007abe:	4401      	add	r1, r0
 8007ac0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007ac8:	79fb      	ldrb	r3, [r7, #7]
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d10d      	bne.n	8007aea <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	68db      	ldr	r3, [r3, #12]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d009      	beq.n	8007aea <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	68d9      	ldr	r1, [r3, #12]
 8007ada:	69bb      	ldr	r3, [r7, #24]
 8007adc:	015a      	lsls	r2, r3, #5
 8007ade:	69fb      	ldr	r3, [r7, #28]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ae6:	460a      	mov	r2, r1
 8007ae8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	791b      	ldrb	r3, [r3, #4]
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d128      	bne.n	8007b44 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d110      	bne.n	8007b24 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	015a      	lsls	r2, r3, #5
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	4413      	add	r3, r2
 8007b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	69ba      	ldr	r2, [r7, #24]
 8007b12:	0151      	lsls	r1, r2, #5
 8007b14:	69fa      	ldr	r2, [r7, #28]
 8007b16:	440a      	add	r2, r1
 8007b18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b1c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007b20:	6013      	str	r3, [r2, #0]
 8007b22:	e00f      	b.n	8007b44 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007b24:	69bb      	ldr	r3, [r7, #24]
 8007b26:	015a      	lsls	r2, r3, #5
 8007b28:	69fb      	ldr	r3, [r7, #28]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	69ba      	ldr	r2, [r7, #24]
 8007b34:	0151      	lsls	r1, r2, #5
 8007b36:	69fa      	ldr	r2, [r7, #28]
 8007b38:	440a      	add	r2, r1
 8007b3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b42:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	015a      	lsls	r2, r3, #5
 8007b48:	69fb      	ldr	r3, [r7, #28]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	0151      	lsls	r1, r2, #5
 8007b56:	69fa      	ldr	r2, [r7, #28]
 8007b58:	440a      	add	r2, r1
 8007b5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b5e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3720      	adds	r7, #32
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	1ff80000 	.word	0x1ff80000

08007b74 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b087      	sub	sp, #28
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
 8007b7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007b82:	2300      	movs	r3, #0
 8007b84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	785b      	ldrb	r3, [r3, #1]
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d14a      	bne.n	8007c28 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	781b      	ldrb	r3, [r3, #0]
 8007b96:	015a      	lsls	r2, r3, #5
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ba6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007baa:	f040 8086 	bne.w	8007cba <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	015a      	lsls	r2, r3, #5
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	683a      	ldr	r2, [r7, #0]
 8007bc0:	7812      	ldrb	r2, [r2, #0]
 8007bc2:	0151      	lsls	r1, r2, #5
 8007bc4:	693a      	ldr	r2, [r7, #16]
 8007bc6:	440a      	add	r2, r1
 8007bc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bcc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007bd0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	015a      	lsls	r2, r3, #5
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	4413      	add	r3, r2
 8007bdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	683a      	ldr	r2, [r7, #0]
 8007be4:	7812      	ldrb	r2, [r2, #0]
 8007be6:	0151      	lsls	r1, r2, #5
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	440a      	add	r2, r1
 8007bec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bf0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bf4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d902      	bls.n	8007c0c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	75fb      	strb	r3, [r7, #23]
          break;
 8007c0a:	e056      	b.n	8007cba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	015a      	lsls	r2, r3, #5
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	4413      	add	r3, r2
 8007c16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c24:	d0e7      	beq.n	8007bf6 <USB_EPStopXfer+0x82>
 8007c26:	e048      	b.n	8007cba <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	781b      	ldrb	r3, [r3, #0]
 8007c2c:	015a      	lsls	r2, r3, #5
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	4413      	add	r3, r2
 8007c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c40:	d13b      	bne.n	8007cba <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	015a      	lsls	r2, r3, #5
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	4413      	add	r3, r2
 8007c4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	683a      	ldr	r2, [r7, #0]
 8007c54:	7812      	ldrb	r2, [r2, #0]
 8007c56:	0151      	lsls	r1, r2, #5
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	440a      	add	r2, r1
 8007c5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c60:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007c64:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	015a      	lsls	r2, r3, #5
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	4413      	add	r3, r2
 8007c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	683a      	ldr	r2, [r7, #0]
 8007c78:	7812      	ldrb	r2, [r2, #0]
 8007c7a:	0151      	lsls	r1, r2, #5
 8007c7c:	693a      	ldr	r2, [r7, #16]
 8007c7e:	440a      	add	r2, r1
 8007c80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d902      	bls.n	8007ca0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	75fb      	strb	r3, [r7, #23]
          break;
 8007c9e:	e00c      	b.n	8007cba <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	781b      	ldrb	r3, [r3, #0]
 8007ca4:	015a      	lsls	r2, r3, #5
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	4413      	add	r3, r2
 8007caa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007cb8:	d0e7      	beq.n	8007c8a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	371c      	adds	r7, #28
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bc80      	pop	{r7}
 8007cc4:	4770      	bx	lr

08007cc6 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007cc6:	b480      	push	{r7}
 8007cc8:	b089      	sub	sp, #36	@ 0x24
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	60f8      	str	r0, [r7, #12]
 8007cce:	60b9      	str	r1, [r7, #8]
 8007cd0:	4611      	mov	r1, r2
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	71fb      	strb	r3, [r7, #7]
 8007cd8:	4613      	mov	r3, r2
 8007cda:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007ce4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d123      	bne.n	8007d34 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007cec:	88bb      	ldrh	r3, [r7, #4]
 8007cee:	3303      	adds	r3, #3
 8007cf0:	089b      	lsrs	r3, r3, #2
 8007cf2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	61bb      	str	r3, [r7, #24]
 8007cf8:	e018      	b.n	8007d2c <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007cfa:	79fb      	ldrb	r3, [r7, #7]
 8007cfc:	031a      	lsls	r2, r3, #12
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	4413      	add	r3, r2
 8007d02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d06:	461a      	mov	r2, r3
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007d0e:	69fb      	ldr	r3, [r7, #28]
 8007d10:	3301      	adds	r3, #1
 8007d12:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007d14:	69fb      	ldr	r3, [r7, #28]
 8007d16:	3301      	adds	r3, #1
 8007d18:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	3301      	adds	r3, #1
 8007d24:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007d26:	69bb      	ldr	r3, [r7, #24]
 8007d28:	3301      	adds	r3, #1
 8007d2a:	61bb      	str	r3, [r7, #24]
 8007d2c:	69ba      	ldr	r2, [r7, #24]
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d3e2      	bcc.n	8007cfa <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3724      	adds	r7, #36	@ 0x24
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bc80      	pop	{r7}
 8007d3e:	4770      	bx	lr

08007d40 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b08b      	sub	sp, #44	@ 0x2c
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007d56:	88fb      	ldrh	r3, [r7, #6]
 8007d58:	089b      	lsrs	r3, r3, #2
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007d5e:	88fb      	ldrh	r3, [r7, #6]
 8007d60:	f003 0303 	and.w	r3, r3, #3
 8007d64:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007d66:	2300      	movs	r3, #0
 8007d68:	623b      	str	r3, [r7, #32]
 8007d6a:	e014      	b.n	8007d96 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007d6c:	69bb      	ldr	r3, [r7, #24]
 8007d6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d76:	601a      	str	r2, [r3, #0]
    pDest++;
 8007d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d80:	3301      	adds	r3, #1
 8007d82:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d86:	3301      	adds	r3, #1
 8007d88:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8c:	3301      	adds	r3, #1
 8007d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007d90:	6a3b      	ldr	r3, [r7, #32]
 8007d92:	3301      	adds	r3, #1
 8007d94:	623b      	str	r3, [r7, #32]
 8007d96:	6a3a      	ldr	r2, [r7, #32]
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d3e6      	bcc.n	8007d6c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007d9e:	8bfb      	ldrh	r3, [r7, #30]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d01e      	beq.n	8007de2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007da4:	2300      	movs	r3, #0
 8007da6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007dae:	461a      	mov	r2, r3
 8007db0:	f107 0310 	add.w	r3, r7, #16
 8007db4:	6812      	ldr	r2, [r2, #0]
 8007db6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	6a3b      	ldr	r3, [r7, #32]
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	00db      	lsls	r3, r3, #3
 8007dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8007dc4:	b2da      	uxtb	r2, r3
 8007dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc8:	701a      	strb	r2, [r3, #0]
      i++;
 8007dca:	6a3b      	ldr	r3, [r7, #32]
 8007dcc:	3301      	adds	r3, #1
 8007dce:	623b      	str	r3, [r7, #32]
      pDest++;
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007dd6:	8bfb      	ldrh	r3, [r7, #30]
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007ddc:	8bfb      	ldrh	r3, [r7, #30]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d1ea      	bne.n	8007db8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	372c      	adds	r7, #44	@ 0x2c
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bc80      	pop	{r7}
 8007dec:	4770      	bx	lr

08007dee <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007dee:	b480      	push	{r7}
 8007df0:	b085      	sub	sp, #20
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
 8007df6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	785b      	ldrb	r3, [r3, #1]
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d12c      	bne.n	8007e64 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	015a      	lsls	r2, r3, #5
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	4413      	add	r3, r2
 8007e12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	db12      	blt.n	8007e42 <USB_EPSetStall+0x54>
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d00f      	beq.n	8007e42 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	015a      	lsls	r2, r3, #5
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68ba      	ldr	r2, [r7, #8]
 8007e32:	0151      	lsls	r1, r2, #5
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	440a      	add	r2, r1
 8007e38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e3c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007e40:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	015a      	lsls	r2, r3, #5
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	4413      	add	r3, r2
 8007e4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	68ba      	ldr	r2, [r7, #8]
 8007e52:	0151      	lsls	r1, r2, #5
 8007e54:	68fa      	ldr	r2, [r7, #12]
 8007e56:	440a      	add	r2, r1
 8007e58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007e60:	6013      	str	r3, [r2, #0]
 8007e62:	e02b      	b.n	8007ebc <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	015a      	lsls	r2, r3, #5
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	db12      	blt.n	8007e9c <USB_EPSetStall+0xae>
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d00f      	beq.n	8007e9c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	015a      	lsls	r2, r3, #5
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	4413      	add	r3, r2
 8007e84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	0151      	lsls	r1, r2, #5
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	440a      	add	r2, r1
 8007e92:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e96:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007e9a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	015a      	lsls	r2, r3, #5
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	68ba      	ldr	r2, [r7, #8]
 8007eac:	0151      	lsls	r1, r2, #5
 8007eae:	68fa      	ldr	r2, [r7, #12]
 8007eb0:	440a      	add	r2, r1
 8007eb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007eb6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007eba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bc80      	pop	{r7}
 8007ec6:	4770      	bx	lr

08007ec8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b085      	sub	sp, #20
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	785b      	ldrb	r3, [r3, #1]
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d128      	bne.n	8007f36 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	015a      	lsls	r2, r3, #5
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	4413      	add	r3, r2
 8007eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68ba      	ldr	r2, [r7, #8]
 8007ef4:	0151      	lsls	r1, r2, #5
 8007ef6:	68fa      	ldr	r2, [r7, #12]
 8007ef8:	440a      	add	r2, r1
 8007efa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007efe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007f02:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	791b      	ldrb	r3, [r3, #4]
 8007f08:	2b03      	cmp	r3, #3
 8007f0a:	d003      	beq.n	8007f14 <USB_EPClearStall+0x4c>
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	791b      	ldrb	r3, [r3, #4]
 8007f10:	2b02      	cmp	r3, #2
 8007f12:	d138      	bne.n	8007f86 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	015a      	lsls	r2, r3, #5
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	0151      	lsls	r1, r2, #5
 8007f26:	68fa      	ldr	r2, [r7, #12]
 8007f28:	440a      	add	r2, r1
 8007f2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f32:	6013      	str	r3, [r2, #0]
 8007f34:	e027      	b.n	8007f86 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	015a      	lsls	r2, r3, #5
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	4413      	add	r3, r2
 8007f3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	0151      	lsls	r1, r2, #5
 8007f48:	68fa      	ldr	r2, [r7, #12]
 8007f4a:	440a      	add	r2, r1
 8007f4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f50:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007f54:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	791b      	ldrb	r3, [r3, #4]
 8007f5a:	2b03      	cmp	r3, #3
 8007f5c:	d003      	beq.n	8007f66 <USB_EPClearStall+0x9e>
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	791b      	ldrb	r3, [r3, #4]
 8007f62:	2b02      	cmp	r3, #2
 8007f64:	d10f      	bne.n	8007f86 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	015a      	lsls	r2, r3, #5
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	0151      	lsls	r1, r2, #5
 8007f78:	68fa      	ldr	r2, [r7, #12]
 8007f7a:	440a      	add	r2, r1
 8007f7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f84:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007f86:	2300      	movs	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3714      	adds	r7, #20
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bc80      	pop	{r7}
 8007f90:	4770      	bx	lr

08007f92 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b085      	sub	sp, #20
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007fb0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007fb4:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	78fb      	ldrb	r3, [r7, #3]
 8007fc0:	011b      	lsls	r3, r3, #4
 8007fc2:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007fc6:	68f9      	ldr	r1, [r7, #12]
 8007fc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007fd0:	2300      	movs	r3, #0
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3714      	adds	r7, #20
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	bc80      	pop	{r7}
 8007fda:	4770      	bx	lr

08007fdc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b085      	sub	sp, #20
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	68fa      	ldr	r2, [r7, #12]
 8007ff2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ff6:	f023 0303 	bic.w	r3, r3, #3
 8007ffa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	68fa      	ldr	r2, [r7, #12]
 8008006:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800800a:	f023 0302 	bic.w	r3, r3, #2
 800800e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008010:	2300      	movs	r3, #0
}
 8008012:	4618      	mov	r0, r3
 8008014:	3714      	adds	r7, #20
 8008016:	46bd      	mov	sp, r7
 8008018:	bc80      	pop	{r7}
 800801a:	4770      	bx	lr

0800801c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800801c:	b480      	push	{r7}
 800801e:	b085      	sub	sp, #20
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008036:	f023 0303 	bic.w	r3, r3, #3
 800803a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	68fa      	ldr	r2, [r7, #12]
 8008046:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800804a:	f043 0302 	orr.w	r3, r3, #2
 800804e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008050:	2300      	movs	r3, #0
}
 8008052:	4618      	mov	r0, r3
 8008054:	3714      	adds	r7, #20
 8008056:	46bd      	mov	sp, r7
 8008058:	bc80      	pop	{r7}
 800805a:	4770      	bx	lr

0800805c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	695b      	ldr	r3, [r3, #20]
 8008068:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	699b      	ldr	r3, [r3, #24]
 800806e:	68fa      	ldr	r2, [r7, #12]
 8008070:	4013      	ands	r3, r2
 8008072:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008074:	68fb      	ldr	r3, [r7, #12]
}
 8008076:	4618      	mov	r0, r3
 8008078:	3714      	adds	r7, #20
 800807a:	46bd      	mov	sp, r7
 800807c:	bc80      	pop	{r7}
 800807e:	4770      	bx	lr

08008080 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008080:	b480      	push	{r7}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008092:	699b      	ldr	r3, [r3, #24]
 8008094:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800809c:	69db      	ldr	r3, [r3, #28]
 800809e:	68ba      	ldr	r2, [r7, #8]
 80080a0:	4013      	ands	r3, r2
 80080a2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	0c1b      	lsrs	r3, r3, #16
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3714      	adds	r7, #20
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bc80      	pop	{r7}
 80080b0:	4770      	bx	lr

080080b2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80080b2:	b480      	push	{r7}
 80080b4:	b085      	sub	sp, #20
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080c4:	699b      	ldr	r3, [r3, #24]
 80080c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080ce:	69db      	ldr	r3, [r3, #28]
 80080d0:	68ba      	ldr	r2, [r7, #8]
 80080d2:	4013      	ands	r3, r2
 80080d4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	b29b      	uxth	r3, r3
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3714      	adds	r7, #20
 80080de:	46bd      	mov	sp, r7
 80080e0:	bc80      	pop	{r7}
 80080e2:	4770      	bx	lr

080080e4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	460b      	mov	r3, r1
 80080ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80080f4:	78fb      	ldrb	r3, [r7, #3]
 80080f6:	015a      	lsls	r2, r3, #5
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	4413      	add	r3, r2
 80080fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800810a:	695b      	ldr	r3, [r3, #20]
 800810c:	68ba      	ldr	r2, [r7, #8]
 800810e:	4013      	ands	r3, r2
 8008110:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008112:	68bb      	ldr	r3, [r7, #8]
}
 8008114:	4618      	mov	r0, r3
 8008116:	3714      	adds	r7, #20
 8008118:	46bd      	mov	sp, r7
 800811a:	bc80      	pop	{r7}
 800811c:	4770      	bx	lr

0800811e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800811e:	b480      	push	{r7}
 8008120:	b087      	sub	sp, #28
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
 8008126:	460b      	mov	r3, r1
 8008128:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008134:	691b      	ldr	r3, [r3, #16]
 8008136:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800813e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008140:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008142:	78fb      	ldrb	r3, [r7, #3]
 8008144:	f003 030f 	and.w	r3, r3, #15
 8008148:	68fa      	ldr	r2, [r7, #12]
 800814a:	fa22 f303 	lsr.w	r3, r2, r3
 800814e:	01db      	lsls	r3, r3, #7
 8008150:	b2db      	uxtb	r3, r3
 8008152:	693a      	ldr	r2, [r7, #16]
 8008154:	4313      	orrs	r3, r2
 8008156:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008158:	78fb      	ldrb	r3, [r7, #3]
 800815a:	015a      	lsls	r2, r3, #5
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	4413      	add	r3, r2
 8008160:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	693a      	ldr	r2, [r7, #16]
 8008168:	4013      	ands	r3, r2
 800816a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800816c:	68bb      	ldr	r3, [r7, #8]
}
 800816e:	4618      	mov	r0, r3
 8008170:	371c      	adds	r7, #28
 8008172:	46bd      	mov	sp, r7
 8008174:	bc80      	pop	{r7}
 8008176:	4770      	bx	lr

08008178 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	695b      	ldr	r3, [r3, #20]
 8008184:	f003 0301 	and.w	r3, r3, #1
}
 8008188:	4618      	mov	r0, r3
 800818a:	370c      	adds	r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	bc80      	pop	{r7}
 8008190:	4770      	bx	lr

08008192 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008192:	b480      	push	{r7}
 8008194:	b085      	sub	sp, #20
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081ac:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80081b0:	f023 0307 	bic.w	r3, r3, #7
 80081b4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	68fa      	ldr	r2, [r7, #12]
 80081c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80081c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081c8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80081ca:	2300      	movs	r3, #0
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3714      	adds	r7, #20
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bc80      	pop	{r7}
 80081d4:	4770      	bx	lr
	...

080081d8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80081d8:	b480      	push	{r7}
 80081da:	b087      	sub	sp, #28
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	460b      	mov	r3, r1
 80081e2:	607a      	str	r2, [r7, #4]
 80081e4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	333c      	adds	r3, #60	@ 0x3c
 80081ee:	3304      	adds	r3, #4
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	4a25      	ldr	r2, [pc, #148]	@ (800828c <USB_EP0_OutStart+0xb4>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d90a      	bls.n	8008212 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008208:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800820c:	d101      	bne.n	8008212 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800820e:	2300      	movs	r3, #0
 8008210:	e037      	b.n	8008282 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008218:	461a      	mov	r2, r3
 800821a:	2300      	movs	r3, #0
 800821c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	697a      	ldr	r2, [r7, #20]
 8008228:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800822c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008230:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008238:	691b      	ldr	r3, [r3, #16]
 800823a:	697a      	ldr	r2, [r7, #20]
 800823c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008240:	f043 0318 	orr.w	r3, r3, #24
 8008244:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	697a      	ldr	r2, [r7, #20]
 8008250:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008254:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008258:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800825a:	7afb      	ldrb	r3, [r7, #11]
 800825c:	2b01      	cmp	r3, #1
 800825e:	d10f      	bne.n	8008280 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008266:	461a      	mov	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	697a      	ldr	r2, [r7, #20]
 8008276:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800827a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800827e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008280:	2300      	movs	r3, #0
}
 8008282:	4618      	mov	r0, r3
 8008284:	371c      	adds	r7, #28
 8008286:	46bd      	mov	sp, r7
 8008288:	bc80      	pop	{r7}
 800828a:	4770      	bx	lr
 800828c:	4f54300a 	.word	0x4f54300a

08008290 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008290:	b480      	push	{r7}
 8008292:	b085      	sub	sp, #20
 8008294:	af00      	add	r7, sp, #0
 8008296:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008298:	2300      	movs	r3, #0
 800829a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	3301      	adds	r3, #1
 80082a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082a8:	d901      	bls.n	80082ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	e01b      	b.n	80082e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	daf2      	bge.n	800829c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80082b6:	2300      	movs	r3, #0
 80082b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	f043 0201 	orr.w	r2, r3, #1
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	3301      	adds	r3, #1
 80082ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082d2:	d901      	bls.n	80082d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80082d4:	2303      	movs	r3, #3
 80082d6:	e006      	b.n	80082e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	691b      	ldr	r3, [r3, #16]
 80082dc:	f003 0301 	and.w	r3, r3, #1
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d0f0      	beq.n	80082c6 <USB_CoreReset+0x36>

  return HAL_OK;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3714      	adds	r7, #20
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bc80      	pop	{r7}
 80082ee:	4770      	bx	lr

080082f0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	460b      	mov	r3, r1
 80082fa:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80082fc:	2300      	movs	r3, #0
 80082fe:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	7c1b      	ldrb	r3, [r3, #16]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d115      	bne.n	8008334 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008308:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800830c:	2202      	movs	r2, #2
 800830e:	2181      	movs	r1, #129	@ 0x81
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f001 fed8 	bl	800a0c6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2201      	movs	r2, #1
 800831a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800831c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008320:	2202      	movs	r2, #2
 8008322:	2101      	movs	r1, #1
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f001 fece 	bl	800a0c6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2201      	movs	r2, #1
 800832e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8008332:	e012      	b.n	800835a <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008334:	2340      	movs	r3, #64	@ 0x40
 8008336:	2202      	movs	r2, #2
 8008338:	2181      	movs	r1, #129	@ 0x81
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f001 fec3 	bl	800a0c6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008346:	2340      	movs	r3, #64	@ 0x40
 8008348:	2202      	movs	r2, #2
 800834a:	2101      	movs	r1, #1
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f001 feba 	bl	800a0c6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2201      	movs	r2, #1
 8008356:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800835a:	2308      	movs	r3, #8
 800835c:	2203      	movs	r2, #3
 800835e:	2182      	movs	r1, #130	@ 0x82
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f001 feb0 	bl	800a0c6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2201      	movs	r2, #1
 800836a:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800836c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008370:	f001 fffc 	bl	800a36c <malloc>
 8008374:	4603      	mov	r3, r0
 8008376:	461a      	mov	r2, r3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008384:	2b00      	cmp	r3, #0
 8008386:	d102      	bne.n	800838e <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8008388:	2301      	movs	r3, #1
 800838a:	73fb      	strb	r3, [r7, #15]
 800838c:	e026      	b.n	80083dc <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008394:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	2200      	movs	r2, #0
 80083a4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	7c1b      	ldrb	r3, [r3, #16]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d109      	bne.n	80083cc <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083c2:	2101      	movs	r1, #1
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f001 ff6e 	bl	800a2a6 <USBD_LL_PrepareReceive>
 80083ca:	e007      	b.n	80083dc <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083d2:	2340      	movs	r3, #64	@ 0x40
 80083d4:	2101      	movs	r1, #1
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f001 ff65 	bl	800a2a6 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80083dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b084      	sub	sp, #16
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
 80083ee:	460b      	mov	r3, r1
 80083f0:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80083f2:	2300      	movs	r3, #0
 80083f4:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80083f6:	2181      	movs	r1, #129	@ 0x81
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f001 fe8a 	bl	800a112 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008404:	2101      	movs	r1, #1
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f001 fe83 	bl	800a112 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008414:	2182      	movs	r1, #130	@ 0x82
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f001 fe7b 	bl	800a112 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008428:	2b00      	cmp	r3, #0
 800842a:	d00e      	beq.n	800844a <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800843c:	4618      	mov	r0, r3
 800843e:	f001 ff9d 	bl	800a37c <free>
    pdev->pClassData = NULL;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2200      	movs	r2, #0
 8008446:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800844a:	7bfb      	ldrb	r3, [r7, #15]
}
 800844c:	4618      	mov	r0, r3
 800844e:	3710      	adds	r7, #16
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b086      	sub	sp, #24
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008464:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008466:	2300      	movs	r3, #0
 8008468:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800846a:	2300      	movs	r3, #0
 800846c:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800846e:	2300      	movs	r3, #0
 8008470:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800847a:	2b00      	cmp	r3, #0
 800847c:	d039      	beq.n	80084f2 <USBD_CDC_Setup+0x9e>
 800847e:	2b20      	cmp	r3, #32
 8008480:	d17f      	bne.n	8008582 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	88db      	ldrh	r3, [r3, #6]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d029      	beq.n	80084de <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	b25b      	sxtb	r3, r3
 8008490:	2b00      	cmp	r3, #0
 8008492:	da11      	bge.n	80084b8 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	683a      	ldr	r2, [r7, #0]
 800849e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80084a0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80084a2:	683a      	ldr	r2, [r7, #0]
 80084a4:	88d2      	ldrh	r2, [r2, #6]
 80084a6:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80084a8:	6939      	ldr	r1, [r7, #16]
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	88db      	ldrh	r3, [r3, #6]
 80084ae:	461a      	mov	r2, r3
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f001 fa0f 	bl	80098d4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80084b6:	e06b      	b.n	8008590 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	785a      	ldrb	r2, [r3, #1]
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	88db      	ldrh	r3, [r3, #6]
 80084c6:	b2da      	uxtb	r2, r3
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80084ce:	6939      	ldr	r1, [r7, #16]
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	88db      	ldrh	r3, [r3, #6]
 80084d4:	461a      	mov	r2, r3
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f001 fa2a 	bl	8009930 <USBD_CtlPrepareRx>
      break;
 80084dc:	e058      	b.n	8008590 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80084e4:	689b      	ldr	r3, [r3, #8]
 80084e6:	683a      	ldr	r2, [r7, #0]
 80084e8:	7850      	ldrb	r0, [r2, #1]
 80084ea:	2200      	movs	r2, #0
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	4798      	blx	r3
      break;
 80084f0:	e04e      	b.n	8008590 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	785b      	ldrb	r3, [r3, #1]
 80084f6:	2b0b      	cmp	r3, #11
 80084f8:	d02e      	beq.n	8008558 <USBD_CDC_Setup+0x104>
 80084fa:	2b0b      	cmp	r3, #11
 80084fc:	dc38      	bgt.n	8008570 <USBD_CDC_Setup+0x11c>
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d002      	beq.n	8008508 <USBD_CDC_Setup+0xb4>
 8008502:	2b0a      	cmp	r3, #10
 8008504:	d014      	beq.n	8008530 <USBD_CDC_Setup+0xdc>
 8008506:	e033      	b.n	8008570 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800850e:	2b03      	cmp	r3, #3
 8008510:	d107      	bne.n	8008522 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008512:	f107 030c 	add.w	r3, r7, #12
 8008516:	2202      	movs	r2, #2
 8008518:	4619      	mov	r1, r3
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f001 f9da 	bl	80098d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008520:	e02e      	b.n	8008580 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008522:	6839      	ldr	r1, [r7, #0]
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f001 f96b 	bl	8009800 <USBD_CtlError>
            ret = USBD_FAIL;
 800852a:	2302      	movs	r3, #2
 800852c:	75fb      	strb	r3, [r7, #23]
          break;
 800852e:	e027      	b.n	8008580 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008536:	2b03      	cmp	r3, #3
 8008538:	d107      	bne.n	800854a <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800853a:	f107 030f 	add.w	r3, r7, #15
 800853e:	2201      	movs	r2, #1
 8008540:	4619      	mov	r1, r3
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f001 f9c6 	bl	80098d4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008548:	e01a      	b.n	8008580 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800854a:	6839      	ldr	r1, [r7, #0]
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f001 f957 	bl	8009800 <USBD_CtlError>
            ret = USBD_FAIL;
 8008552:	2302      	movs	r3, #2
 8008554:	75fb      	strb	r3, [r7, #23]
          break;
 8008556:	e013      	b.n	8008580 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800855e:	2b03      	cmp	r3, #3
 8008560:	d00d      	beq.n	800857e <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008562:	6839      	ldr	r1, [r7, #0]
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f001 f94b 	bl	8009800 <USBD_CtlError>
            ret = USBD_FAIL;
 800856a:	2302      	movs	r3, #2
 800856c:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800856e:	e006      	b.n	800857e <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008570:	6839      	ldr	r1, [r7, #0]
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f001 f944 	bl	8009800 <USBD_CtlError>
          ret = USBD_FAIL;
 8008578:	2302      	movs	r3, #2
 800857a:	75fb      	strb	r3, [r7, #23]
          break;
 800857c:	e000      	b.n	8008580 <USBD_CDC_Setup+0x12c>
          break;
 800857e:	bf00      	nop
      }
      break;
 8008580:	e006      	b.n	8008590 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008582:	6839      	ldr	r1, [r7, #0]
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f001 f93b 	bl	8009800 <USBD_CtlError>
      ret = USBD_FAIL;
 800858a:	2302      	movs	r3, #2
 800858c:	75fb      	strb	r3, [r7, #23]
      break;
 800858e:	bf00      	nop
  }

  return ret;
 8008590:	7dfb      	ldrb	r3, [r7, #23]
}
 8008592:	4618      	mov	r0, r3
 8008594:	3718      	adds	r7, #24
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}

0800859a <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b084      	sub	sp, #16
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
 80085a2:	460b      	mov	r3, r1
 80085a4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085ac:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80085b4:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d03a      	beq.n	8008636 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80085c0:	78fa      	ldrb	r2, [r7, #3]
 80085c2:	6879      	ldr	r1, [r7, #4]
 80085c4:	4613      	mov	r3, r2
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	4413      	add	r3, r2
 80085ca:	009b      	lsls	r3, r3, #2
 80085cc:	440b      	add	r3, r1
 80085ce:	331c      	adds	r3, #28
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d029      	beq.n	800862a <USBD_CDC_DataIn+0x90>
 80085d6:	78fa      	ldrb	r2, [r7, #3]
 80085d8:	6879      	ldr	r1, [r7, #4]
 80085da:	4613      	mov	r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	4413      	add	r3, r2
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	440b      	add	r3, r1
 80085e4:	331c      	adds	r3, #28
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	78f9      	ldrb	r1, [r7, #3]
 80085ea:	68b8      	ldr	r0, [r7, #8]
 80085ec:	460b      	mov	r3, r1
 80085ee:	00db      	lsls	r3, r3, #3
 80085f0:	440b      	add	r3, r1
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	4403      	add	r3, r0
 80085f6:	331c      	adds	r3, #28
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	fbb2 f1f3 	udiv	r1, r2, r3
 80085fe:	fb01 f303 	mul.w	r3, r1, r3
 8008602:	1ad3      	subs	r3, r2, r3
 8008604:	2b00      	cmp	r3, #0
 8008606:	d110      	bne.n	800862a <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008608:	78fa      	ldrb	r2, [r7, #3]
 800860a:	6879      	ldr	r1, [r7, #4]
 800860c:	4613      	mov	r3, r2
 800860e:	009b      	lsls	r3, r3, #2
 8008610:	4413      	add	r3, r2
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	440b      	add	r3, r1
 8008616:	331c      	adds	r3, #28
 8008618:	2200      	movs	r2, #0
 800861a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800861c:	78f9      	ldrb	r1, [r7, #3]
 800861e:	2300      	movs	r3, #0
 8008620:	2200      	movs	r2, #0
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f001 fe1c 	bl	800a260 <USBD_LL_Transmit>
 8008628:	e003      	b.n	8008632 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8008632:	2300      	movs	r3, #0
 8008634:	e000      	b.n	8008638 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008636:	2302      	movs	r3, #2
  }
}
 8008638:	4618      	mov	r0, r3
 800863a:	3710      	adds	r7, #16
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}

08008640 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	460b      	mov	r3, r1
 800864a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008652:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008654:	78fb      	ldrb	r3, [r7, #3]
 8008656:	4619      	mov	r1, r3
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f001 fe47 	bl	800a2ec <USBD_LL_GetRxDataSize>
 800865e:	4602      	mov	r2, r0
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800866c:	2b00      	cmp	r3, #0
 800866e:	d00d      	beq.n	800868c <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	68fa      	ldr	r2, [r7, #12]
 800867a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008684:	4611      	mov	r1, r2
 8008686:	4798      	blx	r3

    return USBD_OK;
 8008688:	2300      	movs	r3, #0
 800868a:	e000      	b.n	800868e <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800868c:	2302      	movs	r3, #2
  }
}
 800868e:	4618      	mov	r0, r3
 8008690:	3710      	adds	r7, #16
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}

08008696 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008696:	b580      	push	{r7, lr}
 8008698:	b084      	sub	sp, #16
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086a4:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d014      	beq.n	80086da <USBD_CDC_EP0_RxReady+0x44>
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80086b6:	2bff      	cmp	r3, #255	@ 0xff
 80086b8:	d00f      	beq.n	80086da <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	68fa      	ldr	r2, [r7, #12]
 80086c4:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80086c8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80086ca:	68fa      	ldr	r2, [r7, #12]
 80086cc:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80086d0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	22ff      	movs	r2, #255	@ 0xff
 80086d6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 80086da:	2300      	movs	r3, #0
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3710      	adds	r7, #16
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}

080086e4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2243      	movs	r2, #67	@ 0x43
 80086f0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80086f2:	4b03      	ldr	r3, [pc, #12]	@ (8008700 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bc80      	pop	{r7}
 80086fc:	4770      	bx	lr
 80086fe:	bf00      	nop
 8008700:	200000ac 	.word	0x200000ac

08008704 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008704:	b480      	push	{r7}
 8008706:	b083      	sub	sp, #12
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2243      	movs	r2, #67	@ 0x43
 8008710:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008712:	4b03      	ldr	r3, [pc, #12]	@ (8008720 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008714:	4618      	mov	r0, r3
 8008716:	370c      	adds	r7, #12
 8008718:	46bd      	mov	sp, r7
 800871a:	bc80      	pop	{r7}
 800871c:	4770      	bx	lr
 800871e:	bf00      	nop
 8008720:	20000068 	.word	0x20000068

08008724 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2243      	movs	r2, #67	@ 0x43
 8008730:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008732:	4b03      	ldr	r3, [pc, #12]	@ (8008740 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008734:	4618      	mov	r0, r3
 8008736:	370c      	adds	r7, #12
 8008738:	46bd      	mov	sp, r7
 800873a:	bc80      	pop	{r7}
 800873c:	4770      	bx	lr
 800873e:	bf00      	nop
 8008740:	200000f0 	.word	0x200000f0

08008744 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	220a      	movs	r2, #10
 8008750:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008752:	4b03      	ldr	r3, [pc, #12]	@ (8008760 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008754:	4618      	mov	r0, r3
 8008756:	370c      	adds	r7, #12
 8008758:	46bd      	mov	sp, r7
 800875a:	bc80      	pop	{r7}
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop
 8008760:	20000024 	.word	0x20000024

08008764 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008764:	b480      	push	{r7}
 8008766:	b085      	sub	sp, #20
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800876e:	2302      	movs	r3, #2
 8008770:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d005      	beq.n	8008784 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	683a      	ldr	r2, [r7, #0]
 800877c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8008780:	2300      	movs	r3, #0
 8008782:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008784:	7bfb      	ldrb	r3, [r7, #15]
}
 8008786:	4618      	mov	r0, r3
 8008788:	3714      	adds	r7, #20
 800878a:	46bd      	mov	sp, r7
 800878c:	bc80      	pop	{r7}
 800878e:	4770      	bx	lr

08008790 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008790:	b480      	push	{r7}
 8008792:	b087      	sub	sp, #28
 8008794:	af00      	add	r7, sp, #0
 8008796:	60f8      	str	r0, [r7, #12]
 8008798:	60b9      	str	r1, [r7, #8]
 800879a:	4613      	mov	r3, r2
 800879c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087a4:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	68ba      	ldr	r2, [r7, #8]
 80087aa:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80087ae:	88fa      	ldrh	r2, [r7, #6]
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 80087b6:	2300      	movs	r3, #0
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	371c      	adds	r7, #28
 80087bc:	46bd      	mov	sp, r7
 80087be:	bc80      	pop	{r7}
 80087c0:	4770      	bx	lr

080087c2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80087c2:	b480      	push	{r7}
 80087c4:	b085      	sub	sp, #20
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
 80087ca:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087d2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	683a      	ldr	r2, [r7, #0]
 80087d8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 80087dc:	2300      	movs	r3, #0
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3714      	adds	r7, #20
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bc80      	pop	{r7}
 80087e6:	4770      	bx	lr

080087e8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087f6:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d017      	beq.n	8008832 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	7c1b      	ldrb	r3, [r3, #16]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d109      	bne.n	800881e <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008810:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008814:	2101      	movs	r1, #1
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f001 fd45 	bl	800a2a6 <USBD_LL_PrepareReceive>
 800881c:	e007      	b.n	800882e <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008824:	2340      	movs	r3, #64	@ 0x40
 8008826:	2101      	movs	r1, #1
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f001 fd3c 	bl	800a2a6 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800882e:	2300      	movs	r3, #0
 8008830:	e000      	b.n	8008834 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008832:	2302      	movs	r3, #2
  }
}
 8008834:	4618      	mov	r0, r3
 8008836:	3710      	adds	r7, #16
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	4613      	mov	r3, r2
 8008848:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d101      	bne.n	8008854 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008850:	2302      	movs	r3, #2
 8008852:	e01a      	b.n	800888a <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800885a:	2b00      	cmp	r3, #0
 800885c:	d003      	beq.n	8008866 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2200      	movs	r2, #0
 8008862:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d003      	beq.n	8008874 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	68ba      	ldr	r2, [r7, #8]
 8008870:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2201      	movs	r2, #1
 8008878:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	79fa      	ldrb	r2, [r7, #7]
 8008880:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008882:	68f8      	ldr	r0, [r7, #12]
 8008884:	f001 fbba 	bl	8009ffc <USBD_LL_Init>

  return USBD_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3710      	adds	r7, #16
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008892:	b480      	push	{r7}
 8008894:	b085      	sub	sp, #20
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
 800889a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800889c:	2300      	movs	r3, #0
 800889e:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d006      	beq.n	80088b4 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	683a      	ldr	r2, [r7, #0]
 80088aa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 80088ae:	2300      	movs	r3, #0
 80088b0:	73fb      	strb	r3, [r7, #15]
 80088b2:	e001      	b.n	80088b8 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80088b4:	2302      	movs	r3, #2
 80088b6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80088b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3714      	adds	r7, #20
 80088be:	46bd      	mov	sp, r7
 80088c0:	bc80      	pop	{r7}
 80088c2:	4770      	bx	lr

080088c4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b082      	sub	sp, #8
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f001 fbdf 	bl	800a090 <USBD_LL_Start>

  return USBD_OK;
 80088d2:	2300      	movs	r3, #0
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3708      	adds	r7, #8
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80088dc:	b480      	push	{r7}
 80088de:	b083      	sub	sp, #12
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80088e4:	2300      	movs	r3, #0
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	370c      	adds	r7, #12
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bc80      	pop	{r7}
 80088ee:	4770      	bx	lr

080088f0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
 80088f8:	460b      	mov	r3, r1
 80088fa:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80088fc:	2302      	movs	r3, #2
 80088fe:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008906:	2b00      	cmp	r3, #0
 8008908:	d00c      	beq.n	8008924 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	78fa      	ldrb	r2, [r7, #3]
 8008914:	4611      	mov	r1, r2
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	4798      	blx	r3
 800891a:	4603      	mov	r3, r0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d101      	bne.n	8008924 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008920:	2300      	movs	r3, #0
 8008922:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008924:	7bfb      	ldrb	r3, [r7, #15]
}
 8008926:	4618      	mov	r0, r3
 8008928:	3710      	adds	r7, #16
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}

0800892e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800892e:	b580      	push	{r7, lr}
 8008930:	b082      	sub	sp, #8
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
 8008936:	460b      	mov	r3, r1
 8008938:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	78fa      	ldrb	r2, [r7, #3]
 8008944:	4611      	mov	r1, r2
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	4798      	blx	r3

  return USBD_OK;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3708      	adds	r7, #8
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}

08008954 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
 800895c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008964:	6839      	ldr	r1, [r7, #0]
 8008966:	4618      	mov	r0, r3
 8008968:	f000 ff11 	bl	800978e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800897a:	461a      	mov	r2, r3
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008988:	f003 031f 	and.w	r3, r3, #31
 800898c:	2b02      	cmp	r3, #2
 800898e:	d016      	beq.n	80089be <USBD_LL_SetupStage+0x6a>
 8008990:	2b02      	cmp	r3, #2
 8008992:	d81c      	bhi.n	80089ce <USBD_LL_SetupStage+0x7a>
 8008994:	2b00      	cmp	r3, #0
 8008996:	d002      	beq.n	800899e <USBD_LL_SetupStage+0x4a>
 8008998:	2b01      	cmp	r3, #1
 800899a:	d008      	beq.n	80089ae <USBD_LL_SetupStage+0x5a>
 800899c:	e017      	b.n	80089ce <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80089a4:	4619      	mov	r1, r3
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 fa04 	bl	8008db4 <USBD_StdDevReq>
      break;
 80089ac:	e01a      	b.n	80089e4 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80089b4:	4619      	mov	r1, r3
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 fa66 	bl	8008e88 <USBD_StdItfReq>
      break;
 80089bc:	e012      	b.n	80089e4 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80089c4:	4619      	mov	r1, r3
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 faa6 	bl	8008f18 <USBD_StdEPReq>
      break;
 80089cc:	e00a      	b.n	80089e4 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80089d4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	4619      	mov	r1, r3
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f001 fbb7 	bl	800a150 <USBD_LL_StallEP>
      break;
 80089e2:	bf00      	nop
  }

  return USBD_OK;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3708      	adds	r7, #8
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}

080089ee <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80089ee:	b580      	push	{r7, lr}
 80089f0:	b086      	sub	sp, #24
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	60f8      	str	r0, [r7, #12]
 80089f6:	460b      	mov	r3, r1
 80089f8:	607a      	str	r2, [r7, #4]
 80089fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80089fc:	7afb      	ldrb	r3, [r7, #11]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d14b      	bne.n	8008a9a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008a08:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008a10:	2b03      	cmp	r3, #3
 8008a12:	d134      	bne.n	8008a7e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	68da      	ldr	r2, [r3, #12]
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	691b      	ldr	r3, [r3, #16]
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d919      	bls.n	8008a54 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	68da      	ldr	r2, [r3, #12]
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	691b      	ldr	r3, [r3, #16]
 8008a28:	1ad2      	subs	r2, r2, r3
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	68da      	ldr	r2, [r3, #12]
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d203      	bcs.n	8008a42 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	e002      	b.n	8008a48 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	461a      	mov	r2, r3
 8008a4a:	6879      	ldr	r1, [r7, #4]
 8008a4c:	68f8      	ldr	r0, [r7, #12]
 8008a4e:	f000 ff8d 	bl	800996c <USBD_CtlContinueRx>
 8008a52:	e038      	b.n	8008ac6 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a5a:	691b      	ldr	r3, [r3, #16]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00a      	beq.n	8008a76 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008a66:	2b03      	cmp	r3, #3
 8008a68:	d105      	bne.n	8008a76 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a70:	691b      	ldr	r3, [r3, #16]
 8008a72:	68f8      	ldr	r0, [r7, #12]
 8008a74:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008a76:	68f8      	ldr	r0, [r7, #12]
 8008a78:	f000 ff8a 	bl	8009990 <USBD_CtlSendStatus>
 8008a7c:	e023      	b.n	8008ac6 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008a84:	2b05      	cmp	r3, #5
 8008a86:	d11e      	bne.n	8008ac6 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008a90:	2100      	movs	r1, #0
 8008a92:	68f8      	ldr	r0, [r7, #12]
 8008a94:	f001 fb5c 	bl	800a150 <USBD_LL_StallEP>
 8008a98:	e015      	b.n	8008ac6 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008aa0:	699b      	ldr	r3, [r3, #24]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d00d      	beq.n	8008ac2 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008aac:	2b03      	cmp	r3, #3
 8008aae:	d108      	bne.n	8008ac2 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ab6:	699b      	ldr	r3, [r3, #24]
 8008ab8:	7afa      	ldrb	r2, [r7, #11]
 8008aba:	4611      	mov	r1, r2
 8008abc:	68f8      	ldr	r0, [r7, #12]
 8008abe:	4798      	blx	r3
 8008ac0:	e001      	b.n	8008ac6 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008ac2:	2302      	movs	r3, #2
 8008ac4:	e000      	b.n	8008ac8 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008ac6:	2300      	movs	r3, #0
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3718      	adds	r7, #24
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b086      	sub	sp, #24
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	460b      	mov	r3, r1
 8008ada:	607a      	str	r2, [r7, #4]
 8008adc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008ade:	7afb      	ldrb	r3, [r7, #11]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d17f      	bne.n	8008be4 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	3314      	adds	r3, #20
 8008ae8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008af0:	2b02      	cmp	r3, #2
 8008af2:	d15c      	bne.n	8008bae <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	68da      	ldr	r2, [r3, #12]
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	691b      	ldr	r3, [r3, #16]
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d915      	bls.n	8008b2c <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	68da      	ldr	r2, [r3, #12]
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	691b      	ldr	r3, [r3, #16]
 8008b08:	1ad2      	subs	r2, r2, r3
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	68db      	ldr	r3, [r3, #12]
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	461a      	mov	r2, r3
 8008b16:	6879      	ldr	r1, [r7, #4]
 8008b18:	68f8      	ldr	r0, [r7, #12]
 8008b1a:	f000 fef7 	bl	800990c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b1e:	2300      	movs	r3, #0
 8008b20:	2200      	movs	r2, #0
 8008b22:	2100      	movs	r1, #0
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f001 fbbe 	bl	800a2a6 <USBD_LL_PrepareReceive>
 8008b2a:	e04e      	b.n	8008bca <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	697a      	ldr	r2, [r7, #20]
 8008b32:	6912      	ldr	r2, [r2, #16]
 8008b34:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b38:	fb01 f202 	mul.w	r2, r1, r2
 8008b3c:	1a9b      	subs	r3, r3, r2
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d11c      	bne.n	8008b7c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	689a      	ldr	r2, [r3, #8]
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d316      	bcc.n	8008b7c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	689a      	ldr	r2, [r3, #8]
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d20f      	bcs.n	8008b7c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	2100      	movs	r1, #0
 8008b60:	68f8      	ldr	r0, [r7, #12]
 8008b62:	f000 fed3 	bl	800990c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b6e:	2300      	movs	r3, #0
 8008b70:	2200      	movs	r2, #0
 8008b72:	2100      	movs	r1, #0
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f001 fb96 	bl	800a2a6 <USBD_LL_PrepareReceive>
 8008b7a:	e026      	b.n	8008bca <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b82:	68db      	ldr	r3, [r3, #12]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d00a      	beq.n	8008b9e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b8e:	2b03      	cmp	r3, #3
 8008b90:	d105      	bne.n	8008b9e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b98:	68db      	ldr	r3, [r3, #12]
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008b9e:	2180      	movs	r1, #128	@ 0x80
 8008ba0:	68f8      	ldr	r0, [r7, #12]
 8008ba2:	f001 fad5 	bl	800a150 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f000 ff05 	bl	80099b6 <USBD_CtlReceiveStatus>
 8008bac:	e00d      	b.n	8008bca <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008bb4:	2b04      	cmp	r3, #4
 8008bb6:	d004      	beq.n	8008bc2 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d103      	bne.n	8008bca <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008bc2:	2180      	movs	r1, #128	@ 0x80
 8008bc4:	68f8      	ldr	r0, [r7, #12]
 8008bc6:	f001 fac3 	bl	800a150 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d11d      	bne.n	8008c10 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008bd4:	68f8      	ldr	r0, [r7, #12]
 8008bd6:	f7ff fe81 	bl	80088dc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008be2:	e015      	b.n	8008c10 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bea:	695b      	ldr	r3, [r3, #20]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00d      	beq.n	8008c0c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008bf6:	2b03      	cmp	r3, #3
 8008bf8:	d108      	bne.n	8008c0c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c00:	695b      	ldr	r3, [r3, #20]
 8008c02:	7afa      	ldrb	r2, [r7, #11]
 8008c04:	4611      	mov	r1, r2
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	4798      	blx	r3
 8008c0a:	e001      	b.n	8008c10 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008c0c:	2302      	movs	r3, #2
 8008c0e:	e000      	b.n	8008c12 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3718      	adds	r7, #24
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b082      	sub	sp, #8
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c22:	2340      	movs	r3, #64	@ 0x40
 8008c24:	2200      	movs	r2, #0
 8008c26:	2100      	movs	r1, #0
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f001 fa4c 	bl	800a0c6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2201      	movs	r2, #1
 8008c32:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2240      	movs	r2, #64	@ 0x40
 8008c3a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c3e:	2340      	movs	r3, #64	@ 0x40
 8008c40:	2200      	movs	r2, #0
 8008c42:	2180      	movs	r1, #128	@ 0x80
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f001 fa3e 	bl	800a0c6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2240      	movs	r2, #64	@ 0x40
 8008c54:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2201      	movs	r2, #1
 8008c5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2200      	movs	r2, #0
 8008c6a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d009      	beq.n	8008c92 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	687a      	ldr	r2, [r7, #4]
 8008c88:	6852      	ldr	r2, [r2, #4]
 8008c8a:	b2d2      	uxtb	r2, r2
 8008c8c:	4611      	mov	r1, r2
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	4798      	blx	r3
  }

  return USBD_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3708      	adds	r7, #8
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	460b      	mov	r3, r1
 8008ca6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	78fa      	ldrb	r2, [r7, #3]
 8008cac:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008cae:	2300      	movs	r3, #0
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bc80      	pop	{r7}
 8008cb8:	4770      	bx	lr

08008cba <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b083      	sub	sp, #12
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2204      	movs	r2, #4
 8008cd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008cd6:	2300      	movs	r3, #0
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	370c      	adds	r7, #12
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bc80      	pop	{r7}
 8008ce0:	4770      	bx	lr

08008ce2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008ce2:	b480      	push	{r7}
 8008ce4:	b083      	sub	sp, #12
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cf0:	2b04      	cmp	r3, #4
 8008cf2:	d105      	bne.n	8008d00 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008d00:	2300      	movs	r3, #0
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	370c      	adds	r7, #12
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bc80      	pop	{r7}
 8008d0a:	4770      	bx	lr

08008d0c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b082      	sub	sp, #8
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d1a:	2b03      	cmp	r3, #3
 8008d1c:	d10b      	bne.n	8008d36 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d24:	69db      	ldr	r3, [r3, #28]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d005      	beq.n	8008d36 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d30:	69db      	ldr	r3, [r3, #28]
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008d36:	2300      	movs	r3, #0
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3708      	adds	r7, #8
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b083      	sub	sp, #12
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	460b      	mov	r3, r1
 8008d4a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008d4c:	2300      	movs	r3, #0
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	370c      	adds	r7, #12
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bc80      	pop	{r7}
 8008d56:	4770      	bx	lr

08008d58 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008d58:	b480      	push	{r7}
 8008d5a:	b083      	sub	sp, #12
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
 8008d60:	460b      	mov	r3, r1
 8008d62:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	370c      	adds	r7, #12
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bc80      	pop	{r7}
 8008d6e:	4770      	bx	lr

08008d70 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b083      	sub	sp, #12
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008d78:	2300      	movs	r3, #0
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	370c      	adds	r7, #12
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bc80      	pop	{r7}
 8008d82:	4770      	bx	lr

08008d84 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b082      	sub	sp, #8
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	6852      	ldr	r2, [r2, #4]
 8008da0:	b2d2      	uxtb	r2, r2
 8008da2:	4611      	mov	r1, r2
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	4798      	blx	r3

  return USBD_OK;
 8008da8:	2300      	movs	r3, #0
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	3708      	adds	r7, #8
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}
	...

08008db4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b084      	sub	sp, #16
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008dca:	2b40      	cmp	r3, #64	@ 0x40
 8008dcc:	d005      	beq.n	8008dda <USBD_StdDevReq+0x26>
 8008dce:	2b40      	cmp	r3, #64	@ 0x40
 8008dd0:	d84f      	bhi.n	8008e72 <USBD_StdDevReq+0xbe>
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d009      	beq.n	8008dea <USBD_StdDevReq+0x36>
 8008dd6:	2b20      	cmp	r3, #32
 8008dd8:	d14b      	bne.n	8008e72 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	6839      	ldr	r1, [r7, #0]
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	4798      	blx	r3
      break;
 8008de8:	e048      	b.n	8008e7c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	785b      	ldrb	r3, [r3, #1]
 8008dee:	2b09      	cmp	r3, #9
 8008df0:	d839      	bhi.n	8008e66 <USBD_StdDevReq+0xb2>
 8008df2:	a201      	add	r2, pc, #4	@ (adr r2, 8008df8 <USBD_StdDevReq+0x44>)
 8008df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df8:	08008e49 	.word	0x08008e49
 8008dfc:	08008e5d 	.word	0x08008e5d
 8008e00:	08008e67 	.word	0x08008e67
 8008e04:	08008e53 	.word	0x08008e53
 8008e08:	08008e67 	.word	0x08008e67
 8008e0c:	08008e2b 	.word	0x08008e2b
 8008e10:	08008e21 	.word	0x08008e21
 8008e14:	08008e67 	.word	0x08008e67
 8008e18:	08008e3f 	.word	0x08008e3f
 8008e1c:	08008e35 	.word	0x08008e35
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008e20:	6839      	ldr	r1, [r7, #0]
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 f9dc 	bl	80091e0 <USBD_GetDescriptor>
          break;
 8008e28:	e022      	b.n	8008e70 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008e2a:	6839      	ldr	r1, [r7, #0]
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 fb3f 	bl	80094b0 <USBD_SetAddress>
          break;
 8008e32:	e01d      	b.n	8008e70 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008e34:	6839      	ldr	r1, [r7, #0]
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f000 fb7e 	bl	8009538 <USBD_SetConfig>
          break;
 8008e3c:	e018      	b.n	8008e70 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008e3e:	6839      	ldr	r1, [r7, #0]
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f000 fc07 	bl	8009654 <USBD_GetConfig>
          break;
 8008e46:	e013      	b.n	8008e70 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008e48:	6839      	ldr	r1, [r7, #0]
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f000 fc37 	bl	80096be <USBD_GetStatus>
          break;
 8008e50:	e00e      	b.n	8008e70 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008e52:	6839      	ldr	r1, [r7, #0]
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f000 fc65 	bl	8009724 <USBD_SetFeature>
          break;
 8008e5a:	e009      	b.n	8008e70 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008e5c:	6839      	ldr	r1, [r7, #0]
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f000 fc74 	bl	800974c <USBD_ClrFeature>
          break;
 8008e64:	e004      	b.n	8008e70 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008e66:	6839      	ldr	r1, [r7, #0]
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	f000 fcc9 	bl	8009800 <USBD_CtlError>
          break;
 8008e6e:	bf00      	nop
      }
      break;
 8008e70:	e004      	b.n	8008e7c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008e72:	6839      	ldr	r1, [r7, #0]
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 fcc3 	bl	8009800 <USBD_CtlError>
      break;
 8008e7a:	bf00      	nop
  }

  return ret;
 8008e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3710      	adds	r7, #16
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}
 8008e86:	bf00      	nop

08008e88 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e92:	2300      	movs	r3, #0
 8008e94:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e9e:	2b40      	cmp	r3, #64	@ 0x40
 8008ea0:	d005      	beq.n	8008eae <USBD_StdItfReq+0x26>
 8008ea2:	2b40      	cmp	r3, #64	@ 0x40
 8008ea4:	d82e      	bhi.n	8008f04 <USBD_StdItfReq+0x7c>
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d001      	beq.n	8008eae <USBD_StdItfReq+0x26>
 8008eaa:	2b20      	cmp	r3, #32
 8008eac:	d12a      	bne.n	8008f04 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008eb4:	3b01      	subs	r3, #1
 8008eb6:	2b02      	cmp	r3, #2
 8008eb8:	d81d      	bhi.n	8008ef6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	889b      	ldrh	r3, [r3, #4]
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d813      	bhi.n	8008eec <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008eca:	689b      	ldr	r3, [r3, #8]
 8008ecc:	6839      	ldr	r1, [r7, #0]
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	4798      	blx	r3
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	88db      	ldrh	r3, [r3, #6]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d110      	bne.n	8008f00 <USBD_StdItfReq+0x78>
 8008ede:	7bfb      	ldrb	r3, [r7, #15]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d10d      	bne.n	8008f00 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f000 fd53 	bl	8009990 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008eea:	e009      	b.n	8008f00 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8008eec:	6839      	ldr	r1, [r7, #0]
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 fc86 	bl	8009800 <USBD_CtlError>
          break;
 8008ef4:	e004      	b.n	8008f00 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008ef6:	6839      	ldr	r1, [r7, #0]
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 fc81 	bl	8009800 <USBD_CtlError>
          break;
 8008efe:	e000      	b.n	8008f02 <USBD_StdItfReq+0x7a>
          break;
 8008f00:	bf00      	nop
      }
      break;
 8008f02:	e004      	b.n	8008f0e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008f04:	6839      	ldr	r1, [r7, #0]
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f000 fc7a 	bl	8009800 <USBD_CtlError>
      break;
 8008f0c:	bf00      	nop
  }

  return USBD_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3710      	adds	r7, #16
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008f22:	2300      	movs	r3, #0
 8008f24:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	889b      	ldrh	r3, [r3, #4]
 8008f2a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f34:	2b40      	cmp	r3, #64	@ 0x40
 8008f36:	d007      	beq.n	8008f48 <USBD_StdEPReq+0x30>
 8008f38:	2b40      	cmp	r3, #64	@ 0x40
 8008f3a:	f200 8146 	bhi.w	80091ca <USBD_StdEPReq+0x2b2>
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d00a      	beq.n	8008f58 <USBD_StdEPReq+0x40>
 8008f42:	2b20      	cmp	r3, #32
 8008f44:	f040 8141 	bne.w	80091ca <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f4e:	689b      	ldr	r3, [r3, #8]
 8008f50:	6839      	ldr	r1, [r7, #0]
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	4798      	blx	r3
      break;
 8008f56:	e13d      	b.n	80091d4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	781b      	ldrb	r3, [r3, #0]
 8008f5c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f60:	2b20      	cmp	r3, #32
 8008f62:	d10a      	bne.n	8008f7a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	6839      	ldr	r1, [r7, #0]
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	4798      	blx	r3
 8008f72:	4603      	mov	r3, r0
 8008f74:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008f76:	7bfb      	ldrb	r3, [r7, #15]
 8008f78:	e12d      	b.n	80091d6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	785b      	ldrb	r3, [r3, #1]
 8008f7e:	2b03      	cmp	r3, #3
 8008f80:	d007      	beq.n	8008f92 <USBD_StdEPReq+0x7a>
 8008f82:	2b03      	cmp	r3, #3
 8008f84:	f300 811b 	bgt.w	80091be <USBD_StdEPReq+0x2a6>
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d072      	beq.n	8009072 <USBD_StdEPReq+0x15a>
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d03a      	beq.n	8009006 <USBD_StdEPReq+0xee>
 8008f90:	e115      	b.n	80091be <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d002      	beq.n	8008fa2 <USBD_StdEPReq+0x8a>
 8008f9c:	2b03      	cmp	r3, #3
 8008f9e:	d015      	beq.n	8008fcc <USBD_StdEPReq+0xb4>
 8008fa0:	e02b      	b.n	8008ffa <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008fa2:	7bbb      	ldrb	r3, [r7, #14]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00c      	beq.n	8008fc2 <USBD_StdEPReq+0xaa>
 8008fa8:	7bbb      	ldrb	r3, [r7, #14]
 8008faa:	2b80      	cmp	r3, #128	@ 0x80
 8008fac:	d009      	beq.n	8008fc2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008fae:	7bbb      	ldrb	r3, [r7, #14]
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f001 f8cc 	bl	800a150 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008fb8:	2180      	movs	r1, #128	@ 0x80
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f001 f8c8 	bl	800a150 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008fc0:	e020      	b.n	8009004 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008fc2:	6839      	ldr	r1, [r7, #0]
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 fc1b 	bl	8009800 <USBD_CtlError>
              break;
 8008fca:	e01b      	b.n	8009004 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	885b      	ldrh	r3, [r3, #2]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10e      	bne.n	8008ff2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008fd4:	7bbb      	ldrb	r3, [r7, #14]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d00b      	beq.n	8008ff2 <USBD_StdEPReq+0xda>
 8008fda:	7bbb      	ldrb	r3, [r7, #14]
 8008fdc:	2b80      	cmp	r3, #128	@ 0x80
 8008fde:	d008      	beq.n	8008ff2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	88db      	ldrh	r3, [r3, #6]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d104      	bne.n	8008ff2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008fe8:	7bbb      	ldrb	r3, [r7, #14]
 8008fea:	4619      	mov	r1, r3
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f001 f8af 	bl	800a150 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008ff2:	6878      	ldr	r0, [r7, #4]
 8008ff4:	f000 fccc 	bl	8009990 <USBD_CtlSendStatus>

              break;
 8008ff8:	e004      	b.n	8009004 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8008ffa:	6839      	ldr	r1, [r7, #0]
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 fbff 	bl	8009800 <USBD_CtlError>
              break;
 8009002:	bf00      	nop
          }
          break;
 8009004:	e0e0      	b.n	80091c8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800900c:	2b02      	cmp	r3, #2
 800900e:	d002      	beq.n	8009016 <USBD_StdEPReq+0xfe>
 8009010:	2b03      	cmp	r3, #3
 8009012:	d015      	beq.n	8009040 <USBD_StdEPReq+0x128>
 8009014:	e026      	b.n	8009064 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009016:	7bbb      	ldrb	r3, [r7, #14]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d00c      	beq.n	8009036 <USBD_StdEPReq+0x11e>
 800901c:	7bbb      	ldrb	r3, [r7, #14]
 800901e:	2b80      	cmp	r3, #128	@ 0x80
 8009020:	d009      	beq.n	8009036 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009022:	7bbb      	ldrb	r3, [r7, #14]
 8009024:	4619      	mov	r1, r3
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f001 f892 	bl	800a150 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800902c:	2180      	movs	r1, #128	@ 0x80
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f001 f88e 	bl	800a150 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009034:	e01c      	b.n	8009070 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009036:	6839      	ldr	r1, [r7, #0]
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f000 fbe1 	bl	8009800 <USBD_CtlError>
              break;
 800903e:	e017      	b.n	8009070 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	885b      	ldrh	r3, [r3, #2]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d112      	bne.n	800906e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009048:	7bbb      	ldrb	r3, [r7, #14]
 800904a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800904e:	2b00      	cmp	r3, #0
 8009050:	d004      	beq.n	800905c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009052:	7bbb      	ldrb	r3, [r7, #14]
 8009054:	4619      	mov	r1, r3
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f001 f899 	bl	800a18e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 fc97 	bl	8009990 <USBD_CtlSendStatus>
              }
              break;
 8009062:	e004      	b.n	800906e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009064:	6839      	ldr	r1, [r7, #0]
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f000 fbca 	bl	8009800 <USBD_CtlError>
              break;
 800906c:	e000      	b.n	8009070 <USBD_StdEPReq+0x158>
              break;
 800906e:	bf00      	nop
          }
          break;
 8009070:	e0aa      	b.n	80091c8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009078:	2b02      	cmp	r3, #2
 800907a:	d002      	beq.n	8009082 <USBD_StdEPReq+0x16a>
 800907c:	2b03      	cmp	r3, #3
 800907e:	d032      	beq.n	80090e6 <USBD_StdEPReq+0x1ce>
 8009080:	e097      	b.n	80091b2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009082:	7bbb      	ldrb	r3, [r7, #14]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d007      	beq.n	8009098 <USBD_StdEPReq+0x180>
 8009088:	7bbb      	ldrb	r3, [r7, #14]
 800908a:	2b80      	cmp	r3, #128	@ 0x80
 800908c:	d004      	beq.n	8009098 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800908e:	6839      	ldr	r1, [r7, #0]
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 fbb5 	bl	8009800 <USBD_CtlError>
                break;
 8009096:	e091      	b.n	80091bc <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009098:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800909c:	2b00      	cmp	r3, #0
 800909e:	da0b      	bge.n	80090b8 <USBD_StdEPReq+0x1a0>
 80090a0:	7bbb      	ldrb	r3, [r7, #14]
 80090a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80090a6:	4613      	mov	r3, r2
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	4413      	add	r3, r2
 80090ac:	009b      	lsls	r3, r3, #2
 80090ae:	3310      	adds	r3, #16
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	4413      	add	r3, r2
 80090b4:	3304      	adds	r3, #4
 80090b6:	e00b      	b.n	80090d0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80090b8:	7bbb      	ldrb	r3, [r7, #14]
 80090ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090be:	4613      	mov	r3, r2
 80090c0:	009b      	lsls	r3, r3, #2
 80090c2:	4413      	add	r3, r2
 80090c4:	009b      	lsls	r3, r3, #2
 80090c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80090ca:	687a      	ldr	r2, [r7, #4]
 80090cc:	4413      	add	r3, r2
 80090ce:	3304      	adds	r3, #4
 80090d0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	2200      	movs	r2, #0
 80090d6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	2202      	movs	r2, #2
 80090dc:	4619      	mov	r1, r3
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 fbf8 	bl	80098d4 <USBD_CtlSendData>
              break;
 80090e4:	e06a      	b.n	80091bc <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80090e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	da11      	bge.n	8009112 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80090ee:	7bbb      	ldrb	r3, [r7, #14]
 80090f0:	f003 020f 	and.w	r2, r3, #15
 80090f4:	6879      	ldr	r1, [r7, #4]
 80090f6:	4613      	mov	r3, r2
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	4413      	add	r3, r2
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	440b      	add	r3, r1
 8009100:	3318      	adds	r3, #24
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d117      	bne.n	8009138 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009108:	6839      	ldr	r1, [r7, #0]
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 fb78 	bl	8009800 <USBD_CtlError>
                  break;
 8009110:	e054      	b.n	80091bc <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009112:	7bbb      	ldrb	r3, [r7, #14]
 8009114:	f003 020f 	and.w	r2, r3, #15
 8009118:	6879      	ldr	r1, [r7, #4]
 800911a:	4613      	mov	r3, r2
 800911c:	009b      	lsls	r3, r3, #2
 800911e:	4413      	add	r3, r2
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	440b      	add	r3, r1
 8009124:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d104      	bne.n	8009138 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800912e:	6839      	ldr	r1, [r7, #0]
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 fb65 	bl	8009800 <USBD_CtlError>
                  break;
 8009136:	e041      	b.n	80091bc <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009138:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800913c:	2b00      	cmp	r3, #0
 800913e:	da0b      	bge.n	8009158 <USBD_StdEPReq+0x240>
 8009140:	7bbb      	ldrb	r3, [r7, #14]
 8009142:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009146:	4613      	mov	r3, r2
 8009148:	009b      	lsls	r3, r3, #2
 800914a:	4413      	add	r3, r2
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	3310      	adds	r3, #16
 8009150:	687a      	ldr	r2, [r7, #4]
 8009152:	4413      	add	r3, r2
 8009154:	3304      	adds	r3, #4
 8009156:	e00b      	b.n	8009170 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009158:	7bbb      	ldrb	r3, [r7, #14]
 800915a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800915e:	4613      	mov	r3, r2
 8009160:	009b      	lsls	r3, r3, #2
 8009162:	4413      	add	r3, r2
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	4413      	add	r3, r2
 800916e:	3304      	adds	r3, #4
 8009170:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009172:	7bbb      	ldrb	r3, [r7, #14]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d002      	beq.n	800917e <USBD_StdEPReq+0x266>
 8009178:	7bbb      	ldrb	r3, [r7, #14]
 800917a:	2b80      	cmp	r3, #128	@ 0x80
 800917c:	d103      	bne.n	8009186 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	2200      	movs	r2, #0
 8009182:	601a      	str	r2, [r3, #0]
 8009184:	e00e      	b.n	80091a4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009186:	7bbb      	ldrb	r3, [r7, #14]
 8009188:	4619      	mov	r1, r3
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f001 f81e 	bl	800a1cc <USBD_LL_IsStallEP>
 8009190:	4603      	mov	r3, r0
 8009192:	2b00      	cmp	r3, #0
 8009194:	d003      	beq.n	800919e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	2201      	movs	r2, #1
 800919a:	601a      	str	r2, [r3, #0]
 800919c:	e002      	b.n	80091a4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	2200      	movs	r2, #0
 80091a2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	2202      	movs	r2, #2
 80091a8:	4619      	mov	r1, r3
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 fb92 	bl	80098d4 <USBD_CtlSendData>
              break;
 80091b0:	e004      	b.n	80091bc <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80091b2:	6839      	ldr	r1, [r7, #0]
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f000 fb23 	bl	8009800 <USBD_CtlError>
              break;
 80091ba:	bf00      	nop
          }
          break;
 80091bc:	e004      	b.n	80091c8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80091be:	6839      	ldr	r1, [r7, #0]
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 fb1d 	bl	8009800 <USBD_CtlError>
          break;
 80091c6:	bf00      	nop
      }
      break;
 80091c8:	e004      	b.n	80091d4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80091ca:	6839      	ldr	r1, [r7, #0]
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 fb17 	bl	8009800 <USBD_CtlError>
      break;
 80091d2:	bf00      	nop
  }

  return ret;
 80091d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3710      	adds	r7, #16
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
	...

080091e0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b084      	sub	sp, #16
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80091ea:	2300      	movs	r3, #0
 80091ec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80091ee:	2300      	movs	r3, #0
 80091f0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80091f2:	2300      	movs	r3, #0
 80091f4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	885b      	ldrh	r3, [r3, #2]
 80091fa:	0a1b      	lsrs	r3, r3, #8
 80091fc:	b29b      	uxth	r3, r3
 80091fe:	3b01      	subs	r3, #1
 8009200:	2b06      	cmp	r3, #6
 8009202:	f200 8128 	bhi.w	8009456 <USBD_GetDescriptor+0x276>
 8009206:	a201      	add	r2, pc, #4	@ (adr r2, 800920c <USBD_GetDescriptor+0x2c>)
 8009208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800920c:	08009229 	.word	0x08009229
 8009210:	08009241 	.word	0x08009241
 8009214:	08009281 	.word	0x08009281
 8009218:	08009457 	.word	0x08009457
 800921c:	08009457 	.word	0x08009457
 8009220:	080093f7 	.word	0x080093f7
 8009224:	08009423 	.word	0x08009423
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	687a      	ldr	r2, [r7, #4]
 8009232:	7c12      	ldrb	r2, [r2, #16]
 8009234:	f107 0108 	add.w	r1, r7, #8
 8009238:	4610      	mov	r0, r2
 800923a:	4798      	blx	r3
 800923c:	60f8      	str	r0, [r7, #12]
      break;
 800923e:	e112      	b.n	8009466 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	7c1b      	ldrb	r3, [r3, #16]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d10d      	bne.n	8009264 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800924e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009250:	f107 0208 	add.w	r2, r7, #8
 8009254:	4610      	mov	r0, r2
 8009256:	4798      	blx	r3
 8009258:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	3301      	adds	r3, #1
 800925e:	2202      	movs	r2, #2
 8009260:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009262:	e100      	b.n	8009466 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800926a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800926c:	f107 0208 	add.w	r2, r7, #8
 8009270:	4610      	mov	r0, r2
 8009272:	4798      	blx	r3
 8009274:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	3301      	adds	r3, #1
 800927a:	2202      	movs	r2, #2
 800927c:	701a      	strb	r2, [r3, #0]
      break;
 800927e:	e0f2      	b.n	8009466 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	885b      	ldrh	r3, [r3, #2]
 8009284:	b2db      	uxtb	r3, r3
 8009286:	2b05      	cmp	r3, #5
 8009288:	f200 80ac 	bhi.w	80093e4 <USBD_GetDescriptor+0x204>
 800928c:	a201      	add	r2, pc, #4	@ (adr r2, 8009294 <USBD_GetDescriptor+0xb4>)
 800928e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009292:	bf00      	nop
 8009294:	080092ad 	.word	0x080092ad
 8009298:	080092e1 	.word	0x080092e1
 800929c:	08009315 	.word	0x08009315
 80092a0:	08009349 	.word	0x08009349
 80092a4:	0800937d 	.word	0x0800937d
 80092a8:	080093b1 	.word	0x080093b1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d00b      	beq.n	80092d0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	7c12      	ldrb	r2, [r2, #16]
 80092c4:	f107 0108 	add.w	r1, r7, #8
 80092c8:	4610      	mov	r0, r2
 80092ca:	4798      	blx	r3
 80092cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092ce:	e091      	b.n	80093f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092d0:	6839      	ldr	r1, [r7, #0]
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 fa94 	bl	8009800 <USBD_CtlError>
            err++;
 80092d8:	7afb      	ldrb	r3, [r7, #11]
 80092da:	3301      	adds	r3, #1
 80092dc:	72fb      	strb	r3, [r7, #11]
          break;
 80092de:	e089      	b.n	80093f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d00b      	beq.n	8009304 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	687a      	ldr	r2, [r7, #4]
 80092f6:	7c12      	ldrb	r2, [r2, #16]
 80092f8:	f107 0108 	add.w	r1, r7, #8
 80092fc:	4610      	mov	r0, r2
 80092fe:	4798      	blx	r3
 8009300:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009302:	e077      	b.n	80093f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009304:	6839      	ldr	r1, [r7, #0]
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f000 fa7a 	bl	8009800 <USBD_CtlError>
            err++;
 800930c:	7afb      	ldrb	r3, [r7, #11]
 800930e:	3301      	adds	r3, #1
 8009310:	72fb      	strb	r3, [r7, #11]
          break;
 8009312:	e06f      	b.n	80093f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800931a:	68db      	ldr	r3, [r3, #12]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00b      	beq.n	8009338 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009326:	68db      	ldr	r3, [r3, #12]
 8009328:	687a      	ldr	r2, [r7, #4]
 800932a:	7c12      	ldrb	r2, [r2, #16]
 800932c:	f107 0108 	add.w	r1, r7, #8
 8009330:	4610      	mov	r0, r2
 8009332:	4798      	blx	r3
 8009334:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009336:	e05d      	b.n	80093f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009338:	6839      	ldr	r1, [r7, #0]
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 fa60 	bl	8009800 <USBD_CtlError>
            err++;
 8009340:	7afb      	ldrb	r3, [r7, #11]
 8009342:	3301      	adds	r3, #1
 8009344:	72fb      	strb	r3, [r7, #11]
          break;
 8009346:	e055      	b.n	80093f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800934e:	691b      	ldr	r3, [r3, #16]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d00b      	beq.n	800936c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800935a:	691b      	ldr	r3, [r3, #16]
 800935c:	687a      	ldr	r2, [r7, #4]
 800935e:	7c12      	ldrb	r2, [r2, #16]
 8009360:	f107 0108 	add.w	r1, r7, #8
 8009364:	4610      	mov	r0, r2
 8009366:	4798      	blx	r3
 8009368:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800936a:	e043      	b.n	80093f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800936c:	6839      	ldr	r1, [r7, #0]
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 fa46 	bl	8009800 <USBD_CtlError>
            err++;
 8009374:	7afb      	ldrb	r3, [r7, #11]
 8009376:	3301      	adds	r3, #1
 8009378:	72fb      	strb	r3, [r7, #11]
          break;
 800937a:	e03b      	b.n	80093f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009382:	695b      	ldr	r3, [r3, #20]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d00b      	beq.n	80093a0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800938e:	695b      	ldr	r3, [r3, #20]
 8009390:	687a      	ldr	r2, [r7, #4]
 8009392:	7c12      	ldrb	r2, [r2, #16]
 8009394:	f107 0108 	add.w	r1, r7, #8
 8009398:	4610      	mov	r0, r2
 800939a:	4798      	blx	r3
 800939c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800939e:	e029      	b.n	80093f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80093a0:	6839      	ldr	r1, [r7, #0]
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f000 fa2c 	bl	8009800 <USBD_CtlError>
            err++;
 80093a8:	7afb      	ldrb	r3, [r7, #11]
 80093aa:	3301      	adds	r3, #1
 80093ac:	72fb      	strb	r3, [r7, #11]
          break;
 80093ae:	e021      	b.n	80093f4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80093b6:	699b      	ldr	r3, [r3, #24]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d00b      	beq.n	80093d4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80093c2:	699b      	ldr	r3, [r3, #24]
 80093c4:	687a      	ldr	r2, [r7, #4]
 80093c6:	7c12      	ldrb	r2, [r2, #16]
 80093c8:	f107 0108 	add.w	r1, r7, #8
 80093cc:	4610      	mov	r0, r2
 80093ce:	4798      	blx	r3
 80093d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80093d2:	e00f      	b.n	80093f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80093d4:	6839      	ldr	r1, [r7, #0]
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f000 fa12 	bl	8009800 <USBD_CtlError>
            err++;
 80093dc:	7afb      	ldrb	r3, [r7, #11]
 80093de:	3301      	adds	r3, #1
 80093e0:	72fb      	strb	r3, [r7, #11]
          break;
 80093e2:	e007      	b.n	80093f4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80093e4:	6839      	ldr	r1, [r7, #0]
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 fa0a 	bl	8009800 <USBD_CtlError>
          err++;
 80093ec:	7afb      	ldrb	r3, [r7, #11]
 80093ee:	3301      	adds	r3, #1
 80093f0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80093f2:	e038      	b.n	8009466 <USBD_GetDescriptor+0x286>
 80093f4:	e037      	b.n	8009466 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	7c1b      	ldrb	r3, [r3, #16]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d109      	bne.n	8009412 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009406:	f107 0208 	add.w	r2, r7, #8
 800940a:	4610      	mov	r0, r2
 800940c:	4798      	blx	r3
 800940e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009410:	e029      	b.n	8009466 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009412:	6839      	ldr	r1, [r7, #0]
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f000 f9f3 	bl	8009800 <USBD_CtlError>
        err++;
 800941a:	7afb      	ldrb	r3, [r7, #11]
 800941c:	3301      	adds	r3, #1
 800941e:	72fb      	strb	r3, [r7, #11]
      break;
 8009420:	e021      	b.n	8009466 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	7c1b      	ldrb	r3, [r3, #16]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d10d      	bne.n	8009446 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009432:	f107 0208 	add.w	r2, r7, #8
 8009436:	4610      	mov	r0, r2
 8009438:	4798      	blx	r3
 800943a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	3301      	adds	r3, #1
 8009440:	2207      	movs	r2, #7
 8009442:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009444:	e00f      	b.n	8009466 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009446:	6839      	ldr	r1, [r7, #0]
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f000 f9d9 	bl	8009800 <USBD_CtlError>
        err++;
 800944e:	7afb      	ldrb	r3, [r7, #11]
 8009450:	3301      	adds	r3, #1
 8009452:	72fb      	strb	r3, [r7, #11]
      break;
 8009454:	e007      	b.n	8009466 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009456:	6839      	ldr	r1, [r7, #0]
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 f9d1 	bl	8009800 <USBD_CtlError>
      err++;
 800945e:	7afb      	ldrb	r3, [r7, #11]
 8009460:	3301      	adds	r3, #1
 8009462:	72fb      	strb	r3, [r7, #11]
      break;
 8009464:	bf00      	nop
  }

  if (err != 0U)
 8009466:	7afb      	ldrb	r3, [r7, #11]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d11c      	bne.n	80094a6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800946c:	893b      	ldrh	r3, [r7, #8]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d011      	beq.n	8009496 <USBD_GetDescriptor+0x2b6>
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	88db      	ldrh	r3, [r3, #6]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d00d      	beq.n	8009496 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	88da      	ldrh	r2, [r3, #6]
 800947e:	893b      	ldrh	r3, [r7, #8]
 8009480:	4293      	cmp	r3, r2
 8009482:	bf28      	it	cs
 8009484:	4613      	movcs	r3, r2
 8009486:	b29b      	uxth	r3, r3
 8009488:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800948a:	893b      	ldrh	r3, [r7, #8]
 800948c:	461a      	mov	r2, r3
 800948e:	68f9      	ldr	r1, [r7, #12]
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 fa1f 	bl	80098d4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	88db      	ldrh	r3, [r3, #6]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d104      	bne.n	80094a8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 fa76 	bl	8009990 <USBD_CtlSendStatus>
 80094a4:	e000      	b.n	80094a8 <USBD_GetDescriptor+0x2c8>
    return;
 80094a6:	bf00      	nop
    }
  }
}
 80094a8:	3710      	adds	r7, #16
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}
 80094ae:	bf00      	nop

080094b0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	889b      	ldrh	r3, [r3, #4]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d130      	bne.n	8009524 <USBD_SetAddress+0x74>
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	88db      	ldrh	r3, [r3, #6]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d12c      	bne.n	8009524 <USBD_SetAddress+0x74>
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	885b      	ldrh	r3, [r3, #2]
 80094ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80094d0:	d828      	bhi.n	8009524 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	885b      	ldrh	r3, [r3, #2]
 80094d6:	b2db      	uxtb	r3, r3
 80094d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094e4:	2b03      	cmp	r3, #3
 80094e6:	d104      	bne.n	80094f2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80094e8:	6839      	ldr	r1, [r7, #0]
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 f988 	bl	8009800 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094f0:	e01d      	b.n	800952e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	7bfa      	ldrb	r2, [r7, #15]
 80094f6:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80094fa:	7bfb      	ldrb	r3, [r7, #15]
 80094fc:	4619      	mov	r1, r3
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f000 fe8f 	bl	800a222 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f000 fa43 	bl	8009990 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800950a:	7bfb      	ldrb	r3, [r7, #15]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d004      	beq.n	800951a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2202      	movs	r2, #2
 8009514:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009518:	e009      	b.n	800952e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2201      	movs	r2, #1
 800951e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009522:	e004      	b.n	800952e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009524:	6839      	ldr	r1, [r7, #0]
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 f96a 	bl	8009800 <USBD_CtlError>
  }
}
 800952c:	bf00      	nop
 800952e:	bf00      	nop
 8009530:	3710      	adds	r7, #16
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
	...

08009538 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	885b      	ldrh	r3, [r3, #2]
 8009546:	b2da      	uxtb	r2, r3
 8009548:	4b41      	ldr	r3, [pc, #260]	@ (8009650 <USBD_SetConfig+0x118>)
 800954a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800954c:	4b40      	ldr	r3, [pc, #256]	@ (8009650 <USBD_SetConfig+0x118>)
 800954e:	781b      	ldrb	r3, [r3, #0]
 8009550:	2b01      	cmp	r3, #1
 8009552:	d904      	bls.n	800955e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009554:	6839      	ldr	r1, [r7, #0]
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 f952 	bl	8009800 <USBD_CtlError>
 800955c:	e075      	b.n	800964a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009564:	2b02      	cmp	r3, #2
 8009566:	d002      	beq.n	800956e <USBD_SetConfig+0x36>
 8009568:	2b03      	cmp	r3, #3
 800956a:	d023      	beq.n	80095b4 <USBD_SetConfig+0x7c>
 800956c:	e062      	b.n	8009634 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800956e:	4b38      	ldr	r3, [pc, #224]	@ (8009650 <USBD_SetConfig+0x118>)
 8009570:	781b      	ldrb	r3, [r3, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d01a      	beq.n	80095ac <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009576:	4b36      	ldr	r3, [pc, #216]	@ (8009650 <USBD_SetConfig+0x118>)
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	461a      	mov	r2, r3
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2203      	movs	r2, #3
 8009584:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009588:	4b31      	ldr	r3, [pc, #196]	@ (8009650 <USBD_SetConfig+0x118>)
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	4619      	mov	r1, r3
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f7ff f9ae 	bl	80088f0 <USBD_SetClassConfig>
 8009594:	4603      	mov	r3, r0
 8009596:	2b02      	cmp	r3, #2
 8009598:	d104      	bne.n	80095a4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800959a:	6839      	ldr	r1, [r7, #0]
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f000 f92f 	bl	8009800 <USBD_CtlError>
            return;
 80095a2:	e052      	b.n	800964a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f000 f9f3 	bl	8009990 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80095aa:	e04e      	b.n	800964a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f000 f9ef 	bl	8009990 <USBD_CtlSendStatus>
        break;
 80095b2:	e04a      	b.n	800964a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80095b4:	4b26      	ldr	r3, [pc, #152]	@ (8009650 <USBD_SetConfig+0x118>)
 80095b6:	781b      	ldrb	r3, [r3, #0]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d112      	bne.n	80095e2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2202      	movs	r2, #2
 80095c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 80095c4:	4b22      	ldr	r3, [pc, #136]	@ (8009650 <USBD_SetConfig+0x118>)
 80095c6:	781b      	ldrb	r3, [r3, #0]
 80095c8:	461a      	mov	r2, r3
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80095ce:	4b20      	ldr	r3, [pc, #128]	@ (8009650 <USBD_SetConfig+0x118>)
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	4619      	mov	r1, r3
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f7ff f9aa 	bl	800892e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 f9d8 	bl	8009990 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80095e0:	e033      	b.n	800964a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 80095e2:	4b1b      	ldr	r3, [pc, #108]	@ (8009650 <USBD_SetConfig+0x118>)
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	461a      	mov	r2, r3
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	685b      	ldr	r3, [r3, #4]
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d01d      	beq.n	800962c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	685b      	ldr	r3, [r3, #4]
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	4619      	mov	r1, r3
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f7ff f998 	bl	800892e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80095fe:	4b14      	ldr	r3, [pc, #80]	@ (8009650 <USBD_SetConfig+0x118>)
 8009600:	781b      	ldrb	r3, [r3, #0]
 8009602:	461a      	mov	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009608:	4b11      	ldr	r3, [pc, #68]	@ (8009650 <USBD_SetConfig+0x118>)
 800960a:	781b      	ldrb	r3, [r3, #0]
 800960c:	4619      	mov	r1, r3
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f7ff f96e 	bl	80088f0 <USBD_SetClassConfig>
 8009614:	4603      	mov	r3, r0
 8009616:	2b02      	cmp	r3, #2
 8009618:	d104      	bne.n	8009624 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800961a:	6839      	ldr	r1, [r7, #0]
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 f8ef 	bl	8009800 <USBD_CtlError>
            return;
 8009622:	e012      	b.n	800964a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f000 f9b3 	bl	8009990 <USBD_CtlSendStatus>
        break;
 800962a:	e00e      	b.n	800964a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 f9af 	bl	8009990 <USBD_CtlSendStatus>
        break;
 8009632:	e00a      	b.n	800964a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009634:	6839      	ldr	r1, [r7, #0]
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 f8e2 	bl	8009800 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800963c:	4b04      	ldr	r3, [pc, #16]	@ (8009650 <USBD_SetConfig+0x118>)
 800963e:	781b      	ldrb	r3, [r3, #0]
 8009640:	4619      	mov	r1, r3
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f7ff f973 	bl	800892e <USBD_ClrClassConfig>
        break;
 8009648:	bf00      	nop
    }
  }
}
 800964a:	3708      	adds	r7, #8
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}
 8009650:	20000450 	.word	0x20000450

08009654 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b082      	sub	sp, #8
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	88db      	ldrh	r3, [r3, #6]
 8009662:	2b01      	cmp	r3, #1
 8009664:	d004      	beq.n	8009670 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009666:	6839      	ldr	r1, [r7, #0]
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f000 f8c9 	bl	8009800 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800966e:	e022      	b.n	80096b6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009676:	2b02      	cmp	r3, #2
 8009678:	dc02      	bgt.n	8009680 <USBD_GetConfig+0x2c>
 800967a:	2b00      	cmp	r3, #0
 800967c:	dc03      	bgt.n	8009686 <USBD_GetConfig+0x32>
 800967e:	e015      	b.n	80096ac <USBD_GetConfig+0x58>
 8009680:	2b03      	cmp	r3, #3
 8009682:	d00b      	beq.n	800969c <USBD_GetConfig+0x48>
 8009684:	e012      	b.n	80096ac <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2200      	movs	r2, #0
 800968a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	3308      	adds	r3, #8
 8009690:	2201      	movs	r2, #1
 8009692:	4619      	mov	r1, r3
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 f91d 	bl	80098d4 <USBD_CtlSendData>
        break;
 800969a:	e00c      	b.n	80096b6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	3304      	adds	r3, #4
 80096a0:	2201      	movs	r2, #1
 80096a2:	4619      	mov	r1, r3
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 f915 	bl	80098d4 <USBD_CtlSendData>
        break;
 80096aa:	e004      	b.n	80096b6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80096ac:	6839      	ldr	r1, [r7, #0]
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 f8a6 	bl	8009800 <USBD_CtlError>
        break;
 80096b4:	bf00      	nop
}
 80096b6:	bf00      	nop
 80096b8:	3708      	adds	r7, #8
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}

080096be <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096be:	b580      	push	{r7, lr}
 80096c0:	b082      	sub	sp, #8
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
 80096c6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096ce:	3b01      	subs	r3, #1
 80096d0:	2b02      	cmp	r3, #2
 80096d2:	d81e      	bhi.n	8009712 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	88db      	ldrh	r3, [r3, #6]
 80096d8:	2b02      	cmp	r3, #2
 80096da:	d004      	beq.n	80096e6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80096dc:	6839      	ldr	r1, [r7, #0]
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 f88e 	bl	8009800 <USBD_CtlError>
        break;
 80096e4:	e01a      	b.n	800971c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2201      	movs	r2, #1
 80096ea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d005      	beq.n	8009702 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	68db      	ldr	r3, [r3, #12]
 80096fa:	f043 0202 	orr.w	r2, r3, #2
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	330c      	adds	r3, #12
 8009706:	2202      	movs	r2, #2
 8009708:	4619      	mov	r1, r3
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 f8e2 	bl	80098d4 <USBD_CtlSendData>
      break;
 8009710:	e004      	b.n	800971c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009712:	6839      	ldr	r1, [r7, #0]
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f000 f873 	bl	8009800 <USBD_CtlError>
      break;
 800971a:	bf00      	nop
  }
}
 800971c:	bf00      	nop
 800971e:	3708      	adds	r7, #8
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}

08009724 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b082      	sub	sp, #8
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	885b      	ldrh	r3, [r3, #2]
 8009732:	2b01      	cmp	r3, #1
 8009734:	d106      	bne.n	8009744 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2201      	movs	r2, #1
 800973a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 f926 	bl	8009990 <USBD_CtlSendStatus>
  }
}
 8009744:	bf00      	nop
 8009746:	3708      	adds	r7, #8
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800975c:	3b01      	subs	r3, #1
 800975e:	2b02      	cmp	r3, #2
 8009760:	d80b      	bhi.n	800977a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	885b      	ldrh	r3, [r3, #2]
 8009766:	2b01      	cmp	r3, #1
 8009768:	d10c      	bne.n	8009784 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f000 f90c 	bl	8009990 <USBD_CtlSendStatus>
      }
      break;
 8009778:	e004      	b.n	8009784 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800977a:	6839      	ldr	r1, [r7, #0]
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f000 f83f 	bl	8009800 <USBD_CtlError>
      break;
 8009782:	e000      	b.n	8009786 <USBD_ClrFeature+0x3a>
      break;
 8009784:	bf00      	nop
  }
}
 8009786:	bf00      	nop
 8009788:	3708      	adds	r7, #8
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}

0800978e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800978e:	b480      	push	{r7}
 8009790:	b083      	sub	sp, #12
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
 8009796:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	781a      	ldrb	r2, [r3, #0]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	785a      	ldrb	r2, [r3, #1]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	3302      	adds	r3, #2
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	461a      	mov	r2, r3
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	3303      	adds	r3, #3
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	021b      	lsls	r3, r3, #8
 80097b8:	b29b      	uxth	r3, r3
 80097ba:	4413      	add	r3, r2
 80097bc:	b29a      	uxth	r2, r3
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	3304      	adds	r3, #4
 80097c6:	781b      	ldrb	r3, [r3, #0]
 80097c8:	461a      	mov	r2, r3
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	3305      	adds	r3, #5
 80097ce:	781b      	ldrb	r3, [r3, #0]
 80097d0:	021b      	lsls	r3, r3, #8
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	4413      	add	r3, r2
 80097d6:	b29a      	uxth	r2, r3
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	3306      	adds	r3, #6
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	461a      	mov	r2, r3
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	3307      	adds	r3, #7
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	021b      	lsls	r3, r3, #8
 80097ec:	b29b      	uxth	r3, r3
 80097ee:	4413      	add	r3, r2
 80097f0:	b29a      	uxth	r2, r3
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	80da      	strh	r2, [r3, #6]

}
 80097f6:	bf00      	nop
 80097f8:	370c      	adds	r7, #12
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bc80      	pop	{r7}
 80097fe:	4770      	bx	lr

08009800 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800980a:	2180      	movs	r1, #128	@ 0x80
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 fc9f 	bl	800a150 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009812:	2100      	movs	r1, #0
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 fc9b 	bl	800a150 <USBD_LL_StallEP>
}
 800981a:	bf00      	nop
 800981c:	3708      	adds	r7, #8
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}

08009822 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009822:	b580      	push	{r7, lr}
 8009824:	b086      	sub	sp, #24
 8009826:	af00      	add	r7, sp, #0
 8009828:	60f8      	str	r0, [r7, #12]
 800982a:	60b9      	str	r1, [r7, #8]
 800982c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800982e:	2300      	movs	r3, #0
 8009830:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d032      	beq.n	800989e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009838:	68f8      	ldr	r0, [r7, #12]
 800983a:	f000 f834 	bl	80098a6 <USBD_GetLen>
 800983e:	4603      	mov	r3, r0
 8009840:	3301      	adds	r3, #1
 8009842:	b29b      	uxth	r3, r3
 8009844:	005b      	lsls	r3, r3, #1
 8009846:	b29a      	uxth	r2, r3
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800984c:	7dfb      	ldrb	r3, [r7, #23]
 800984e:	1c5a      	adds	r2, r3, #1
 8009850:	75fa      	strb	r2, [r7, #23]
 8009852:	461a      	mov	r2, r3
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	4413      	add	r3, r2
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	7812      	ldrb	r2, [r2, #0]
 800985c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800985e:	7dfb      	ldrb	r3, [r7, #23]
 8009860:	1c5a      	adds	r2, r3, #1
 8009862:	75fa      	strb	r2, [r7, #23]
 8009864:	461a      	mov	r2, r3
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	4413      	add	r3, r2
 800986a:	2203      	movs	r2, #3
 800986c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800986e:	e012      	b.n	8009896 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	1c5a      	adds	r2, r3, #1
 8009874:	60fa      	str	r2, [r7, #12]
 8009876:	7dfa      	ldrb	r2, [r7, #23]
 8009878:	1c51      	adds	r1, r2, #1
 800987a:	75f9      	strb	r1, [r7, #23]
 800987c:	4611      	mov	r1, r2
 800987e:	68ba      	ldr	r2, [r7, #8]
 8009880:	440a      	add	r2, r1
 8009882:	781b      	ldrb	r3, [r3, #0]
 8009884:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009886:	7dfb      	ldrb	r3, [r7, #23]
 8009888:	1c5a      	adds	r2, r3, #1
 800988a:	75fa      	strb	r2, [r7, #23]
 800988c:	461a      	mov	r2, r3
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	4413      	add	r3, r2
 8009892:	2200      	movs	r2, #0
 8009894:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d1e8      	bne.n	8009870 <USBD_GetString+0x4e>
    }
  }
}
 800989e:	bf00      	nop
 80098a0:	3718      	adds	r7, #24
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}

080098a6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80098a6:	b480      	push	{r7}
 80098a8:	b085      	sub	sp, #20
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80098ae:	2300      	movs	r3, #0
 80098b0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80098b2:	e005      	b.n	80098c0 <USBD_GetLen+0x1a>
  {
    len++;
 80098b4:	7bfb      	ldrb	r3, [r7, #15]
 80098b6:	3301      	adds	r3, #1
 80098b8:	73fb      	strb	r3, [r7, #15]
    buf++;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	3301      	adds	r3, #1
 80098be:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d1f5      	bne.n	80098b4 <USBD_GetLen+0xe>
  }

  return len;
 80098c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	3714      	adds	r7, #20
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bc80      	pop	{r7}
 80098d2:	4770      	bx	lr

080098d4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b084      	sub	sp, #16
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	4613      	mov	r3, r2
 80098e0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	2202      	movs	r2, #2
 80098e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80098ea:	88fa      	ldrh	r2, [r7, #6]
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80098f0:	88fa      	ldrh	r2, [r7, #6]
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80098f6:	88fb      	ldrh	r3, [r7, #6]
 80098f8:	68ba      	ldr	r2, [r7, #8]
 80098fa:	2100      	movs	r1, #0
 80098fc:	68f8      	ldr	r0, [r7, #12]
 80098fe:	f000 fcaf 	bl	800a260 <USBD_LL_Transmit>

  return USBD_OK;
 8009902:	2300      	movs	r3, #0
}
 8009904:	4618      	mov	r0, r3
 8009906:	3710      	adds	r7, #16
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b084      	sub	sp, #16
 8009910:	af00      	add	r7, sp, #0
 8009912:	60f8      	str	r0, [r7, #12]
 8009914:	60b9      	str	r1, [r7, #8]
 8009916:	4613      	mov	r3, r2
 8009918:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800991a:	88fb      	ldrh	r3, [r7, #6]
 800991c:	68ba      	ldr	r2, [r7, #8]
 800991e:	2100      	movs	r1, #0
 8009920:	68f8      	ldr	r0, [r7, #12]
 8009922:	f000 fc9d 	bl	800a260 <USBD_LL_Transmit>

  return USBD_OK;
 8009926:	2300      	movs	r3, #0
}
 8009928:	4618      	mov	r0, r3
 800992a:	3710      	adds	r7, #16
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b084      	sub	sp, #16
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	60b9      	str	r1, [r7, #8]
 800993a:	4613      	mov	r3, r2
 800993c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	2203      	movs	r2, #3
 8009942:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009946:	88fa      	ldrh	r2, [r7, #6]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800994e:	88fa      	ldrh	r2, [r7, #6]
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009956:	88fb      	ldrh	r3, [r7, #6]
 8009958:	68ba      	ldr	r2, [r7, #8]
 800995a:	2100      	movs	r1, #0
 800995c:	68f8      	ldr	r0, [r7, #12]
 800995e:	f000 fca2 	bl	800a2a6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009962:	2300      	movs	r3, #0
}
 8009964:	4618      	mov	r0, r3
 8009966:	3710      	adds	r7, #16
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}

0800996c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	60f8      	str	r0, [r7, #12]
 8009974:	60b9      	str	r1, [r7, #8]
 8009976:	4613      	mov	r3, r2
 8009978:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800997a:	88fb      	ldrh	r3, [r7, #6]
 800997c:	68ba      	ldr	r2, [r7, #8]
 800997e:	2100      	movs	r1, #0
 8009980:	68f8      	ldr	r0, [r7, #12]
 8009982:	f000 fc90 	bl	800a2a6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009986:	2300      	movs	r3, #0
}
 8009988:	4618      	mov	r0, r3
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b082      	sub	sp, #8
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2204      	movs	r2, #4
 800999c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80099a0:	2300      	movs	r3, #0
 80099a2:	2200      	movs	r2, #0
 80099a4:	2100      	movs	r1, #0
 80099a6:	6878      	ldr	r0, [r7, #4]
 80099a8:	f000 fc5a 	bl	800a260 <USBD_LL_Transmit>

  return USBD_OK;
 80099ac:	2300      	movs	r3, #0
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3708      	adds	r7, #8
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}

080099b6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b082      	sub	sp, #8
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2205      	movs	r2, #5
 80099c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80099c6:	2300      	movs	r3, #0
 80099c8:	2200      	movs	r2, #0
 80099ca:	2100      	movs	r1, #0
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f000 fc6a 	bl	800a2a6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80099d2:	2300      	movs	r3, #0
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3708      	adds	r7, #8
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}

080099dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80099e0:	2200      	movs	r2, #0
 80099e2:	4912      	ldr	r1, [pc, #72]	@ (8009a2c <MX_USB_DEVICE_Init+0x50>)
 80099e4:	4812      	ldr	r0, [pc, #72]	@ (8009a30 <MX_USB_DEVICE_Init+0x54>)
 80099e6:	f7fe ff29 	bl	800883c <USBD_Init>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d001      	beq.n	80099f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80099f0:	f7f8 f9c8 	bl	8001d84 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80099f4:	490f      	ldr	r1, [pc, #60]	@ (8009a34 <MX_USB_DEVICE_Init+0x58>)
 80099f6:	480e      	ldr	r0, [pc, #56]	@ (8009a30 <MX_USB_DEVICE_Init+0x54>)
 80099f8:	f7fe ff4b 	bl	8008892 <USBD_RegisterClass>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d001      	beq.n	8009a06 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009a02:	f7f8 f9bf 	bl	8001d84 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009a06:	490c      	ldr	r1, [pc, #48]	@ (8009a38 <MX_USB_DEVICE_Init+0x5c>)
 8009a08:	4809      	ldr	r0, [pc, #36]	@ (8009a30 <MX_USB_DEVICE_Init+0x54>)
 8009a0a:	f7fe feab 	bl	8008764 <USBD_CDC_RegisterInterface>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d001      	beq.n	8009a18 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009a14:	f7f8 f9b6 	bl	8001d84 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009a18:	4805      	ldr	r0, [pc, #20]	@ (8009a30 <MX_USB_DEVICE_Init+0x54>)
 8009a1a:	f7fe ff53 	bl	80088c4 <USBD_Start>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d001      	beq.n	8009a28 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009a24:	f7f8 f9ae 	bl	8001d84 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009a28:	bf00      	nop
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	20000144 	.word	0x20000144
 8009a30:	20000454 	.word	0x20000454
 8009a34:	20000030 	.word	0x20000030
 8009a38:	20000134 	.word	0x20000134

08009a3c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009a40:	2200      	movs	r2, #0
 8009a42:	4905      	ldr	r1, [pc, #20]	@ (8009a58 <CDC_Init_FS+0x1c>)
 8009a44:	4805      	ldr	r0, [pc, #20]	@ (8009a5c <CDC_Init_FS+0x20>)
 8009a46:	f7fe fea3 	bl	8008790 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009a4a:	4905      	ldr	r1, [pc, #20]	@ (8009a60 <CDC_Init_FS+0x24>)
 8009a4c:	4803      	ldr	r0, [pc, #12]	@ (8009a5c <CDC_Init_FS+0x20>)
 8009a4e:	f7fe feb8 	bl	80087c2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009a52:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	20000b18 	.word	0x20000b18
 8009a5c:	20000454 	.word	0x20000454
 8009a60:	20000718 	.word	0x20000718

08009a64 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009a64:	b480      	push	{r7}
 8009a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009a68:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bc80      	pop	{r7}
 8009a70:	4770      	bx	lr
	...

08009a74 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009a74:	b480      	push	{r7}
 8009a76:	b083      	sub	sp, #12
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	6039      	str	r1, [r7, #0]
 8009a7e:	71fb      	strb	r3, [r7, #7]
 8009a80:	4613      	mov	r3, r2
 8009a82:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009a84:	79fb      	ldrb	r3, [r7, #7]
 8009a86:	2b23      	cmp	r3, #35	@ 0x23
 8009a88:	d84a      	bhi.n	8009b20 <CDC_Control_FS+0xac>
 8009a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8009a90 <CDC_Control_FS+0x1c>)
 8009a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a90:	08009b21 	.word	0x08009b21
 8009a94:	08009b21 	.word	0x08009b21
 8009a98:	08009b21 	.word	0x08009b21
 8009a9c:	08009b21 	.word	0x08009b21
 8009aa0:	08009b21 	.word	0x08009b21
 8009aa4:	08009b21 	.word	0x08009b21
 8009aa8:	08009b21 	.word	0x08009b21
 8009aac:	08009b21 	.word	0x08009b21
 8009ab0:	08009b21 	.word	0x08009b21
 8009ab4:	08009b21 	.word	0x08009b21
 8009ab8:	08009b21 	.word	0x08009b21
 8009abc:	08009b21 	.word	0x08009b21
 8009ac0:	08009b21 	.word	0x08009b21
 8009ac4:	08009b21 	.word	0x08009b21
 8009ac8:	08009b21 	.word	0x08009b21
 8009acc:	08009b21 	.word	0x08009b21
 8009ad0:	08009b21 	.word	0x08009b21
 8009ad4:	08009b21 	.word	0x08009b21
 8009ad8:	08009b21 	.word	0x08009b21
 8009adc:	08009b21 	.word	0x08009b21
 8009ae0:	08009b21 	.word	0x08009b21
 8009ae4:	08009b21 	.word	0x08009b21
 8009ae8:	08009b21 	.word	0x08009b21
 8009aec:	08009b21 	.word	0x08009b21
 8009af0:	08009b21 	.word	0x08009b21
 8009af4:	08009b21 	.word	0x08009b21
 8009af8:	08009b21 	.word	0x08009b21
 8009afc:	08009b21 	.word	0x08009b21
 8009b00:	08009b21 	.word	0x08009b21
 8009b04:	08009b21 	.word	0x08009b21
 8009b08:	08009b21 	.word	0x08009b21
 8009b0c:	08009b21 	.word	0x08009b21
 8009b10:	08009b21 	.word	0x08009b21
 8009b14:	08009b21 	.word	0x08009b21
 8009b18:	08009b21 	.word	0x08009b21
 8009b1c:	08009b21 	.word	0x08009b21
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009b20:	bf00      	nop
  }

  return (USBD_OK);
 8009b22:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	370c      	adds	r7, #12
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bc80      	pop	{r7}
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop

08009b30 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b082      	sub	sp, #8
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
 8009b38:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009b3a:	6879      	ldr	r1, [r7, #4]
 8009b3c:	4805      	ldr	r0, [pc, #20]	@ (8009b54 <CDC_Receive_FS+0x24>)
 8009b3e:	f7fe fe40 	bl	80087c2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009b42:	4804      	ldr	r0, [pc, #16]	@ (8009b54 <CDC_Receive_FS+0x24>)
 8009b44:	f7fe fe50 	bl	80087e8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009b48:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3708      	adds	r7, #8
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	20000454 	.word	0x20000454

08009b58 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b083      	sub	sp, #12
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	4603      	mov	r3, r0
 8009b60:	6039      	str	r1, [r7, #0]
 8009b62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	2212      	movs	r2, #18
 8009b68:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009b6a:	4b03      	ldr	r3, [pc, #12]	@ (8009b78 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bc80      	pop	{r7}
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop
 8009b78:	20000160 	.word	0x20000160

08009b7c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	4603      	mov	r3, r0
 8009b84:	6039      	str	r1, [r7, #0]
 8009b86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	2204      	movs	r2, #4
 8009b8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009b8e:	4b03      	ldr	r3, [pc, #12]	@ (8009b9c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	370c      	adds	r7, #12
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bc80      	pop	{r7}
 8009b98:	4770      	bx	lr
 8009b9a:	bf00      	nop
 8009b9c:	20000174 	.word	0x20000174

08009ba0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	6039      	str	r1, [r7, #0]
 8009baa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009bac:	79fb      	ldrb	r3, [r7, #7]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d105      	bne.n	8009bbe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009bb2:	683a      	ldr	r2, [r7, #0]
 8009bb4:	4907      	ldr	r1, [pc, #28]	@ (8009bd4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009bb6:	4808      	ldr	r0, [pc, #32]	@ (8009bd8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009bb8:	f7ff fe33 	bl	8009822 <USBD_GetString>
 8009bbc:	e004      	b.n	8009bc8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009bbe:	683a      	ldr	r2, [r7, #0]
 8009bc0:	4904      	ldr	r1, [pc, #16]	@ (8009bd4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009bc2:	4805      	ldr	r0, [pc, #20]	@ (8009bd8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009bc4:	f7ff fe2d 	bl	8009822 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009bc8:	4b02      	ldr	r3, [pc, #8]	@ (8009bd4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	3708      	adds	r7, #8
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}
 8009bd2:	bf00      	nop
 8009bd4:	20000f18 	.word	0x20000f18
 8009bd8:	0800a618 	.word	0x0800a618

08009bdc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b082      	sub	sp, #8
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	4603      	mov	r3, r0
 8009be4:	6039      	str	r1, [r7, #0]
 8009be6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009be8:	683a      	ldr	r2, [r7, #0]
 8009bea:	4904      	ldr	r1, [pc, #16]	@ (8009bfc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009bec:	4804      	ldr	r0, [pc, #16]	@ (8009c00 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009bee:	f7ff fe18 	bl	8009822 <USBD_GetString>
  return USBD_StrDesc;
 8009bf2:	4b02      	ldr	r3, [pc, #8]	@ (8009bfc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3708      	adds	r7, #8
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	20000f18 	.word	0x20000f18
 8009c00:	0800a630 	.word	0x0800a630

08009c04 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b082      	sub	sp, #8
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	6039      	str	r1, [r7, #0]
 8009c0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	221a      	movs	r2, #26
 8009c14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009c16:	f000 f843 	bl	8009ca0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009c1a:	4b02      	ldr	r3, [pc, #8]	@ (8009c24 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3708      	adds	r7, #8
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}
 8009c24:	20000178 	.word	0x20000178

08009c28 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b082      	sub	sp, #8
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	4603      	mov	r3, r0
 8009c30:	6039      	str	r1, [r7, #0]
 8009c32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009c34:	79fb      	ldrb	r3, [r7, #7]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d105      	bne.n	8009c46 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009c3a:	683a      	ldr	r2, [r7, #0]
 8009c3c:	4907      	ldr	r1, [pc, #28]	@ (8009c5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009c3e:	4808      	ldr	r0, [pc, #32]	@ (8009c60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009c40:	f7ff fdef 	bl	8009822 <USBD_GetString>
 8009c44:	e004      	b.n	8009c50 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009c46:	683a      	ldr	r2, [r7, #0]
 8009c48:	4904      	ldr	r1, [pc, #16]	@ (8009c5c <USBD_FS_ConfigStrDescriptor+0x34>)
 8009c4a:	4805      	ldr	r0, [pc, #20]	@ (8009c60 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009c4c:	f7ff fde9 	bl	8009822 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c50:	4b02      	ldr	r3, [pc, #8]	@ (8009c5c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3708      	adds	r7, #8
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	20000f18 	.word	0x20000f18
 8009c60:	0800a644 	.word	0x0800a644

08009c64 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b082      	sub	sp, #8
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	6039      	str	r1, [r7, #0]
 8009c6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c70:	79fb      	ldrb	r3, [r7, #7]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d105      	bne.n	8009c82 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c76:	683a      	ldr	r2, [r7, #0]
 8009c78:	4907      	ldr	r1, [pc, #28]	@ (8009c98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c7a:	4808      	ldr	r0, [pc, #32]	@ (8009c9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c7c:	f7ff fdd1 	bl	8009822 <USBD_GetString>
 8009c80:	e004      	b.n	8009c8c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c82:	683a      	ldr	r2, [r7, #0]
 8009c84:	4904      	ldr	r1, [pc, #16]	@ (8009c98 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c86:	4805      	ldr	r0, [pc, #20]	@ (8009c9c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c88:	f7ff fdcb 	bl	8009822 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c8c:	4b02      	ldr	r3, [pc, #8]	@ (8009c98 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3708      	adds	r7, #8
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
 8009c96:	bf00      	nop
 8009c98:	20000f18 	.word	0x20000f18
 8009c9c:	0800a650 	.word	0x0800a650

08009ca0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009ca0:	b580      	push	{r7, lr}
 8009ca2:	b084      	sub	sp, #16
 8009ca4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 8009ca6:	68fa      	ldr	r2, [r7, #12]
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	4413      	add	r3, r2
 8009cac:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d009      	beq.n	8009cc8 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009cb4:	2208      	movs	r2, #8
 8009cb6:	4906      	ldr	r1, [pc, #24]	@ (8009cd0 <Get_SerialNum+0x30>)
 8009cb8:	68f8      	ldr	r0, [r7, #12]
 8009cba:	f000 f80d 	bl	8009cd8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009cbe:	2204      	movs	r2, #4
 8009cc0:	4904      	ldr	r1, [pc, #16]	@ (8009cd4 <Get_SerialNum+0x34>)
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 f808 	bl	8009cd8 <IntToUnicode>
  }
}
 8009cc8:	bf00      	nop
 8009cca:	3710      	adds	r7, #16
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}
 8009cd0:	2000017a 	.word	0x2000017a
 8009cd4:	2000018a 	.word	0x2000018a

08009cd8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b087      	sub	sp, #28
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	60b9      	str	r1, [r7, #8]
 8009ce2:	4613      	mov	r3, r2
 8009ce4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009cea:	2300      	movs	r3, #0
 8009cec:	75fb      	strb	r3, [r7, #23]
 8009cee:	e027      	b.n	8009d40 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	0f1b      	lsrs	r3, r3, #28
 8009cf4:	2b09      	cmp	r3, #9
 8009cf6:	d80b      	bhi.n	8009d10 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	0f1b      	lsrs	r3, r3, #28
 8009cfc:	b2da      	uxtb	r2, r3
 8009cfe:	7dfb      	ldrb	r3, [r7, #23]
 8009d00:	005b      	lsls	r3, r3, #1
 8009d02:	4619      	mov	r1, r3
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	440b      	add	r3, r1
 8009d08:	3230      	adds	r2, #48	@ 0x30
 8009d0a:	b2d2      	uxtb	r2, r2
 8009d0c:	701a      	strb	r2, [r3, #0]
 8009d0e:	e00a      	b.n	8009d26 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	0f1b      	lsrs	r3, r3, #28
 8009d14:	b2da      	uxtb	r2, r3
 8009d16:	7dfb      	ldrb	r3, [r7, #23]
 8009d18:	005b      	lsls	r3, r3, #1
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	440b      	add	r3, r1
 8009d20:	3237      	adds	r2, #55	@ 0x37
 8009d22:	b2d2      	uxtb	r2, r2
 8009d24:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	011b      	lsls	r3, r3, #4
 8009d2a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009d2c:	7dfb      	ldrb	r3, [r7, #23]
 8009d2e:	005b      	lsls	r3, r3, #1
 8009d30:	3301      	adds	r3, #1
 8009d32:	68ba      	ldr	r2, [r7, #8]
 8009d34:	4413      	add	r3, r2
 8009d36:	2200      	movs	r2, #0
 8009d38:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009d3a:	7dfb      	ldrb	r3, [r7, #23]
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	75fb      	strb	r3, [r7, #23]
 8009d40:	7dfa      	ldrb	r2, [r7, #23]
 8009d42:	79fb      	ldrb	r3, [r7, #7]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d3d3      	bcc.n	8009cf0 <IntToUnicode+0x18>
  }
}
 8009d48:	bf00      	nop
 8009d4a:	bf00      	nop
 8009d4c:	371c      	adds	r7, #28
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bc80      	pop	{r7}
 8009d52:	4770      	bx	lr

08009d54 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b08a      	sub	sp, #40	@ 0x28
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d5c:	f107 0314 	add.w	r3, r7, #20
 8009d60:	2200      	movs	r2, #0
 8009d62:	601a      	str	r2, [r3, #0]
 8009d64:	605a      	str	r2, [r3, #4]
 8009d66:	609a      	str	r2, [r3, #8]
 8009d68:	60da      	str	r2, [r3, #12]
 8009d6a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009d74:	d147      	bne.n	8009e06 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009d76:	2300      	movs	r3, #0
 8009d78:	613b      	str	r3, [r7, #16]
 8009d7a:	4b25      	ldr	r3, [pc, #148]	@ (8009e10 <HAL_PCD_MspInit+0xbc>)
 8009d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d7e:	4a24      	ldr	r2, [pc, #144]	@ (8009e10 <HAL_PCD_MspInit+0xbc>)
 8009d80:	f043 0301 	orr.w	r3, r3, #1
 8009d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8009d86:	4b22      	ldr	r3, [pc, #136]	@ (8009e10 <HAL_PCD_MspInit+0xbc>)
 8009d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d8a:	f003 0301 	and.w	r3, r3, #1
 8009d8e:	613b      	str	r3, [r7, #16]
 8009d90:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8009d92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009da0:	f107 0314 	add.w	r3, r7, #20
 8009da4:	4619      	mov	r1, r3
 8009da6:	481b      	ldr	r0, [pc, #108]	@ (8009e14 <HAL_PCD_MspInit+0xc0>)
 8009da8:	f7f9 fd44 	bl	8003834 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009dac:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009db0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009db2:	2302      	movs	r3, #2
 8009db4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009db6:	2300      	movs	r3, #0
 8009db8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009dba:	2303      	movs	r3, #3
 8009dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009dbe:	230a      	movs	r3, #10
 8009dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009dc2:	f107 0314 	add.w	r3, r7, #20
 8009dc6:	4619      	mov	r1, r3
 8009dc8:	4812      	ldr	r0, [pc, #72]	@ (8009e14 <HAL_PCD_MspInit+0xc0>)
 8009dca:	f7f9 fd33 	bl	8003834 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009dce:	4b10      	ldr	r3, [pc, #64]	@ (8009e10 <HAL_PCD_MspInit+0xbc>)
 8009dd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009dd2:	4a0f      	ldr	r2, [pc, #60]	@ (8009e10 <HAL_PCD_MspInit+0xbc>)
 8009dd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009dd8:	6353      	str	r3, [r2, #52]	@ 0x34
 8009dda:	2300      	movs	r3, #0
 8009ddc:	60fb      	str	r3, [r7, #12]
 8009dde:	4b0c      	ldr	r3, [pc, #48]	@ (8009e10 <HAL_PCD_MspInit+0xbc>)
 8009de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009de2:	4a0b      	ldr	r2, [pc, #44]	@ (8009e10 <HAL_PCD_MspInit+0xbc>)
 8009de4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009de8:	6453      	str	r3, [r2, #68]	@ 0x44
 8009dea:	4b09      	ldr	r3, [pc, #36]	@ (8009e10 <HAL_PCD_MspInit+0xbc>)
 8009dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009df2:	60fb      	str	r3, [r7, #12]
 8009df4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009df6:	2200      	movs	r2, #0
 8009df8:	2100      	movs	r1, #0
 8009dfa:	2043      	movs	r0, #67	@ 0x43
 8009dfc:	f7f9 fce3 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009e00:	2043      	movs	r0, #67	@ 0x43
 8009e02:	f7f9 fcfc 	bl	80037fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009e06:	bf00      	nop
 8009e08:	3728      	adds	r7, #40	@ 0x28
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
 8009e0e:	bf00      	nop
 8009e10:	40023800 	.word	0x40023800
 8009e14:	40020000 	.word	0x40020000

08009e18 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b082      	sub	sp, #8
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	4610      	mov	r0, r2
 8009e30:	f7fe fd90 	bl	8008954 <USBD_LL_SetupStage>
}
 8009e34:	bf00      	nop
 8009e36:	3708      	adds	r7, #8
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}

08009e3c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	460b      	mov	r3, r1
 8009e46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 8009e4e:	78fa      	ldrb	r2, [r7, #3]
 8009e50:	6879      	ldr	r1, [r7, #4]
 8009e52:	4613      	mov	r3, r2
 8009e54:	00db      	lsls	r3, r3, #3
 8009e56:	4413      	add	r3, r2
 8009e58:	009b      	lsls	r3, r3, #2
 8009e5a:	440b      	add	r3, r1
 8009e5c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	78fb      	ldrb	r3, [r7, #3]
 8009e64:	4619      	mov	r1, r3
 8009e66:	f7fe fdc2 	bl	80089ee <USBD_LL_DataOutStage>
}
 8009e6a:	bf00      	nop
 8009e6c:	3708      	adds	r7, #8
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e72:	b580      	push	{r7, lr}
 8009e74:	b082      	sub	sp, #8
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]
 8009e7a:	460b      	mov	r3, r1
 8009e7c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 8009e84:	78fa      	ldrb	r2, [r7, #3]
 8009e86:	6879      	ldr	r1, [r7, #4]
 8009e88:	4613      	mov	r3, r2
 8009e8a:	00db      	lsls	r3, r3, #3
 8009e8c:	4413      	add	r3, r2
 8009e8e:	009b      	lsls	r3, r3, #2
 8009e90:	440b      	add	r3, r1
 8009e92:	3320      	adds	r3, #32
 8009e94:	681a      	ldr	r2, [r3, #0]
 8009e96:	78fb      	ldrb	r3, [r7, #3]
 8009e98:	4619      	mov	r1, r3
 8009e9a:	f7fe fe19 	bl	8008ad0 <USBD_LL_DataInStage>
}
 8009e9e:	bf00      	nop
 8009ea0:	3708      	adds	r7, #8
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}

08009ea6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ea6:	b580      	push	{r7, lr}
 8009ea8:	b082      	sub	sp, #8
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7fe ff29 	bl	8008d0c <USBD_LL_SOF>
}
 8009eba:	bf00      	nop
 8009ebc:	3708      	adds	r7, #8
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}

08009ec2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ec2:	b580      	push	{r7, lr}
 8009ec4:	b084      	sub	sp, #16
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009eca:	2301      	movs	r3, #1
 8009ecc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	79db      	ldrb	r3, [r3, #7]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d102      	bne.n	8009edc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	73fb      	strb	r3, [r7, #15]
 8009eda:	e008      	b.n	8009eee <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	79db      	ldrb	r3, [r3, #7]
 8009ee0:	2b02      	cmp	r3, #2
 8009ee2:	d102      	bne.n	8009eea <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	73fb      	strb	r3, [r7, #15]
 8009ee8:	e001      	b.n	8009eee <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009eea:	f7f7 ff4b 	bl	8001d84 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009ef4:	7bfa      	ldrb	r2, [r7, #15]
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f7fe fecf 	bl	8008c9c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009f04:	4618      	mov	r0, r3
 8009f06:	f7fe fe88 	bl	8008c1a <USBD_LL_Reset>
}
 8009f0a:	bf00      	nop
 8009f0c:	3710      	adds	r7, #16
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}
	...

08009f14 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b082      	sub	sp, #8
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009f22:	4618      	mov	r0, r3
 8009f24:	f7fe fec9 	bl	8008cba <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	687a      	ldr	r2, [r7, #4]
 8009f34:	6812      	ldr	r2, [r2, #0]
 8009f36:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009f3a:	f043 0301 	orr.w	r3, r3, #1
 8009f3e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	7adb      	ldrb	r3, [r3, #11]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d005      	beq.n	8009f54 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009f48:	4b04      	ldr	r3, [pc, #16]	@ (8009f5c <HAL_PCD_SuspendCallback+0x48>)
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	4a03      	ldr	r2, [pc, #12]	@ (8009f5c <HAL_PCD_SuspendCallback+0x48>)
 8009f4e:	f043 0306 	orr.w	r3, r3, #6
 8009f52:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009f54:	bf00      	nop
 8009f56:	3708      	adds	r7, #8
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}
 8009f5c:	e000ed00 	.word	0xe000ed00

08009f60 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f7fe feb7 	bl	8008ce2 <USBD_LL_Resume>
}
 8009f74:	bf00      	nop
 8009f76:	3708      	adds	r7, #8
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}

08009f7c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b082      	sub	sp, #8
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	460b      	mov	r3, r1
 8009f86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009f8e:	78fa      	ldrb	r2, [r7, #3]
 8009f90:	4611      	mov	r1, r2
 8009f92:	4618      	mov	r0, r3
 8009f94:	f7fe fee0 	bl	8008d58 <USBD_LL_IsoOUTIncomplete>
}
 8009f98:	bf00      	nop
 8009f9a:	3708      	adds	r7, #8
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}

08009fa0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b082      	sub	sp, #8
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
 8009fa8:	460b      	mov	r3, r1
 8009faa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009fb2:	78fa      	ldrb	r2, [r7, #3]
 8009fb4:	4611      	mov	r1, r2
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f7fe fec2 	bl	8008d40 <USBD_LL_IsoINIncomplete>
}
 8009fbc:	bf00      	nop
 8009fbe:	3708      	adds	r7, #8
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bd80      	pop	{r7, pc}

08009fc4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b082      	sub	sp, #8
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f7fe fecc 	bl	8008d70 <USBD_LL_DevConnected>
}
 8009fd8:	bf00      	nop
 8009fda:	3708      	adds	r7, #8
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f7fe fec8 	bl	8008d84 <USBD_LL_DevDisconnected>
}
 8009ff4:	bf00      	nop
 8009ff6:	3708      	adds	r7, #8
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}

08009ffc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b082      	sub	sp, #8
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d139      	bne.n	800a080 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a00c:	4a1f      	ldr	r2, [pc, #124]	@ (800a08c <USBD_LL_Init+0x90>)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	4a1d      	ldr	r2, [pc, #116]	@ (800a08c <USBD_LL_Init+0x90>)
 800a018:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a01c:	4b1b      	ldr	r3, [pc, #108]	@ (800a08c <USBD_LL_Init+0x90>)
 800a01e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a022:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a024:	4b19      	ldr	r3, [pc, #100]	@ (800a08c <USBD_LL_Init+0x90>)
 800a026:	2204      	movs	r2, #4
 800a028:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a02a:	4b18      	ldr	r3, [pc, #96]	@ (800a08c <USBD_LL_Init+0x90>)
 800a02c:	2202      	movs	r2, #2
 800a02e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a030:	4b16      	ldr	r3, [pc, #88]	@ (800a08c <USBD_LL_Init+0x90>)
 800a032:	2200      	movs	r2, #0
 800a034:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a036:	4b15      	ldr	r3, [pc, #84]	@ (800a08c <USBD_LL_Init+0x90>)
 800a038:	2202      	movs	r2, #2
 800a03a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a03c:	4b13      	ldr	r3, [pc, #76]	@ (800a08c <USBD_LL_Init+0x90>)
 800a03e:	2200      	movs	r2, #0
 800a040:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a042:	4b12      	ldr	r3, [pc, #72]	@ (800a08c <USBD_LL_Init+0x90>)
 800a044:	2200      	movs	r2, #0
 800a046:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800a048:	4b10      	ldr	r3, [pc, #64]	@ (800a08c <USBD_LL_Init+0x90>)
 800a04a:	2201      	movs	r2, #1
 800a04c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a04e:	4b0f      	ldr	r3, [pc, #60]	@ (800a08c <USBD_LL_Init+0x90>)
 800a050:	2200      	movs	r2, #0
 800a052:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a054:	480d      	ldr	r0, [pc, #52]	@ (800a08c <USBD_LL_Init+0x90>)
 800a056:	f7f9 fdbc 	bl	8003bd2 <HAL_PCD_Init>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d001      	beq.n	800a064 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800a060:	f7f7 fe90 	bl	8001d84 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a064:	2180      	movs	r1, #128	@ 0x80
 800a066:	4809      	ldr	r0, [pc, #36]	@ (800a08c <USBD_LL_Init+0x90>)
 800a068:	f7fa ffc4 	bl	8004ff4 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a06c:	2240      	movs	r2, #64	@ 0x40
 800a06e:	2100      	movs	r1, #0
 800a070:	4806      	ldr	r0, [pc, #24]	@ (800a08c <USBD_LL_Init+0x90>)
 800a072:	f7fa ff79 	bl	8004f68 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a076:	2280      	movs	r2, #128	@ 0x80
 800a078:	2101      	movs	r1, #1
 800a07a:	4804      	ldr	r0, [pc, #16]	@ (800a08c <USBD_LL_Init+0x90>)
 800a07c:	f7fa ff74 	bl	8004f68 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a080:	2300      	movs	r3, #0
}
 800a082:	4618      	mov	r0, r3
 800a084:	3708      	adds	r7, #8
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}
 800a08a:	bf00      	nop
 800a08c:	20001118 	.word	0x20001118

0800a090 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a098:	2300      	movs	r3, #0
 800a09a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a09c:	2300      	movs	r3, #0
 800a09e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f7f9 fea2 	bl	8003df0 <HAL_PCD_Start>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0b0:	7bfb      	ldrb	r3, [r7, #15]
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f000 f92e 	bl	800a314 <USBD_Get_USB_Status>
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3710      	adds	r7, #16
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}

0800a0c6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a0c6:	b580      	push	{r7, lr}
 800a0c8:	b084      	sub	sp, #16
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6078      	str	r0, [r7, #4]
 800a0ce:	4608      	mov	r0, r1
 800a0d0:	4611      	mov	r1, r2
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	70fb      	strb	r3, [r7, #3]
 800a0d8:	460b      	mov	r3, r1
 800a0da:	70bb      	strb	r3, [r7, #2]
 800a0dc:	4613      	mov	r3, r2
 800a0de:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a0ee:	78bb      	ldrb	r3, [r7, #2]
 800a0f0:	883a      	ldrh	r2, [r7, #0]
 800a0f2:	78f9      	ldrb	r1, [r7, #3]
 800a0f4:	f7fa fb55 	bl	80047a2 <HAL_PCD_EP_Open>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0fc:	7bfb      	ldrb	r3, [r7, #15]
 800a0fe:	4618      	mov	r0, r3
 800a100:	f000 f908 	bl	800a314 <USBD_Get_USB_Status>
 800a104:	4603      	mov	r3, r0
 800a106:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a108:	7bbb      	ldrb	r3, [r7, #14]
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3710      	adds	r7, #16
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a112:	b580      	push	{r7, lr}
 800a114:	b084      	sub	sp, #16
 800a116:	af00      	add	r7, sp, #0
 800a118:	6078      	str	r0, [r7, #4]
 800a11a:	460b      	mov	r3, r1
 800a11c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a11e:	2300      	movs	r3, #0
 800a120:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a122:	2300      	movs	r3, #0
 800a124:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a12c:	78fa      	ldrb	r2, [r7, #3]
 800a12e:	4611      	mov	r1, r2
 800a130:	4618      	mov	r0, r3
 800a132:	f7fa fb9e 	bl	8004872 <HAL_PCD_EP_Close>
 800a136:	4603      	mov	r3, r0
 800a138:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a13a:	7bfb      	ldrb	r3, [r7, #15]
 800a13c:	4618      	mov	r0, r3
 800a13e:	f000 f8e9 	bl	800a314 <USBD_Get_USB_Status>
 800a142:	4603      	mov	r3, r0
 800a144:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a146:	7bbb      	ldrb	r3, [r7, #14]
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3710      	adds	r7, #16
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b084      	sub	sp, #16
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	460b      	mov	r3, r1
 800a15a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a15c:	2300      	movs	r3, #0
 800a15e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a160:	2300      	movs	r3, #0
 800a162:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a16a:	78fa      	ldrb	r2, [r7, #3]
 800a16c:	4611      	mov	r1, r2
 800a16e:	4618      	mov	r0, r3
 800a170:	f7fa fc55 	bl	8004a1e <HAL_PCD_EP_SetStall>
 800a174:	4603      	mov	r3, r0
 800a176:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a178:	7bfb      	ldrb	r3, [r7, #15]
 800a17a:	4618      	mov	r0, r3
 800a17c:	f000 f8ca 	bl	800a314 <USBD_Get_USB_Status>
 800a180:	4603      	mov	r3, r0
 800a182:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a184:	7bbb      	ldrb	r3, [r7, #14]
}
 800a186:	4618      	mov	r0, r3
 800a188:	3710      	adds	r7, #16
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}

0800a18e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a18e:	b580      	push	{r7, lr}
 800a190:	b084      	sub	sp, #16
 800a192:	af00      	add	r7, sp, #0
 800a194:	6078      	str	r0, [r7, #4]
 800a196:	460b      	mov	r3, r1
 800a198:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a19a:	2300      	movs	r3, #0
 800a19c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a1a8:	78fa      	ldrb	r2, [r7, #3]
 800a1aa:	4611      	mov	r1, r2
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f7fa fc99 	bl	8004ae4 <HAL_PCD_EP_ClrStall>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1b6:	7bfb      	ldrb	r3, [r7, #15]
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	f000 f8ab 	bl	800a314 <USBD_Get_USB_Status>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1c2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	3710      	adds	r7, #16
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	bd80      	pop	{r7, pc}

0800a1cc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b085      	sub	sp, #20
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a1de:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a1e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	da0b      	bge.n	800a200 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a1e8:	78fb      	ldrb	r3, [r7, #3]
 800a1ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a1ee:	68f9      	ldr	r1, [r7, #12]
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	00db      	lsls	r3, r3, #3
 800a1f4:	4413      	add	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	440b      	add	r3, r1
 800a1fa:	3316      	adds	r3, #22
 800a1fc:	781b      	ldrb	r3, [r3, #0]
 800a1fe:	e00b      	b.n	800a218 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a200:	78fb      	ldrb	r3, [r7, #3]
 800a202:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a206:	68f9      	ldr	r1, [r7, #12]
 800a208:	4613      	mov	r3, r2
 800a20a:	00db      	lsls	r3, r3, #3
 800a20c:	4413      	add	r3, r2
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	440b      	add	r3, r1
 800a212:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a216:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3714      	adds	r7, #20
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bc80      	pop	{r7}
 800a220:	4770      	bx	lr

0800a222 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a222:	b580      	push	{r7, lr}
 800a224:	b084      	sub	sp, #16
 800a226:	af00      	add	r7, sp, #0
 800a228:	6078      	str	r0, [r7, #4]
 800a22a:	460b      	mov	r3, r1
 800a22c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a22e:	2300      	movs	r3, #0
 800a230:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a232:	2300      	movs	r3, #0
 800a234:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a23c:	78fa      	ldrb	r2, [r7, #3]
 800a23e:	4611      	mov	r1, r2
 800a240:	4618      	mov	r0, r3
 800a242:	f7fa fa8a 	bl	800475a <HAL_PCD_SetAddress>
 800a246:	4603      	mov	r3, r0
 800a248:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a24a:	7bfb      	ldrb	r3, [r7, #15]
 800a24c:	4618      	mov	r0, r3
 800a24e:	f000 f861 	bl	800a314 <USBD_Get_USB_Status>
 800a252:	4603      	mov	r3, r0
 800a254:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a256:	7bbb      	ldrb	r3, [r7, #14]
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3710      	adds	r7, #16
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b086      	sub	sp, #24
 800a264:	af00      	add	r7, sp, #0
 800a266:	60f8      	str	r0, [r7, #12]
 800a268:	607a      	str	r2, [r7, #4]
 800a26a:	461a      	mov	r2, r3
 800a26c:	460b      	mov	r3, r1
 800a26e:	72fb      	strb	r3, [r7, #11]
 800a270:	4613      	mov	r3, r2
 800a272:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a274:	2300      	movs	r3, #0
 800a276:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a278:	2300      	movs	r3, #0
 800a27a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a282:	893b      	ldrh	r3, [r7, #8]
 800a284:	7af9      	ldrb	r1, [r7, #11]
 800a286:	687a      	ldr	r2, [r7, #4]
 800a288:	f7fa fb8f 	bl	80049aa <HAL_PCD_EP_Transmit>
 800a28c:	4603      	mov	r3, r0
 800a28e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a290:	7dfb      	ldrb	r3, [r7, #23]
 800a292:	4618      	mov	r0, r3
 800a294:	f000 f83e 	bl	800a314 <USBD_Get_USB_Status>
 800a298:	4603      	mov	r3, r0
 800a29a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a29c:	7dbb      	ldrb	r3, [r7, #22]
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3718      	adds	r7, #24
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}

0800a2a6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a2a6:	b580      	push	{r7, lr}
 800a2a8:	b086      	sub	sp, #24
 800a2aa:	af00      	add	r7, sp, #0
 800a2ac:	60f8      	str	r0, [r7, #12]
 800a2ae:	607a      	str	r2, [r7, #4]
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	460b      	mov	r3, r1
 800a2b4:	72fb      	strb	r3, [r7, #11]
 800a2b6:	4613      	mov	r3, r2
 800a2b8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a2c8:	893b      	ldrh	r3, [r7, #8]
 800a2ca:	7af9      	ldrb	r1, [r7, #11]
 800a2cc:	687a      	ldr	r2, [r7, #4]
 800a2ce:	f7fa fb1a 	bl	8004906 <HAL_PCD_EP_Receive>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2d6:	7dfb      	ldrb	r3, [r7, #23]
 800a2d8:	4618      	mov	r0, r3
 800a2da:	f000 f81b 	bl	800a314 <USBD_Get_USB_Status>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a2e2:	7dbb      	ldrb	r3, [r7, #22]
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3718      	adds	r7, #24
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}

0800a2ec <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b082      	sub	sp, #8
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a2fe:	78fa      	ldrb	r2, [r7, #3]
 800a300:	4611      	mov	r1, r2
 800a302:	4618      	mov	r0, r3
 800a304:	f7fa fb3a 	bl	800497c <HAL_PCD_EP_GetRxCount>
 800a308:	4603      	mov	r3, r0
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3708      	adds	r7, #8
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
	...

0800a314 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
 800a31a:	4603      	mov	r3, r0
 800a31c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a31e:	2300      	movs	r3, #0
 800a320:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a322:	79fb      	ldrb	r3, [r7, #7]
 800a324:	2b03      	cmp	r3, #3
 800a326:	d817      	bhi.n	800a358 <USBD_Get_USB_Status+0x44>
 800a328:	a201      	add	r2, pc, #4	@ (adr r2, 800a330 <USBD_Get_USB_Status+0x1c>)
 800a32a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a32e:	bf00      	nop
 800a330:	0800a341 	.word	0x0800a341
 800a334:	0800a347 	.word	0x0800a347
 800a338:	0800a34d 	.word	0x0800a34d
 800a33c:	0800a353 	.word	0x0800a353
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a340:	2300      	movs	r3, #0
 800a342:	73fb      	strb	r3, [r7, #15]
    break;
 800a344:	e00b      	b.n	800a35e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a346:	2302      	movs	r3, #2
 800a348:	73fb      	strb	r3, [r7, #15]
    break;
 800a34a:	e008      	b.n	800a35e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a34c:	2301      	movs	r3, #1
 800a34e:	73fb      	strb	r3, [r7, #15]
    break;
 800a350:	e005      	b.n	800a35e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a352:	2302      	movs	r3, #2
 800a354:	73fb      	strb	r3, [r7, #15]
    break;
 800a356:	e002      	b.n	800a35e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a358:	2302      	movs	r3, #2
 800a35a:	73fb      	strb	r3, [r7, #15]
    break;
 800a35c:	bf00      	nop
  }
  return usb_status;
 800a35e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a360:	4618      	mov	r0, r3
 800a362:	3714      	adds	r7, #20
 800a364:	46bd      	mov	sp, r7
 800a366:	bc80      	pop	{r7}
 800a368:	4770      	bx	lr
 800a36a:	bf00      	nop

0800a36c <malloc>:
 800a36c:	4b02      	ldr	r3, [pc, #8]	@ (800a378 <malloc+0xc>)
 800a36e:	4601      	mov	r1, r0
 800a370:	6818      	ldr	r0, [r3, #0]
 800a372:	f000 b82d 	b.w	800a3d0 <_malloc_r>
 800a376:	bf00      	nop
 800a378:	20000194 	.word	0x20000194

0800a37c <free>:
 800a37c:	4b02      	ldr	r3, [pc, #8]	@ (800a388 <free+0xc>)
 800a37e:	4601      	mov	r1, r0
 800a380:	6818      	ldr	r0, [r3, #0]
 800a382:	f000 b8f5 	b.w	800a570 <_free_r>
 800a386:	bf00      	nop
 800a388:	20000194 	.word	0x20000194

0800a38c <sbrk_aligned>:
 800a38c:	b570      	push	{r4, r5, r6, lr}
 800a38e:	4e0f      	ldr	r6, [pc, #60]	@ (800a3cc <sbrk_aligned+0x40>)
 800a390:	460c      	mov	r4, r1
 800a392:	6831      	ldr	r1, [r6, #0]
 800a394:	4605      	mov	r5, r0
 800a396:	b911      	cbnz	r1, 800a39e <sbrk_aligned+0x12>
 800a398:	f000 f8ae 	bl	800a4f8 <_sbrk_r>
 800a39c:	6030      	str	r0, [r6, #0]
 800a39e:	4621      	mov	r1, r4
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	f000 f8a9 	bl	800a4f8 <_sbrk_r>
 800a3a6:	1c43      	adds	r3, r0, #1
 800a3a8:	d103      	bne.n	800a3b2 <sbrk_aligned+0x26>
 800a3aa:	f04f 34ff 	mov.w	r4, #4294967295
 800a3ae:	4620      	mov	r0, r4
 800a3b0:	bd70      	pop	{r4, r5, r6, pc}
 800a3b2:	1cc4      	adds	r4, r0, #3
 800a3b4:	f024 0403 	bic.w	r4, r4, #3
 800a3b8:	42a0      	cmp	r0, r4
 800a3ba:	d0f8      	beq.n	800a3ae <sbrk_aligned+0x22>
 800a3bc:	1a21      	subs	r1, r4, r0
 800a3be:	4628      	mov	r0, r5
 800a3c0:	f000 f89a 	bl	800a4f8 <_sbrk_r>
 800a3c4:	3001      	adds	r0, #1
 800a3c6:	d1f2      	bne.n	800a3ae <sbrk_aligned+0x22>
 800a3c8:	e7ef      	b.n	800a3aa <sbrk_aligned+0x1e>
 800a3ca:	bf00      	nop
 800a3cc:	200015f4 	.word	0x200015f4

0800a3d0 <_malloc_r>:
 800a3d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3d4:	1ccd      	adds	r5, r1, #3
 800a3d6:	f025 0503 	bic.w	r5, r5, #3
 800a3da:	3508      	adds	r5, #8
 800a3dc:	2d0c      	cmp	r5, #12
 800a3de:	bf38      	it	cc
 800a3e0:	250c      	movcc	r5, #12
 800a3e2:	2d00      	cmp	r5, #0
 800a3e4:	4606      	mov	r6, r0
 800a3e6:	db01      	blt.n	800a3ec <_malloc_r+0x1c>
 800a3e8:	42a9      	cmp	r1, r5
 800a3ea:	d904      	bls.n	800a3f6 <_malloc_r+0x26>
 800a3ec:	230c      	movs	r3, #12
 800a3ee:	6033      	str	r3, [r6, #0]
 800a3f0:	2000      	movs	r0, #0
 800a3f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a4cc <_malloc_r+0xfc>
 800a3fa:	f000 f869 	bl	800a4d0 <__malloc_lock>
 800a3fe:	f8d8 3000 	ldr.w	r3, [r8]
 800a402:	461c      	mov	r4, r3
 800a404:	bb44      	cbnz	r4, 800a458 <_malloc_r+0x88>
 800a406:	4629      	mov	r1, r5
 800a408:	4630      	mov	r0, r6
 800a40a:	f7ff ffbf 	bl	800a38c <sbrk_aligned>
 800a40e:	1c43      	adds	r3, r0, #1
 800a410:	4604      	mov	r4, r0
 800a412:	d158      	bne.n	800a4c6 <_malloc_r+0xf6>
 800a414:	f8d8 4000 	ldr.w	r4, [r8]
 800a418:	4627      	mov	r7, r4
 800a41a:	2f00      	cmp	r7, #0
 800a41c:	d143      	bne.n	800a4a6 <_malloc_r+0xd6>
 800a41e:	2c00      	cmp	r4, #0
 800a420:	d04b      	beq.n	800a4ba <_malloc_r+0xea>
 800a422:	6823      	ldr	r3, [r4, #0]
 800a424:	4639      	mov	r1, r7
 800a426:	4630      	mov	r0, r6
 800a428:	eb04 0903 	add.w	r9, r4, r3
 800a42c:	f000 f864 	bl	800a4f8 <_sbrk_r>
 800a430:	4581      	cmp	r9, r0
 800a432:	d142      	bne.n	800a4ba <_malloc_r+0xea>
 800a434:	6821      	ldr	r1, [r4, #0]
 800a436:	4630      	mov	r0, r6
 800a438:	1a6d      	subs	r5, r5, r1
 800a43a:	4629      	mov	r1, r5
 800a43c:	f7ff ffa6 	bl	800a38c <sbrk_aligned>
 800a440:	3001      	adds	r0, #1
 800a442:	d03a      	beq.n	800a4ba <_malloc_r+0xea>
 800a444:	6823      	ldr	r3, [r4, #0]
 800a446:	442b      	add	r3, r5
 800a448:	6023      	str	r3, [r4, #0]
 800a44a:	f8d8 3000 	ldr.w	r3, [r8]
 800a44e:	685a      	ldr	r2, [r3, #4]
 800a450:	bb62      	cbnz	r2, 800a4ac <_malloc_r+0xdc>
 800a452:	f8c8 7000 	str.w	r7, [r8]
 800a456:	e00f      	b.n	800a478 <_malloc_r+0xa8>
 800a458:	6822      	ldr	r2, [r4, #0]
 800a45a:	1b52      	subs	r2, r2, r5
 800a45c:	d420      	bmi.n	800a4a0 <_malloc_r+0xd0>
 800a45e:	2a0b      	cmp	r2, #11
 800a460:	d917      	bls.n	800a492 <_malloc_r+0xc2>
 800a462:	1961      	adds	r1, r4, r5
 800a464:	42a3      	cmp	r3, r4
 800a466:	6025      	str	r5, [r4, #0]
 800a468:	bf18      	it	ne
 800a46a:	6059      	strne	r1, [r3, #4]
 800a46c:	6863      	ldr	r3, [r4, #4]
 800a46e:	bf08      	it	eq
 800a470:	f8c8 1000 	streq.w	r1, [r8]
 800a474:	5162      	str	r2, [r4, r5]
 800a476:	604b      	str	r3, [r1, #4]
 800a478:	4630      	mov	r0, r6
 800a47a:	f000 f82f 	bl	800a4dc <__malloc_unlock>
 800a47e:	f104 000b 	add.w	r0, r4, #11
 800a482:	1d23      	adds	r3, r4, #4
 800a484:	f020 0007 	bic.w	r0, r0, #7
 800a488:	1ac2      	subs	r2, r0, r3
 800a48a:	bf1c      	itt	ne
 800a48c:	1a1b      	subne	r3, r3, r0
 800a48e:	50a3      	strne	r3, [r4, r2]
 800a490:	e7af      	b.n	800a3f2 <_malloc_r+0x22>
 800a492:	6862      	ldr	r2, [r4, #4]
 800a494:	42a3      	cmp	r3, r4
 800a496:	bf0c      	ite	eq
 800a498:	f8c8 2000 	streq.w	r2, [r8]
 800a49c:	605a      	strne	r2, [r3, #4]
 800a49e:	e7eb      	b.n	800a478 <_malloc_r+0xa8>
 800a4a0:	4623      	mov	r3, r4
 800a4a2:	6864      	ldr	r4, [r4, #4]
 800a4a4:	e7ae      	b.n	800a404 <_malloc_r+0x34>
 800a4a6:	463c      	mov	r4, r7
 800a4a8:	687f      	ldr	r7, [r7, #4]
 800a4aa:	e7b6      	b.n	800a41a <_malloc_r+0x4a>
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	42a3      	cmp	r3, r4
 800a4b2:	d1fb      	bne.n	800a4ac <_malloc_r+0xdc>
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	6053      	str	r3, [r2, #4]
 800a4b8:	e7de      	b.n	800a478 <_malloc_r+0xa8>
 800a4ba:	230c      	movs	r3, #12
 800a4bc:	4630      	mov	r0, r6
 800a4be:	6033      	str	r3, [r6, #0]
 800a4c0:	f000 f80c 	bl	800a4dc <__malloc_unlock>
 800a4c4:	e794      	b.n	800a3f0 <_malloc_r+0x20>
 800a4c6:	6005      	str	r5, [r0, #0]
 800a4c8:	e7d6      	b.n	800a478 <_malloc_r+0xa8>
 800a4ca:	bf00      	nop
 800a4cc:	200015f8 	.word	0x200015f8

0800a4d0 <__malloc_lock>:
 800a4d0:	4801      	ldr	r0, [pc, #4]	@ (800a4d8 <__malloc_lock+0x8>)
 800a4d2:	f000 b84b 	b.w	800a56c <__retarget_lock_acquire_recursive>
 800a4d6:	bf00      	nop
 800a4d8:	20001738 	.word	0x20001738

0800a4dc <__malloc_unlock>:
 800a4dc:	4801      	ldr	r0, [pc, #4]	@ (800a4e4 <__malloc_unlock+0x8>)
 800a4de:	f000 b846 	b.w	800a56e <__retarget_lock_release_recursive>
 800a4e2:	bf00      	nop
 800a4e4:	20001738 	.word	0x20001738

0800a4e8 <memset>:
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	4402      	add	r2, r0
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d100      	bne.n	800a4f2 <memset+0xa>
 800a4f0:	4770      	bx	lr
 800a4f2:	f803 1b01 	strb.w	r1, [r3], #1
 800a4f6:	e7f9      	b.n	800a4ec <memset+0x4>

0800a4f8 <_sbrk_r>:
 800a4f8:	b538      	push	{r3, r4, r5, lr}
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	4d05      	ldr	r5, [pc, #20]	@ (800a514 <_sbrk_r+0x1c>)
 800a4fe:	4604      	mov	r4, r0
 800a500:	4608      	mov	r0, r1
 800a502:	602b      	str	r3, [r5, #0]
 800a504:	f7f7 fd5a 	bl	8001fbc <_sbrk>
 800a508:	1c43      	adds	r3, r0, #1
 800a50a:	d102      	bne.n	800a512 <_sbrk_r+0x1a>
 800a50c:	682b      	ldr	r3, [r5, #0]
 800a50e:	b103      	cbz	r3, 800a512 <_sbrk_r+0x1a>
 800a510:	6023      	str	r3, [r4, #0]
 800a512:	bd38      	pop	{r3, r4, r5, pc}
 800a514:	20001734 	.word	0x20001734

0800a518 <__errno>:
 800a518:	4b01      	ldr	r3, [pc, #4]	@ (800a520 <__errno+0x8>)
 800a51a:	6818      	ldr	r0, [r3, #0]
 800a51c:	4770      	bx	lr
 800a51e:	bf00      	nop
 800a520:	20000194 	.word	0x20000194

0800a524 <__libc_init_array>:
 800a524:	b570      	push	{r4, r5, r6, lr}
 800a526:	2600      	movs	r6, #0
 800a528:	4d0c      	ldr	r5, [pc, #48]	@ (800a55c <__libc_init_array+0x38>)
 800a52a:	4c0d      	ldr	r4, [pc, #52]	@ (800a560 <__libc_init_array+0x3c>)
 800a52c:	1b64      	subs	r4, r4, r5
 800a52e:	10a4      	asrs	r4, r4, #2
 800a530:	42a6      	cmp	r6, r4
 800a532:	d109      	bne.n	800a548 <__libc_init_array+0x24>
 800a534:	f000 f864 	bl	800a600 <_init>
 800a538:	2600      	movs	r6, #0
 800a53a:	4d0a      	ldr	r5, [pc, #40]	@ (800a564 <__libc_init_array+0x40>)
 800a53c:	4c0a      	ldr	r4, [pc, #40]	@ (800a568 <__libc_init_array+0x44>)
 800a53e:	1b64      	subs	r4, r4, r5
 800a540:	10a4      	asrs	r4, r4, #2
 800a542:	42a6      	cmp	r6, r4
 800a544:	d105      	bne.n	800a552 <__libc_init_array+0x2e>
 800a546:	bd70      	pop	{r4, r5, r6, pc}
 800a548:	f855 3b04 	ldr.w	r3, [r5], #4
 800a54c:	4798      	blx	r3
 800a54e:	3601      	adds	r6, #1
 800a550:	e7ee      	b.n	800a530 <__libc_init_array+0xc>
 800a552:	f855 3b04 	ldr.w	r3, [r5], #4
 800a556:	4798      	blx	r3
 800a558:	3601      	adds	r6, #1
 800a55a:	e7f2      	b.n	800a542 <__libc_init_array+0x1e>
 800a55c:	0800a678 	.word	0x0800a678
 800a560:	0800a678 	.word	0x0800a678
 800a564:	0800a678 	.word	0x0800a678
 800a568:	0800a67c 	.word	0x0800a67c

0800a56c <__retarget_lock_acquire_recursive>:
 800a56c:	4770      	bx	lr

0800a56e <__retarget_lock_release_recursive>:
 800a56e:	4770      	bx	lr

0800a570 <_free_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	4605      	mov	r5, r0
 800a574:	2900      	cmp	r1, #0
 800a576:	d040      	beq.n	800a5fa <_free_r+0x8a>
 800a578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a57c:	1f0c      	subs	r4, r1, #4
 800a57e:	2b00      	cmp	r3, #0
 800a580:	bfb8      	it	lt
 800a582:	18e4      	addlt	r4, r4, r3
 800a584:	f7ff ffa4 	bl	800a4d0 <__malloc_lock>
 800a588:	4a1c      	ldr	r2, [pc, #112]	@ (800a5fc <_free_r+0x8c>)
 800a58a:	6813      	ldr	r3, [r2, #0]
 800a58c:	b933      	cbnz	r3, 800a59c <_free_r+0x2c>
 800a58e:	6063      	str	r3, [r4, #4]
 800a590:	6014      	str	r4, [r2, #0]
 800a592:	4628      	mov	r0, r5
 800a594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a598:	f7ff bfa0 	b.w	800a4dc <__malloc_unlock>
 800a59c:	42a3      	cmp	r3, r4
 800a59e:	d908      	bls.n	800a5b2 <_free_r+0x42>
 800a5a0:	6820      	ldr	r0, [r4, #0]
 800a5a2:	1821      	adds	r1, r4, r0
 800a5a4:	428b      	cmp	r3, r1
 800a5a6:	bf01      	itttt	eq
 800a5a8:	6819      	ldreq	r1, [r3, #0]
 800a5aa:	685b      	ldreq	r3, [r3, #4]
 800a5ac:	1809      	addeq	r1, r1, r0
 800a5ae:	6021      	streq	r1, [r4, #0]
 800a5b0:	e7ed      	b.n	800a58e <_free_r+0x1e>
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	b10b      	cbz	r3, 800a5bc <_free_r+0x4c>
 800a5b8:	42a3      	cmp	r3, r4
 800a5ba:	d9fa      	bls.n	800a5b2 <_free_r+0x42>
 800a5bc:	6811      	ldr	r1, [r2, #0]
 800a5be:	1850      	adds	r0, r2, r1
 800a5c0:	42a0      	cmp	r0, r4
 800a5c2:	d10b      	bne.n	800a5dc <_free_r+0x6c>
 800a5c4:	6820      	ldr	r0, [r4, #0]
 800a5c6:	4401      	add	r1, r0
 800a5c8:	1850      	adds	r0, r2, r1
 800a5ca:	4283      	cmp	r3, r0
 800a5cc:	6011      	str	r1, [r2, #0]
 800a5ce:	d1e0      	bne.n	800a592 <_free_r+0x22>
 800a5d0:	6818      	ldr	r0, [r3, #0]
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	4408      	add	r0, r1
 800a5d6:	6010      	str	r0, [r2, #0]
 800a5d8:	6053      	str	r3, [r2, #4]
 800a5da:	e7da      	b.n	800a592 <_free_r+0x22>
 800a5dc:	d902      	bls.n	800a5e4 <_free_r+0x74>
 800a5de:	230c      	movs	r3, #12
 800a5e0:	602b      	str	r3, [r5, #0]
 800a5e2:	e7d6      	b.n	800a592 <_free_r+0x22>
 800a5e4:	6820      	ldr	r0, [r4, #0]
 800a5e6:	1821      	adds	r1, r4, r0
 800a5e8:	428b      	cmp	r3, r1
 800a5ea:	bf01      	itttt	eq
 800a5ec:	6819      	ldreq	r1, [r3, #0]
 800a5ee:	685b      	ldreq	r3, [r3, #4]
 800a5f0:	1809      	addeq	r1, r1, r0
 800a5f2:	6021      	streq	r1, [r4, #0]
 800a5f4:	6063      	str	r3, [r4, #4]
 800a5f6:	6054      	str	r4, [r2, #4]
 800a5f8:	e7cb      	b.n	800a592 <_free_r+0x22>
 800a5fa:	bd38      	pop	{r3, r4, r5, pc}
 800a5fc:	200015f8 	.word	0x200015f8

0800a600 <_init>:
 800a600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a602:	bf00      	nop
 800a604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a606:	bc08      	pop	{r3}
 800a608:	469e      	mov	lr, r3
 800a60a:	4770      	bx	lr

0800a60c <_fini>:
 800a60c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a60e:	bf00      	nop
 800a610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a612:	bc08      	pop	{r3}
 800a614:	469e      	mov	lr, r3
 800a616:	4770      	bx	lr
