<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xscaler_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xscaler_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and register-level driver functions (or macros) that can be used to access the Xilinx MVI Video Scaler device.<p>
For more information about the operation of this device, see the hardware specification and documentation in the higher level driver <a class="el" href="xscaler_8h.html">xscaler.h</a> source code file.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a xd   05/14/09 First release
 2.00a xd   12/14/09 Updated doxygen document tags
 4.03a mpv  05/28/13 Updated the Driver input, output and aperture size mask
 7.0   adk  08/22/14 Appended register offset macros with _OFFSET and
                     Bit definition with _MASK.
                     Provided backward compatibility for changed macros.
                     Defined the following macros XSCL_CTL_MEMRD_EN_MASK.
                     Modified XSCL_CTL_ENABLE to XSCL_CTL_SW_EN_MASK,
                     XSCL_RESET_RESET_MASK to XSCL_CTL_RESET_MASK,
                     XSCL_CTL_REGUPDATE to XSCL_CTL_RUE_MASK,
                     XSCL_STSDONE_DONE and XSCL_STS_COEF_W_RDY_MASK to
                     XSCL_IXR_COEF_W_RDY_MASK.
                     Added XSCL_ERR_*_MASK s.
                     Removed XSCL_GIER_GIE_MASK.
                     Removed following macros as they were not defined in
                     latest product guide(v 8.1):
                     XSCL_STSERR_CODE*_MASK, XSCL_IXR_OUTPUT_FRAME_DONE_MASK,
                     XSCL_IXR_COEF_FIFO_READY_MASK, XSCL_IXR_INPUT_ERROR_MASK
                     XSCL_IXR_COEF_WR_ERROR_MASK,
                     XSCL_IXR_REG_UPDATE_DONE_MASK,
                     XSCL_IXR_OUTPUT_ERROR_MASK, XSCL_IXR_EVENT_MASK,
                     XSCL_IXR_ERROR_MASK, XSCL_IXR_ALLINTR_MASK,
                     XSCL_HSF_INT_MASK, XSCL_VSF_INT_MASK,
                     XSCL_COEFFVALUE_BASE_SHIFT and XSCL_COEFVALUE_BASE_MASK.
                     Modified bits of the following macros:
                     XSCL_HSF_FRAC_MASK and XSCL_VSF_FRAC_MASK.
 </pre> 
<p>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Device Register Offsets</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#e56be419a3a532f1aa5a3b4b2830e1bf">XSCL_CTL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#1ef15601863381aafc7e1a31189643de">XSCL_STATUS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#46168fdcac2eefaef465be9fc0ca8d71">XSCL_ERROR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#708a719de7bf763b425f8eb7a77f73d1">XSCL_IRQ_EN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#d4835d58b512d80e140bcaaa671a115f">XSCL_VER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#494a5c2d93e95c1f5906cd225df30c15">XSCL_HSF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#45b88112a7730d351edcdcee7af9d92f">XSCL_VSF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#a6a5d42e8e096eb6de5917ed2bcc05d1">XSCL_SRCSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#3ef1c68fb552967f97b3d8ad5d7a9cc5">XSCL_APTHORI_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#908bb2128714dcab82412e670194b5bf">XSCL_APTVERT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#72dba7ca7a16031484877a43a26fd22e">XSCL_OUTSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#23e2dfbb978b67f5916e6bc51be5a9ea">XSCL_NUMPHASE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x118</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#a15e5e1e47f49d7bb0944232ab0f41b2">XSCL_COEFFSETS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x11C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#41974e5554c5ab67d0a93f15d4767707">XSCL_FRCTLUMALEFT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#b672498e5a4ea11f1b1e81131c04ca87">XSCL_FRCTCHROMALEFT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x124</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#32b90b984d28f70ffa62839f42b51d57">XSCL_FRCTLUMATOP_OFFSET</a>&nbsp;&nbsp;&nbsp;0x128</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#e2c3b931459957c9235b677a0b1b872e">XSCL_FRCTCHROMATOP_OFFSET</a>&nbsp;&nbsp;&nbsp;0x12C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#07a64d5648b13984e6e996f9b307616d">XSCL_COEFFSETADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x130</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#54dbdd224caa1624add59ee6e5b02192">XSCL_COEFFVALUE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x134</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#414e821238628635fbc7114cf78ebe78">XSCL_COEFF_SET_BANK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x138</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#2306e2c1d93a8899ab478d8f4f6b7730">XSCL_COEFF_MEM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x13C</td></tr>

<tr><td colspan="2"><br><h2>Control Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#72794ba6b74a4a904adda7d3219fac84">XSCL_CTL_SW_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#cd1ba8ed7d6126b98c11832176f2f7b9">XSCL_CTL_RUE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#eb06a609d3fc8dd03ffebee3de7b88c0">XSCL_CTL_MEMRD_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#1146f8faa2cf957ec30f5d9006462bd9">XSCL_CTL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Status Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#65ce0d708b68d348a87a0ec81990faaa">XSCL_IXR_COEF_W_RDY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Error Status Register bit definition (to be defined)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#14fedabf00156233b1dc3c82dd71c3aa">XSCL_ERR_EOL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#c009b3adad32063f00705cda9177fcc0">XSCL_ERR_SOF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#fd15f4e4825396ff544870a350001afd">XSCL_ERR_COEFF_WR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td colspan="2"><br><h2>Horizontal Shrink Factor Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#d409c8a56b463843ccec3182d255fcee">XSCL_HSF_FRAC_MASK</a>&nbsp;&nbsp;&nbsp;0x00FFFFFF</td></tr>

<tr><td colspan="2"><br><h2>Vertical Shrink Factor Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#07ecd442a996b53a5c1bbb7aa5abf095">XSCL_VSF_FRAC_MASK</a>&nbsp;&nbsp;&nbsp;0x00FFFFFF</td></tr>

<tr><td colspan="2"><br><h2>Aperture Horizontal Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#9a41b47e5d1f664da420254d5c9843a2">XSCL_APTHORI_LASTPXL_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#ca14c4ff594e80550e0a3bed7fe923bc">XSCL_APTHORI_LASTPXL_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#3abc1cd00268ddb2feb3717293df522e">XSCL_APTHORI_FIRSTPXL_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Aperture Vertical Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#786d765f51e68e55036864e7fa0e7e36">XSCL_APTVERT_LASTLINE_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#cbe717a874578c4b5a5378eb05fa7a30">XSCL_APTVERT_LASTLINE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#1aad0ef107e90a6416bc418b246d8967">XSCL_APTVERT_FIRSTLINE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Output Size Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#44d969c3afac5554c29f40616c4f0a55">XSCL_OUTSIZE_NUMLINE_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#22ce9e8efebf3304c16e96a82eae0876">XSCL_OUTSIZE_NUMLINE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#e89f0dbec372246e8399813d576f383a">XSCL_OUTSIZE_NUMPXL_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Source Size Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#bce4888f16430746df33ceffe7f45f56">XSCL_SRCSIZE_NUMLINE_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#cbf370ba42656e48206a00546fd0cab0">XSCL_SRCSIZE_NUMLINE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#191c83734039ab7f94428cd2a7b4e766">XSCL_SRCSIZE_NUMPXL_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>

<tr><td colspan="2"><br><h2>Number of Phases Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#dd29874a5349d7a91eb3cc71e268f84f">XSCL_NUMPHASE_VERT_MASK</a>&nbsp;&nbsp;&nbsp;0x00007F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#7403026a3b2df08bbf8c38e082729d8c">XSCL_NUMPHASE_VERT_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#09fb441cdc1cd1c3874e28acef47dee9">XSCL_NUMPHASE_HORI_MASK</a>&nbsp;&nbsp;&nbsp;0x0000007F</td></tr>

<tr><td colspan="2"><br><h2>Active Coefficient Set Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#024502ad1cb9a4c16620fbeb665b1423">XSCL_COEFFSETS_VERT_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#a522c753b25e0559ab8f4edeac6c2908">XSCL_COEFFSETS_VERT_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#781538db6f9b07c1aafa0e5a30cdf2c8">XSCL_COEFFSETS_HORI_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td colspan="2"><br><h2>Luma left edge horizontal accumulator fractional value register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#ecd0599db4c5842fcdf647ee3f371991">XSCL_FRCTLUMALEFT_VALUE_MASK</a>&nbsp;&nbsp;&nbsp;0x001FFFFF</td></tr>

<tr><td colspan="2"><br><h2>Chroma left edge horizontal accumulator fractional value register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#505e3973d6010511283cd18b4dec380a">XSCL_FRCTCHROMALEFT_VALUE_MASK</a>&nbsp;&nbsp;&nbsp;0x001FFFFF</td></tr>

<tr><td colspan="2"><br><h2>Luma top edge vertical accumulator fractional value register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#1db19f70cb816fb4c1796c42f25ced67">XSCL_FRCTLUMATOP_VALUE_MASK</a>&nbsp;&nbsp;&nbsp;0x001FFFFF</td></tr>

<tr><td colspan="2"><br><h2>Chroma top edge vertical accumulator fractional value register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#f195343b4a5f623485daf666a29c22dd">XSCL_FRCTCHROMATOP_VALUE_MASK</a>&nbsp;&nbsp;&nbsp;0x001FFFFF</td></tr>

<tr><td colspan="2"><br><h2>Coefficient band address register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#9285864a7013ca3cd3bf8f00e438fc78">XSCL_COEFFSETADDR_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td colspan="2"><br><h2>Coefficient Value Register bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#dec94e651ca4e3b4051db8f62d8ecebe">XSCL_COEFFVALUE_NPLUS1_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#5fd51723d799def2fb1313147aa1080f">XSCL_COEFFVALUE_N_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td colspan="2"><br><h2>Coefficient Set Bank Read bit definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#56a418f46f94c925c48145adc9e8b010">XSCL_COEFF_SELECT_BANK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#4ddbad549d21b44a4bab88706c362c20">XSCL_COEFF_SELECT_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td colspan="2"><br><h2>Chroma Format Type Definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#a0138277971867a76302a114cd04580f">XSCL_CHROMA_FORMAT_420</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#522c4f451ce0cab2b4105c09c8b7c8b0">XSCL_CHROMA_FORMAT_422</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#af0a8ad34a19e7ba4080a317f432363c">XSCL_CHROMA_FORMAT_444</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td colspan="2"><br><h2>Backward compatibility macros</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#ebe71c666504567c46cdbe6cf1ff579f">XSCL_CTL</a>&nbsp;&nbsp;&nbsp;XSCL_CTL_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#aedab242657d5bcd518ec9d338319271">XSCL_STATUS</a>&nbsp;&nbsp;&nbsp;XSCL_STATUS_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#4a77b1d5f0867ad705ba431e7870532d">XSCL_ERROR</a>&nbsp;&nbsp;&nbsp;XSCL_ERROR_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#c2695a12422c67e3c6e2fc2f269dc8ce">XSCL_IER</a>&nbsp;&nbsp;&nbsp;XSCL_IRQ_EN_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#a33894e389a001e8c5d7c84547238369">XSCL_VER</a>&nbsp;&nbsp;&nbsp;XSCL_VER_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#bf3d7d38b4bbc43202f247d711065682">XSCL_HSF</a>&nbsp;&nbsp;&nbsp;XSCL_HSF_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#44bd859d0c2927d85fd6c5b3900548e6">XSCL_VSF</a>&nbsp;&nbsp;&nbsp;XSCL_VSF_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#44a8f76ee125267504a6eb8ce6cae0a4">XSCL_SRCSIZE</a>&nbsp;&nbsp;&nbsp;XSCL_SRCSIZE_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#0593fa77361834dc4e36bc2b02da2a58">XSCL_APTHORI</a>&nbsp;&nbsp;&nbsp;XSCL_APTHORI_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#0a40801395e91b987cd0ab5776a6e990">XSCL_APTVERT</a>&nbsp;&nbsp;&nbsp;XSCL_APTVERT_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#d5e5a6a14fdbe38686bd888cbfc17bc3">XSCL_OUTSIZE</a>&nbsp;&nbsp;&nbsp;XSCL_OUTSIZE_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#500db0900b59e20d43dd6da453740ae2">XSCL_NUMPHASE</a>&nbsp;&nbsp;&nbsp;XSCL_NUMPHASE_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#f46fffc3c49a51891eec45cbe5200817">XSCL_COEFFSETS</a>&nbsp;&nbsp;&nbsp;XSCL_COEFFSETS_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#b3717cfb469265b3bcdd2627e340de82">XSCL_FRCTLUMALEFT</a>&nbsp;&nbsp;&nbsp;XSCL_FRCTLUMALEFT_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#e4c771c75588bad364dabb93f2e1074a">XSCL_FRCTCHROMALEFT</a>&nbsp;&nbsp;&nbsp;XSCL_FRCTCHROMALEFT_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#e8473c7ee52c4a34bb5ec3002437e1ef">XSCL_FRCTLUMATOP</a>&nbsp;&nbsp;&nbsp;XSCL_FRCTLUMATOP_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#fa0d611fb6192acb8c9c855a86838ab3">XSCL_FRCTCHROMATOP</a>&nbsp;&nbsp;&nbsp;XSCL_FRCTCHROMATOP_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#167909973cccebe41c167065af1a5e52">XSCL_COEFFSETADDR</a>&nbsp;&nbsp;&nbsp;XSCL_COEFFSETADDR_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#c9658347c6438dbd21e1f611ad980dc5">XSCL_COEFFVALUE</a>&nbsp;&nbsp;&nbsp;XSCL_COEFFVALUE_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#e57169d656e005b8604557ec541118fe">XSCL_COEFF_SET_BANK</a>&nbsp;&nbsp;&nbsp;XSCL_COEFF_SET_BANK_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#1eb20e2112502b1d85fc5a338b6790a3">XSCL_COEFF_MEM</a>&nbsp;&nbsp;&nbsp;XSCL_COEFF_MEM_OFFSET</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#a5a900defd677f02d70096940fe19bb0">XSCL_CTL_REGUPDATE</a>&nbsp;&nbsp;&nbsp;XSCL_CTL_RUE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#10341cec9a5a64f7c6128d947841817a">XSCL_CTL_ENABLE</a>&nbsp;&nbsp;&nbsp;XSCL_CTL_SW_EN_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#dd048e01d2f668064eb41bb173ca67ed">XSCL_RESET_RESET_MASK</a>&nbsp;&nbsp;&nbsp;XSCL_CTL_RESET_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#64911574d8db31e9df1ae25c6ba61c64">XSCL_STSDONE_DONE</a>&nbsp;&nbsp;&nbsp;XSCL_IXR_COEF_W_RDY_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#b633c20c23143da97a8a4de45efe0021">XSCL_STS_COEF_W_RDY_MASK</a>&nbsp;&nbsp;&nbsp;XSCL_IXR_COEF_W_RDY_MASK</td></tr>

<tr><td colspan="2"><br><h2>Scaler Register Access Macro Definition</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#4d3f962ec3ca9367fcbbdd1686269993">XScaler_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#02cb677ae143de23e48841bf97b891f0">XScaler_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#71879103578af25139e64893eeb4697d">XScaler_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XScaler_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#932189ed3aeff002acff68afc90548ea">XScaler_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XScaler_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xscaler__hw_8h.html#cce306fb6b8ab3fccea97b06080fe8c5">XSCALER_HW_H</a></td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="cce306fb6b8ab3fccea97b06080fe8c5"></a><!-- doxytag: member="xscaler_hw.h::XSCALER_HW_H" ref="cce306fb6b8ab3fccea97b06080fe8c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCALER_HW_H          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="4d3f962ec3ca9367fcbbdd1686269993"></a><!-- doxytag: member="xscaler_hw.h::XScaler_In32" ref="4d3f962ec3ca9367fcbbdd1686269993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScaler_In32&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="02cb677ae143de23e48841bf97b891f0"></a><!-- doxytag: member="xscaler_hw.h::XScaler_Out32" ref="02cb677ae143de23e48841bf97b891f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScaler_Out32&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="71879103578af25139e64893eeb4697d"></a><!-- doxytag: member="xscaler_hw.h::XScaler_ReadReg" ref="71879103578af25139e64893eeb4697d" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScaler_ReadReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XScaler_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Read the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xscaler__hw_8h.html#71879103578af25139e64893eeb4697d">XScaler_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="932189ed3aeff002acff68afc90548ea"></a><!-- doxytag: member="xscaler_hw.h::XScaler_WriteReg" ref="932189ed3aeff002acff68afc90548ea" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XScaler_WriteReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XScaler_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write the given register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xscaler__hw_8h.html#932189ed3aeff002acff68afc90548ea">XScaler_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="0593fa77361834dc4e36bc2b02da2a58"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTHORI" ref="0593fa77361834dc4e36bc2b02da2a58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTHORI&nbsp;&nbsp;&nbsp;XSCL_APTHORI_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="3abc1cd00268ddb2feb3717293df522e"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTHORI_FIRSTPXL_MASK" ref="3abc1cd00268ddb2feb3717293df522e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTHORI_FIRSTPXL_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Location of first pixel in line 
</div>
</div><p>
<a class="anchor" name="9a41b47e5d1f664da420254d5c9843a2"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTHORI_LASTPXL_MASK" ref="9a41b47e5d1f664da420254d5c9843a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTHORI_LASTPXL_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Location of last pixel in line 
</div>
</div><p>
<a class="anchor" name="ca14c4ff594e80550e0a3bed7fe923bc"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTHORI_LASTPXL_SHIFT" ref="ca14c4ff594e80550e0a3bed7fe923bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTHORI_LASTPXL_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift for location of last pixel 
</div>
</div><p>
<a class="anchor" name="3ef1c68fb552967f97b3d8ad5d7a9cc5"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTHORI_OFFSET" ref="3ef1c68fb552967f97b3d8ad5d7a9cc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTHORI_OFFSET&nbsp;&nbsp;&nbsp;0x10C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
First and last subject pixels in input line Offset 
</div>
</div><p>
<a class="anchor" name="0a40801395e91b987cd0ab5776a6e990"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTVERT" ref="0a40801395e91b987cd0ab5776a6e990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTVERT&nbsp;&nbsp;&nbsp;XSCL_APTVERT_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1aad0ef107e90a6416bc418b246d8967"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTVERT_FIRSTLINE_MASK" ref="1aad0ef107e90a6416bc418b246d8967" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTVERT_FIRSTLINE_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Location of first line in active video 
</div>
</div><p>
<a class="anchor" name="786d765f51e68e55036864e7fa0e7e36"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTVERT_LASTLINE_MASK" ref="786d765f51e68e55036864e7fa0e7e36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTVERT_LASTLINE_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Location of last line in active video 
</div>
</div><p>
<a class="anchor" name="cbe717a874578c4b5a5378eb05fa7a30"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTVERT_LASTLINE_SHIFT" ref="cbe717a874578c4b5a5378eb05fa7a30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTVERT_LASTLINE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift for location of last line 
</div>
</div><p>
<a class="anchor" name="908bb2128714dcab82412e670194b5bf"></a><!-- doxytag: member="xscaler_hw.h::XSCL_APTVERT_OFFSET" ref="908bb2128714dcab82412e670194b5bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_APTVERT_OFFSET&nbsp;&nbsp;&nbsp;0x110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
First and last subject lines in input image Offset 
</div>
</div><p>
<a class="anchor" name="a0138277971867a76302a114cd04580f"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CHROMA_FORMAT_420" ref="a0138277971867a76302a114cd04580f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CHROMA_FORMAT_420&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YUV4:2:0 
</div>
</div><p>
<a class="anchor" name="522c4f451ce0cab2b4105c09c8b7c8b0"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CHROMA_FORMAT_422" ref="522c4f451ce0cab2b4105c09c8b7c8b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CHROMA_FORMAT_422&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YUV4:2:2 
</div>
</div><p>
<a class="anchor" name="af0a8ad34a19e7ba4080a317f432363c"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CHROMA_FORMAT_444" ref="af0a8ad34a19e7ba4080a317f432363c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CHROMA_FORMAT_444&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
YUV4:4:4 
</div>
</div><p>
<a class="anchor" name="1eb20e2112502b1d85fc5a338b6790a3"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFF_MEM" ref="1eb20e2112502b1d85fc5a338b6790a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFF_MEM&nbsp;&nbsp;&nbsp;XSCL_COEFF_MEM_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2306e2c1d93a8899ab478d8f4f6b7730"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFF_MEM_OFFSET" ref="2306e2c1d93a8899ab478d8f4f6b7730" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFF_MEM_OFFSET&nbsp;&nbsp;&nbsp;0x13C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient mem read address Offset 
</div>
</div><p>
<a class="anchor" name="56a418f46f94c925c48145adc9e8b010"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFF_SELECT_BANK_MASK" ref="56a418f46f94c925c48145adc9e8b010" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFF_SELECT_BANK_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Select require bank Mask 
</div>
</div><p>
<a class="anchor" name="4ddbad549d21b44a4bab88706c362c20"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFF_SELECT_SET_MASK" ref="4ddbad549d21b44a4bab88706c362c20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFF_SELECT_SET_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Select require Set Mask 
</div>
</div><p>
<a class="anchor" name="e57169d656e005b8604557ec541118fe"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFF_SET_BANK" ref="e57169d656e005b8604557ec541118fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFF_SET_BANK&nbsp;&nbsp;&nbsp;XSCL_COEFF_SET_BANK_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="414e821238628635fbc7114cf78ebe78"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFF_SET_BANK_OFFSET" ref="414e821238628635fbc7114cf78ebe78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFF_SET_BANK_OFFSET&nbsp;&nbsp;&nbsp;0x138          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient set/bank read address Offset 
</div>
</div><p>
<a class="anchor" name="167909973cccebe41c167065af1a5e52"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFSETADDR" ref="167909973cccebe41c167065af1a5e52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFSETADDR&nbsp;&nbsp;&nbsp;XSCL_COEFFSETADDR_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="9285864a7013ca3cd3bf8f00e438fc78"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFSETADDR_ADDR_MASK" ref="9285864a7013ca3cd3bf8f00e438fc78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFSETADDR_ADDR_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Address of the Coefficient bank to write next 
</div>
</div><p>
<a class="anchor" name="07a64d5648b13984e6e996f9b307616d"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFSETADDR_OFFSET" ref="07a64d5648b13984e6e996f9b307616d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFSETADDR_OFFSET&nbsp;&nbsp;&nbsp;0x130          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Address of Coefficient set to write Offset 
</div>
</div><p>
<a class="anchor" name="f46fffc3c49a51891eec45cbe5200817"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFSETS" ref="f46fffc3c49a51891eec45cbe5200817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFSETS&nbsp;&nbsp;&nbsp;XSCL_COEFFSETS_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="781538db6f9b07c1aafa0e5a30cdf2c8"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFSETS_HORI_MASK" ref="781538db6f9b07c1aafa0e5a30cdf2c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFSETS_HORI_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active horizontal coefficient set 
</div>
</div><p>
<a class="anchor" name="a15e5e1e47f49d7bb0944232ab0f41b2"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFSETS_OFFSET" ref="a15e5e1e47f49d7bb0944232ab0f41b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFSETS_OFFSET&nbsp;&nbsp;&nbsp;0x11C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active horizontal and vertical coefficient sets to use Offset 
</div>
</div><p>
<a class="anchor" name="024502ad1cb9a4c16620fbeb665b1423"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFSETS_VERT_MASK" ref="024502ad1cb9a4c16620fbeb665b1423" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFSETS_VERT_MASK&nbsp;&nbsp;&nbsp;0x000000F0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active vertical coefficient set 
</div>
</div><p>
<a class="anchor" name="a522c753b25e0559ab8f4edeac6c2908"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFSETS_VERT_SHIFT" ref="a522c753b25e0559ab8f4edeac6c2908" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFSETS_VERT_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active vertical coefficient set shift 
</div>
</div><p>
<a class="anchor" name="c9658347c6438dbd21e1f611ad980dc5"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFVALUE" ref="c9658347c6438dbd21e1f611ad980dc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFVALUE&nbsp;&nbsp;&nbsp;XSCL_COEFFVALUE_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="5fd51723d799def2fb1313147aa1080f"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFVALUE_N_MASK" ref="5fd51723d799def2fb1313147aa1080f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFVALUE_N_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
First value in the pair 
</div>
</div><p>
<a class="anchor" name="dec94e651ca4e3b4051db8f62d8ecebe"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFVALUE_NPLUS1_MASK" ref="dec94e651ca4e3b4051db8f62d8ecebe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFVALUE_NPLUS1_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Second value in the pair 
</div>
</div><p>
<a class="anchor" name="54dbdd224caa1624add59ee6e5b02192"></a><!-- doxytag: member="xscaler_hw.h::XSCL_COEFFVALUE_OFFSET" ref="54dbdd224caa1624add59ee6e5b02192" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_COEFFVALUE_OFFSET&nbsp;&nbsp;&nbsp;0x134          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient values to write Offset 
</div>
</div><p>
<a class="anchor" name="ebe71c666504567c46cdbe6cf1ff579f"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CTL" ref="ebe71c666504567c46cdbe6cf1ff579f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CTL&nbsp;&nbsp;&nbsp;XSCL_CTL_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="10341cec9a5a64f7c6128d947841817a"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CTL_ENABLE" ref="10341cec9a5a64f7c6128d947841817a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CTL_ENABLE&nbsp;&nbsp;&nbsp;XSCL_CTL_SW_EN_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eb06a609d3fc8dd03ffebee3de7b88c0"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CTL_MEMRD_EN_MASK" ref="eb06a609d3fc8dd03ffebee3de7b88c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CTL_MEMRD_EN_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Coefficient Memory Read Enable Mask 
</div>
</div><p>
<a class="anchor" name="e56be419a3a532f1aa5a3b4b2830e1bf"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CTL_OFFSET" ref="e56be419a3a532f1aa5a3b4b2830e1bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CTL_OFFSET&nbsp;&nbsp;&nbsp;0x000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control Offset 
</div>
</div><p>
<a class="anchor" name="a5a900defd677f02d70096940fe19bb0"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CTL_REGUPDATE" ref="a5a900defd677f02d70096940fe19bb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CTL_REGUPDATE&nbsp;&nbsp;&nbsp;XSCL_CTL_RUE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1146f8faa2cf957ec30f5d9006462bd9"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CTL_RESET_MASK" ref="1146f8faa2cf957ec30f5d9006462bd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CTL_RESET_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software reset bit Mask 
</div>
</div><p>
<a class="anchor" name="cd1ba8ed7d6126b98c11832176f2f7b9"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CTL_RUE_MASK" ref="cd1ba8ed7d6126b98c11832176f2f7b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CTL_RUE_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register Update Enable Mask 
</div>
</div><p>
<a class="anchor" name="72794ba6b74a4a904adda7d3219fac84"></a><!-- doxytag: member="xscaler_hw.h::XSCL_CTL_SW_EN_MASK" ref="72794ba6b74a4a904adda7d3219fac84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_CTL_SW_EN_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable the Scaler on the next video frame Mask 
</div>
</div><p>
<a class="anchor" name="fd15f4e4825396ff544870a350001afd"></a><!-- doxytag: member="xscaler_hw.h::XSCL_ERR_COEFF_WR_MASK" ref="fd15f4e4825396ff544870a350001afd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_ERR_COEFF_WR_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error while Writing a Coefficient into core 
</div>
</div><p>
<a class="anchor" name="14fedabf00156233b1dc3c82dd71c3aa"></a><!-- doxytag: member="xscaler_hw.h::XSCL_ERR_EOL_MASK" ref="14fedabf00156233b1dc3c82dd71c3aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_ERR_EOL_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
End of line Mask 
</div>
</div><p>
<a class="anchor" name="c009b3adad32063f00705cda9177fcc0"></a><!-- doxytag: member="xscaler_hw.h::XSCL_ERR_SOF_MASK" ref="c009b3adad32063f00705cda9177fcc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_ERR_SOF_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error in starting a frame Mask 
</div>
</div><p>
<a class="anchor" name="4a77b1d5f0867ad705ba431e7870532d"></a><!-- doxytag: member="xscaler_hw.h::XSCL_ERROR" ref="4a77b1d5f0867ad705ba431e7870532d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_ERROR&nbsp;&nbsp;&nbsp;XSCL_ERROR_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="46168fdcac2eefaef465be9fc0ca8d71"></a><!-- doxytag: member="xscaler_hw.h::XSCL_ERROR_OFFSET" ref="46168fdcac2eefaef465be9fc0ca8d71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_ERROR_OFFSET&nbsp;&nbsp;&nbsp;0x008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Error Status Offset 
</div>
</div><p>
<a class="anchor" name="e4c771c75588bad364dabb93f2e1074a"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTCHROMALEFT" ref="e4c771c75588bad364dabb93f2e1074a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTCHROMALEFT&nbsp;&nbsp;&nbsp;XSCL_FRCTCHROMALEFT_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="b672498e5a4ea11f1b1e81131c04ca87"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTCHROMALEFT_OFFSET" ref="b672498e5a4ea11f1b1e81131c04ca87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTCHROMALEFT_OFFSET&nbsp;&nbsp;&nbsp;0x124          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fractional value used to initialize horizontal accumulator at rectangle left edge for chroma Offset 
</div>
</div><p>
<a class="anchor" name="505e3973d6010511283cd18b4dec380a"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTCHROMALEFT_VALUE_MASK" ref="505e3973d6010511283cd18b4dec380a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTCHROMALEFT_VALUE_MASK&nbsp;&nbsp;&nbsp;0x001FFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fractional value to initialize horizontal accumulator for chroma 
</div>
</div><p>
<a class="anchor" name="fa0d611fb6192acb8c9c855a86838ab3"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTCHROMATOP" ref="fa0d611fb6192acb8c9c855a86838ab3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTCHROMATOP&nbsp;&nbsp;&nbsp;XSCL_FRCTCHROMATOP_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e2c3b931459957c9235b677a0b1b872e"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTCHROMATOP_OFFSET" ref="e2c3b931459957c9235b677a0b1b872e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTCHROMATOP_OFFSET&nbsp;&nbsp;&nbsp;0x12C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fractional value used to initialize horizontal accumulator at rectangle top edge for chroma Offset 
</div>
</div><p>
<a class="anchor" name="f195343b4a5f623485daf666a29c22dd"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTCHROMATOP_VALUE_MASK" ref="f195343b4a5f623485daf666a29c22dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTCHROMATOP_VALUE_MASK&nbsp;&nbsp;&nbsp;0x001FFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fractional value to initialize vertical accumulator for chroma 
</div>
</div><p>
<a class="anchor" name="b3717cfb469265b3bcdd2627e340de82"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTLUMALEFT" ref="b3717cfb469265b3bcdd2627e340de82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTLUMALEFT&nbsp;&nbsp;&nbsp;XSCL_FRCTLUMALEFT_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="41974e5554c5ab67d0a93f15d4767707"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTLUMALEFT_OFFSET" ref="41974e5554c5ab67d0a93f15d4767707" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTLUMALEFT_OFFSET&nbsp;&nbsp;&nbsp;0x120          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fractional value used to initialize horizontal accumulator at rectangle left edge for luma Offset 
</div>
</div><p>
<a class="anchor" name="ecd0599db4c5842fcdf647ee3f371991"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTLUMALEFT_VALUE_MASK" ref="ecd0599db4c5842fcdf647ee3f371991" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTLUMALEFT_VALUE_MASK&nbsp;&nbsp;&nbsp;0x001FFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fractional value to initialize horizontal .....*..accumulator for luma 
</div>
</div><p>
<a class="anchor" name="e8473c7ee52c4a34bb5ec3002437e1ef"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTLUMATOP" ref="e8473c7ee52c4a34bb5ec3002437e1ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTLUMATOP&nbsp;&nbsp;&nbsp;XSCL_FRCTLUMATOP_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="32b90b984d28f70ffa62839f42b51d57"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTLUMATOP_OFFSET" ref="32b90b984d28f70ffa62839f42b51d57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTLUMATOP_OFFSET&nbsp;&nbsp;&nbsp;0x128          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fractional value used to initialize horizontal accumulator at rectangle top edge for luma Offset 
</div>
</div><p>
<a class="anchor" name="1db19f70cb816fb4c1796c42f25ced67"></a><!-- doxytag: member="xscaler_hw.h::XSCL_FRCTLUMATOP_VALUE_MASK" ref="1db19f70cb816fb4c1796c42f25ced67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_FRCTLUMATOP_VALUE_MASK&nbsp;&nbsp;&nbsp;0x001FFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fractional value to initialize vertical accumulator for luma 
</div>
</div><p>
<a class="anchor" name="bf3d7d38b4bbc43202f247d711065682"></a><!-- doxytag: member="xscaler_hw.h::XSCL_HSF" ref="bf3d7d38b4bbc43202f247d711065682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_HSF&nbsp;&nbsp;&nbsp;XSCL_HSF_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d409c8a56b463843ccec3182d255fcee"></a><!-- doxytag: member="xscaler_hw.h::XSCL_HSF_FRAC_MASK" ref="d409c8a56b463843ccec3182d255fcee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_HSF_FRAC_MASK&nbsp;&nbsp;&nbsp;0x00FFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Shrink Factor fractional Mask 
</div>
</div><p>
<a class="anchor" name="494a5c2d93e95c1f5906cd225df30c15"></a><!-- doxytag: member="xscaler_hw.h::XSCL_HSF_OFFSET" ref="494a5c2d93e95c1f5906cd225df30c15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_HSF_OFFSET&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Horizontal Shrink Factor Offset 
</div>
</div><p>
<a class="anchor" name="c2695a12422c67e3c6e2fc2f269dc8ce"></a><!-- doxytag: member="xscaler_hw.h::XSCL_IER" ref="c2695a12422c67e3c6e2fc2f269dc8ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_IER&nbsp;&nbsp;&nbsp;XSCL_IRQ_EN_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="708a719de7bf763b425f8eb7a77f73d1"></a><!-- doxytag: member="xscaler_hw.h::XSCL_IRQ_EN_OFFSET" ref="708a719de7bf763b425f8eb7a77f73d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_IRQ_EN_OFFSET&nbsp;&nbsp;&nbsp;0x00C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
For detecting operation status Offset 
</div>
</div><p>
<a class="anchor" name="65ce0d708b68d348a87a0ec81990faaa"></a><!-- doxytag: member="xscaler_hw.h::XSCL_IXR_COEF_W_RDY_MASK" ref="65ce0d708b68d348a87a0ec81990faaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_IXR_COEF_W_RDY_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
If 1, Coefficient values can be written into the core Mask 
</div>
</div><p>
<a class="anchor" name="500db0900b59e20d43dd6da453740ae2"></a><!-- doxytag: member="xscaler_hw.h::XSCL_NUMPHASE" ref="500db0900b59e20d43dd6da453740ae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_NUMPHASE&nbsp;&nbsp;&nbsp;XSCL_NUMPHASE_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="09fb441cdc1cd1c3874e28acef47dee9"></a><!-- doxytag: member="xscaler_hw.h::XSCL_NUMPHASE_HORI_MASK" ref="09fb441cdc1cd1c3874e28acef47dee9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_NUMPHASE_HORI_MASK&nbsp;&nbsp;&nbsp;0x0000007F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of horizontal phases 
</div>
</div><p>
<a class="anchor" name="23e2dfbb978b67f5916e6bc51be5a9ea"></a><!-- doxytag: member="xscaler_hw.h::XSCL_NUMPHASE_OFFSET" ref="23e2dfbb978b67f5916e6bc51be5a9ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_NUMPHASE_OFFSET&nbsp;&nbsp;&nbsp;0x118          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The numbers of phases in current filter Offset 
</div>
</div><p>
<a class="anchor" name="dd29874a5349d7a91eb3cc71e268f84f"></a><!-- doxytag: member="xscaler_hw.h::XSCL_NUMPHASE_VERT_MASK" ref="dd29874a5349d7a91eb3cc71e268f84f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_NUMPHASE_VERT_MASK&nbsp;&nbsp;&nbsp;0x00007F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of vertical phases 
</div>
</div><p>
<a class="anchor" name="7403026a3b2df08bbf8c38e082729d8c"></a><!-- doxytag: member="xscaler_hw.h::XSCL_NUMPHASE_VERT_SHIFT" ref="7403026a3b2df08bbf8c38e082729d8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_NUMPHASE_VERT_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift for the number of vertical phases 
</div>
</div><p>
<a class="anchor" name="d5e5a6a14fdbe38686bd888cbfc17bc3"></a><!-- doxytag: member="xscaler_hw.h::XSCL_OUTSIZE" ref="d5e5a6a14fdbe38686bd888cbfc17bc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_OUTSIZE&nbsp;&nbsp;&nbsp;XSCL_OUTSIZE_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="44d969c3afac5554c29f40616c4f0a55"></a><!-- doxytag: member="xscaler_hw.h::XSCL_OUTSIZE_NUMLINE_MASK" ref="44d969c3afac5554c29f40616c4f0a55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_OUTSIZE_NUMLINE_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of lines in output rectangle 
</div>
</div><p>
<a class="anchor" name="22ce9e8efebf3304c16e96a82eae0876"></a><!-- doxytag: member="xscaler_hw.h::XSCL_OUTSIZE_NUMLINE_SHIFT" ref="22ce9e8efebf3304c16e96a82eae0876" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_OUTSIZE_NUMLINE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift for the number of lines 
</div>
</div><p>
<a class="anchor" name="e89f0dbec372246e8399813d576f383a"></a><!-- doxytag: member="xscaler_hw.h::XSCL_OUTSIZE_NUMPXL_MASK" ref="e89f0dbec372246e8399813d576f383a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_OUTSIZE_NUMPXL_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of pixels in output rectangle 
</div>
</div><p>
<a class="anchor" name="72dba7ca7a16031484877a43a26fd22e"></a><!-- doxytag: member="xscaler_hw.h::XSCL_OUTSIZE_OFFSET" ref="72dba7ca7a16031484877a43a26fd22e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_OUTSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output image size: width and height Offset 
</div>
</div><p>
<a class="anchor" name="dd048e01d2f668064eb41bb173ca67ed"></a><!-- doxytag: member="xscaler_hw.h::XSCL_RESET_RESET_MASK" ref="dd048e01d2f668064eb41bb173ca67ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_RESET_RESET_MASK&nbsp;&nbsp;&nbsp;XSCL_CTL_RESET_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="44a8f76ee125267504a6eb8ce6cae0a4"></a><!-- doxytag: member="xscaler_hw.h::XSCL_SRCSIZE" ref="44a8f76ee125267504a6eb8ce6cae0a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_SRCSIZE&nbsp;&nbsp;&nbsp;XSCL_SRCSIZE_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="bce4888f16430746df33ceffe7f45f56"></a><!-- doxytag: member="xscaler_hw.h::XSCL_SRCSIZE_NUMLINE_MASK" ref="bce4888f16430746df33ceffe7f45f56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_SRCSIZE_NUMLINE_MASK&nbsp;&nbsp;&nbsp;0x1FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of lines in source image 
</div>
</div><p>
<a class="anchor" name="cbf370ba42656e48206a00546fd0cab0"></a><!-- doxytag: member="xscaler_hw.h::XSCL_SRCSIZE_NUMLINE_SHIFT" ref="cbf370ba42656e48206a00546fd0cab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_SRCSIZE_NUMLINE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift for the number of lines 
</div>
</div><p>
<a class="anchor" name="191c83734039ab7f94428cd2a7b4e766"></a><!-- doxytag: member="xscaler_hw.h::XSCL_SRCSIZE_NUMPXL_MASK" ref="191c83734039ab7f94428cd2a7b4e766" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_SRCSIZE_NUMPXL_MASK&nbsp;&nbsp;&nbsp;0x00001FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of pixels in source image 
</div>
</div><p>
<a class="anchor" name="a6a5d42e8e096eb6de5917ed2bcc05d1"></a><!-- doxytag: member="xscaler_hw.h::XSCL_SRCSIZE_OFFSET" ref="a6a5d42e8e096eb6de5917ed2bcc05d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_SRCSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x108          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Source-video resolution Offset 
</div>
</div><p>
<a class="anchor" name="aedab242657d5bcd518ec9d338319271"></a><!-- doxytag: member="xscaler_hw.h::XSCL_STATUS" ref="aedab242657d5bcd518ec9d338319271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_STATUS&nbsp;&nbsp;&nbsp;XSCL_STATUS_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="1ef15601863381aafc7e1a31189643de"></a><!-- doxytag: member="xscaler_hw.h::XSCL_STATUS_OFFSET" ref="1ef15601863381aafc7e1a31189643de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_STATUS_OFFSET&nbsp;&nbsp;&nbsp;0x004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status Offset 
</div>
</div><p>
<a class="anchor" name="b633c20c23143da97a8a4de45efe0021"></a><!-- doxytag: member="xscaler_hw.h::XSCL_STS_COEF_W_RDY_MASK" ref="b633c20c23143da97a8a4de45efe0021" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_STS_COEF_W_RDY_MASK&nbsp;&nbsp;&nbsp;XSCL_IXR_COEF_W_RDY_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="64911574d8db31e9df1ae25c6ba61c64"></a><!-- doxytag: member="xscaler_hw.h::XSCL_STSDONE_DONE" ref="64911574d8db31e9df1ae25c6ba61c64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_STSDONE_DONE&nbsp;&nbsp;&nbsp;XSCL_IXR_COEF_W_RDY_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="a33894e389a001e8c5d7c84547238369"></a><!-- doxytag: member="xscaler_hw.h::XSCL_VER" ref="a33894e389a001e8c5d7c84547238369" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_VER&nbsp;&nbsp;&nbsp;XSCL_VER_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="d4835d58b512d80e140bcaaa671a115f"></a><!-- doxytag: member="xscaler_hw.h::XSCL_VER_OFFSET" ref="d4835d58b512d80e140bcaaa671a115f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_VER_OFFSET&nbsp;&nbsp;&nbsp;0x010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version Register Offset 
</div>
</div><p>
<a class="anchor" name="44bd859d0c2927d85fd6c5b3900548e6"></a><!-- doxytag: member="xscaler_hw.h::XSCL_VSF" ref="44bd859d0c2927d85fd6c5b3900548e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_VSF&nbsp;&nbsp;&nbsp;XSCL_VSF_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="07ecd442a996b53a5c1bbb7aa5abf095"></a><!-- doxytag: member="xscaler_hw.h::XSCL_VSF_FRAC_MASK" ref="07ecd442a996b53a5c1bbb7aa5abf095" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_VSF_FRAC_MASK&nbsp;&nbsp;&nbsp;0x00FFFFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical Shrink Factor fractional Mask 
</div>
</div><p>
<a class="anchor" name="45b88112a7730d351edcdcee7af9d92f"></a><!-- doxytag: member="xscaler_hw.h::XSCL_VSF_OFFSET" ref="45b88112a7730d351edcdcee7af9d92f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XSCL_VSF_OFFSET&nbsp;&nbsp;&nbsp;0x104          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Vertical Shrink Factor Offset 
</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
