{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap.v@128:138@HdlIdDef", "wire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n\n// Start and end of transfer\nwire up_eot; // Asserted for one cycle when a transfer has been completed\nwire up_sot; // Asserted for one cycle when a transfer has been queued\n\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap.v@125:135", "wire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n\n// Start and end of transfer\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@124:134", "\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n\n"]], "Diff Content": {"Delete": [[133, "reg [31:0] up_scratch = 32'h00;\n"]], "Add": []}}