INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:03:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 buffer10/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.745ns period=5.490ns})
  Destination:            buffer8/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.745ns period=5.490ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.490ns  (clk rise@5.490ns - clk rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.225ns (24.008%)  route 3.877ns (75.992%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.973 - 5.490 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1200, unset)         0.508     0.508    buffer10/clk
    SLICE_X33Y66         FDRE                                         r  buffer10/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer10/outs_reg[0]/Q
                         net (fo=53, routed)          0.440     1.164    buffer18/fifo/buffer10_outs
    SLICE_X33Y65         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  buffer18/fifo/dataReg[0]_i_2/O
                         net (fo=9, routed)           0.233     1.441    init0/control/buffer18_outs
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.043     1.484 f  init0/control/start_ready_INST_0_i_10/O
                         net (fo=25, routed)          0.405     1.888    init0/control/dataReg_reg[0]
    SLICE_X39Y65         LUT5 (Prop_lut5_I0_O)        0.043     1.931 f  init0/control/fullReg_i_3/O
                         net (fo=36, routed)          0.400     2.332    init11/control/p_2_in
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.043     2.375 r  init11/control/Memory[0][0]_i_42/O
                         net (fo=1, routed)           0.463     2.838    cmpi4/Memory_reg[0][0]_i_7_3
    SLICE_X35Y65         LUT6 (Prop_lut6_I1_O)        0.043     2.881 r  cmpi4/Memory[0][0]_i_22/O
                         net (fo=1, routed)           0.000     2.881    cmpi4/Memory[0][0]_i_22_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.138 r  cmpi4/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.138    cmpi4/Memory_reg[0][0]_i_7_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.187 r  cmpi4/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.187    cmpi4/Memory_reg[0][0]_i_3_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.294 f  cmpi4/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.269     3.563    buffer48/fifo/result[0]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.123     3.686 f  buffer48/fifo/transmitValue_i_4__15/O
                         net (fo=2, routed)           0.101     3.787    buffer29/fifo/Empty_reg_5
    SLICE_X28Y67         LUT6 (Prop_lut6_I1_O)        0.043     3.830 f  buffer29/fifo/transmitValue_i_2__15/O
                         net (fo=6, routed)           0.184     4.014    fork10/control/generateBlocks[0].regblock/buffer48_outs_ready
    SLICE_X27Y67         LUT6 (Prop_lut6_I1_O)        0.043     4.057 r  fork10/control/generateBlocks[0].regblock/Full_i_4/O
                         net (fo=1, routed)           0.441     4.498    fork10/control/generateBlocks[3].regblock/Full_reg_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I3_O)        0.043     4.541 r  fork10/control/generateBlocks[3].regblock/Full_i_2__8/O
                         net (fo=3, routed)           0.169     4.710    buffer31/fifo/fullReg_i_3__7
    SLICE_X32Y69         LUT6 (Prop_lut6_I3_O)        0.043     4.753 r  buffer31/fifo/fullReg_i_9/O
                         net (fo=1, routed)           0.211     4.964    fork6/control/generateBlocks[10].regblock/transmitValue_reg_2
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.043     5.007 f  fork6/control/generateBlocks[10].regblock/fullReg_i_3__7/O
                         net (fo=23, routed)          0.291     5.298    buffer7/control/dataReg_reg[0]
    SLICE_X34Y72         LUT6 (Prop_lut6_I2_O)        0.043     5.341 r  buffer7/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.269     5.610    buffer8/E[0]
    SLICE_X36Y72         FDRE                                         r  buffer8/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.490     5.490 r  
                                                      0.000     5.490 r  clk (IN)
                         net (fo=1200, unset)         0.483     5.973    buffer8/clk
    SLICE_X36Y72         FDRE                                         r  buffer8/dataReg_reg[2]/C
                         clock pessimism              0.000     5.973    
                         clock uncertainty           -0.035     5.937    
    SLICE_X36Y72         FDRE (Setup_fdre_C_CE)      -0.194     5.743    buffer8/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                          -5.610    
  -------------------------------------------------------------------
                         slack                                  0.133    




