Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Feb  5 19:36:09 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab02_2_timing_summary_routed.rpt -pb Lab02_2_timing_summary_routed.pb -rpx Lab02_2_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab02_2
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            Y3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.969ns  (logic 5.206ns (52.222%)  route 4.763ns (47.778%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    H22                  IBUF (Prop_ibuf_I_O)         1.316     1.316 r  EN_IBUF_inst/O
                         net (fo=4, routed)           3.100     4.416    EN_IBUF
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.152     4.568 r  Y3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     6.231    Y3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.738     9.969 r  Y3_OBUF_inst/O
                         net (fo=0)                   0.000     9.969    Y3
    U21                                                               r  Y3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            Y0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.963ns  (logic 5.190ns (52.095%)  route 4.773ns (47.905%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    H22                  IBUF (Prop_ibuf_I_O)         1.316     1.316 r  EN_IBUF_inst/O
                         net (fo=4, routed)           3.095     4.411    EN_IBUF
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.150     4.561 r  Y0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.678     6.239    Y0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.724     9.963 r  Y0_OBUF_inst/O
                         net (fo=0)                   0.000     9.963    Y0
    T22                                                               r  Y0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            Y2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.741ns  (logic 4.971ns (51.033%)  route 4.770ns (48.967%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    H22                  IBUF (Prop_ibuf_I_O)         1.316     1.316 r  EN_IBUF_inst/O
                         net (fo=4, routed)           3.100     4.416    EN_IBUF
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.124     4.540 r  Y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     6.210    Y2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531     9.741 r  Y2_OBUF_inst/O
                         net (fo=0)                   0.000     9.741    Y2
    U22                                                               r  Y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            Y1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.721ns  (logic 4.954ns (50.959%)  route 4.767ns (49.041%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    H22                  IBUF (Prop_ibuf_I_O)         1.316     1.316 r  EN_IBUF_inst/O
                         net (fo=4, routed)           3.095     4.411    EN_IBUF
    SLICE_X113Y47        LUT3 (Prop_lut3_I1_O)        0.124     4.535 r  Y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     6.207    Y1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514     9.721 r  Y1_OBUF_inst/O
                         net (fo=0)                   0.000     9.721    Y1
    T21                                                               r  Y1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            Y2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.701ns (54.600%)  route 1.414ns (45.400%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  B (IN)
                         net (fo=0)                   0.000     0.000    B
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 f  B_IBUF_inst/O
                         net (fo=4, routed)           1.073     1.497    B_IBUF
    SLICE_X113Y47        LUT3 (Prop_lut3_I0_O)        0.045     1.542 r  Y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.341     1.883    Y2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.115 r  Y2_OBUF_inst/O
                         net (fo=0)                   0.000     3.115    Y2
    U22                                                               r  Y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            Y1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.133ns  (logic 1.666ns (53.179%)  route 1.467ns (46.821%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    G22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  A_IBUF_inst/O
                         net (fo=4, routed)           1.140     1.546    A_IBUF
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.045     1.591 r  Y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.327     1.918    Y1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.133 r  Y1_OBUF_inst/O
                         net (fo=0)                   0.000     3.133    Y1
    T21                                                               r  Y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            Y3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.173ns  (logic 1.770ns (55.788%)  route 1.403ns (44.212%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    F22                  IBUF (Prop_ibuf_I_O)         0.424     0.424 r  B_IBUF_inst/O
                         net (fo=4, routed)           1.073     1.497    B_IBUF
    SLICE_X113Y47        LUT3 (Prop_lut3_I0_O)        0.049     1.546 r  Y3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.330     1.875    Y3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.298     3.173 r  Y3_OBUF_inst/O
                         net (fo=0)                   0.000     3.173    Y3
    U21                                                               r  Y3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            Y0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.740ns (54.242%)  route 1.468ns (45.758%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    G22                  IBUF (Prop_ibuf_I_O)         0.406     0.406 f  A_IBUF_inst/O
                         net (fo=4, routed)           1.140     1.546    A_IBUF
    SLICE_X113Y47        LUT3 (Prop_lut3_I2_O)        0.048     1.594 r  Y0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     1.922    Y0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.285     3.207 r  Y0_OBUF_inst/O
                         net (fo=0)                   0.000     3.207    Y0
    T22                                                               r  Y0 (OUT)
  -------------------------------------------------------------------    -------------------





