
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f04  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  080080d4  080080d4  000090d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008208  08008208  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008208  08008208  00009208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008210  08008210  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008210  08008210  00009210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008214  08008214  00009214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008218  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000062a4  20000060  08008278  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006304  08008278  0000a304  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d001  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003de8  00000000  00000000  00027091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001828  00000000  00000000  0002ae80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c7  00000000  00000000  0002c6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026dfb  00000000  00000000  0002d96f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d713  00000000  00000000  0005476a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee5dc  00000000  00000000  00071e7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00160459  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006824  00000000  00000000  0016049c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000091  00000000  00000000  00166cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080080bc 	.word	0x080080bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	080080bc 	.word	0x080080bc

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	200048dc 	.word	0x200048dc

080002a4 <__aeabi_uldivmod>:
 80002a4:	b953      	cbnz	r3, 80002bc <__aeabi_uldivmod+0x18>
 80002a6:	b94a      	cbnz	r2, 80002bc <__aeabi_uldivmod+0x18>
 80002a8:	2900      	cmp	r1, #0
 80002aa:	bf08      	it	eq
 80002ac:	2800      	cmpeq	r0, #0
 80002ae:	bf1c      	itt	ne
 80002b0:	f04f 31ff 	movne.w	r1, #4294967295
 80002b4:	f04f 30ff 	movne.w	r0, #4294967295
 80002b8:	f000 b988 	b.w	80005cc <__aeabi_idiv0>
 80002bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c4:	f000 f806 	bl	80002d4 <__udivmoddi4>
 80002c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d0:	b004      	add	sp, #16
 80002d2:	4770      	bx	lr

080002d4 <__udivmoddi4>:
 80002d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d8:	9d08      	ldr	r5, [sp, #32]
 80002da:	468e      	mov	lr, r1
 80002dc:	4604      	mov	r4, r0
 80002de:	4688      	mov	r8, r1
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d14a      	bne.n	800037a <__udivmoddi4+0xa6>
 80002e4:	428a      	cmp	r2, r1
 80002e6:	4617      	mov	r7, r2
 80002e8:	d962      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	b14e      	cbz	r6, 8000304 <__udivmoddi4+0x30>
 80002f0:	f1c6 0320 	rsb	r3, r6, #32
 80002f4:	fa01 f806 	lsl.w	r8, r1, r6
 80002f8:	fa20 f303 	lsr.w	r3, r0, r3
 80002fc:	40b7      	lsls	r7, r6
 80002fe:	ea43 0808 	orr.w	r8, r3, r8
 8000302:	40b4      	lsls	r4, r6
 8000304:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000310:	0c23      	lsrs	r3, r4, #16
 8000312:	fb0e 8811 	mls	r8, lr, r1, r8
 8000316:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800031a:	fb01 f20c 	mul.w	r2, r1, ip
 800031e:	429a      	cmp	r2, r3
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x62>
 8000322:	18fb      	adds	r3, r7, r3
 8000324:	f101 30ff 	add.w	r0, r1, #4294967295
 8000328:	f080 80ea 	bcs.w	8000500 <__udivmoddi4+0x22c>
 800032c:	429a      	cmp	r2, r3
 800032e:	f240 80e7 	bls.w	8000500 <__udivmoddi4+0x22c>
 8000332:	3902      	subs	r1, #2
 8000334:	443b      	add	r3, r7
 8000336:	1a9a      	subs	r2, r3, r2
 8000338:	b2a3      	uxth	r3, r4
 800033a:	fbb2 f0fe 	udiv	r0, r2, lr
 800033e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb00 fc0c 	mul.w	ip, r0, ip
 800034a:	459c      	cmp	ip, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x8e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295
 8000354:	f080 80d6 	bcs.w	8000504 <__udivmoddi4+0x230>
 8000358:	459c      	cmp	ip, r3
 800035a:	f240 80d3 	bls.w	8000504 <__udivmoddi4+0x230>
 800035e:	443b      	add	r3, r7
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000366:	eba3 030c 	sub.w	r3, r3, ip
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa2>
 800036e:	40f3      	lsrs	r3, r6
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xb6>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb0>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa2>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x14c>
 8000392:	4573      	cmp	r3, lr
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xc8>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 8105 	bhi.w	80005a6 <__udivmoddi4+0x2d2>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb6e 0203 	sbc.w	r2, lr, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	4690      	mov	r8, r2
 80003a6:	2d00      	cmp	r5, #0
 80003a8:	d0e5      	beq.n	8000376 <__udivmoddi4+0xa2>
 80003aa:	e9c5 4800 	strd	r4, r8, [r5]
 80003ae:	e7e2      	b.n	8000376 <__udivmoddi4+0xa2>
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f000 8090 	beq.w	80004d6 <__udivmoddi4+0x202>
 80003b6:	fab2 f682 	clz	r6, r2
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f040 80a4 	bne.w	8000508 <__udivmoddi4+0x234>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	0c03      	lsrs	r3, r0, #16
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	b280      	uxth	r0, r0
 80003ca:	b2bc      	uxth	r4, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb2 fcfe 	udiv	ip, r2, lr
 80003d2:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003da:	fb04 f20c 	mul.w	r2, r4, ip
 80003de:	429a      	cmp	r2, r3
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x11e>
 80003e2:	18fb      	adds	r3, r7, r3
 80003e4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e8:	d202      	bcs.n	80003f0 <__udivmoddi4+0x11c>
 80003ea:	429a      	cmp	r2, r3
 80003ec:	f200 80e0 	bhi.w	80005b0 <__udivmoddi4+0x2dc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003fc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000400:	fb02 f404 	mul.w	r4, r2, r4
 8000404:	429c      	cmp	r4, r3
 8000406:	d907      	bls.n	8000418 <__udivmoddi4+0x144>
 8000408:	18fb      	adds	r3, r7, r3
 800040a:	f102 30ff 	add.w	r0, r2, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x142>
 8000410:	429c      	cmp	r4, r3
 8000412:	f200 80ca 	bhi.w	80005aa <__udivmoddi4+0x2d6>
 8000416:	4602      	mov	r2, r0
 8000418:	1b1b      	subs	r3, r3, r4
 800041a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x98>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa0e f401 	lsl.w	r4, lr, r1
 8000430:	fa20 f306 	lsr.w	r3, r0, r6
 8000434:	fa2e fe06 	lsr.w	lr, lr, r6
 8000438:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800043c:	4323      	orrs	r3, r4
 800043e:	fa00 f801 	lsl.w	r8, r0, r1
 8000442:	fa1f fc87 	uxth.w	ip, r7
 8000446:	fbbe f0f9 	udiv	r0, lr, r9
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000450:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000454:	fb00 fe0c 	mul.w	lr, r0, ip
 8000458:	45a6      	cmp	lr, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d909      	bls.n	8000474 <__udivmoddi4+0x1a0>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f100 3aff 	add.w	sl, r0, #4294967295
 8000466:	f080 809c 	bcs.w	80005a2 <__udivmoddi4+0x2ce>
 800046a:	45a6      	cmp	lr, r4
 800046c:	f240 8099 	bls.w	80005a2 <__udivmoddi4+0x2ce>
 8000470:	3802      	subs	r0, #2
 8000472:	443c      	add	r4, r7
 8000474:	eba4 040e 	sub.w	r4, r4, lr
 8000478:	fa1f fe83 	uxth.w	lr, r3
 800047c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000480:	fb09 4413 	mls	r4, r9, r3, r4
 8000484:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000488:	fb03 fc0c 	mul.w	ip, r3, ip
 800048c:	45a4      	cmp	ip, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1ce>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f103 3eff 	add.w	lr, r3, #4294967295
 8000496:	f080 8082 	bcs.w	800059e <__udivmoddi4+0x2ca>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d97f      	bls.n	800059e <__udivmoddi4+0x2ca>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a6:	eba4 040c 	sub.w	r4, r4, ip
 80004aa:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ae:	4564      	cmp	r4, ip
 80004b0:	4673      	mov	r3, lr
 80004b2:	46e1      	mov	r9, ip
 80004b4:	d362      	bcc.n	800057c <__udivmoddi4+0x2a8>
 80004b6:	d05f      	beq.n	8000578 <__udivmoddi4+0x2a4>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x1fe>
 80004ba:	ebb8 0203 	subs.w	r2, r8, r3
 80004be:	eb64 0409 	sbc.w	r4, r4, r9
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ca:	431e      	orrs	r6, r3
 80004cc:	40cc      	lsrs	r4, r1
 80004ce:	e9c5 6400 	strd	r6, r4, [r5]
 80004d2:	2100      	movs	r1, #0
 80004d4:	e74f      	b.n	8000376 <__udivmoddi4+0xa2>
 80004d6:	fbb1 fcf2 	udiv	ip, r1, r2
 80004da:	0c01      	lsrs	r1, r0, #16
 80004dc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004e0:	b280      	uxth	r0, r0
 80004e2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e6:	463b      	mov	r3, r7
 80004e8:	4638      	mov	r0, r7
 80004ea:	463c      	mov	r4, r7
 80004ec:	46b8      	mov	r8, r7
 80004ee:	46be      	mov	lr, r7
 80004f0:	2620      	movs	r6, #32
 80004f2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f6:	eba2 0208 	sub.w	r2, r2, r8
 80004fa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fe:	e766      	b.n	80003ce <__udivmoddi4+0xfa>
 8000500:	4601      	mov	r1, r0
 8000502:	e718      	b.n	8000336 <__udivmoddi4+0x62>
 8000504:	4610      	mov	r0, r2
 8000506:	e72c      	b.n	8000362 <__udivmoddi4+0x8e>
 8000508:	f1c6 0220 	rsb	r2, r6, #32
 800050c:	fa2e f302 	lsr.w	r3, lr, r2
 8000510:	40b7      	lsls	r7, r6
 8000512:	40b1      	lsls	r1, r6
 8000514:	fa20 f202 	lsr.w	r2, r0, r2
 8000518:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800051c:	430a      	orrs	r2, r1
 800051e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000522:	b2bc      	uxth	r4, r7
 8000524:	fb0e 3318 	mls	r3, lr, r8, r3
 8000528:	0c11      	lsrs	r1, r2, #16
 800052a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052e:	fb08 f904 	mul.w	r9, r8, r4
 8000532:	40b0      	lsls	r0, r6
 8000534:	4589      	cmp	r9, r1
 8000536:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800053a:	b280      	uxth	r0, r0
 800053c:	d93e      	bls.n	80005bc <__udivmoddi4+0x2e8>
 800053e:	1879      	adds	r1, r7, r1
 8000540:	f108 3cff 	add.w	ip, r8, #4294967295
 8000544:	d201      	bcs.n	800054a <__udivmoddi4+0x276>
 8000546:	4589      	cmp	r9, r1
 8000548:	d81f      	bhi.n	800058a <__udivmoddi4+0x2b6>
 800054a:	eba1 0109 	sub.w	r1, r1, r9
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	fb0e 1119 	mls	r1, lr, r9, r1
 800055a:	b292      	uxth	r2, r2
 800055c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000560:	4542      	cmp	r2, r8
 8000562:	d229      	bcs.n	80005b8 <__udivmoddi4+0x2e4>
 8000564:	18ba      	adds	r2, r7, r2
 8000566:	f109 31ff 	add.w	r1, r9, #4294967295
 800056a:	d2c4      	bcs.n	80004f6 <__udivmoddi4+0x222>
 800056c:	4542      	cmp	r2, r8
 800056e:	d2c2      	bcs.n	80004f6 <__udivmoddi4+0x222>
 8000570:	f1a9 0102 	sub.w	r1, r9, #2
 8000574:	443a      	add	r2, r7
 8000576:	e7be      	b.n	80004f6 <__udivmoddi4+0x222>
 8000578:	45f0      	cmp	r8, lr
 800057a:	d29d      	bcs.n	80004b8 <__udivmoddi4+0x1e4>
 800057c:	ebbe 0302 	subs.w	r3, lr, r2
 8000580:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000584:	3801      	subs	r0, #1
 8000586:	46e1      	mov	r9, ip
 8000588:	e796      	b.n	80004b8 <__udivmoddi4+0x1e4>
 800058a:	eba7 0909 	sub.w	r9, r7, r9
 800058e:	4449      	add	r1, r9
 8000590:	f1a8 0c02 	sub.w	ip, r8, #2
 8000594:	fbb1 f9fe 	udiv	r9, r1, lr
 8000598:	fb09 f804 	mul.w	r8, r9, r4
 800059c:	e7db      	b.n	8000556 <__udivmoddi4+0x282>
 800059e:	4673      	mov	r3, lr
 80005a0:	e77f      	b.n	80004a2 <__udivmoddi4+0x1ce>
 80005a2:	4650      	mov	r0, sl
 80005a4:	e766      	b.n	8000474 <__udivmoddi4+0x1a0>
 80005a6:	4608      	mov	r0, r1
 80005a8:	e6fd      	b.n	80003a6 <__udivmoddi4+0xd2>
 80005aa:	443b      	add	r3, r7
 80005ac:	3a02      	subs	r2, #2
 80005ae:	e733      	b.n	8000418 <__udivmoddi4+0x144>
 80005b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b4:	443b      	add	r3, r7
 80005b6:	e71c      	b.n	80003f2 <__udivmoddi4+0x11e>
 80005b8:	4649      	mov	r1, r9
 80005ba:	e79c      	b.n	80004f6 <__udivmoddi4+0x222>
 80005bc:	eba1 0109 	sub.w	r1, r1, r9
 80005c0:	46c4      	mov	ip, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c4      	b.n	8000556 <__udivmoddi4+0x282>

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <vApplicationGetIdleTaskMemory>:
 * @param ppxIdleTaskStackBuffer Double pointer to the task's stack buffer.
 * @param puxIdleTaskStackSize Pointer to the size of the stack.
 */
void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
                                   StackType_t **ppxIdleTaskStackBuffer,
                                   uint32_t *puxIdleTaskStackSize) {
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]

    /**
     * Pass out a pointer to the StaticTask_t structure in which the Idle task's state will be
     * stored.
     */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	4a07      	ldr	r2, [pc, #28]	@ (80005fc <vApplicationGetIdleTaskMemory+0x2c>)
 80005e0:	601a      	str	r2, [r3, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
 80005e2:	68bb      	ldr	r3, [r7, #8]
 80005e4:	4a06      	ldr	r2, [pc, #24]	@ (8000600 <vApplicationGetIdleTaskMemory+0x30>)
 80005e6:	601a      	str	r2, [r3, #0]
    /**
     * Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
     * Note that, as the array is necessarily of type StackType_t,
     * configMINIMAL_STACK_SIZE is specified in words, not bytes.
     */
    *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2280      	movs	r2, #128	@ 0x80
 80005ec:	601a      	str	r2, [r3, #0]
}
 80005ee:	bf00      	nop
 80005f0:	3714      	adds	r7, #20
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	2000007c 	.word	0x2000007c
 8000600:	20000124 	.word	0x20000124

08000604 <vApplicationGetTimerTaskMemory>:
 * @param ppxTimerTaskStackBuffer Double pointer to the Timer task's stack buffer.
 * @param puxTimerTaskStackSize Pointer to the stack size.
 */
void vApplicationGetTimerTaskMemory(StaticTask_t **ppxTimerTaskTCBBuffer,
                                    StackType_t **ppxTimerTaskStackBuffer,
                                    uint32_t *puxTimerTaskStackSize) {
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	607a      	str	r2, [r7, #4]

    /**
     * Pass out a pointer to the StaticTask_t structure in which the Timer task's state will be
     * stored.
     */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	4a07      	ldr	r2, [pc, #28]	@ (8000630 <vApplicationGetTimerTaskMemory+0x2c>)
 8000614:	601a      	str	r2, [r3, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	4a06      	ldr	r2, [pc, #24]	@ (8000634 <vApplicationGetTimerTaskMemory+0x30>)
 800061a:	601a      	str	r2, [r3, #0]
    /**
     * Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
     * Note that, as the array is necessarily of type StackType_t,
     * configTIMER_TASK_STACK_DEPTH is specified in words, not bytes.
     */
    *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000622:	601a      	str	r2, [r3, #0]
}
 8000624:	bf00      	nop
 8000626:	3714      	adds	r7, #20
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	20000324 	.word	0x20000324
 8000634:	200003cc 	.word	0x200003cc

08000638 <vInitTasks>:
/**
 * @brief  Initializes and creates all FreeRTOS application tasks.
 * @retval None
 */
void vInitTasks(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
    /* Create LED control task */
    vCreateLedTask();
 800063c:	f000 f836 	bl	80006ac <vCreateLedTask>
}
 8000640:	bf00      	nop
 8000642:	bd80      	pop	{r7, pc}

08000644 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME","
 8000648:	4803      	ldr	r0, [pc, #12]	@ (8000658 <_cbSendSystemDesc+0x14>)
 800064a:	f006 ffb7 	bl	80075bc <SEGGER_SYSVIEW_SendSysDesc>
							 "O="SYSVIEW_OP_SYS_NAME","
							 "D="SYSVIEW_DEVICE_NAME","
							 "C="SYSVIEW_TARGET_CORE);
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800064e:	4803      	ldr	r0, [pc, #12]	@ (800065c <_cbSendSystemDesc+0x18>)
 8000650:	f006 ffb4 	bl	80075bc <SEGGER_SYSVIEW_SendSysDesc>
}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}
 8000658:	080080d4 	.word	0x080080d4
 800065c:	08008114 	.word	0x08008114

08000660 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8000664:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <SEGGER_SYSVIEW_Conf+0x20>)
 8000666:	6818      	ldr	r0, [r3, #0]
 8000668:	4b05      	ldr	r3, [pc, #20]	@ (8000680 <SEGGER_SYSVIEW_Conf+0x20>)
 800066a:	6819      	ldr	r1, [r3, #0]
 800066c:	4b05      	ldr	r3, [pc, #20]	@ (8000684 <SEGGER_SYSVIEW_Conf+0x24>)
 800066e:	4a06      	ldr	r2, [pc, #24]	@ (8000688 <SEGGER_SYSVIEW_Conf+0x28>)
 8000670:	f006 fc2a 	bl	8006ec8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8000674:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000678:	f006 fc6a 	bl	8006f50 <SEGGER_SYSVIEW_SetRAMBase>
}
 800067c:	bf00      	nop
 800067e:	bd80      	pop	{r7, pc}
 8000680:	20000000 	.word	0x20000000
 8000684:	08000645 	.word	0x08000645
 8000688:	08008200 	.word	0x08008200

0800068c <prvLedTask>:
 * @brief  LED task function.
 * @param  Parameters: Pointer to task-specific parameters (unused).
 * @retval None
 */
static void prvLedTask(void *Parameters)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
    (void)Parameters; /* Suppress unused parameter warning */

    for (;;)
    {
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000694:	2120      	movs	r1, #32
 8000696:	4804      	ldr	r0, [pc, #16]	@ (80006a8 <prvLedTask+0x1c>)
 8000698:	f001 fa15 	bl	8001ac6 <HAL_GPIO_TogglePin>
        vTaskDelay(pdMS_TO_TICKS(500)); /**< Delay for 500 ms */
 800069c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006a0:	f004 f864 	bl	800476c <vTaskDelay>
        HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80006a4:	bf00      	nop
 80006a6:	e7f5      	b.n	8000694 <prvLedTask+0x8>
 80006a8:	40020000 	.word	0x40020000

080006ac <vCreateLedTask>:
/**
 * @brief  Creates the LED control task.
 * @retval None
 */
void vCreateLedTask(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af02      	add	r7, sp, #8
    xTaskCreate(prvLedTask,            /**< Task function */
 80006b2:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <vCreateLedTask+0x20>)
 80006b4:	9301      	str	r3, [sp, #4]
 80006b6:	2301      	movs	r3, #1
 80006b8:	9300      	str	r3, [sp, #0]
 80006ba:	2300      	movs	r3, #0
 80006bc:	2280      	movs	r2, #128	@ 0x80
 80006be:	4904      	ldr	r1, [pc, #16]	@ (80006d0 <vCreateLedTask+0x24>)
 80006c0:	4804      	ldr	r0, [pc, #16]	@ (80006d4 <vCreateLedTask+0x28>)
 80006c2:	f003 fed4 	bl	800446e <xTaskCreate>
                "LED_TASK",            /**< Task name (for debug) */
                configMINIMAL_STACK_SIZE, /**< Stack size */
                NULL,                  /**< Task parameters */
                1,                     /**< Task priority */
                &xLedTaskHandle);      /**< Task handle reference */
}
 80006c6:	bf00      	nop
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	200007cc 	.word	0x200007cc
 80006d0:	08008124 	.word	0x08008124
 80006d4:	0800068d 	.word	0x0800068d

080006d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006dc:	f000 fba6 	bl	8000e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e0:	f000 f810 	bl	8000704 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e4:	f000 f904 	bl	80008f0 <MX_GPIO_Init>
  MX_DMA_Init();
 80006e8:	f000 f8da 	bl	80008a0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80006ec:	f000 f8ae 	bl	800084c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80006f0:	f000 f876 	bl	80007e0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

#if( defined(configUSE_SEGGER_SYSTEM_VIEWER_HOOKS) && \
   (configUSE_SEGGER_SYSTEM_VIEWER_HOOKS != 0) )
  /* Call SEGGER SysView Configuration */
  SEGGER_SYSVIEW_Conf();
 80006f4:	f7ff ffb4 	bl	8000660 <SEGGER_SYSVIEW_Conf>
#endif

  vInitTasks();
 80006f8:	f7ff ff9e 	bl	8000638 <vInitTasks>

  vTaskStartScheduler();                // Start the RTOS scheduler
 80006fc:	f004 f8d4 	bl	80048a8 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000700:	bf00      	nop
 8000702:	e7fd      	b.n	8000700 <main+0x28>

08000704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b094      	sub	sp, #80	@ 0x50
 8000708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070a:	f107 031c 	add.w	r3, r7, #28
 800070e:	2234      	movs	r2, #52	@ 0x34
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f007 fbe1 	bl	8007eda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
 8000726:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000728:	2300      	movs	r3, #0
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	4b2a      	ldr	r3, [pc, #168]	@ (80007d8 <SystemClock_Config+0xd4>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000730:	4a29      	ldr	r2, [pc, #164]	@ (80007d8 <SystemClock_Config+0xd4>)
 8000732:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000736:	6413      	str	r3, [r2, #64]	@ 0x40
 8000738:	4b27      	ldr	r3, [pc, #156]	@ (80007d8 <SystemClock_Config+0xd4>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000744:	2300      	movs	r3, #0
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	4b24      	ldr	r3, [pc, #144]	@ (80007dc <SystemClock_Config+0xd8>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000750:	4a22      	ldr	r2, [pc, #136]	@ (80007dc <SystemClock_Config+0xd8>)
 8000752:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000756:	6013      	str	r3, [r2, #0]
 8000758:	4b20      	ldr	r3, [pc, #128]	@ (80007dc <SystemClock_Config+0xd8>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000760:	603b      	str	r3, [r7, #0]
 8000762:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000764:	2302      	movs	r3, #2
 8000766:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000768:	2301      	movs	r3, #1
 800076a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800076c:	2310      	movs	r3, #16
 800076e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000770:	2302      	movs	r3, #2
 8000772:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000774:	2300      	movs	r3, #0
 8000776:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000778:	2310      	movs	r3, #16
 800077a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800077c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000780:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000782:	2304      	movs	r3, #4
 8000784:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000786:	2302      	movs	r3, #2
 8000788:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800078a:	2302      	movs	r3, #2
 800078c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078e:	f107 031c 	add.w	r3, r7, #28
 8000792:	4618      	mov	r0, r3
 8000794:	f001 fd2e 	bl	80021f4 <HAL_RCC_OscConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800079e:	f000 f927 	bl	80009f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a2:	230f      	movs	r3, #15
 80007a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a6:	2302      	movs	r3, #2
 80007a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007b8:	f107 0308 	add.w	r3, r7, #8
 80007bc:	2102      	movs	r1, #2
 80007be:	4618      	mov	r0, r3
 80007c0:	f001 f99c 	bl	8001afc <HAL_RCC_ClockConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007ca:	f000 f911 	bl	80009f0 <Error_Handler>
  }
}
 80007ce:	bf00      	nop
 80007d0:	3750      	adds	r7, #80	@ 0x50
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40007000 	.word	0x40007000

080007e0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007e6:	463b      	mov	r3, r7
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80007ee:	4b15      	ldr	r3, [pc, #84]	@ (8000844 <MX_TIM6_Init+0x64>)
 80007f0:	4a15      	ldr	r2, [pc, #84]	@ (8000848 <MX_TIM6_Init+0x68>)
 80007f2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80007f4:	4b13      	ldr	r3, [pc, #76]	@ (8000844 <MX_TIM6_Init+0x64>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007fa:	4b12      	ldr	r3, [pc, #72]	@ (8000844 <MX_TIM6_Init+0x64>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 8399;
 8000800:	4b10      	ldr	r3, [pc, #64]	@ (8000844 <MX_TIM6_Init+0x64>)
 8000802:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000806:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000808:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <MX_TIM6_Init+0x64>)
 800080a:	2200      	movs	r2, #0
 800080c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800080e:	480d      	ldr	r0, [pc, #52]	@ (8000844 <MX_TIM6_Init+0x64>)
 8000810:	f001 ff8e 	bl	8002730 <HAL_TIM_Base_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800081a:	f000 f8e9 	bl	80009f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800081e:	2300      	movs	r3, #0
 8000820:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000822:	2300      	movs	r3, #0
 8000824:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000826:	463b      	mov	r3, r7
 8000828:	4619      	mov	r1, r3
 800082a:	4806      	ldr	r0, [pc, #24]	@ (8000844 <MX_TIM6_Init+0x64>)
 800082c:	f002 f9fe 	bl	8002c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000836:	f000 f8db 	bl	80009f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800083a:	bf00      	nop
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	200007d0 	.word	0x200007d0
 8000848:	40001000 	.word	0x40001000

0800084c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000850:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000852:	4a12      	ldr	r2, [pc, #72]	@ (800089c <MX_USART2_UART_Init+0x50>)
 8000854:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000858:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800085c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000864:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000866:	2200      	movs	r2, #0
 8000868:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800086a:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 800086c:	2200      	movs	r2, #0
 800086e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000872:	220c      	movs	r2, #12
 8000874:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <MX_USART2_UART_Init+0x4c>)
 8000884:	f002 fa62 	bl	8002d4c <HAL_UART_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800088e:	f000 f8af 	bl	80009f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	20000818 	.word	0x20000818
 800089c:	40004400 	.word	0x40004400

080008a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	4b10      	ldr	r3, [pc, #64]	@ (80008ec <MX_DMA_Init+0x4c>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a0f      	ldr	r2, [pc, #60]	@ (80008ec <MX_DMA_Init+0x4c>)
 80008b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b0d      	ldr	r3, [pc, #52]	@ (80008ec <MX_DMA_Init+0x4c>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2105      	movs	r1, #5
 80008c6:	2010      	movs	r0, #16
 80008c8:	f000 fbaa 	bl	8001020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80008cc:	2010      	movs	r0, #16
 80008ce:	f000 fbc3 	bl	8001058 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2105      	movs	r1, #5
 80008d6:	2011      	movs	r0, #17
 80008d8:	f000 fba2 	bl	8001020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80008dc:	2011      	movs	r0, #17
 80008de:	f000 fbbb 	bl	8001058 <HAL_NVIC_EnableIRQ>

}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40023800 	.word	0x40023800

080008f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08a      	sub	sp, #40	@ 0x28
 80008f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	f107 0314 	add.w	r3, r7, #20
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
 8000904:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	613b      	str	r3, [r7, #16]
 800090a:	4b2d      	ldr	r3, [pc, #180]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	4a2c      	ldr	r2, [pc, #176]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	6313      	str	r3, [r2, #48]	@ 0x30
 8000916:	4b2a      	ldr	r3, [pc, #168]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	f003 0304 	and.w	r3, r3, #4
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	4b26      	ldr	r3, [pc, #152]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092a:	4a25      	ldr	r2, [pc, #148]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 800092c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000930:	6313      	str	r3, [r2, #48]	@ 0x30
 8000932:	4b23      	ldr	r3, [pc, #140]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]
 8000942:	4b1f      	ldr	r3, [pc, #124]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000946:	4a1e      	ldr	r2, [pc, #120]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6313      	str	r3, [r2, #48]	@ 0x30
 800094e:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	60bb      	str	r3, [r7, #8]
 8000958:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	607b      	str	r3, [r7, #4]
 800095e:	4b18      	ldr	r3, [pc, #96]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	4a17      	ldr	r2, [pc, #92]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 8000964:	f043 0302 	orr.w	r3, r3, #2
 8000968:	6313      	str	r3, [r2, #48]	@ 0x30
 800096a:	4b15      	ldr	r3, [pc, #84]	@ (80009c0 <MX_GPIO_Init+0xd0>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	f003 0302 	and.w	r3, r3, #2
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	2120      	movs	r1, #32
 800097a:	4812      	ldr	r0, [pc, #72]	@ (80009c4 <MX_GPIO_Init+0xd4>)
 800097c:	f001 f88a 	bl	8001a94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000980:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000984:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000986:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800098a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000990:	f107 0314 	add.w	r3, r7, #20
 8000994:	4619      	mov	r1, r3
 8000996:	480c      	ldr	r0, [pc, #48]	@ (80009c8 <MX_GPIO_Init+0xd8>)
 8000998:	f000 fee8 	bl	800176c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800099c:	2320      	movs	r3, #32
 800099e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a0:	2301      	movs	r3, #1
 80009a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	4619      	mov	r1, r3
 80009b2:	4804      	ldr	r0, [pc, #16]	@ (80009c4 <MX_GPIO_Init+0xd4>)
 80009b4:	f000 feda 	bl	800176c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009b8:	bf00      	nop
 80009ba:	3728      	adds	r7, #40	@ 0x28
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40020000 	.word	0x40020000
 80009c8:	40020800 	.word	0x40020800

080009cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a04      	ldr	r2, [pc, #16]	@ (80009ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d101      	bne.n	80009e2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009de:	f000 fa47 	bl	8000e70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40001400 	.word	0x40001400

080009f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f4:	b672      	cpsid	i
}
 80009f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <Error_Handler+0x8>

080009fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	607b      	str	r3, [r7, #4]
 8000a06:	4b12      	ldr	r3, [pc, #72]	@ (8000a50 <HAL_MspInit+0x54>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0a:	4a11      	ldr	r2, [pc, #68]	@ (8000a50 <HAL_MspInit+0x54>)
 8000a0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a12:	4b0f      	ldr	r3, [pc, #60]	@ (8000a50 <HAL_MspInit+0x54>)
 8000a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1e:	2300      	movs	r3, #0
 8000a20:	603b      	str	r3, [r7, #0]
 8000a22:	4b0b      	ldr	r3, [pc, #44]	@ (8000a50 <HAL_MspInit+0x54>)
 8000a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a26:	4a0a      	ldr	r2, [pc, #40]	@ (8000a50 <HAL_MspInit+0x54>)
 8000a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a2e:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <HAL_MspInit+0x54>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a36:	603b      	str	r3, [r7, #0]
 8000a38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	210f      	movs	r1, #15
 8000a3e:	f06f 0001 	mvn.w	r0, #1
 8000a42:	f000 faed 	bl	8001020 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a46:	bf00      	nop
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40023800 	.word	0x40023800

08000a54 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b084      	sub	sp, #16
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a0e      	ldr	r2, [pc, #56]	@ (8000a9c <HAL_TIM_Base_MspInit+0x48>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d115      	bne.n	8000a92 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	60fb      	str	r3, [r7, #12]
 8000a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa0 <HAL_TIM_Base_MspInit+0x4c>)
 8000a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a6e:	4a0c      	ldr	r2, [pc, #48]	@ (8000aa0 <HAL_TIM_Base_MspInit+0x4c>)
 8000a70:	f043 0310 	orr.w	r3, r3, #16
 8000a74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a76:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa0 <HAL_TIM_Base_MspInit+0x4c>)
 8000a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7a:	f003 0310 	and.w	r3, r3, #16
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2100      	movs	r1, #0
 8000a86:	2036      	movs	r0, #54	@ 0x36
 8000a88:	f000 faca 	bl	8001020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a8c:	2036      	movs	r0, #54	@ 0x36
 8000a8e:	f000 fae3 	bl	8001058 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000a92:	bf00      	nop
 8000a94:	3710      	adds	r7, #16
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40001000 	.word	0x40001000
 8000aa0:	40023800 	.word	0x40023800

08000aa4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	@ 0x28
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a4b      	ldr	r2, [pc, #300]	@ (8000bf0 <HAL_UART_MspInit+0x14c>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	f040 8090 	bne.w	8000be8 <HAL_UART_MspInit+0x144>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ac8:	2300      	movs	r3, #0
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	4b49      	ldr	r3, [pc, #292]	@ (8000bf4 <HAL_UART_MspInit+0x150>)
 8000ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad0:	4a48      	ldr	r2, [pc, #288]	@ (8000bf4 <HAL_UART_MspInit+0x150>)
 8000ad2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ad6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad8:	4b46      	ldr	r3, [pc, #280]	@ (8000bf4 <HAL_UART_MspInit+0x150>)
 8000ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000adc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	4b42      	ldr	r3, [pc, #264]	@ (8000bf4 <HAL_UART_MspInit+0x150>)
 8000aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aec:	4a41      	ldr	r2, [pc, #260]	@ (8000bf4 <HAL_UART_MspInit+0x150>)
 8000aee:	f043 0301 	orr.w	r3, r3, #1
 8000af2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af4:	4b3f      	ldr	r3, [pc, #252]	@ (8000bf4 <HAL_UART_MspInit+0x150>)
 8000af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af8:	f003 0301 	and.w	r3, r3, #1
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b00:	230c      	movs	r3, #12
 8000b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b04:	2302      	movs	r3, #2
 8000b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b10:	2307      	movs	r3, #7
 8000b12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4837      	ldr	r0, [pc, #220]	@ (8000bf8 <HAL_UART_MspInit+0x154>)
 8000b1c:	f000 fe26 	bl	800176c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000b20:	4b36      	ldr	r3, [pc, #216]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b22:	4a37      	ldr	r2, [pc, #220]	@ (8000c00 <HAL_UART_MspInit+0x15c>)
 8000b24:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000b26:	4b35      	ldr	r3, [pc, #212]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b28:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000b2c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b2e:	4b33      	ldr	r3, [pc, #204]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b34:	4b31      	ldr	r3, [pc, #196]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b3a:	4b30      	ldr	r3, [pc, #192]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b40:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b42:	4b2e      	ldr	r3, [pc, #184]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b48:	4b2c      	ldr	r3, [pc, #176]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000b4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b54:	4b29      	ldr	r3, [pc, #164]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b5a:	4b28      	ldr	r3, [pc, #160]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000b60:	4826      	ldr	r0, [pc, #152]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b62:	f000 fa87 	bl	8001074 <HAL_DMA_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000b6c:	f7ff ff40 	bl	80009f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	4a22      	ldr	r2, [pc, #136]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b74:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b76:	4a21      	ldr	r2, [pc, #132]	@ (8000bfc <HAL_UART_MspInit+0x158>)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000b7c:	4b21      	ldr	r3, [pc, #132]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000b7e:	4a22      	ldr	r2, [pc, #136]	@ (8000c08 <HAL_UART_MspInit+0x164>)
 8000b80:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000b82:	4b20      	ldr	r3, [pc, #128]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000b84:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000b88:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000b8c:	2240      	movs	r2, #64	@ 0x40
 8000b8e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b90:	4b1c      	ldr	r3, [pc, #112]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b96:	4b1b      	ldr	r3, [pc, #108]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000b98:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b9c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b9e:	4b19      	ldr	r3, [pc, #100]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ba4:	4b17      	ldr	r3, [pc, #92]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000baa:	4b16      	ldr	r3, [pc, #88]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000bb0:	4b14      	ldr	r3, [pc, #80]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bb6:	4b13      	ldr	r3, [pc, #76]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000bbc:	4811      	ldr	r0, [pc, #68]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000bbe:	f000 fa59 	bl	8001074 <HAL_DMA_Init>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8000bc8:	f7ff ff12 	bl	80009f0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	4a0d      	ldr	r2, [pc, #52]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000bd0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000bd2:	4a0c      	ldr	r2, [pc, #48]	@ (8000c04 <HAL_UART_MspInit+0x160>)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2105      	movs	r1, #5
 8000bdc:	2026      	movs	r0, #38	@ 0x26
 8000bde:	f000 fa1f 	bl	8001020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000be2:	2026      	movs	r0, #38	@ 0x26
 8000be4:	f000 fa38 	bl	8001058 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000be8:	bf00      	nop
 8000bea:	3728      	adds	r7, #40	@ 0x28
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40004400 	.word	0x40004400
 8000bf4:	40023800 	.word	0x40023800
 8000bf8:	40020000 	.word	0x40020000
 8000bfc:	20000860 	.word	0x20000860
 8000c00:	40026088 	.word	0x40026088
 8000c04:	200008c0 	.word	0x200008c0
 8000c08:	400260a0 	.word	0x400260a0

08000c0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08e      	sub	sp, #56	@ 0x38
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c14:	2300      	movs	r3, #0
 8000c16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	4b33      	ldr	r3, [pc, #204]	@ (8000cf0 <HAL_InitTick+0xe4>)
 8000c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c24:	4a32      	ldr	r2, [pc, #200]	@ (8000cf0 <HAL_InitTick+0xe4>)
 8000c26:	f043 0320 	orr.w	r3, r3, #32
 8000c2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c2c:	4b30      	ldr	r3, [pc, #192]	@ (8000cf0 <HAL_InitTick+0xe4>)
 8000c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c30:	f003 0320 	and.w	r3, r3, #32
 8000c34:	60fb      	str	r3, [r7, #12]
 8000c36:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c38:	f107 0210 	add.w	r2, r7, #16
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	4611      	mov	r1, r2
 8000c42:	4618      	mov	r0, r3
 8000c44:	f001 f874 	bl	8001d30 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c48:	6a3b      	ldr	r3, [r7, #32]
 8000c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d103      	bne.n	8000c5a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c52:	f001 f845 	bl	8001ce0 <HAL_RCC_GetPCLK1Freq>
 8000c56:	6378      	str	r0, [r7, #52]	@ 0x34
 8000c58:	e004      	b.n	8000c64 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000c5a:	f001 f841 	bl	8001ce0 <HAL_RCC_GetPCLK1Freq>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c66:	4a23      	ldr	r2, [pc, #140]	@ (8000cf4 <HAL_InitTick+0xe8>)
 8000c68:	fba2 2303 	umull	r2, r3, r2, r3
 8000c6c:	0c9b      	lsrs	r3, r3, #18
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000c72:	4b21      	ldr	r3, [pc, #132]	@ (8000cf8 <HAL_InitTick+0xec>)
 8000c74:	4a21      	ldr	r2, [pc, #132]	@ (8000cfc <HAL_InitTick+0xf0>)
 8000c76:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000c78:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf8 <HAL_InitTick+0xec>)
 8000c7a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c7e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000c80:	4a1d      	ldr	r2, [pc, #116]	@ (8000cf8 <HAL_InitTick+0xec>)
 8000c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c84:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000c86:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <HAL_InitTick+0xec>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <HAL_InitTick+0xec>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c92:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <HAL_InitTick+0xec>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8000c98:	4817      	ldr	r0, [pc, #92]	@ (8000cf8 <HAL_InitTick+0xec>)
 8000c9a:	f001 fd49 	bl	8002730 <HAL_TIM_Base_Init>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000ca4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d11b      	bne.n	8000ce4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000cac:	4812      	ldr	r0, [pc, #72]	@ (8000cf8 <HAL_InitTick+0xec>)
 8000cae:	f001 fd8f 	bl	80027d0 <HAL_TIM_Base_Start_IT>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000cb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d111      	bne.n	8000ce4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000cc0:	2037      	movs	r0, #55	@ 0x37
 8000cc2:	f000 f9c9 	bl	8001058 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2b0f      	cmp	r3, #15
 8000cca:	d808      	bhi.n	8000cde <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	2037      	movs	r0, #55	@ 0x37
 8000cd2:	f000 f9a5 	bl	8001020 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d00 <HAL_InitTick+0xf4>)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6013      	str	r3, [r2, #0]
 8000cdc:	e002      	b.n	8000ce4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000ce4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3738      	adds	r7, #56	@ 0x38
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	431bde83 	.word	0x431bde83
 8000cf8:	20000920 	.word	0x20000920
 8000cfc:	40001400 	.word	0x40001400
 8000d00:	20000004 	.word	0x20000004

08000d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <NMI_Handler+0x4>

08000d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <HardFault_Handler+0x4>

08000d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <MemManage_Handler+0x4>

08000d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <BusFault_Handler+0x4>

08000d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <UsageFault_Handler+0x4>

08000d2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000d3e:	f004 fbc7 	bl	80054d0 <xTaskGetSchedulerState>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d001      	beq.n	8000d4c <SysTick_Handler+0x12>
  {
      xPortSysTickHandler();
 8000d48:	f005 f94e 	bl	8005fe8 <xPortSysTickHandler>
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000d54:	4802      	ldr	r0, [pc, #8]	@ (8000d60 <DMA1_Stream5_IRQHandler+0x10>)
 8000d56:	f000 facd 	bl	80012f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000860 	.word	0x20000860

08000d64 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000d68:	4802      	ldr	r0, [pc, #8]	@ (8000d74 <DMA1_Stream6_IRQHandler+0x10>)
 8000d6a:	f000 fac3 	bl	80012f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200008c0 	.word	0x200008c0

08000d78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d7c:	4802      	ldr	r0, [pc, #8]	@ (8000d88 <USART2_IRQHandler+0x10>)
 8000d7e:	f002 f835 	bl	8002dec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	20000818 	.word	0x20000818

08000d8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d90:	4802      	ldr	r0, [pc, #8]	@ (8000d9c <TIM6_DAC_IRQHandler+0x10>)
 8000d92:	f001 fd8d 	bl	80028b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	200007d0 	.word	0x200007d0

08000da0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000da4:	4802      	ldr	r0, [pc, #8]	@ (8000db0 <TIM7_IRQHandler+0x10>)
 8000da6:	f001 fd83 	bl	80028b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000daa:	bf00      	nop
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000920 	.word	0x20000920

08000db4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000db8:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <SystemInit+0x20>)
 8000dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dbe:	4a05      	ldr	r2, [pc, #20]	@ (8000dd4 <SystemInit+0x20>)
 8000dc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000dd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e10 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ddc:	f7ff ffea 	bl	8000db4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000de0:	480c      	ldr	r0, [pc, #48]	@ (8000e14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000de2:	490d      	ldr	r1, [pc, #52]	@ (8000e18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000de4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de8:	e002      	b.n	8000df0 <LoopCopyDataInit>

08000dea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dee:	3304      	adds	r3, #4

08000df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df4:	d3f9      	bcc.n	8000dea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000df8:	4c0a      	ldr	r4, [pc, #40]	@ (8000e24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dfc:	e001      	b.n	8000e02 <LoopFillZerobss>

08000dfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e00:	3204      	adds	r2, #4

08000e02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e04:	d3fb      	bcc.n	8000dfe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000e06:	f007 f8cf 	bl	8007fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e0a:	f7ff fc65 	bl	80006d8 <main>
  bx  lr    
 8000e0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e18:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000e1c:	08008218 	.word	0x08008218
  ldr r2, =_sbss
 8000e20:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000e24:	20006304 	.word	0x20006304

08000e28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e28:	e7fe      	b.n	8000e28 <ADC_IRQHandler>
	...

08000e2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e30:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <HAL_Init+0x40>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a0d      	ldr	r2, [pc, #52]	@ (8000e6c <HAL_Init+0x40>)
 8000e36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e6c <HAL_Init+0x40>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a0a      	ldr	r2, [pc, #40]	@ (8000e6c <HAL_Init+0x40>)
 8000e42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e48:	4b08      	ldr	r3, [pc, #32]	@ (8000e6c <HAL_Init+0x40>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a07      	ldr	r2, [pc, #28]	@ (8000e6c <HAL_Init+0x40>)
 8000e4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e54:	2003      	movs	r0, #3
 8000e56:	f000 f8d8 	bl	800100a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e5a:	200f      	movs	r0, #15
 8000e5c:	f7ff fed6 	bl	8000c0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e60:	f7ff fdcc 	bl	80009fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40023c00 	.word	0x40023c00

08000e70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e74:	4b06      	ldr	r3, [pc, #24]	@ (8000e90 <HAL_IncTick+0x20>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4b06      	ldr	r3, [pc, #24]	@ (8000e94 <HAL_IncTick+0x24>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4413      	add	r3, r2
 8000e80:	4a04      	ldr	r2, [pc, #16]	@ (8000e94 <HAL_IncTick+0x24>)
 8000e82:	6013      	str	r3, [r2, #0]
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	20000008 	.word	0x20000008
 8000e94:	20000968 	.word	0x20000968

08000e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e9c:	4b03      	ldr	r3, [pc, #12]	@ (8000eac <HAL_GetTick+0x14>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	20000968 	.word	0x20000968

08000eb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ecc:	4013      	ands	r3, r2
 8000ece:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000edc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ee2:	4a04      	ldr	r2, [pc, #16]	@ (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	60d3      	str	r3, [r2, #12]
}
 8000ee8:	bf00      	nop
 8000eea:	3714      	adds	r7, #20
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000efc:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <__NVIC_GetPriorityGrouping+0x18>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	0a1b      	lsrs	r3, r3, #8
 8000f02:	f003 0307 	and.w	r3, r3, #7
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	db0b      	blt.n	8000f3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	f003 021f 	and.w	r2, r3, #31
 8000f2c:	4907      	ldr	r1, [pc, #28]	@ (8000f4c <__NVIC_EnableIRQ+0x38>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	095b      	lsrs	r3, r3, #5
 8000f34:	2001      	movs	r0, #1
 8000f36:	fa00 f202 	lsl.w	r2, r0, r2
 8000f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000e100 	.word	0xe000e100

08000f50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	6039      	str	r1, [r7, #0]
 8000f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	db0a      	blt.n	8000f7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	490c      	ldr	r1, [pc, #48]	@ (8000f9c <__NVIC_SetPriority+0x4c>)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	0112      	lsls	r2, r2, #4
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	440b      	add	r3, r1
 8000f74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f78:	e00a      	b.n	8000f90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <__NVIC_SetPriority+0x50>)
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	f003 030f 	and.w	r3, r3, #15
 8000f86:	3b04      	subs	r3, #4
 8000f88:	0112      	lsls	r2, r2, #4
 8000f8a:	b2d2      	uxtb	r2, r2
 8000f8c:	440b      	add	r3, r1
 8000f8e:	761a      	strb	r2, [r3, #24]
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	e000e100 	.word	0xe000e100
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	@ 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f003 0307 	and.w	r3, r3, #7
 8000fb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f1c3 0307 	rsb	r3, r3, #7
 8000fbe:	2b04      	cmp	r3, #4
 8000fc0:	bf28      	it	cs
 8000fc2:	2304      	movcs	r3, #4
 8000fc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	3304      	adds	r3, #4
 8000fca:	2b06      	cmp	r3, #6
 8000fcc:	d902      	bls.n	8000fd4 <NVIC_EncodePriority+0x30>
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3b03      	subs	r3, #3
 8000fd2:	e000      	b.n	8000fd6 <NVIC_EncodePriority+0x32>
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43da      	mvns	r2, r3
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	401a      	ands	r2, r3
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fec:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff6:	43d9      	mvns	r1, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	4313      	orrs	r3, r2
         );
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3724      	adds	r7, #36	@ 0x24
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800100a:	b580      	push	{r7, lr}
 800100c:	b082      	sub	sp, #8
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff ff4c 	bl	8000eb0 <__NVIC_SetPriorityGrouping>
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
 800102c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001032:	f7ff ff61 	bl	8000ef8 <__NVIC_GetPriorityGrouping>
 8001036:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001038:	687a      	ldr	r2, [r7, #4]
 800103a:	68b9      	ldr	r1, [r7, #8]
 800103c:	6978      	ldr	r0, [r7, #20]
 800103e:	f7ff ffb1 	bl	8000fa4 <NVIC_EncodePriority>
 8001042:	4602      	mov	r2, r0
 8001044:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001048:	4611      	mov	r1, r2
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff ff80 	bl	8000f50 <__NVIC_SetPriority>
}
 8001050:	bf00      	nop
 8001052:	3718      	adds	r7, #24
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff ff54 	bl	8000f14 <__NVIC_EnableIRQ>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001080:	f7ff ff0a 	bl	8000e98 <HAL_GetTick>
 8001084:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d101      	bne.n	8001090 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	e099      	b.n	80011c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2202      	movs	r2, #2
 8001094:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f022 0201 	bic.w	r2, r2, #1
 80010ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010b0:	e00f      	b.n	80010d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010b2:	f7ff fef1 	bl	8000e98 <HAL_GetTick>
 80010b6:	4602      	mov	r2, r0
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b05      	cmp	r3, #5
 80010be:	d908      	bls.n	80010d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2220      	movs	r2, #32
 80010c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2203      	movs	r2, #3
 80010ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80010ce:	2303      	movs	r3, #3
 80010d0:	e078      	b.n	80011c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d1e8      	bne.n	80010b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	4b38      	ldr	r3, [pc, #224]	@ (80011cc <HAL_DMA_Init+0x158>)
 80010ec:	4013      	ands	r3, r2
 80010ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	685a      	ldr	r2, [r3, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	691b      	ldr	r3, [r3, #16]
 8001104:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800110a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001116:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6a1b      	ldr	r3, [r3, #32]
 800111c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800111e:	697a      	ldr	r2, [r7, #20]
 8001120:	4313      	orrs	r3, r2
 8001122:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001128:	2b04      	cmp	r3, #4
 800112a:	d107      	bne.n	800113c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001134:	4313      	orrs	r3, r2
 8001136:	697a      	ldr	r2, [r7, #20]
 8001138:	4313      	orrs	r3, r2
 800113a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	695b      	ldr	r3, [r3, #20]
 800114a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	f023 0307 	bic.w	r3, r3, #7
 8001152:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	4313      	orrs	r3, r2
 800115c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001162:	2b04      	cmp	r3, #4
 8001164:	d117      	bne.n	8001196 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	4313      	orrs	r3, r2
 800116e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001174:	2b00      	cmp	r3, #0
 8001176:	d00e      	beq.n	8001196 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f000 fa7b 	bl	8001674 <DMA_CheckFifoParam>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d008      	beq.n	8001196 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2240      	movs	r2, #64	@ 0x40
 8001188:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2201      	movs	r2, #1
 800118e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001192:	2301      	movs	r3, #1
 8001194:	e016      	b.n	80011c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f000 fa32 	bl	8001608 <DMA_CalcBaseAndBitshift>
 80011a4:	4603      	mov	r3, r0
 80011a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011ac:	223f      	movs	r2, #63	@ 0x3f
 80011ae:	409a      	lsls	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2201      	movs	r2, #1
 80011be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80011c2:	2300      	movs	r3, #0
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	f010803f 	.word	0xf010803f

080011d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80011de:	f7ff fe5b 	bl	8000e98 <HAL_GetTick>
 80011e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d008      	beq.n	8001202 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2280      	movs	r2, #128	@ 0x80
 80011f4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e052      	b.n	80012a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f022 0216 	bic.w	r2, r2, #22
 8001210:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	695a      	ldr	r2, [r3, #20]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001220:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001226:	2b00      	cmp	r3, #0
 8001228:	d103      	bne.n	8001232 <HAL_DMA_Abort+0x62>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800122e:	2b00      	cmp	r3, #0
 8001230:	d007      	beq.n	8001242 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f022 0208 	bic.w	r2, r2, #8
 8001240:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f022 0201 	bic.w	r2, r2, #1
 8001250:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001252:	e013      	b.n	800127c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001254:	f7ff fe20 	bl	8000e98 <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b05      	cmp	r3, #5
 8001260:	d90c      	bls.n	800127c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2220      	movs	r2, #32
 8001266:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2203      	movs	r2, #3
 800126c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2200      	movs	r2, #0
 8001274:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001278:	2303      	movs	r3, #3
 800127a:	e015      	b.n	80012a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1e4      	bne.n	8001254 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800128e:	223f      	movs	r2, #63	@ 0x3f
 8001290:	409a      	lsls	r2, r3
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2201      	movs	r2, #1
 800129a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d004      	beq.n	80012ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2280      	movs	r2, #128	@ 0x80
 80012c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e00c      	b.n	80012e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2205      	movs	r2, #5
 80012d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f022 0201 	bic.w	r2, r2, #1
 80012e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001300:	4b8e      	ldr	r3, [pc, #568]	@ (800153c <HAL_DMA_IRQHandler+0x248>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a8e      	ldr	r2, [pc, #568]	@ (8001540 <HAL_DMA_IRQHandler+0x24c>)
 8001306:	fba2 2303 	umull	r2, r3, r2, r3
 800130a:	0a9b      	lsrs	r3, r3, #10
 800130c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001312:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800131e:	2208      	movs	r2, #8
 8001320:	409a      	lsls	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4013      	ands	r3, r2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d01a      	beq.n	8001360 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0304 	and.w	r3, r3, #4
 8001334:	2b00      	cmp	r3, #0
 8001336:	d013      	beq.n	8001360 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f022 0204 	bic.w	r2, r2, #4
 8001346:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800134c:	2208      	movs	r2, #8
 800134e:	409a      	lsls	r2, r3
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001358:	f043 0201 	orr.w	r2, r3, #1
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001364:	2201      	movs	r2, #1
 8001366:	409a      	lsls	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	4013      	ands	r3, r2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d012      	beq.n	8001396 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800137a:	2b00      	cmp	r3, #0
 800137c:	d00b      	beq.n	8001396 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001382:	2201      	movs	r2, #1
 8001384:	409a      	lsls	r2, r3
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800138e:	f043 0202 	orr.w	r2, r3, #2
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800139a:	2204      	movs	r2, #4
 800139c:	409a      	lsls	r2, r3
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	4013      	ands	r3, r2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d012      	beq.n	80013cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d00b      	beq.n	80013cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013b8:	2204      	movs	r2, #4
 80013ba:	409a      	lsls	r2, r3
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013c4:	f043 0204 	orr.w	r2, r3, #4
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013d0:	2210      	movs	r2, #16
 80013d2:	409a      	lsls	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4013      	ands	r3, r2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d043      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d03c      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013ee:	2210      	movs	r2, #16
 80013f0:	409a      	lsls	r2, r3
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d018      	beq.n	8001436 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d108      	bne.n	8001424 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001416:	2b00      	cmp	r3, #0
 8001418:	d024      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	4798      	blx	r3
 8001422:	e01f      	b.n	8001464 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001428:	2b00      	cmp	r3, #0
 800142a:	d01b      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	4798      	blx	r3
 8001434:	e016      	b.n	8001464 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001440:	2b00      	cmp	r3, #0
 8001442:	d107      	bne.n	8001454 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f022 0208 	bic.w	r2, r2, #8
 8001452:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001458:	2b00      	cmp	r3, #0
 800145a:	d003      	beq.n	8001464 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001468:	2220      	movs	r2, #32
 800146a:	409a      	lsls	r2, r3
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4013      	ands	r3, r2
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 808f 	beq.w	8001594 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 0310 	and.w	r3, r3, #16
 8001480:	2b00      	cmp	r3, #0
 8001482:	f000 8087 	beq.w	8001594 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800148a:	2220      	movs	r2, #32
 800148c:	409a      	lsls	r2, r3
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001498:	b2db      	uxtb	r3, r3
 800149a:	2b05      	cmp	r3, #5
 800149c:	d136      	bne.n	800150c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f022 0216 	bic.w	r2, r2, #22
 80014ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	695a      	ldr	r2, [r3, #20]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80014bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d103      	bne.n	80014ce <HAL_DMA_IRQHandler+0x1da>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d007      	beq.n	80014de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f022 0208 	bic.w	r2, r2, #8
 80014dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014e2:	223f      	movs	r2, #63	@ 0x3f
 80014e4:	409a      	lsls	r2, r3
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2201      	movs	r2, #1
 80014ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d07e      	beq.n	8001600 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	4798      	blx	r3
        }
        return;
 800150a:	e079      	b.n	8001600 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d01d      	beq.n	8001556 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d10d      	bne.n	8001544 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800152c:	2b00      	cmp	r3, #0
 800152e:	d031      	beq.n	8001594 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	4798      	blx	r3
 8001538:	e02c      	b.n	8001594 <HAL_DMA_IRQHandler+0x2a0>
 800153a:	bf00      	nop
 800153c:	20000000 	.word	0x20000000
 8001540:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001548:	2b00      	cmp	r3, #0
 800154a:	d023      	beq.n	8001594 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	4798      	blx	r3
 8001554:	e01e      	b.n	8001594 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001560:	2b00      	cmp	r3, #0
 8001562:	d10f      	bne.n	8001584 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 0210 	bic.w	r2, r2, #16
 8001572:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2201      	movs	r2, #1
 8001578:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2200      	movs	r2, #0
 8001580:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001598:	2b00      	cmp	r3, #0
 800159a:	d032      	beq.n	8001602 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d022      	beq.n	80015ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2205      	movs	r2, #5
 80015ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f022 0201 	bic.w	r2, r2, #1
 80015be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	3301      	adds	r3, #1
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d307      	bcc.n	80015dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1f2      	bne.n	80015c0 <HAL_DMA_IRQHandler+0x2cc>
 80015da:	e000      	b.n	80015de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80015dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2201      	movs	r2, #1
 80015e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d005      	beq.n	8001602 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	4798      	blx	r3
 80015fe:	e000      	b.n	8001602 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001600:	bf00      	nop
    }
  }
}
 8001602:	3718      	adds	r7, #24
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001608:	b480      	push	{r7}
 800160a:	b085      	sub	sp, #20
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	b2db      	uxtb	r3, r3
 8001616:	3b10      	subs	r3, #16
 8001618:	4a14      	ldr	r2, [pc, #80]	@ (800166c <DMA_CalcBaseAndBitshift+0x64>)
 800161a:	fba2 2303 	umull	r2, r3, r2, r3
 800161e:	091b      	lsrs	r3, r3, #4
 8001620:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001622:	4a13      	ldr	r2, [pc, #76]	@ (8001670 <DMA_CalcBaseAndBitshift+0x68>)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	4413      	add	r3, r2
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	461a      	mov	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	2b03      	cmp	r3, #3
 8001634:	d909      	bls.n	800164a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800163e:	f023 0303 	bic.w	r3, r3, #3
 8001642:	1d1a      	adds	r2, r3, #4
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	659a      	str	r2, [r3, #88]	@ 0x58
 8001648:	e007      	b.n	800165a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001652:	f023 0303 	bic.w	r3, r3, #3
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800165e:	4618      	mov	r0, r3
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	aaaaaaab 	.word	0xaaaaaaab
 8001670:	080081d4 	.word	0x080081d4

08001674 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800167c:	2300      	movs	r3, #0
 800167e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001684:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	699b      	ldr	r3, [r3, #24]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d11f      	bne.n	80016ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	2b03      	cmp	r3, #3
 8001692:	d856      	bhi.n	8001742 <DMA_CheckFifoParam+0xce>
 8001694:	a201      	add	r2, pc, #4	@ (adr r2, 800169c <DMA_CheckFifoParam+0x28>)
 8001696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800169a:	bf00      	nop
 800169c:	080016ad 	.word	0x080016ad
 80016a0:	080016bf 	.word	0x080016bf
 80016a4:	080016ad 	.word	0x080016ad
 80016a8:	08001743 	.word	0x08001743
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d046      	beq.n	8001746 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80016bc:	e043      	b.n	8001746 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80016c6:	d140      	bne.n	800174a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80016cc:	e03d      	b.n	800174a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016d6:	d121      	bne.n	800171c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	2b03      	cmp	r3, #3
 80016dc:	d837      	bhi.n	800174e <DMA_CheckFifoParam+0xda>
 80016de:	a201      	add	r2, pc, #4	@ (adr r2, 80016e4 <DMA_CheckFifoParam+0x70>)
 80016e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e4:	080016f5 	.word	0x080016f5
 80016e8:	080016fb 	.word	0x080016fb
 80016ec:	080016f5 	.word	0x080016f5
 80016f0:	0800170d 	.word	0x0800170d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	73fb      	strb	r3, [r7, #15]
      break;
 80016f8:	e030      	b.n	800175c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d025      	beq.n	8001752 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800170a:	e022      	b.n	8001752 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001710:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001714:	d11f      	bne.n	8001756 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800171a:	e01c      	b.n	8001756 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	2b02      	cmp	r3, #2
 8001720:	d903      	bls.n	800172a <DMA_CheckFifoParam+0xb6>
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	2b03      	cmp	r3, #3
 8001726:	d003      	beq.n	8001730 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001728:	e018      	b.n	800175c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	73fb      	strb	r3, [r7, #15]
      break;
 800172e:	e015      	b.n	800175c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001734:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d00e      	beq.n	800175a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	73fb      	strb	r3, [r7, #15]
      break;
 8001740:	e00b      	b.n	800175a <DMA_CheckFifoParam+0xe6>
      break;
 8001742:	bf00      	nop
 8001744:	e00a      	b.n	800175c <DMA_CheckFifoParam+0xe8>
      break;
 8001746:	bf00      	nop
 8001748:	e008      	b.n	800175c <DMA_CheckFifoParam+0xe8>
      break;
 800174a:	bf00      	nop
 800174c:	e006      	b.n	800175c <DMA_CheckFifoParam+0xe8>
      break;
 800174e:	bf00      	nop
 8001750:	e004      	b.n	800175c <DMA_CheckFifoParam+0xe8>
      break;
 8001752:	bf00      	nop
 8001754:	e002      	b.n	800175c <DMA_CheckFifoParam+0xe8>
      break;   
 8001756:	bf00      	nop
 8001758:	e000      	b.n	800175c <DMA_CheckFifoParam+0xe8>
      break;
 800175a:	bf00      	nop
    }
  } 
  
  return status; 
 800175c:	7bfb      	ldrb	r3, [r7, #15]
}
 800175e:	4618      	mov	r0, r3
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop

0800176c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800176c:	b480      	push	{r7}
 800176e:	b089      	sub	sp, #36	@ 0x24
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001776:	2300      	movs	r3, #0
 8001778:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800177a:	2300      	movs	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800177e:	2300      	movs	r3, #0
 8001780:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
 8001786:	e165      	b.n	8001a54 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001788:	2201      	movs	r2, #1
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	4013      	ands	r3, r2
 800179a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	f040 8154 	bne.w	8001a4e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f003 0303 	and.w	r3, r3, #3
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d005      	beq.n	80017be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d130      	bne.n	8001820 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	2203      	movs	r2, #3
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43db      	mvns	r3, r3
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4013      	ands	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	68da      	ldr	r2, [r3, #12]
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017f4:	2201      	movs	r2, #1
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	43db      	mvns	r3, r3
 80017fe:	69ba      	ldr	r2, [r7, #24]
 8001800:	4013      	ands	r3, r2
 8001802:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	091b      	lsrs	r3, r3, #4
 800180a:	f003 0201 	and.w	r2, r3, #1
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	69ba      	ldr	r2, [r7, #24]
 8001816:	4313      	orrs	r3, r2
 8001818:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f003 0303 	and.w	r3, r3, #3
 8001828:	2b03      	cmp	r3, #3
 800182a:	d017      	beq.n	800185c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	2203      	movs	r2, #3
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	69ba      	ldr	r2, [r7, #24]
 8001840:	4013      	ands	r3, r2
 8001842:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4313      	orrs	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 0303 	and.w	r3, r3, #3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d123      	bne.n	80018b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	08da      	lsrs	r2, r3, #3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3208      	adds	r2, #8
 8001870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001874:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	f003 0307 	and.w	r3, r3, #7
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	220f      	movs	r2, #15
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	43db      	mvns	r3, r3
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	4013      	ands	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	691a      	ldr	r2, [r3, #16]
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f003 0307 	and.w	r3, r3, #7
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	4313      	orrs	r3, r2
 80018a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	08da      	lsrs	r2, r3, #3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	3208      	adds	r2, #8
 80018aa:	69b9      	ldr	r1, [r7, #24]
 80018ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	2203      	movs	r2, #3
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f003 0203 	and.w	r2, r3, #3
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	f000 80ae 	beq.w	8001a4e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	4b5d      	ldr	r3, [pc, #372]	@ (8001a6c <HAL_GPIO_Init+0x300>)
 80018f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018fa:	4a5c      	ldr	r2, [pc, #368]	@ (8001a6c <HAL_GPIO_Init+0x300>)
 80018fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001900:	6453      	str	r3, [r2, #68]	@ 0x44
 8001902:	4b5a      	ldr	r3, [pc, #360]	@ (8001a6c <HAL_GPIO_Init+0x300>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001906:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800190e:	4a58      	ldr	r2, [pc, #352]	@ (8001a70 <HAL_GPIO_Init+0x304>)
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	089b      	lsrs	r3, r3, #2
 8001914:	3302      	adds	r3, #2
 8001916:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800191a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	f003 0303 	and.w	r3, r3, #3
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	220f      	movs	r2, #15
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	43db      	mvns	r3, r3
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	4013      	ands	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a4f      	ldr	r2, [pc, #316]	@ (8001a74 <HAL_GPIO_Init+0x308>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d025      	beq.n	8001986 <HAL_GPIO_Init+0x21a>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a4e      	ldr	r2, [pc, #312]	@ (8001a78 <HAL_GPIO_Init+0x30c>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d01f      	beq.n	8001982 <HAL_GPIO_Init+0x216>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a4d      	ldr	r2, [pc, #308]	@ (8001a7c <HAL_GPIO_Init+0x310>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d019      	beq.n	800197e <HAL_GPIO_Init+0x212>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a4c      	ldr	r2, [pc, #304]	@ (8001a80 <HAL_GPIO_Init+0x314>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d013      	beq.n	800197a <HAL_GPIO_Init+0x20e>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a4b      	ldr	r2, [pc, #300]	@ (8001a84 <HAL_GPIO_Init+0x318>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d00d      	beq.n	8001976 <HAL_GPIO_Init+0x20a>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4a4a      	ldr	r2, [pc, #296]	@ (8001a88 <HAL_GPIO_Init+0x31c>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d007      	beq.n	8001972 <HAL_GPIO_Init+0x206>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a49      	ldr	r2, [pc, #292]	@ (8001a8c <HAL_GPIO_Init+0x320>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d101      	bne.n	800196e <HAL_GPIO_Init+0x202>
 800196a:	2306      	movs	r3, #6
 800196c:	e00c      	b.n	8001988 <HAL_GPIO_Init+0x21c>
 800196e:	2307      	movs	r3, #7
 8001970:	e00a      	b.n	8001988 <HAL_GPIO_Init+0x21c>
 8001972:	2305      	movs	r3, #5
 8001974:	e008      	b.n	8001988 <HAL_GPIO_Init+0x21c>
 8001976:	2304      	movs	r3, #4
 8001978:	e006      	b.n	8001988 <HAL_GPIO_Init+0x21c>
 800197a:	2303      	movs	r3, #3
 800197c:	e004      	b.n	8001988 <HAL_GPIO_Init+0x21c>
 800197e:	2302      	movs	r3, #2
 8001980:	e002      	b.n	8001988 <HAL_GPIO_Init+0x21c>
 8001982:	2301      	movs	r3, #1
 8001984:	e000      	b.n	8001988 <HAL_GPIO_Init+0x21c>
 8001986:	2300      	movs	r3, #0
 8001988:	69fa      	ldr	r2, [r7, #28]
 800198a:	f002 0203 	and.w	r2, r2, #3
 800198e:	0092      	lsls	r2, r2, #2
 8001990:	4093      	lsls	r3, r2
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	4313      	orrs	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001998:	4935      	ldr	r1, [pc, #212]	@ (8001a70 <HAL_GPIO_Init+0x304>)
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	089b      	lsrs	r3, r3, #2
 800199e:	3302      	adds	r3, #2
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019a6:	4b3a      	ldr	r3, [pc, #232]	@ (8001a90 <HAL_GPIO_Init+0x324>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	43db      	mvns	r3, r3
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	4013      	ands	r3, r2
 80019b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d003      	beq.n	80019ca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019ca:	4a31      	ldr	r2, [pc, #196]	@ (8001a90 <HAL_GPIO_Init+0x324>)
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019d0:	4b2f      	ldr	r3, [pc, #188]	@ (8001a90 <HAL_GPIO_Init+0x324>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	43db      	mvns	r3, r3
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	4013      	ands	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d003      	beq.n	80019f4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019f4:	4a26      	ldr	r2, [pc, #152]	@ (8001a90 <HAL_GPIO_Init+0x324>)
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019fa:	4b25      	ldr	r3, [pc, #148]	@ (8001a90 <HAL_GPIO_Init+0x324>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	43db      	mvns	r3, r3
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	4013      	ands	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d003      	beq.n	8001a1e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a1e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a90 <HAL_GPIO_Init+0x324>)
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a24:	4b1a      	ldr	r3, [pc, #104]	@ (8001a90 <HAL_GPIO_Init+0x324>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	4013      	ands	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a48:	4a11      	ldr	r2, [pc, #68]	@ (8001a90 <HAL_GPIO_Init+0x324>)
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	3301      	adds	r3, #1
 8001a52:	61fb      	str	r3, [r7, #28]
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	2b0f      	cmp	r3, #15
 8001a58:	f67f ae96 	bls.w	8001788 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a5c:	bf00      	nop
 8001a5e:	bf00      	nop
 8001a60:	3724      	adds	r7, #36	@ 0x24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40013800 	.word	0x40013800
 8001a74:	40020000 	.word	0x40020000
 8001a78:	40020400 	.word	0x40020400
 8001a7c:	40020800 	.word	0x40020800
 8001a80:	40020c00 	.word	0x40020c00
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40021400 	.word	0x40021400
 8001a8c:	40021800 	.word	0x40021800
 8001a90:	40013c00 	.word	0x40013c00

08001a94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	807b      	strh	r3, [r7, #2]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001aa4:	787b      	ldrb	r3, [r7, #1]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001aaa:	887a      	ldrh	r2, [r7, #2]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ab0:	e003      	b.n	8001aba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ab2:	887b      	ldrh	r3, [r7, #2]
 8001ab4:	041a      	lsls	r2, r3, #16
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	619a      	str	r2, [r3, #24]
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b085      	sub	sp, #20
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
 8001ace:	460b      	mov	r3, r1
 8001ad0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ad8:	887a      	ldrh	r2, [r7, #2]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	4013      	ands	r3, r2
 8001ade:	041a      	lsls	r2, r3, #16
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	43d9      	mvns	r1, r3
 8001ae4:	887b      	ldrh	r3, [r7, #2]
 8001ae6:	400b      	ands	r3, r1
 8001ae8:	431a      	orrs	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	619a      	str	r2, [r3, #24]
}
 8001aee:	bf00      	nop
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
	...

08001afc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d101      	bne.n	8001b10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e0cc      	b.n	8001caa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b10:	4b68      	ldr	r3, [pc, #416]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 030f 	and.w	r3, r3, #15
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d90c      	bls.n	8001b38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b1e:	4b65      	ldr	r3, [pc, #404]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	b2d2      	uxtb	r2, r2
 8001b24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b26:	4b63      	ldr	r3, [pc, #396]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 030f 	and.w	r3, r3, #15
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d001      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e0b8      	b.n	8001caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0302 	and.w	r3, r3, #2
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d020      	beq.n	8001b86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b50:	4b59      	ldr	r3, [pc, #356]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	4a58      	ldr	r2, [pc, #352]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0308 	and.w	r3, r3, #8
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d005      	beq.n	8001b74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b68:	4b53      	ldr	r3, [pc, #332]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	4a52      	ldr	r2, [pc, #328]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b74:	4b50      	ldr	r3, [pc, #320]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	494d      	ldr	r1, [pc, #308]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b82:	4313      	orrs	r3, r2
 8001b84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d044      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d107      	bne.n	8001baa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b9a:	4b47      	ldr	r3, [pc, #284]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d119      	bne.n	8001bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e07f      	b.n	8001caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d003      	beq.n	8001bba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bb6:	2b03      	cmp	r3, #3
 8001bb8:	d107      	bne.n	8001bca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bba:	4b3f      	ldr	r3, [pc, #252]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d109      	bne.n	8001bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e06f      	b.n	8001caa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bca:	4b3b      	ldr	r3, [pc, #236]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e067      	b.n	8001caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bda:	4b37      	ldr	r3, [pc, #220]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f023 0203 	bic.w	r2, r3, #3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	4934      	ldr	r1, [pc, #208]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001be8:	4313      	orrs	r3, r2
 8001bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bec:	f7ff f954 	bl	8000e98 <HAL_GetTick>
 8001bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bf2:	e00a      	b.n	8001c0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bf4:	f7ff f950 	bl	8000e98 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e04f      	b.n	8001caa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c0a:	4b2b      	ldr	r3, [pc, #172]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	f003 020c 	and.w	r2, r3, #12
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d1eb      	bne.n	8001bf4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c1c:	4b25      	ldr	r3, [pc, #148]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 030f 	and.w	r3, r3, #15
 8001c24:	683a      	ldr	r2, [r7, #0]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d20c      	bcs.n	8001c44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c2a:	4b22      	ldr	r3, [pc, #136]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001c2c:	683a      	ldr	r2, [r7, #0]
 8001c2e:	b2d2      	uxtb	r2, r2
 8001c30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c32:	4b20      	ldr	r3, [pc, #128]	@ (8001cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 030f 	and.w	r3, r3, #15
 8001c3a:	683a      	ldr	r2, [r7, #0]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d001      	beq.n	8001c44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e032      	b.n	8001caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d008      	beq.n	8001c62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c50:	4b19      	ldr	r3, [pc, #100]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	4916      	ldr	r1, [pc, #88]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0308 	and.w	r3, r3, #8
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d009      	beq.n	8001c82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c6e:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	490e      	ldr	r1, [pc, #56]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c82:	f000 f887 	bl	8001d94 <HAL_RCC_GetSysClockFreq>
 8001c86:	4602      	mov	r2, r0
 8001c88:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	091b      	lsrs	r3, r3, #4
 8001c8e:	f003 030f 	and.w	r3, r3, #15
 8001c92:	490a      	ldr	r1, [pc, #40]	@ (8001cbc <HAL_RCC_ClockConfig+0x1c0>)
 8001c94:	5ccb      	ldrb	r3, [r1, r3]
 8001c96:	fa22 f303 	lsr.w	r3, r2, r3
 8001c9a:	4a09      	ldr	r2, [pc, #36]	@ (8001cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001c9e:	4b09      	ldr	r3, [pc, #36]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1c8>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7fe ffb2 	bl	8000c0c <HAL_InitTick>

  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40023c00 	.word	0x40023c00
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	080081bc 	.word	0x080081bc
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	20000004 	.word	0x20000004

08001cc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ccc:	4b03      	ldr	r3, [pc, #12]	@ (8001cdc <HAL_RCC_GetHCLKFreq+0x14>)
 8001cce:	681b      	ldr	r3, [r3, #0]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	20000000 	.word	0x20000000

08001ce0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ce4:	f7ff fff0 	bl	8001cc8 <HAL_RCC_GetHCLKFreq>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	0a9b      	lsrs	r3, r3, #10
 8001cf0:	f003 0307 	and.w	r3, r3, #7
 8001cf4:	4903      	ldr	r1, [pc, #12]	@ (8001d04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cf6:	5ccb      	ldrb	r3, [r1, r3]
 8001cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40023800 	.word	0x40023800
 8001d04:	080081cc 	.word	0x080081cc

08001d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d0c:	f7ff ffdc 	bl	8001cc8 <HAL_RCC_GetHCLKFreq>
 8001d10:	4602      	mov	r2, r0
 8001d12:	4b05      	ldr	r3, [pc, #20]	@ (8001d28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	0b5b      	lsrs	r3, r3, #13
 8001d18:	f003 0307 	and.w	r3, r3, #7
 8001d1c:	4903      	ldr	r1, [pc, #12]	@ (8001d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d1e:	5ccb      	ldrb	r3, [r1, r3]
 8001d20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	080081cc 	.word	0x080081cc

08001d30 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	220f      	movs	r2, #15
 8001d3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d40:	4b12      	ldr	r3, [pc, #72]	@ (8001d8c <HAL_RCC_GetClockConfig+0x5c>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f003 0203 	and.w	r2, r3, #3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d8c <HAL_RCC_GetClockConfig+0x5c>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d58:	4b0c      	ldr	r3, [pc, #48]	@ (8001d8c <HAL_RCC_GetClockConfig+0x5c>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d64:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <HAL_RCC_GetClockConfig+0x5c>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	08db      	lsrs	r3, r3, #3
 8001d6a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d72:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <HAL_RCC_GetClockConfig+0x60>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 020f 	and.w	r2, r3, #15
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	601a      	str	r2, [r3, #0]
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	40023c00 	.word	0x40023c00

08001d94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d98:	b0ae      	sub	sp, #184	@ 0xb8
 8001d9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001da2:	2300      	movs	r3, #0
 8001da4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001dae:	2300      	movs	r3, #0
 8001db0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001db4:	2300      	movs	r3, #0
 8001db6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dba:	4bcb      	ldr	r3, [pc, #812]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f003 030c 	and.w	r3, r3, #12
 8001dc2:	2b0c      	cmp	r3, #12
 8001dc4:	f200 8206 	bhi.w	80021d4 <HAL_RCC_GetSysClockFreq+0x440>
 8001dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8001dd0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dce:	bf00      	nop
 8001dd0:	08001e05 	.word	0x08001e05
 8001dd4:	080021d5 	.word	0x080021d5
 8001dd8:	080021d5 	.word	0x080021d5
 8001ddc:	080021d5 	.word	0x080021d5
 8001de0:	08001e0d 	.word	0x08001e0d
 8001de4:	080021d5 	.word	0x080021d5
 8001de8:	080021d5 	.word	0x080021d5
 8001dec:	080021d5 	.word	0x080021d5
 8001df0:	08001e15 	.word	0x08001e15
 8001df4:	080021d5 	.word	0x080021d5
 8001df8:	080021d5 	.word	0x080021d5
 8001dfc:	080021d5 	.word	0x080021d5
 8001e00:	08002005 	.word	0x08002005
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e04:	4bb9      	ldr	r3, [pc, #740]	@ (80020ec <HAL_RCC_GetSysClockFreq+0x358>)
 8001e06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e0a:	e1e7      	b.n	80021dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e0c:	4bb8      	ldr	r3, [pc, #736]	@ (80020f0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001e0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e12:	e1e3      	b.n	80021dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e14:	4bb4      	ldr	r3, [pc, #720]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e20:	4bb1      	ldr	r3, [pc, #708]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d071      	beq.n	8001f10 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e2c:	4bae      	ldr	r3, [pc, #696]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	099b      	lsrs	r3, r3, #6
 8001e32:	2200      	movs	r2, #0
 8001e34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e38:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001e3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e44:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001e48:	2300      	movs	r3, #0
 8001e4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001e4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001e52:	4622      	mov	r2, r4
 8001e54:	462b      	mov	r3, r5
 8001e56:	f04f 0000 	mov.w	r0, #0
 8001e5a:	f04f 0100 	mov.w	r1, #0
 8001e5e:	0159      	lsls	r1, r3, #5
 8001e60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e64:	0150      	lsls	r0, r2, #5
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4621      	mov	r1, r4
 8001e6c:	1a51      	subs	r1, r2, r1
 8001e6e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001e70:	4629      	mov	r1, r5
 8001e72:	eb63 0301 	sbc.w	r3, r3, r1
 8001e76:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	f04f 0300 	mov.w	r3, #0
 8001e80:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001e84:	4649      	mov	r1, r9
 8001e86:	018b      	lsls	r3, r1, #6
 8001e88:	4641      	mov	r1, r8
 8001e8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e8e:	4641      	mov	r1, r8
 8001e90:	018a      	lsls	r2, r1, #6
 8001e92:	4641      	mov	r1, r8
 8001e94:	1a51      	subs	r1, r2, r1
 8001e96:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001e98:	4649      	mov	r1, r9
 8001e9a:	eb63 0301 	sbc.w	r3, r3, r1
 8001e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001eac:	4649      	mov	r1, r9
 8001eae:	00cb      	lsls	r3, r1, #3
 8001eb0:	4641      	mov	r1, r8
 8001eb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001eb6:	4641      	mov	r1, r8
 8001eb8:	00ca      	lsls	r2, r1, #3
 8001eba:	4610      	mov	r0, r2
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	4622      	mov	r2, r4
 8001ec2:	189b      	adds	r3, r3, r2
 8001ec4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ec6:	462b      	mov	r3, r5
 8001ec8:	460a      	mov	r2, r1
 8001eca:	eb42 0303 	adc.w	r3, r2, r3
 8001ece:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ed0:	f04f 0200 	mov.w	r2, #0
 8001ed4:	f04f 0300 	mov.w	r3, #0
 8001ed8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001edc:	4629      	mov	r1, r5
 8001ede:	024b      	lsls	r3, r1, #9
 8001ee0:	4621      	mov	r1, r4
 8001ee2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ee6:	4621      	mov	r1, r4
 8001ee8:	024a      	lsls	r2, r1, #9
 8001eea:	4610      	mov	r0, r2
 8001eec:	4619      	mov	r1, r3
 8001eee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001ef8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001efc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f00:	f7fe f9d0 	bl	80002a4 <__aeabi_uldivmod>
 8001f04:	4602      	mov	r2, r0
 8001f06:	460b      	mov	r3, r1
 8001f08:	4613      	mov	r3, r2
 8001f0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f0e:	e067      	b.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f10:	4b75      	ldr	r3, [pc, #468]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	099b      	lsrs	r3, r3, #6
 8001f16:	2200      	movs	r2, #0
 8001f18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001f1c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001f20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f28:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f2e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001f32:	4622      	mov	r2, r4
 8001f34:	462b      	mov	r3, r5
 8001f36:	f04f 0000 	mov.w	r0, #0
 8001f3a:	f04f 0100 	mov.w	r1, #0
 8001f3e:	0159      	lsls	r1, r3, #5
 8001f40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f44:	0150      	lsls	r0, r2, #5
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4621      	mov	r1, r4
 8001f4c:	1a51      	subs	r1, r2, r1
 8001f4e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001f50:	4629      	mov	r1, r5
 8001f52:	eb63 0301 	sbc.w	r3, r3, r1
 8001f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f58:	f04f 0200 	mov.w	r2, #0
 8001f5c:	f04f 0300 	mov.w	r3, #0
 8001f60:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001f64:	4649      	mov	r1, r9
 8001f66:	018b      	lsls	r3, r1, #6
 8001f68:	4641      	mov	r1, r8
 8001f6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f6e:	4641      	mov	r1, r8
 8001f70:	018a      	lsls	r2, r1, #6
 8001f72:	4641      	mov	r1, r8
 8001f74:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f78:	4649      	mov	r1, r9
 8001f7a:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	f04f 0300 	mov.w	r3, #0
 8001f86:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001f8a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001f8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f92:	4692      	mov	sl, r2
 8001f94:	469b      	mov	fp, r3
 8001f96:	4623      	mov	r3, r4
 8001f98:	eb1a 0303 	adds.w	r3, sl, r3
 8001f9c:	623b      	str	r3, [r7, #32]
 8001f9e:	462b      	mov	r3, r5
 8001fa0:	eb4b 0303 	adc.w	r3, fp, r3
 8001fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fa6:	f04f 0200 	mov.w	r2, #0
 8001faa:	f04f 0300 	mov.w	r3, #0
 8001fae:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001fb2:	4629      	mov	r1, r5
 8001fb4:	028b      	lsls	r3, r1, #10
 8001fb6:	4621      	mov	r1, r4
 8001fb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fbc:	4621      	mov	r1, r4
 8001fbe:	028a      	lsls	r2, r1, #10
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001fc8:	2200      	movs	r2, #0
 8001fca:	673b      	str	r3, [r7, #112]	@ 0x70
 8001fcc:	677a      	str	r2, [r7, #116]	@ 0x74
 8001fce:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001fd2:	f7fe f967 	bl	80002a4 <__aeabi_uldivmod>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	4613      	mov	r3, r2
 8001fdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001fe0:	4b41      	ldr	r3, [pc, #260]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	0c1b      	lsrs	r3, r3, #16
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	3301      	adds	r3, #1
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001ff2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001ff6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ffe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002002:	e0eb      	b.n	80021dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002004:	4b38      	ldr	r3, [pc, #224]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800200c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002010:	4b35      	ldr	r3, [pc, #212]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d06b      	beq.n	80020f4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800201c:	4b32      	ldr	r3, [pc, #200]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0x354>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	099b      	lsrs	r3, r3, #6
 8002022:	2200      	movs	r2, #0
 8002024:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002026:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002028:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800202a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800202e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002030:	2300      	movs	r3, #0
 8002032:	667b      	str	r3, [r7, #100]	@ 0x64
 8002034:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002038:	4622      	mov	r2, r4
 800203a:	462b      	mov	r3, r5
 800203c:	f04f 0000 	mov.w	r0, #0
 8002040:	f04f 0100 	mov.w	r1, #0
 8002044:	0159      	lsls	r1, r3, #5
 8002046:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800204a:	0150      	lsls	r0, r2, #5
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4621      	mov	r1, r4
 8002052:	1a51      	subs	r1, r2, r1
 8002054:	61b9      	str	r1, [r7, #24]
 8002056:	4629      	mov	r1, r5
 8002058:	eb63 0301 	sbc.w	r3, r3, r1
 800205c:	61fb      	str	r3, [r7, #28]
 800205e:	f04f 0200 	mov.w	r2, #0
 8002062:	f04f 0300 	mov.w	r3, #0
 8002066:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800206a:	4659      	mov	r1, fp
 800206c:	018b      	lsls	r3, r1, #6
 800206e:	4651      	mov	r1, sl
 8002070:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002074:	4651      	mov	r1, sl
 8002076:	018a      	lsls	r2, r1, #6
 8002078:	4651      	mov	r1, sl
 800207a:	ebb2 0801 	subs.w	r8, r2, r1
 800207e:	4659      	mov	r1, fp
 8002080:	eb63 0901 	sbc.w	r9, r3, r1
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	f04f 0300 	mov.w	r3, #0
 800208c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002090:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002094:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002098:	4690      	mov	r8, r2
 800209a:	4699      	mov	r9, r3
 800209c:	4623      	mov	r3, r4
 800209e:	eb18 0303 	adds.w	r3, r8, r3
 80020a2:	613b      	str	r3, [r7, #16]
 80020a4:	462b      	mov	r3, r5
 80020a6:	eb49 0303 	adc.w	r3, r9, r3
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	f04f 0200 	mov.w	r2, #0
 80020b0:	f04f 0300 	mov.w	r3, #0
 80020b4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80020b8:	4629      	mov	r1, r5
 80020ba:	024b      	lsls	r3, r1, #9
 80020bc:	4621      	mov	r1, r4
 80020be:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80020c2:	4621      	mov	r1, r4
 80020c4:	024a      	lsls	r2, r1, #9
 80020c6:	4610      	mov	r0, r2
 80020c8:	4619      	mov	r1, r3
 80020ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80020ce:	2200      	movs	r2, #0
 80020d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80020d2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80020d4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80020d8:	f7fe f8e4 	bl	80002a4 <__aeabi_uldivmod>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4613      	mov	r3, r2
 80020e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80020e6:	e065      	b.n	80021b4 <HAL_RCC_GetSysClockFreq+0x420>
 80020e8:	40023800 	.word	0x40023800
 80020ec:	00f42400 	.word	0x00f42400
 80020f0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020f4:	4b3d      	ldr	r3, [pc, #244]	@ (80021ec <HAL_RCC_GetSysClockFreq+0x458>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	099b      	lsrs	r3, r3, #6
 80020fa:	2200      	movs	r2, #0
 80020fc:	4618      	mov	r0, r3
 80020fe:	4611      	mov	r1, r2
 8002100:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002104:	653b      	str	r3, [r7, #80]	@ 0x50
 8002106:	2300      	movs	r3, #0
 8002108:	657b      	str	r3, [r7, #84]	@ 0x54
 800210a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800210e:	4642      	mov	r2, r8
 8002110:	464b      	mov	r3, r9
 8002112:	f04f 0000 	mov.w	r0, #0
 8002116:	f04f 0100 	mov.w	r1, #0
 800211a:	0159      	lsls	r1, r3, #5
 800211c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002120:	0150      	lsls	r0, r2, #5
 8002122:	4602      	mov	r2, r0
 8002124:	460b      	mov	r3, r1
 8002126:	4641      	mov	r1, r8
 8002128:	1a51      	subs	r1, r2, r1
 800212a:	60b9      	str	r1, [r7, #8]
 800212c:	4649      	mov	r1, r9
 800212e:	eb63 0301 	sbc.w	r3, r3, r1
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	f04f 0200 	mov.w	r2, #0
 8002138:	f04f 0300 	mov.w	r3, #0
 800213c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002140:	4659      	mov	r1, fp
 8002142:	018b      	lsls	r3, r1, #6
 8002144:	4651      	mov	r1, sl
 8002146:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800214a:	4651      	mov	r1, sl
 800214c:	018a      	lsls	r2, r1, #6
 800214e:	4651      	mov	r1, sl
 8002150:	1a54      	subs	r4, r2, r1
 8002152:	4659      	mov	r1, fp
 8002154:	eb63 0501 	sbc.w	r5, r3, r1
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	f04f 0300 	mov.w	r3, #0
 8002160:	00eb      	lsls	r3, r5, #3
 8002162:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002166:	00e2      	lsls	r2, r4, #3
 8002168:	4614      	mov	r4, r2
 800216a:	461d      	mov	r5, r3
 800216c:	4643      	mov	r3, r8
 800216e:	18e3      	adds	r3, r4, r3
 8002170:	603b      	str	r3, [r7, #0]
 8002172:	464b      	mov	r3, r9
 8002174:	eb45 0303 	adc.w	r3, r5, r3
 8002178:	607b      	str	r3, [r7, #4]
 800217a:	f04f 0200 	mov.w	r2, #0
 800217e:	f04f 0300 	mov.w	r3, #0
 8002182:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002186:	4629      	mov	r1, r5
 8002188:	028b      	lsls	r3, r1, #10
 800218a:	4621      	mov	r1, r4
 800218c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002190:	4621      	mov	r1, r4
 8002192:	028a      	lsls	r2, r1, #10
 8002194:	4610      	mov	r0, r2
 8002196:	4619      	mov	r1, r3
 8002198:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800219c:	2200      	movs	r2, #0
 800219e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80021a0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80021a2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80021a6:	f7fe f87d 	bl	80002a4 <__aeabi_uldivmod>
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	4613      	mov	r3, r2
 80021b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80021b4:	4b0d      	ldr	r3, [pc, #52]	@ (80021ec <HAL_RCC_GetSysClockFreq+0x458>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	0f1b      	lsrs	r3, r3, #28
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80021c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80021c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80021d2:	e003      	b.n	80021dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021d4:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80021d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80021da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021dc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	37b8      	adds	r7, #184	@ 0xb8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021ea:	bf00      	nop
 80021ec:	40023800 	.word	0x40023800
 80021f0:	00f42400 	.word	0x00f42400

080021f4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d101      	bne.n	8002206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e28d      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	2b00      	cmp	r3, #0
 8002210:	f000 8083 	beq.w	800231a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002214:	4b94      	ldr	r3, [pc, #592]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 030c 	and.w	r3, r3, #12
 800221c:	2b04      	cmp	r3, #4
 800221e:	d019      	beq.n	8002254 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002220:	4b91      	ldr	r3, [pc, #580]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f003 030c 	and.w	r3, r3, #12
        || \
 8002228:	2b08      	cmp	r3, #8
 800222a:	d106      	bne.n	800223a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800222c:	4b8e      	ldr	r3, [pc, #568]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002234:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002238:	d00c      	beq.n	8002254 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800223a:	4b8b      	ldr	r3, [pc, #556]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002242:	2b0c      	cmp	r3, #12
 8002244:	d112      	bne.n	800226c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002246:	4b88      	ldr	r3, [pc, #544]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800224e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002252:	d10b      	bne.n	800226c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002254:	4b84      	ldr	r3, [pc, #528]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225c:	2b00      	cmp	r3, #0
 800225e:	d05b      	beq.n	8002318 <HAL_RCC_OscConfig+0x124>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d157      	bne.n	8002318 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e25a      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002274:	d106      	bne.n	8002284 <HAL_RCC_OscConfig+0x90>
 8002276:	4b7c      	ldr	r3, [pc, #496]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a7b      	ldr	r2, [pc, #492]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 800227c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002280:	6013      	str	r3, [r2, #0]
 8002282:	e01d      	b.n	80022c0 <HAL_RCC_OscConfig+0xcc>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800228c:	d10c      	bne.n	80022a8 <HAL_RCC_OscConfig+0xb4>
 800228e:	4b76      	ldr	r3, [pc, #472]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a75      	ldr	r2, [pc, #468]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002294:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	4b73      	ldr	r3, [pc, #460]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a72      	ldr	r2, [pc, #456]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80022a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a4:	6013      	str	r3, [r2, #0]
 80022a6:	e00b      	b.n	80022c0 <HAL_RCC_OscConfig+0xcc>
 80022a8:	4b6f      	ldr	r3, [pc, #444]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a6e      	ldr	r2, [pc, #440]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80022ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022b2:	6013      	str	r3, [r2, #0]
 80022b4:	4b6c      	ldr	r3, [pc, #432]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a6b      	ldr	r2, [pc, #428]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80022ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d013      	beq.n	80022f0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c8:	f7fe fde6 	bl	8000e98 <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d0:	f7fe fde2 	bl	8000e98 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b64      	cmp	r3, #100	@ 0x64
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e21f      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e2:	4b61      	ldr	r3, [pc, #388]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f0      	beq.n	80022d0 <HAL_RCC_OscConfig+0xdc>
 80022ee:	e014      	b.n	800231a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f0:	f7fe fdd2 	bl	8000e98 <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022f8:	f7fe fdce 	bl	8000e98 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b64      	cmp	r3, #100	@ 0x64
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e20b      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230a:	4b57      	ldr	r3, [pc, #348]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1f0      	bne.n	80022f8 <HAL_RCC_OscConfig+0x104>
 8002316:	e000      	b.n	800231a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d06f      	beq.n	8002406 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002326:	4b50      	ldr	r3, [pc, #320]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 030c 	and.w	r3, r3, #12
 800232e:	2b00      	cmp	r3, #0
 8002330:	d017      	beq.n	8002362 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002332:	4b4d      	ldr	r3, [pc, #308]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 030c 	and.w	r3, r3, #12
        || \
 800233a:	2b08      	cmp	r3, #8
 800233c:	d105      	bne.n	800234a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800233e:	4b4a      	ldr	r3, [pc, #296]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00b      	beq.n	8002362 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800234a:	4b47      	ldr	r3, [pc, #284]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002352:	2b0c      	cmp	r3, #12
 8002354:	d11c      	bne.n	8002390 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002356:	4b44      	ldr	r3, [pc, #272]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d116      	bne.n	8002390 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002362:	4b41      	ldr	r3, [pc, #260]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d005      	beq.n	800237a <HAL_RCC_OscConfig+0x186>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d001      	beq.n	800237a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e1d3      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237a:	4b3b      	ldr	r3, [pc, #236]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	4937      	ldr	r1, [pc, #220]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 800238a:	4313      	orrs	r3, r2
 800238c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238e:	e03a      	b.n	8002406 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d020      	beq.n	80023da <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002398:	4b34      	ldr	r3, [pc, #208]	@ (800246c <HAL_RCC_OscConfig+0x278>)
 800239a:	2201      	movs	r2, #1
 800239c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239e:	f7fe fd7b 	bl	8000e98 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a4:	e008      	b.n	80023b8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023a6:	f7fe fd77 	bl	8000e98 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e1b4      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0f0      	beq.n	80023a6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c4:	4b28      	ldr	r3, [pc, #160]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	00db      	lsls	r3, r3, #3
 80023d2:	4925      	ldr	r1, [pc, #148]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	600b      	str	r3, [r1, #0]
 80023d8:	e015      	b.n	8002406 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023da:	4b24      	ldr	r3, [pc, #144]	@ (800246c <HAL_RCC_OscConfig+0x278>)
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e0:	f7fe fd5a 	bl	8000e98 <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023e8:	f7fe fd56 	bl	8000e98 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e193      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	2b00      	cmp	r3, #0
 8002410:	d036      	beq.n	8002480 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d016      	beq.n	8002448 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800241a:	4b15      	ldr	r3, [pc, #84]	@ (8002470 <HAL_RCC_OscConfig+0x27c>)
 800241c:	2201      	movs	r2, #1
 800241e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002420:	f7fe fd3a 	bl	8000e98 <HAL_GetTick>
 8002424:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002428:	f7fe fd36 	bl	8000e98 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b02      	cmp	r3, #2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e173      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243a:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <HAL_RCC_OscConfig+0x274>)
 800243c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0x234>
 8002446:	e01b      	b.n	8002480 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002448:	4b09      	ldr	r3, [pc, #36]	@ (8002470 <HAL_RCC_OscConfig+0x27c>)
 800244a:	2200      	movs	r2, #0
 800244c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800244e:	f7fe fd23 	bl	8000e98 <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002454:	e00e      	b.n	8002474 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002456:	f7fe fd1f 	bl	8000e98 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d907      	bls.n	8002474 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e15c      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
 8002468:	40023800 	.word	0x40023800
 800246c:	42470000 	.word	0x42470000
 8002470:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002474:	4b8a      	ldr	r3, [pc, #552]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002476:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1ea      	bne.n	8002456 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	f000 8097 	beq.w	80025bc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800248e:	2300      	movs	r3, #0
 8002490:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002492:	4b83      	ldr	r3, [pc, #524]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d10f      	bne.n	80024be <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	4b7f      	ldr	r3, [pc, #508]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a6:	4a7e      	ldr	r2, [pc, #504]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 80024a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ae:	4b7c      	ldr	r3, [pc, #496]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b6:	60bb      	str	r3, [r7, #8]
 80024b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024ba:	2301      	movs	r3, #1
 80024bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024be:	4b79      	ldr	r3, [pc, #484]	@ (80026a4 <HAL_RCC_OscConfig+0x4b0>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d118      	bne.n	80024fc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ca:	4b76      	ldr	r3, [pc, #472]	@ (80026a4 <HAL_RCC_OscConfig+0x4b0>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a75      	ldr	r2, [pc, #468]	@ (80026a4 <HAL_RCC_OscConfig+0x4b0>)
 80024d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024d6:	f7fe fcdf 	bl	8000e98 <HAL_GetTick>
 80024da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024dc:	e008      	b.n	80024f0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024de:	f7fe fcdb 	bl	8000e98 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e118      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f0:	4b6c      	ldr	r3, [pc, #432]	@ (80026a4 <HAL_RCC_OscConfig+0x4b0>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d0f0      	beq.n	80024de <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d106      	bne.n	8002512 <HAL_RCC_OscConfig+0x31e>
 8002504:	4b66      	ldr	r3, [pc, #408]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002508:	4a65      	ldr	r2, [pc, #404]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002510:	e01c      	b.n	800254c <HAL_RCC_OscConfig+0x358>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	2b05      	cmp	r3, #5
 8002518:	d10c      	bne.n	8002534 <HAL_RCC_OscConfig+0x340>
 800251a:	4b61      	ldr	r3, [pc, #388]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 800251c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800251e:	4a60      	ldr	r2, [pc, #384]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002520:	f043 0304 	orr.w	r3, r3, #4
 8002524:	6713      	str	r3, [r2, #112]	@ 0x70
 8002526:	4b5e      	ldr	r3, [pc, #376]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800252a:	4a5d      	ldr	r2, [pc, #372]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6713      	str	r3, [r2, #112]	@ 0x70
 8002532:	e00b      	b.n	800254c <HAL_RCC_OscConfig+0x358>
 8002534:	4b5a      	ldr	r3, [pc, #360]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002538:	4a59      	ldr	r2, [pc, #356]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 800253a:	f023 0301 	bic.w	r3, r3, #1
 800253e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002540:	4b57      	ldr	r3, [pc, #348]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002544:	4a56      	ldr	r2, [pc, #344]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002546:	f023 0304 	bic.w	r3, r3, #4
 800254a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d015      	beq.n	8002580 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002554:	f7fe fca0 	bl	8000e98 <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800255a:	e00a      	b.n	8002572 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800255c:	f7fe fc9c 	bl	8000e98 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800256a:	4293      	cmp	r3, r2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e0d7      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002572:	4b4b      	ldr	r3, [pc, #300]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0ee      	beq.n	800255c <HAL_RCC_OscConfig+0x368>
 800257e:	e014      	b.n	80025aa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002580:	f7fe fc8a 	bl	8000e98 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002586:	e00a      	b.n	800259e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002588:	f7fe fc86 	bl	8000e98 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002596:	4293      	cmp	r3, r2
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e0c1      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800259e:	4b40      	ldr	r3, [pc, #256]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 80025a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025a2:	f003 0302 	and.w	r3, r3, #2
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1ee      	bne.n	8002588 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025aa:	7dfb      	ldrb	r3, [r7, #23]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d105      	bne.n	80025bc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025b0:	4b3b      	ldr	r3, [pc, #236]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 80025b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b4:	4a3a      	ldr	r2, [pc, #232]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 80025b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 80ad 	beq.w	8002720 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025c6:	4b36      	ldr	r3, [pc, #216]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 030c 	and.w	r3, r3, #12
 80025ce:	2b08      	cmp	r3, #8
 80025d0:	d060      	beq.n	8002694 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d145      	bne.n	8002666 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025da:	4b33      	ldr	r3, [pc, #204]	@ (80026a8 <HAL_RCC_OscConfig+0x4b4>)
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e0:	f7fe fc5a 	bl	8000e98 <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e8:	f7fe fc56 	bl	8000e98 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e093      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025fa:	4b29      	ldr	r3, [pc, #164]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1f0      	bne.n	80025e8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	69da      	ldr	r2, [r3, #28]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	431a      	orrs	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002614:	019b      	lsls	r3, r3, #6
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800261c:	085b      	lsrs	r3, r3, #1
 800261e:	3b01      	subs	r3, #1
 8002620:	041b      	lsls	r3, r3, #16
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002628:	061b      	lsls	r3, r3, #24
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002630:	071b      	lsls	r3, r3, #28
 8002632:	491b      	ldr	r1, [pc, #108]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002634:	4313      	orrs	r3, r2
 8002636:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002638:	4b1b      	ldr	r3, [pc, #108]	@ (80026a8 <HAL_RCC_OscConfig+0x4b4>)
 800263a:	2201      	movs	r2, #1
 800263c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263e:	f7fe fc2b 	bl	8000e98 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002646:	f7fe fc27 	bl	8000e98 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e064      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002658:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d0f0      	beq.n	8002646 <HAL_RCC_OscConfig+0x452>
 8002664:	e05c      	b.n	8002720 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002666:	4b10      	ldr	r3, [pc, #64]	@ (80026a8 <HAL_RCC_OscConfig+0x4b4>)
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266c:	f7fe fc14 	bl	8000e98 <HAL_GetTick>
 8002670:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002674:	f7fe fc10 	bl	8000e98 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e04d      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002686:	4b06      	ldr	r3, [pc, #24]	@ (80026a0 <HAL_RCC_OscConfig+0x4ac>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1f0      	bne.n	8002674 <HAL_RCC_OscConfig+0x480>
 8002692:	e045      	b.n	8002720 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d107      	bne.n	80026ac <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e040      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
 80026a0:	40023800 	.word	0x40023800
 80026a4:	40007000 	.word	0x40007000
 80026a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026ac:	4b1f      	ldr	r3, [pc, #124]	@ (800272c <HAL_RCC_OscConfig+0x538>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d030      	beq.n	800271c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d129      	bne.n	800271c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d122      	bne.n	800271c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026dc:	4013      	ands	r3, r2
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d119      	bne.n	800271c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f2:	085b      	lsrs	r3, r3, #1
 80026f4:	3b01      	subs	r3, #1
 80026f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d10f      	bne.n	800271c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002706:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002708:	429a      	cmp	r2, r3
 800270a:	d107      	bne.n	800271c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002716:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002718:	429a      	cmp	r2, r3
 800271a:	d001      	beq.n	8002720 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e000      	b.n	8002722 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3718      	adds	r7, #24
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40023800 	.word	0x40023800

08002730 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e041      	b.n	80027c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d106      	bne.n	800275c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f7fe f97c 	bl	8000a54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2202      	movs	r2, #2
 8002760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	3304      	adds	r3, #4
 800276c:	4619      	mov	r1, r3
 800276e:	4610      	mov	r0, r2
 8002770:	f000 f9b6 	bl	8002ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d001      	beq.n	80027e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e04e      	b.n	8002886 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2202      	movs	r2, #2
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0201 	orr.w	r2, r2, #1
 80027fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a23      	ldr	r2, [pc, #140]	@ (8002894 <HAL_TIM_Base_Start_IT+0xc4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d022      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002812:	d01d      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a1f      	ldr	r2, [pc, #124]	@ (8002898 <HAL_TIM_Base_Start_IT+0xc8>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d018      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a1e      	ldr	r2, [pc, #120]	@ (800289c <HAL_TIM_Base_Start_IT+0xcc>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d013      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a1c      	ldr	r2, [pc, #112]	@ (80028a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d00e      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a1b      	ldr	r2, [pc, #108]	@ (80028a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d009      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a19      	ldr	r2, [pc, #100]	@ (80028a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d004      	beq.n	8002850 <HAL_TIM_Base_Start_IT+0x80>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a18      	ldr	r2, [pc, #96]	@ (80028ac <HAL_TIM_Base_Start_IT+0xdc>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d111      	bne.n	8002874 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2b06      	cmp	r3, #6
 8002860:	d010      	beq.n	8002884 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f042 0201 	orr.w	r2, r2, #1
 8002870:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002872:	e007      	b.n	8002884 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0201 	orr.w	r2, r2, #1
 8002882:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3714      	adds	r7, #20
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	40010000 	.word	0x40010000
 8002898:	40000400 	.word	0x40000400
 800289c:	40000800 	.word	0x40000800
 80028a0:	40000c00 	.word	0x40000c00
 80028a4:	40010400 	.word	0x40010400
 80028a8:	40014000 	.word	0x40014000
 80028ac:	40001800 	.word	0x40001800

080028b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	691b      	ldr	r3, [r3, #16]
 80028c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d020      	beq.n	8002914 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d01b      	beq.n	8002914 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f06f 0202 	mvn.w	r2, #2
 80028e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2201      	movs	r2, #1
 80028ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	699b      	ldr	r3, [r3, #24]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 f8d2 	bl	8002aa4 <HAL_TIM_IC_CaptureCallback>
 8002900:	e005      	b.n	800290e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f000 f8c4 	bl	8002a90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 f8d5 	bl	8002ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	f003 0304 	and.w	r3, r3, #4
 800291a:	2b00      	cmp	r3, #0
 800291c:	d020      	beq.n	8002960 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	2b00      	cmp	r3, #0
 8002926:	d01b      	beq.n	8002960 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f06f 0204 	mvn.w	r2, #4
 8002930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2202      	movs	r2, #2
 8002936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002942:	2b00      	cmp	r3, #0
 8002944:	d003      	beq.n	800294e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f8ac 	bl	8002aa4 <HAL_TIM_IC_CaptureCallback>
 800294c:	e005      	b.n	800295a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 f89e 	bl	8002a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 f8af 	bl	8002ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f003 0308 	and.w	r3, r3, #8
 8002966:	2b00      	cmp	r3, #0
 8002968:	d020      	beq.n	80029ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f003 0308 	and.w	r3, r3, #8
 8002970:	2b00      	cmp	r3, #0
 8002972:	d01b      	beq.n	80029ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f06f 0208 	mvn.w	r2, #8
 800297c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2204      	movs	r2, #4
 8002982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	f003 0303 	and.w	r3, r3, #3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f886 	bl	8002aa4 <HAL_TIM_IC_CaptureCallback>
 8002998:	e005      	b.n	80029a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f878 	bl	8002a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f000 f889 	bl	8002ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f003 0310 	and.w	r3, r3, #16
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d020      	beq.n	80029f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f003 0310 	and.w	r3, r3, #16
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d01b      	beq.n	80029f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0210 	mvn.w	r2, #16
 80029c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2208      	movs	r2, #8
 80029ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f860 	bl	8002aa4 <HAL_TIM_IC_CaptureCallback>
 80029e4:	e005      	b.n	80029f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f852 	bl	8002a90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f863 	bl	8002ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00c      	beq.n	8002a1c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f003 0301 	and.w	r3, r3, #1
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d007      	beq.n	8002a1c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0201 	mvn.w	r2, #1
 8002a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7fd ffd8 	bl	80009cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00c      	beq.n	8002a40 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d007      	beq.n	8002a40 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f97c 	bl	8002d38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00c      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d007      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f834 	bl	8002acc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 0320 	and.w	r3, r3, #32
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00c      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 0320 	and.w	r3, r3, #32
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d007      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f06f 0220 	mvn.w	r2, #32
 8002a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 f94e 	bl	8002d24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a88:	bf00      	nop
 8002a8a:	3710      	adds	r7, #16
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a43      	ldr	r2, [pc, #268]	@ (8002c00 <TIM_Base_SetConfig+0x120>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d013      	beq.n	8002b20 <TIM_Base_SetConfig+0x40>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002afe:	d00f      	beq.n	8002b20 <TIM_Base_SetConfig+0x40>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a40      	ldr	r2, [pc, #256]	@ (8002c04 <TIM_Base_SetConfig+0x124>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d00b      	beq.n	8002b20 <TIM_Base_SetConfig+0x40>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002c08 <TIM_Base_SetConfig+0x128>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d007      	beq.n	8002b20 <TIM_Base_SetConfig+0x40>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a3e      	ldr	r2, [pc, #248]	@ (8002c0c <TIM_Base_SetConfig+0x12c>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d003      	beq.n	8002b20 <TIM_Base_SetConfig+0x40>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4a3d      	ldr	r2, [pc, #244]	@ (8002c10 <TIM_Base_SetConfig+0x130>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d108      	bne.n	8002b32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a32      	ldr	r2, [pc, #200]	@ (8002c00 <TIM_Base_SetConfig+0x120>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d02b      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b40:	d027      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a2f      	ldr	r2, [pc, #188]	@ (8002c04 <TIM_Base_SetConfig+0x124>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d023      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a2e      	ldr	r2, [pc, #184]	@ (8002c08 <TIM_Base_SetConfig+0x128>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d01f      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a2d      	ldr	r2, [pc, #180]	@ (8002c0c <TIM_Base_SetConfig+0x12c>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d01b      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a2c      	ldr	r2, [pc, #176]	@ (8002c10 <TIM_Base_SetConfig+0x130>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d017      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a2b      	ldr	r2, [pc, #172]	@ (8002c14 <TIM_Base_SetConfig+0x134>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d013      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a2a      	ldr	r2, [pc, #168]	@ (8002c18 <TIM_Base_SetConfig+0x138>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d00f      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a29      	ldr	r2, [pc, #164]	@ (8002c1c <TIM_Base_SetConfig+0x13c>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d00b      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a28      	ldr	r2, [pc, #160]	@ (8002c20 <TIM_Base_SetConfig+0x140>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d007      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a27      	ldr	r2, [pc, #156]	@ (8002c24 <TIM_Base_SetConfig+0x144>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d003      	beq.n	8002b92 <TIM_Base_SetConfig+0xb2>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a26      	ldr	r2, [pc, #152]	@ (8002c28 <TIM_Base_SetConfig+0x148>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d108      	bne.n	8002ba4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	68fa      	ldr	r2, [r7, #12]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	695b      	ldr	r3, [r3, #20]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	689a      	ldr	r2, [r3, #8]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a0e      	ldr	r2, [pc, #56]	@ (8002c00 <TIM_Base_SetConfig+0x120>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d003      	beq.n	8002bd2 <TIM_Base_SetConfig+0xf2>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a10      	ldr	r2, [pc, #64]	@ (8002c10 <TIM_Base_SetConfig+0x130>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d103      	bne.n	8002bda <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	691a      	ldr	r2, [r3, #16]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f043 0204 	orr.w	r2, r3, #4
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	601a      	str	r2, [r3, #0]
}
 8002bf2:	bf00      	nop
 8002bf4:	3714      	adds	r7, #20
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40010000 	.word	0x40010000
 8002c04:	40000400 	.word	0x40000400
 8002c08:	40000800 	.word	0x40000800
 8002c0c:	40000c00 	.word	0x40000c00
 8002c10:	40010400 	.word	0x40010400
 8002c14:	40014000 	.word	0x40014000
 8002c18:	40014400 	.word	0x40014400
 8002c1c:	40014800 	.word	0x40014800
 8002c20:	40001800 	.word	0x40001800
 8002c24:	40001c00 	.word	0x40001c00
 8002c28:	40002000 	.word	0x40002000

08002c2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d101      	bne.n	8002c44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c40:	2302      	movs	r3, #2
 8002c42:	e05a      	b.n	8002cfa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2202      	movs	r2, #2
 8002c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a21      	ldr	r2, [pc, #132]	@ (8002d08 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d022      	beq.n	8002cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c90:	d01d      	beq.n	8002cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a1d      	ldr	r2, [pc, #116]	@ (8002d0c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d018      	beq.n	8002cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a1b      	ldr	r2, [pc, #108]	@ (8002d10 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d013      	beq.n	8002cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a1a      	ldr	r2, [pc, #104]	@ (8002d14 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d00e      	beq.n	8002cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a18      	ldr	r2, [pc, #96]	@ (8002d18 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d009      	beq.n	8002cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a17      	ldr	r2, [pc, #92]	@ (8002d1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d004      	beq.n	8002cce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a15      	ldr	r2, [pc, #84]	@ (8002d20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d10c      	bne.n	8002ce8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	40010000 	.word	0x40010000
 8002d0c:	40000400 	.word	0x40000400
 8002d10:	40000800 	.word	0x40000800
 8002d14:	40000c00 	.word	0x40000c00
 8002d18:	40010400 	.word	0x40010400
 8002d1c:	40014000 	.word	0x40014000
 8002d20:	40001800 	.word	0x40001800

08002d24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e042      	b.n	8002de4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d106      	bne.n	8002d78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7fd fe96 	bl	8000aa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2224      	movs	r2, #36	@ 0x24
 8002d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68da      	ldr	r2, [r3, #12]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 fc99 	bl	80036c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	691a      	ldr	r2, [r3, #16]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002da4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	695a      	ldr	r2, [r3, #20]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002db4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002dc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2220      	movs	r2, #32
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b0ba      	sub	sp, #232	@ 0xe8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002e12:	2300      	movs	r3, #0
 8002e14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e22:	f003 030f 	and.w	r3, r3, #15
 8002e26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002e2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10f      	bne.n	8002e52 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e36:	f003 0320 	and.w	r3, r3, #32
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d009      	beq.n	8002e52 <HAL_UART_IRQHandler+0x66>
 8002e3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e42:	f003 0320 	and.w	r3, r3, #32
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 fb7e 	bl	800354c <UART_Receive_IT>
      return;
 8002e50:	e273      	b.n	800333a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002e52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f000 80de 	beq.w	8003018 <HAL_UART_IRQHandler+0x22c>
 8002e5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d106      	bne.n	8002e76 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002e68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e6c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 80d1 	beq.w	8003018 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00b      	beq.n	8002e9a <HAL_UART_IRQHandler+0xae>
 8002e82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d005      	beq.n	8002e9a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e92:	f043 0201 	orr.w	r2, r3, #1
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00b      	beq.n	8002ebe <HAL_UART_IRQHandler+0xd2>
 8002ea6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d005      	beq.n	8002ebe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb6:	f043 0202 	orr.w	r2, r3, #2
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ec2:	f003 0302 	and.w	r3, r3, #2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d00b      	beq.n	8002ee2 <HAL_UART_IRQHandler+0xf6>
 8002eca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d005      	beq.n	8002ee2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eda:	f043 0204 	orr.w	r2, r3, #4
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ee6:	f003 0308 	and.w	r3, r3, #8
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d011      	beq.n	8002f12 <HAL_UART_IRQHandler+0x126>
 8002eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ef2:	f003 0320 	and.w	r3, r3, #32
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d105      	bne.n	8002f06 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002efa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d005      	beq.n	8002f12 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0a:	f043 0208 	orr.w	r2, r3, #8
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f000 820a 	beq.w	8003330 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f20:	f003 0320 	and.w	r3, r3, #32
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d008      	beq.n	8002f3a <HAL_UART_IRQHandler+0x14e>
 8002f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f2c:	f003 0320 	and.w	r3, r3, #32
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 fb09 	bl	800354c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f44:	2b40      	cmp	r3, #64	@ 0x40
 8002f46:	bf0c      	ite	eq
 8002f48:	2301      	moveq	r3, #1
 8002f4a:	2300      	movne	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f56:	f003 0308 	and.w	r3, r3, #8
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d103      	bne.n	8002f66 <HAL_UART_IRQHandler+0x17a>
 8002f5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d04f      	beq.n	8003006 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 fa14 	bl	8003394 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	695b      	ldr	r3, [r3, #20]
 8002f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f76:	2b40      	cmp	r3, #64	@ 0x40
 8002f78:	d141      	bne.n	8002ffe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	3314      	adds	r3, #20
 8002f80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f88:	e853 3f00 	ldrex	r3, [r3]
 8002f8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002f90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	3314      	adds	r3, #20
 8002fa2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002fa6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002faa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002fb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002fb6:	e841 2300 	strex	r3, r2, [r1]
 8002fba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002fbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1d9      	bne.n	8002f7a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d013      	beq.n	8002ff6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fd2:	4a8a      	ldr	r2, [pc, #552]	@ (80031fc <HAL_UART_IRQHandler+0x410>)
 8002fd4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7fe f968 	bl	80012b0 <HAL_DMA_Abort_IT>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d016      	beq.n	8003014 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ff0:	4610      	mov	r0, r2
 8002ff2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ff4:	e00e      	b.n	8003014 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 f9b6 	bl	8003368 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ffc:	e00a      	b.n	8003014 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 f9b2 	bl	8003368 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003004:	e006      	b.n	8003014 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f9ae 	bl	8003368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003012:	e18d      	b.n	8003330 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003014:	bf00      	nop
    return;
 8003016:	e18b      	b.n	8003330 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301c:	2b01      	cmp	r3, #1
 800301e:	f040 8167 	bne.w	80032f0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003026:	f003 0310 	and.w	r3, r3, #16
 800302a:	2b00      	cmp	r3, #0
 800302c:	f000 8160 	beq.w	80032f0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003034:	f003 0310 	and.w	r3, r3, #16
 8003038:	2b00      	cmp	r3, #0
 800303a:	f000 8159 	beq.w	80032f0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800303e:	2300      	movs	r3, #0
 8003040:	60bb      	str	r3, [r7, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	60bb      	str	r3, [r7, #8]
 8003052:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800305e:	2b40      	cmp	r3, #64	@ 0x40
 8003060:	f040 80ce 	bne.w	8003200 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003070:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003074:	2b00      	cmp	r3, #0
 8003076:	f000 80a9 	beq.w	80031cc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800307e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003082:	429a      	cmp	r2, r3
 8003084:	f080 80a2 	bcs.w	80031cc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800308e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800309a:	f000 8088 	beq.w	80031ae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	330c      	adds	r3, #12
 80030a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030ac:	e853 3f00 	ldrex	r3, [r3]
 80030b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80030b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	330c      	adds	r3, #12
 80030c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80030ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80030ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80030d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80030da:	e841 2300 	strex	r3, r2, [r1]
 80030de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80030e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1d9      	bne.n	800309e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	3314      	adds	r3, #20
 80030f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030f4:	e853 3f00 	ldrex	r3, [r3]
 80030f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80030fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030fc:	f023 0301 	bic.w	r3, r3, #1
 8003100:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	3314      	adds	r3, #20
 800310a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800310e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003112:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003114:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003116:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800311a:	e841 2300 	strex	r3, r2, [r1]
 800311e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003120:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1e1      	bne.n	80030ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	3314      	adds	r3, #20
 800312c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800312e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003130:	e853 3f00 	ldrex	r3, [r3]
 8003134:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003138:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800313c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	3314      	adds	r3, #20
 8003146:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800314a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800314c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800314e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003150:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003152:	e841 2300 	strex	r3, r2, [r1]
 8003156:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003158:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1e3      	bne.n	8003126 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2220      	movs	r2, #32
 8003162:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	330c      	adds	r3, #12
 8003172:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003176:	e853 3f00 	ldrex	r3, [r3]
 800317a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800317c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800317e:	f023 0310 	bic.w	r3, r3, #16
 8003182:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	330c      	adds	r3, #12
 800318c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003190:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003192:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003194:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003196:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003198:	e841 2300 	strex	r3, r2, [r1]
 800319c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800319e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d1e3      	bne.n	800316c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fe f811 	bl	80011d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2202      	movs	r2, #2
 80031b2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031bc:	b29b      	uxth	r3, r3
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	4619      	mov	r1, r3
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 f8d9 	bl	800337c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80031ca:	e0b3      	b.n	8003334 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80031d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80031d4:	429a      	cmp	r2, r3
 80031d6:	f040 80ad 	bne.w	8003334 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031de:	69db      	ldr	r3, [r3, #28]
 80031e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031e4:	f040 80a6 	bne.w	8003334 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2202      	movs	r2, #2
 80031ec:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80031f2:	4619      	mov	r1, r3
 80031f4:	6878      	ldr	r0, [r7, #4]
 80031f6:	f000 f8c1 	bl	800337c <HAL_UARTEx_RxEventCallback>
      return;
 80031fa:	e09b      	b.n	8003334 <HAL_UART_IRQHandler+0x548>
 80031fc:	0800345b 	.word	0x0800345b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003208:	b29b      	uxth	r3, r3
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003214:	b29b      	uxth	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	f000 808e 	beq.w	8003338 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800321c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003220:	2b00      	cmp	r3, #0
 8003222:	f000 8089 	beq.w	8003338 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	330c      	adds	r3, #12
 800322c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800322e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003230:	e853 3f00 	ldrex	r3, [r3]
 8003234:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003238:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800323c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	330c      	adds	r3, #12
 8003246:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800324a:	647a      	str	r2, [r7, #68]	@ 0x44
 800324c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800324e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003250:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003252:	e841 2300 	strex	r3, r2, [r1]
 8003256:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003258:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1e3      	bne.n	8003226 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	3314      	adds	r3, #20
 8003264:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003268:	e853 3f00 	ldrex	r3, [r3]
 800326c:	623b      	str	r3, [r7, #32]
   return(result);
 800326e:	6a3b      	ldr	r3, [r7, #32]
 8003270:	f023 0301 	bic.w	r3, r3, #1
 8003274:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	3314      	adds	r3, #20
 800327e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003282:	633a      	str	r2, [r7, #48]	@ 0x30
 8003284:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003286:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003288:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800328a:	e841 2300 	strex	r3, r2, [r1]
 800328e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1e3      	bne.n	800325e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2220      	movs	r2, #32
 800329a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	330c      	adds	r3, #12
 80032aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	e853 3f00 	ldrex	r3, [r3]
 80032b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f023 0310 	bic.w	r3, r3, #16
 80032ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	330c      	adds	r3, #12
 80032c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80032c8:	61fa      	str	r2, [r7, #28]
 80032ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032cc:	69b9      	ldr	r1, [r7, #24]
 80032ce:	69fa      	ldr	r2, [r7, #28]
 80032d0:	e841 2300 	strex	r3, r2, [r1]
 80032d4:	617b      	str	r3, [r7, #20]
   return(result);
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1e3      	bne.n	80032a4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2202      	movs	r2, #2
 80032e0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80032e6:	4619      	mov	r1, r3
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f000 f847 	bl	800337c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80032ee:	e023      	b.n	8003338 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80032f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d009      	beq.n	8003310 <HAL_UART_IRQHandler+0x524>
 80032fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003300:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f000 f8b7 	bl	800347c <UART_Transmit_IT>
    return;
 800330e:	e014      	b.n	800333a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00e      	beq.n	800333a <HAL_UART_IRQHandler+0x54e>
 800331c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	f000 f8f7 	bl	800351c <UART_EndTransmit_IT>
    return;
 800332e:	e004      	b.n	800333a <HAL_UART_IRQHandler+0x54e>
    return;
 8003330:	bf00      	nop
 8003332:	e002      	b.n	800333a <HAL_UART_IRQHandler+0x54e>
      return;
 8003334:	bf00      	nop
 8003336:	e000      	b.n	800333a <HAL_UART_IRQHandler+0x54e>
      return;
 8003338:	bf00      	nop
  }
}
 800333a:	37e8      	adds	r7, #232	@ 0xe8
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003348:	bf00      	nop
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003370:	bf00      	nop
 8003372:	370c      	adds	r7, #12
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	460b      	mov	r3, r1
 8003386:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003394:	b480      	push	{r7}
 8003396:	b095      	sub	sp, #84	@ 0x54
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	330c      	adds	r3, #12
 80033a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033a6:	e853 3f00 	ldrex	r3, [r3]
 80033aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	330c      	adds	r3, #12
 80033ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033bc:	643a      	str	r2, [r7, #64]	@ 0x40
 80033be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033c4:	e841 2300 	strex	r3, r2, [r1]
 80033c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1e5      	bne.n	800339c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	3314      	adds	r3, #20
 80033d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d8:	6a3b      	ldr	r3, [r7, #32]
 80033da:	e853 3f00 	ldrex	r3, [r3]
 80033de:	61fb      	str	r3, [r7, #28]
   return(result);
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	f023 0301 	bic.w	r3, r3, #1
 80033e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	3314      	adds	r3, #20
 80033ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033f8:	e841 2300 	strex	r3, r2, [r1]
 80033fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1e5      	bne.n	80033d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003408:	2b01      	cmp	r3, #1
 800340a:	d119      	bne.n	8003440 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	330c      	adds	r3, #12
 8003412:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	e853 3f00 	ldrex	r3, [r3]
 800341a:	60bb      	str	r3, [r7, #8]
   return(result);
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f023 0310 	bic.w	r3, r3, #16
 8003422:	647b      	str	r3, [r7, #68]	@ 0x44
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	330c      	adds	r3, #12
 800342a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800342c:	61ba      	str	r2, [r7, #24]
 800342e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003430:	6979      	ldr	r1, [r7, #20]
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	e841 2300 	strex	r3, r2, [r1]
 8003438:	613b      	str	r3, [r7, #16]
   return(result);
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1e5      	bne.n	800340c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2220      	movs	r2, #32
 8003444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800344e:	bf00      	nop
 8003450:	3754      	adds	r7, #84	@ 0x54
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b084      	sub	sp, #16
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003466:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f7ff ff7a 	bl	8003368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003474:	bf00      	nop
 8003476:	3710      	adds	r7, #16
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800348a:	b2db      	uxtb	r3, r3
 800348c:	2b21      	cmp	r3, #33	@ 0x21
 800348e:	d13e      	bne.n	800350e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003498:	d114      	bne.n	80034c4 <UART_Transmit_IT+0x48>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d110      	bne.n	80034c4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	881b      	ldrh	r3, [r3, #0]
 80034ac:	461a      	mov	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034b6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	1c9a      	adds	r2, r3, #2
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	621a      	str	r2, [r3, #32]
 80034c2:	e008      	b.n	80034d6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a1b      	ldr	r3, [r3, #32]
 80034c8:	1c59      	adds	r1, r3, #1
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6211      	str	r1, [r2, #32]
 80034ce:	781a      	ldrb	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034da:	b29b      	uxth	r3, r3
 80034dc:	3b01      	subs	r3, #1
 80034de:	b29b      	uxth	r3, r3
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	4619      	mov	r1, r3
 80034e4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10f      	bne.n	800350a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80034f8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68da      	ldr	r2, [r3, #12]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003508:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800350a:	2300      	movs	r3, #0
 800350c:	e000      	b.n	8003510 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800350e:	2302      	movs	r3, #2
  }
}
 8003510:	4618      	mov	r0, r3
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68da      	ldr	r2, [r3, #12]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003532:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2220      	movs	r2, #32
 8003538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	f7ff feff 	bl	8003340 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	3708      	adds	r7, #8
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b08c      	sub	sp, #48	@ 0x30
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003554:	2300      	movs	r3, #0
 8003556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003558:	2300      	movs	r3, #0
 800355a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b22      	cmp	r3, #34	@ 0x22
 8003566:	f040 80aa 	bne.w	80036be <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003572:	d115      	bne.n	80035a0 <UART_Receive_IT+0x54>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d111      	bne.n	80035a0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003580:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	b29b      	uxth	r3, r3
 800358a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800358e:	b29a      	uxth	r2, r3
 8003590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003592:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003598:	1c9a      	adds	r2, r3, #2
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	629a      	str	r2, [r3, #40]	@ 0x28
 800359e:	e024      	b.n	80035ea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035ae:	d007      	beq.n	80035c0 <UART_Receive_IT+0x74>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d10a      	bne.n	80035ce <UART_Receive_IT+0x82>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d106      	bne.n	80035ce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	b2da      	uxtb	r2, r3
 80035c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035ca:	701a      	strb	r2, [r3, #0]
 80035cc:	e008      	b.n	80035e0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035de:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e4:	1c5a      	adds	r2, r3, #1
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	3b01      	subs	r3, #1
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	4619      	mov	r1, r3
 80035f8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d15d      	bne.n	80036ba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	68da      	ldr	r2, [r3, #12]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 0220 	bic.w	r2, r2, #32
 800360c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68da      	ldr	r2, [r3, #12]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800361c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	695a      	ldr	r2, [r3, #20]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0201 	bic.w	r2, r2, #1
 800362c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2220      	movs	r2, #32
 8003632:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003640:	2b01      	cmp	r3, #1
 8003642:	d135      	bne.n	80036b0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	330c      	adds	r3, #12
 8003650:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	e853 3f00 	ldrex	r3, [r3]
 8003658:	613b      	str	r3, [r7, #16]
   return(result);
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	f023 0310 	bic.w	r3, r3, #16
 8003660:	627b      	str	r3, [r7, #36]	@ 0x24
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	330c      	adds	r3, #12
 8003668:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800366a:	623a      	str	r2, [r7, #32]
 800366c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800366e:	69f9      	ldr	r1, [r7, #28]
 8003670:	6a3a      	ldr	r2, [r7, #32]
 8003672:	e841 2300 	strex	r3, r2, [r1]
 8003676:	61bb      	str	r3, [r7, #24]
   return(result);
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1e5      	bne.n	800364a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0310 	and.w	r3, r3, #16
 8003688:	2b10      	cmp	r3, #16
 800368a:	d10a      	bne.n	80036a2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800368c:	2300      	movs	r3, #0
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	60fb      	str	r3, [r7, #12]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	60fb      	str	r3, [r7, #12]
 80036a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80036a6:	4619      	mov	r1, r3
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f7ff fe67 	bl	800337c <HAL_UARTEx_RxEventCallback>
 80036ae:	e002      	b.n	80036b6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f7ff fe4f 	bl	8003354 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80036b6:	2300      	movs	r3, #0
 80036b8:	e002      	b.n	80036c0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80036ba:	2300      	movs	r3, #0
 80036bc:	e000      	b.n	80036c0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80036be:	2302      	movs	r3, #2
  }
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3730      	adds	r7, #48	@ 0x30
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036cc:	b0c0      	sub	sp, #256	@ 0x100
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80036e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e4:	68d9      	ldr	r1, [r3, #12]
 80036e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	ea40 0301 	orr.w	r3, r0, r1
 80036f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f6:	689a      	ldr	r2, [r3, #8]
 80036f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	431a      	orrs	r2, r3
 8003700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	431a      	orrs	r2, r3
 8003708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800370c:	69db      	ldr	r3, [r3, #28]
 800370e:	4313      	orrs	r3, r2
 8003710:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003720:	f021 010c 	bic.w	r1, r1, #12
 8003724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800372e:	430b      	orrs	r3, r1
 8003730:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800373e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003742:	6999      	ldr	r1, [r3, #24]
 8003744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	ea40 0301 	orr.w	r3, r0, r1
 800374e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	4b8f      	ldr	r3, [pc, #572]	@ (8003994 <UART_SetConfig+0x2cc>)
 8003758:	429a      	cmp	r2, r3
 800375a:	d005      	beq.n	8003768 <UART_SetConfig+0xa0>
 800375c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	4b8d      	ldr	r3, [pc, #564]	@ (8003998 <UART_SetConfig+0x2d0>)
 8003764:	429a      	cmp	r2, r3
 8003766:	d104      	bne.n	8003772 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003768:	f7fe face 	bl	8001d08 <HAL_RCC_GetPCLK2Freq>
 800376c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003770:	e003      	b.n	800377a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003772:	f7fe fab5 	bl	8001ce0 <HAL_RCC_GetPCLK1Freq>
 8003776:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800377a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800377e:	69db      	ldr	r3, [r3, #28]
 8003780:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003784:	f040 810c 	bne.w	80039a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003788:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800378c:	2200      	movs	r2, #0
 800378e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003792:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003796:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800379a:	4622      	mov	r2, r4
 800379c:	462b      	mov	r3, r5
 800379e:	1891      	adds	r1, r2, r2
 80037a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80037a2:	415b      	adcs	r3, r3
 80037a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80037a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80037aa:	4621      	mov	r1, r4
 80037ac:	eb12 0801 	adds.w	r8, r2, r1
 80037b0:	4629      	mov	r1, r5
 80037b2:	eb43 0901 	adc.w	r9, r3, r1
 80037b6:	f04f 0200 	mov.w	r2, #0
 80037ba:	f04f 0300 	mov.w	r3, #0
 80037be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037ca:	4690      	mov	r8, r2
 80037cc:	4699      	mov	r9, r3
 80037ce:	4623      	mov	r3, r4
 80037d0:	eb18 0303 	adds.w	r3, r8, r3
 80037d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80037d8:	462b      	mov	r3, r5
 80037da:	eb49 0303 	adc.w	r3, r9, r3
 80037de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80037e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80037ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80037f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80037f6:	460b      	mov	r3, r1
 80037f8:	18db      	adds	r3, r3, r3
 80037fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80037fc:	4613      	mov	r3, r2
 80037fe:	eb42 0303 	adc.w	r3, r2, r3
 8003802:	657b      	str	r3, [r7, #84]	@ 0x54
 8003804:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003808:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800380c:	f7fc fd4a 	bl	80002a4 <__aeabi_uldivmod>
 8003810:	4602      	mov	r2, r0
 8003812:	460b      	mov	r3, r1
 8003814:	4b61      	ldr	r3, [pc, #388]	@ (800399c <UART_SetConfig+0x2d4>)
 8003816:	fba3 2302 	umull	r2, r3, r3, r2
 800381a:	095b      	lsrs	r3, r3, #5
 800381c:	011c      	lsls	r4, r3, #4
 800381e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003822:	2200      	movs	r2, #0
 8003824:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003828:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800382c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003830:	4642      	mov	r2, r8
 8003832:	464b      	mov	r3, r9
 8003834:	1891      	adds	r1, r2, r2
 8003836:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003838:	415b      	adcs	r3, r3
 800383a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800383c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003840:	4641      	mov	r1, r8
 8003842:	eb12 0a01 	adds.w	sl, r2, r1
 8003846:	4649      	mov	r1, r9
 8003848:	eb43 0b01 	adc.w	fp, r3, r1
 800384c:	f04f 0200 	mov.w	r2, #0
 8003850:	f04f 0300 	mov.w	r3, #0
 8003854:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003858:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800385c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003860:	4692      	mov	sl, r2
 8003862:	469b      	mov	fp, r3
 8003864:	4643      	mov	r3, r8
 8003866:	eb1a 0303 	adds.w	r3, sl, r3
 800386a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800386e:	464b      	mov	r3, r9
 8003870:	eb4b 0303 	adc.w	r3, fp, r3
 8003874:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003884:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003888:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800388c:	460b      	mov	r3, r1
 800388e:	18db      	adds	r3, r3, r3
 8003890:	643b      	str	r3, [r7, #64]	@ 0x40
 8003892:	4613      	mov	r3, r2
 8003894:	eb42 0303 	adc.w	r3, r2, r3
 8003898:	647b      	str	r3, [r7, #68]	@ 0x44
 800389a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800389e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80038a2:	f7fc fcff 	bl	80002a4 <__aeabi_uldivmod>
 80038a6:	4602      	mov	r2, r0
 80038a8:	460b      	mov	r3, r1
 80038aa:	4611      	mov	r1, r2
 80038ac:	4b3b      	ldr	r3, [pc, #236]	@ (800399c <UART_SetConfig+0x2d4>)
 80038ae:	fba3 2301 	umull	r2, r3, r3, r1
 80038b2:	095b      	lsrs	r3, r3, #5
 80038b4:	2264      	movs	r2, #100	@ 0x64
 80038b6:	fb02 f303 	mul.w	r3, r2, r3
 80038ba:	1acb      	subs	r3, r1, r3
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80038c2:	4b36      	ldr	r3, [pc, #216]	@ (800399c <UART_SetConfig+0x2d4>)
 80038c4:	fba3 2302 	umull	r2, r3, r3, r2
 80038c8:	095b      	lsrs	r3, r3, #5
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80038d0:	441c      	add	r4, r3
 80038d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038d6:	2200      	movs	r2, #0
 80038d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80038e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80038e4:	4642      	mov	r2, r8
 80038e6:	464b      	mov	r3, r9
 80038e8:	1891      	adds	r1, r2, r2
 80038ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80038ec:	415b      	adcs	r3, r3
 80038ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80038f4:	4641      	mov	r1, r8
 80038f6:	1851      	adds	r1, r2, r1
 80038f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80038fa:	4649      	mov	r1, r9
 80038fc:	414b      	adcs	r3, r1
 80038fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800390c:	4659      	mov	r1, fp
 800390e:	00cb      	lsls	r3, r1, #3
 8003910:	4651      	mov	r1, sl
 8003912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003916:	4651      	mov	r1, sl
 8003918:	00ca      	lsls	r2, r1, #3
 800391a:	4610      	mov	r0, r2
 800391c:	4619      	mov	r1, r3
 800391e:	4603      	mov	r3, r0
 8003920:	4642      	mov	r2, r8
 8003922:	189b      	adds	r3, r3, r2
 8003924:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003928:	464b      	mov	r3, r9
 800392a:	460a      	mov	r2, r1
 800392c:	eb42 0303 	adc.w	r3, r2, r3
 8003930:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003940:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003944:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003948:	460b      	mov	r3, r1
 800394a:	18db      	adds	r3, r3, r3
 800394c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800394e:	4613      	mov	r3, r2
 8003950:	eb42 0303 	adc.w	r3, r2, r3
 8003954:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003956:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800395a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800395e:	f7fc fca1 	bl	80002a4 <__aeabi_uldivmod>
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	4b0d      	ldr	r3, [pc, #52]	@ (800399c <UART_SetConfig+0x2d4>)
 8003968:	fba3 1302 	umull	r1, r3, r3, r2
 800396c:	095b      	lsrs	r3, r3, #5
 800396e:	2164      	movs	r1, #100	@ 0x64
 8003970:	fb01 f303 	mul.w	r3, r1, r3
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	00db      	lsls	r3, r3, #3
 8003978:	3332      	adds	r3, #50	@ 0x32
 800397a:	4a08      	ldr	r2, [pc, #32]	@ (800399c <UART_SetConfig+0x2d4>)
 800397c:	fba2 2303 	umull	r2, r3, r2, r3
 8003980:	095b      	lsrs	r3, r3, #5
 8003982:	f003 0207 	and.w	r2, r3, #7
 8003986:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4422      	add	r2, r4
 800398e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003990:	e106      	b.n	8003ba0 <UART_SetConfig+0x4d8>
 8003992:	bf00      	nop
 8003994:	40011000 	.word	0x40011000
 8003998:	40011400 	.word	0x40011400
 800399c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039a4:	2200      	movs	r2, #0
 80039a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80039aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80039ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80039b2:	4642      	mov	r2, r8
 80039b4:	464b      	mov	r3, r9
 80039b6:	1891      	adds	r1, r2, r2
 80039b8:	6239      	str	r1, [r7, #32]
 80039ba:	415b      	adcs	r3, r3
 80039bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80039be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039c2:	4641      	mov	r1, r8
 80039c4:	1854      	adds	r4, r2, r1
 80039c6:	4649      	mov	r1, r9
 80039c8:	eb43 0501 	adc.w	r5, r3, r1
 80039cc:	f04f 0200 	mov.w	r2, #0
 80039d0:	f04f 0300 	mov.w	r3, #0
 80039d4:	00eb      	lsls	r3, r5, #3
 80039d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039da:	00e2      	lsls	r2, r4, #3
 80039dc:	4614      	mov	r4, r2
 80039de:	461d      	mov	r5, r3
 80039e0:	4643      	mov	r3, r8
 80039e2:	18e3      	adds	r3, r4, r3
 80039e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80039e8:	464b      	mov	r3, r9
 80039ea:	eb45 0303 	adc.w	r3, r5, r3
 80039ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80039f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80039fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a02:	f04f 0200 	mov.w	r2, #0
 8003a06:	f04f 0300 	mov.w	r3, #0
 8003a0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a0e:	4629      	mov	r1, r5
 8003a10:	008b      	lsls	r3, r1, #2
 8003a12:	4621      	mov	r1, r4
 8003a14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a18:	4621      	mov	r1, r4
 8003a1a:	008a      	lsls	r2, r1, #2
 8003a1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003a20:	f7fc fc40 	bl	80002a4 <__aeabi_uldivmod>
 8003a24:	4602      	mov	r2, r0
 8003a26:	460b      	mov	r3, r1
 8003a28:	4b60      	ldr	r3, [pc, #384]	@ (8003bac <UART_SetConfig+0x4e4>)
 8003a2a:	fba3 2302 	umull	r2, r3, r3, r2
 8003a2e:	095b      	lsrs	r3, r3, #5
 8003a30:	011c      	lsls	r4, r3, #4
 8003a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a36:	2200      	movs	r2, #0
 8003a38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a3c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003a40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003a44:	4642      	mov	r2, r8
 8003a46:	464b      	mov	r3, r9
 8003a48:	1891      	adds	r1, r2, r2
 8003a4a:	61b9      	str	r1, [r7, #24]
 8003a4c:	415b      	adcs	r3, r3
 8003a4e:	61fb      	str	r3, [r7, #28]
 8003a50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a54:	4641      	mov	r1, r8
 8003a56:	1851      	adds	r1, r2, r1
 8003a58:	6139      	str	r1, [r7, #16]
 8003a5a:	4649      	mov	r1, r9
 8003a5c:	414b      	adcs	r3, r1
 8003a5e:	617b      	str	r3, [r7, #20]
 8003a60:	f04f 0200 	mov.w	r2, #0
 8003a64:	f04f 0300 	mov.w	r3, #0
 8003a68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a6c:	4659      	mov	r1, fp
 8003a6e:	00cb      	lsls	r3, r1, #3
 8003a70:	4651      	mov	r1, sl
 8003a72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a76:	4651      	mov	r1, sl
 8003a78:	00ca      	lsls	r2, r1, #3
 8003a7a:	4610      	mov	r0, r2
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	4603      	mov	r3, r0
 8003a80:	4642      	mov	r2, r8
 8003a82:	189b      	adds	r3, r3, r2
 8003a84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a88:	464b      	mov	r3, r9
 8003a8a:	460a      	mov	r2, r1
 8003a8c:	eb42 0303 	adc.w	r3, r2, r3
 8003a90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003aa0:	f04f 0200 	mov.w	r2, #0
 8003aa4:	f04f 0300 	mov.w	r3, #0
 8003aa8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003aac:	4649      	mov	r1, r9
 8003aae:	008b      	lsls	r3, r1, #2
 8003ab0:	4641      	mov	r1, r8
 8003ab2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ab6:	4641      	mov	r1, r8
 8003ab8:	008a      	lsls	r2, r1, #2
 8003aba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003abe:	f7fc fbf1 	bl	80002a4 <__aeabi_uldivmod>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	460b      	mov	r3, r1
 8003ac6:	4611      	mov	r1, r2
 8003ac8:	4b38      	ldr	r3, [pc, #224]	@ (8003bac <UART_SetConfig+0x4e4>)
 8003aca:	fba3 2301 	umull	r2, r3, r3, r1
 8003ace:	095b      	lsrs	r3, r3, #5
 8003ad0:	2264      	movs	r2, #100	@ 0x64
 8003ad2:	fb02 f303 	mul.w	r3, r2, r3
 8003ad6:	1acb      	subs	r3, r1, r3
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	3332      	adds	r3, #50	@ 0x32
 8003adc:	4a33      	ldr	r2, [pc, #204]	@ (8003bac <UART_SetConfig+0x4e4>)
 8003ade:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae2:	095b      	lsrs	r3, r3, #5
 8003ae4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ae8:	441c      	add	r4, r3
 8003aea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aee:	2200      	movs	r2, #0
 8003af0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003af2:	677a      	str	r2, [r7, #116]	@ 0x74
 8003af4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003af8:	4642      	mov	r2, r8
 8003afa:	464b      	mov	r3, r9
 8003afc:	1891      	adds	r1, r2, r2
 8003afe:	60b9      	str	r1, [r7, #8]
 8003b00:	415b      	adcs	r3, r3
 8003b02:	60fb      	str	r3, [r7, #12]
 8003b04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b08:	4641      	mov	r1, r8
 8003b0a:	1851      	adds	r1, r2, r1
 8003b0c:	6039      	str	r1, [r7, #0]
 8003b0e:	4649      	mov	r1, r9
 8003b10:	414b      	adcs	r3, r1
 8003b12:	607b      	str	r3, [r7, #4]
 8003b14:	f04f 0200 	mov.w	r2, #0
 8003b18:	f04f 0300 	mov.w	r3, #0
 8003b1c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b20:	4659      	mov	r1, fp
 8003b22:	00cb      	lsls	r3, r1, #3
 8003b24:	4651      	mov	r1, sl
 8003b26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b2a:	4651      	mov	r1, sl
 8003b2c:	00ca      	lsls	r2, r1, #3
 8003b2e:	4610      	mov	r0, r2
 8003b30:	4619      	mov	r1, r3
 8003b32:	4603      	mov	r3, r0
 8003b34:	4642      	mov	r2, r8
 8003b36:	189b      	adds	r3, r3, r2
 8003b38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b3a:	464b      	mov	r3, r9
 8003b3c:	460a      	mov	r2, r1
 8003b3e:	eb42 0303 	adc.w	r3, r2, r3
 8003b42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b4e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003b50:	f04f 0200 	mov.w	r2, #0
 8003b54:	f04f 0300 	mov.w	r3, #0
 8003b58:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003b5c:	4649      	mov	r1, r9
 8003b5e:	008b      	lsls	r3, r1, #2
 8003b60:	4641      	mov	r1, r8
 8003b62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b66:	4641      	mov	r1, r8
 8003b68:	008a      	lsls	r2, r1, #2
 8003b6a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003b6e:	f7fc fb99 	bl	80002a4 <__aeabi_uldivmod>
 8003b72:	4602      	mov	r2, r0
 8003b74:	460b      	mov	r3, r1
 8003b76:	4b0d      	ldr	r3, [pc, #52]	@ (8003bac <UART_SetConfig+0x4e4>)
 8003b78:	fba3 1302 	umull	r1, r3, r3, r2
 8003b7c:	095b      	lsrs	r3, r3, #5
 8003b7e:	2164      	movs	r1, #100	@ 0x64
 8003b80:	fb01 f303 	mul.w	r3, r1, r3
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	3332      	adds	r3, #50	@ 0x32
 8003b8a:	4a08      	ldr	r2, [pc, #32]	@ (8003bac <UART_SetConfig+0x4e4>)
 8003b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b90:	095b      	lsrs	r3, r3, #5
 8003b92:	f003 020f 	and.w	r2, r3, #15
 8003b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4422      	add	r2, r4
 8003b9e:	609a      	str	r2, [r3, #8]
}
 8003ba0:	bf00      	nop
 8003ba2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bac:	51eb851f 	.word	0x51eb851f

08003bb0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f103 0208 	add.w	r2, r3, #8
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f103 0208 	add.w	r2, r3, #8
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f103 0208 	add.w	r2, r3, #8
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8003bfe:	bf00      	nop
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr

08003c0a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	b085      	sub	sp, #20
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
 8003c12:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c20:	d103      	bne.n	8003c2a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	60fb      	str	r3, [r7, #12]
 8003c28:	e00c      	b.n	8003c44 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	3308      	adds	r3, #8
 8003c2e:	60fb      	str	r3, [r7, #12]
 8003c30:	e002      	b.n	8003c38 <vListInsert+0x2e>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	60fb      	str	r3, [r7, #12]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68ba      	ldr	r2, [r7, #8]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d2f6      	bcs.n	8003c32 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	683a      	ldr	r2, [r7, #0]
 8003c52:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8003c70:	bf00      	nop
 8003c72:	3714      	adds	r7, #20
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr

08003c7c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	6892      	ldr	r2, [r2, #8]
 8003c92:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6852      	ldr	r2, [r2, #4]
 8003c9c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d103      	bne.n	8003cb0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689a      	ldr	r2, [r3, #8]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	1e5a      	subs	r2, r3, #1
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3714      	adds	r7, #20
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b086      	sub	sp, #24
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d10b      	bne.n	8003d00 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8003ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cec:	f383 8811 	msr	BASEPRI, r3
 8003cf0:	f3bf 8f6f 	isb	sy
 8003cf4:	f3bf 8f4f 	dsb	sy
 8003cf8:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8003cfa:	bf00      	nop
 8003cfc:	bf00      	nop
 8003cfe:	e7fd      	b.n	8003cfc <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d05d      	beq.n	8003dc2 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d059      	beq.n	8003dc2 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d16:	2100      	movs	r1, #0
 8003d18:	fba3 2302 	umull	r2, r3, r3, r2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d000      	beq.n	8003d22 <xQueueGenericReset+0x52>
 8003d20:	2101      	movs	r1, #1
 8003d22:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d14c      	bne.n	8003dc2 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8003d28:	f002 f8cc 	bl	8005ec4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d34:	6939      	ldr	r1, [r7, #16]
 8003d36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003d38:	fb01 f303 	mul.w	r3, r1, r3
 8003d3c:	441a      	add	r2, r3
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	2200      	movs	r2, #0
 8003d46:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	6939      	ldr	r1, [r7, #16]
 8003d5c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003d5e:	fb01 f303 	mul.w	r3, r1, r3
 8003d62:	441a      	add	r2, r3
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	22ff      	movs	r2, #255	@ 0xff
 8003d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	22ff      	movs	r2, #255	@ 0xff
 8003d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d114      	bne.n	8003da8 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d01a      	beq.n	8003dbc <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	3310      	adds	r3, #16
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f001 f92c 	bl	8004fe8 <xTaskRemoveFromEventList>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d012      	beq.n	8003dbc <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003d96:	4b16      	ldr	r3, [pc, #88]	@ (8003df0 <xQueueGenericReset+0x120>)
 8003d98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d9c:	601a      	str	r2, [r3, #0]
 8003d9e:	f3bf 8f4f 	dsb	sy
 8003da2:	f3bf 8f6f 	isb	sy
 8003da6:	e009      	b.n	8003dbc <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	3310      	adds	r3, #16
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7ff feff 	bl	8003bb0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	3324      	adds	r3, #36	@ 0x24
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7ff fefa 	bl	8003bb0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8003dbc:	f002 f8b4 	bl	8005f28 <vPortExitCritical>
 8003dc0:	e001      	b.n	8003dc6 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10b      	bne.n	8003de4 <xQueueGenericReset+0x114>
    __asm volatile
 8003dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd0:	f383 8811 	msr	BASEPRI, r3
 8003dd4:	f3bf 8f6f 	isb	sy
 8003dd8:	f3bf 8f4f 	dsb	sy
 8003ddc:	60bb      	str	r3, [r7, #8]
}
 8003dde:	bf00      	nop
 8003de0:	bf00      	nop
 8003de2:	e7fd      	b.n	8003de0 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 8003de4:	697b      	ldr	r3, [r7, #20]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3718      	adds	r7, #24
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	e000ed04 	.word	0xe000ed04

08003df4 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b08c      	sub	sp, #48	@ 0x30
 8003df8:	af02      	add	r7, sp, #8
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
 8003e00:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8003e02:	2300      	movs	r3, #0
 8003e04:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10b      	bne.n	8003e24 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 8003e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e10:	f383 8811 	msr	BASEPRI, r3
 8003e14:	f3bf 8f6f 	isb	sy
 8003e18:	f3bf 8f4f 	dsb	sy
 8003e1c:	623b      	str	r3, [r7, #32]
}
 8003e1e:	bf00      	nop
 8003e20:	bf00      	nop
 8003e22:	e7fd      	b.n	8003e20 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d031      	beq.n	8003e8e <xQueueGenericCreateStatic+0x9a>
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d02e      	beq.n	8003e8e <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d002      	beq.n	8003e3c <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d028      	beq.n	8003e8e <xQueueGenericCreateStatic+0x9a>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d102      	bne.n	8003e48 <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d122      	bne.n	8003e8e <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8003e48:	2350      	movs	r3, #80	@ 0x50
 8003e4a:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	2b50      	cmp	r3, #80	@ 0x50
 8003e50:	d00b      	beq.n	8003e6a <xQueueGenericCreateStatic+0x76>
    __asm volatile
 8003e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e56:	f383 8811 	msr	BASEPRI, r3
 8003e5a:	f3bf 8f6f 	isb	sy
 8003e5e:	f3bf 8f4f 	dsb	sy
 8003e62:	61fb      	str	r3, [r7, #28]
}
 8003e64:	bf00      	nop
 8003e66:	bf00      	nop
 8003e68:	e7fd      	b.n	8003e66 <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8003e6a:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e78:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	4613      	mov	r3, r2
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	68b9      	ldr	r1, [r7, #8]
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f000 f815 	bl	8003eb6 <prvInitialiseNewQueue>
 8003e8c:	e00e      	b.n	8003eac <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10b      	bne.n	8003eac <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8003e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e98:	f383 8811 	msr	BASEPRI, r3
 8003e9c:	f3bf 8f6f 	isb	sy
 8003ea0:	f3bf 8f4f 	dsb	sy
 8003ea4:	61bb      	str	r3, [r7, #24]
}
 8003ea6:	bf00      	nop
 8003ea8:	bf00      	nop
 8003eaa:	e7fd      	b.n	8003ea8 <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );

        return pxNewQueue;
 8003eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3728      	adds	r7, #40	@ 0x28
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b084      	sub	sp, #16
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	60f8      	str	r0, [r7, #12]
 8003ebe:	60b9      	str	r1, [r7, #8]
 8003ec0:	607a      	str	r2, [r7, #4]
 8003ec2:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d103      	bne.n	8003ed2 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	601a      	str	r2, [r3, #0]
 8003ed0:	e002      	b.n	8003ed8 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	68fa      	ldr	r2, [r7, #12]
 8003edc:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	68ba      	ldr	r2, [r7, #8]
 8003ee2:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003ee4:	2101      	movs	r1, #1
 8003ee6:	69b8      	ldr	r0, [r7, #24]
 8003ee8:	f7ff fef2 	bl	8003cd0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	78fa      	ldrb	r2, [r7, #3]
 8003ef0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003ef4:	bf00      	nop
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b08c      	sub	sp, #48	@ 0x30
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10b      	bne.n	8003f2e <xQueueReceive+0x32>
    __asm volatile
 8003f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f1a:	f383 8811 	msr	BASEPRI, r3
 8003f1e:	f3bf 8f6f 	isb	sy
 8003f22:	f3bf 8f4f 	dsb	sy
 8003f26:	623b      	str	r3, [r7, #32]
}
 8003f28:	bf00      	nop
 8003f2a:	bf00      	nop
 8003f2c:	e7fd      	b.n	8003f2a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d103      	bne.n	8003f3c <xQueueReceive+0x40>
 8003f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <xQueueReceive+0x44>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e000      	b.n	8003f42 <xQueueReceive+0x46>
 8003f40:	2300      	movs	r3, #0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d10b      	bne.n	8003f5e <xQueueReceive+0x62>
    __asm volatile
 8003f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f4a:	f383 8811 	msr	BASEPRI, r3
 8003f4e:	f3bf 8f6f 	isb	sy
 8003f52:	f3bf 8f4f 	dsb	sy
 8003f56:	61fb      	str	r3, [r7, #28]
}
 8003f58:	bf00      	nop
 8003f5a:	bf00      	nop
 8003f5c:	e7fd      	b.n	8003f5a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f5e:	f001 fab7 	bl	80054d0 <xTaskGetSchedulerState>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d102      	bne.n	8003f6e <xQueueReceive+0x72>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <xQueueReceive+0x76>
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e000      	b.n	8003f74 <xQueueReceive+0x78>
 8003f72:	2300      	movs	r3, #0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d10b      	bne.n	8003f90 <xQueueReceive+0x94>
    __asm volatile
 8003f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f7c:	f383 8811 	msr	BASEPRI, r3
 8003f80:	f3bf 8f6f 	isb	sy
 8003f84:	f3bf 8f4f 	dsb	sy
 8003f88:	61bb      	str	r3, [r7, #24]
}
 8003f8a:	bf00      	nop
 8003f8c:	bf00      	nop
 8003f8e:	e7fd      	b.n	8003f8c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003f90:	f001 ff98 	bl	8005ec4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f98:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d01f      	beq.n	8003fe0 <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003fa0:	68b9      	ldr	r1, [r7, #8]
 8003fa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003fa4:	f000 f88c 	bl	80040c0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003faa:	1e5a      	subs	r2, r3, #1
 8003fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fae:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00f      	beq.n	8003fd8 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fba:	3310      	adds	r3, #16
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f001 f813 	bl	8004fe8 <xTaskRemoveFromEventList>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d007      	beq.n	8003fd8 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003fc8:	4b3c      	ldr	r3, [pc, #240]	@ (80040bc <xQueueReceive+0x1c0>)
 8003fca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	f3bf 8f4f 	dsb	sy
 8003fd4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003fd8:	f001 ffa6 	bl	8005f28 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e069      	b.n	80040b4 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d103      	bne.n	8003fee <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003fe6:	f001 ff9f 	bl	8005f28 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8003fea:	2300      	movs	r3, #0
 8003fec:	e062      	b.n	80040b4 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d106      	bne.n	8004002 <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003ff4:	f107 0310 	add.w	r3, r7, #16
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f001 f8d1 	bl	80051a0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003ffe:	2301      	movs	r3, #1
 8004000:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004002:	f001 ff91 	bl	8005f28 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004006:	f000 fcb1 	bl	800496c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800400a:	f001 ff5b 	bl	8005ec4 <vPortEnterCritical>
 800400e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004010:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004014:	b25b      	sxtb	r3, r3
 8004016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800401a:	d103      	bne.n	8004024 <xQueueReceive+0x128>
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	2200      	movs	r2, #0
 8004020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004026:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800402a:	b25b      	sxtb	r3, r3
 800402c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004030:	d103      	bne.n	800403a <xQueueReceive+0x13e>
 8004032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004034:	2200      	movs	r2, #0
 8004036:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800403a:	f001 ff75 	bl	8005f28 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800403e:	1d3a      	adds	r2, r7, #4
 8004040:	f107 0310 	add.w	r3, r7, #16
 8004044:	4611      	mov	r1, r2
 8004046:	4618      	mov	r0, r3
 8004048:	f001 f8c0 	bl	80051cc <xTaskCheckForTimeOut>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d123      	bne.n	800409a <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004052:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004054:	f000 f8ac 	bl	80041b0 <prvIsQueueEmpty>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d017      	beq.n	800408e <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800405e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004060:	3324      	adds	r3, #36	@ 0x24
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	4611      	mov	r1, r2
 8004066:	4618      	mov	r0, r3
 8004068:	f000 ff52 	bl	8004f10 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800406c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800406e:	f000 f84d 	bl	800410c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004072:	f000 fc89 	bl	8004988 <xTaskResumeAll>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d189      	bne.n	8003f90 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 800407c:	4b0f      	ldr	r3, [pc, #60]	@ (80040bc <xQueueReceive+0x1c0>)
 800407e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	f3bf 8f4f 	dsb	sy
 8004088:	f3bf 8f6f 	isb	sy
 800408c:	e780      	b.n	8003f90 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800408e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004090:	f000 f83c 	bl	800410c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004094:	f000 fc78 	bl	8004988 <xTaskResumeAll>
 8004098:	e77a      	b.n	8003f90 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800409a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800409c:	f000 f836 	bl	800410c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80040a0:	f000 fc72 	bl	8004988 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040a6:	f000 f883 	bl	80041b0 <prvIsQueueEmpty>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f43f af6f 	beq.w	8003f90 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 80040b2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3730      	adds	r7, #48	@ 0x30
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	e000ed04 	.word	0xe000ed04

080040c0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d018      	beq.n	8004104 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68da      	ldr	r2, [r3, #12]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040da:	441a      	add	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68da      	ldr	r2, [r3, #12]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d303      	bcc.n	80040f4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68d9      	ldr	r1, [r3, #12]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fc:	461a      	mov	r2, r3
 80040fe:	6838      	ldr	r0, [r7, #0]
 8004100:	f003 ff78 	bl	8007ff4 <memcpy>
    }
}
 8004104:	bf00      	nop
 8004106:	3708      	adds	r7, #8
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8004114:	f001 fed6 	bl	8005ec4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800411e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004120:	e011      	b.n	8004146 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004126:	2b00      	cmp	r3, #0
 8004128:	d012      	beq.n	8004150 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	3324      	adds	r3, #36	@ 0x24
 800412e:	4618      	mov	r0, r3
 8004130:	f000 ff5a 	bl	8004fe8 <xTaskRemoveFromEventList>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800413a:	f001 f8af 	bl	800529c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800413e:	7bfb      	ldrb	r3, [r7, #15]
 8004140:	3b01      	subs	r3, #1
 8004142:	b2db      	uxtb	r3, r3
 8004144:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800414a:	2b00      	cmp	r3, #0
 800414c:	dce9      	bgt.n	8004122 <prvUnlockQueue+0x16>
 800414e:	e000      	b.n	8004152 <prvUnlockQueue+0x46>
                    break;
 8004150:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	22ff      	movs	r2, #255	@ 0xff
 8004156:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800415a:	f001 fee5 	bl	8005f28 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800415e:	f001 feb1 	bl	8005ec4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004168:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800416a:	e011      	b.n	8004190 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d012      	beq.n	800419a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3310      	adds	r3, #16
 8004178:	4618      	mov	r0, r3
 800417a:	f000 ff35 	bl	8004fe8 <xTaskRemoveFromEventList>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d001      	beq.n	8004188 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004184:	f001 f88a 	bl	800529c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004188:	7bbb      	ldrb	r3, [r7, #14]
 800418a:	3b01      	subs	r3, #1
 800418c:	b2db      	uxtb	r3, r3
 800418e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004190:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004194:	2b00      	cmp	r3, #0
 8004196:	dce9      	bgt.n	800416c <prvUnlockQueue+0x60>
 8004198:	e000      	b.n	800419c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800419a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	22ff      	movs	r2, #255	@ 0xff
 80041a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80041a4:	f001 fec0 	bl	8005f28 <vPortExitCritical>
}
 80041a8:	bf00      	nop
 80041aa:	3710      	adds	r7, #16
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80041b8:	f001 fe84 	bl	8005ec4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d102      	bne.n	80041ca <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80041c4:	2301      	movs	r3, #1
 80041c6:	60fb      	str	r3, [r7, #12]
 80041c8:	e001      	b.n	80041ce <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80041ca:	2300      	movs	r3, #0
 80041cc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80041ce:	f001 feab 	bl	8005f28 <vPortExitCritical>

    return xReturn;
 80041d2:	68fb      	ldr	r3, [r7, #12]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80041dc:	b480      	push	{r7}
 80041de:	b087      	sub	sp, #28
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80041e6:	2300      	movs	r3, #0
 80041e8:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d10b      	bne.n	8004208 <vQueueAddToRegistry+0x2c>
    __asm volatile
 80041f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f4:	f383 8811 	msr	BASEPRI, r3
 80041f8:	f3bf 8f6f 	isb	sy
 80041fc:	f3bf 8f4f 	dsb	sy
 8004200:	60fb      	str	r3, [r7, #12]
}
 8004202:	bf00      	nop
 8004204:	bf00      	nop
 8004206:	e7fd      	b.n	8004204 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d024      	beq.n	8004258 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800420e:	2300      	movs	r3, #0
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	e01e      	b.n	8004252 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8004214:	4a18      	ldr	r2, [pc, #96]	@ (8004278 <vQueueAddToRegistry+0x9c>)
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	00db      	lsls	r3, r3, #3
 800421a:	4413      	add	r3, r2
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	429a      	cmp	r2, r3
 8004222:	d105      	bne.n	8004230 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4a13      	ldr	r2, [pc, #76]	@ (8004278 <vQueueAddToRegistry+0x9c>)
 800422a:	4413      	add	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
                    break;
 800422e:	e013      	b.n	8004258 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10a      	bne.n	800424c <vQueueAddToRegistry+0x70>
 8004236:	4a10      	ldr	r2, [pc, #64]	@ (8004278 <vQueueAddToRegistry+0x9c>)
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d104      	bne.n	800424c <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	00db      	lsls	r3, r3, #3
 8004246:	4a0c      	ldr	r2, [pc, #48]	@ (8004278 <vQueueAddToRegistry+0x9c>)
 8004248:	4413      	add	r3, r2
 800424a:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	3301      	adds	r3, #1
 8004250:	617b      	str	r3, [r7, #20]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	2b07      	cmp	r3, #7
 8004256:	d9dd      	bls.n	8004214 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d005      	beq.n	800426a <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	683a      	ldr	r2, [r7, #0]
 8004262:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 800426a:	bf00      	nop
 800426c:	371c      	adds	r7, #28
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	2000096c 	.word	0x2000096c

0800427c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800428c:	f001 fe1a 	bl	8005ec4 <vPortEnterCritical>
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004296:	b25b      	sxtb	r3, r3
 8004298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429c:	d103      	bne.n	80042a6 <vQueueWaitForMessageRestricted+0x2a>
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80042ac:	b25b      	sxtb	r3, r3
 80042ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b2:	d103      	bne.n	80042bc <vQueueWaitForMessageRestricted+0x40>
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042bc:	f001 fe34 	bl	8005f28 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d106      	bne.n	80042d6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	3324      	adds	r3, #36	@ 0x24
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	68b9      	ldr	r1, [r7, #8]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 fe43 	bl	8004f5c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80042d6:	6978      	ldr	r0, [r7, #20]
 80042d8:	f7ff ff18 	bl	800410c <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 80042dc:	bf00      	nop
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b08e      	sub	sp, #56	@ 0x38
 80042e8:	af04      	add	r7, sp, #16
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
 80042f0:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 80042f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d10b      	bne.n	8004310 <prvCreateStaticTask+0x2c>
    __asm volatile
 80042f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fc:	f383 8811 	msr	BASEPRI, r3
 8004300:	f3bf 8f6f 	isb	sy
 8004304:	f3bf 8f4f 	dsb	sy
 8004308:	623b      	str	r3, [r7, #32]
}
 800430a:	bf00      	nop
 800430c:	bf00      	nop
 800430e:	e7fd      	b.n	800430c <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8004310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004312:	2b00      	cmp	r3, #0
 8004314:	d10b      	bne.n	800432e <prvCreateStaticTask+0x4a>
    __asm volatile
 8004316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800431a:	f383 8811 	msr	BASEPRI, r3
 800431e:	f3bf 8f6f 	isb	sy
 8004322:	f3bf 8f4f 	dsb	sy
 8004326:	61fb      	str	r3, [r7, #28]
}
 8004328:	bf00      	nop
 800432a:	bf00      	nop
 800432c:	e7fd      	b.n	800432a <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 800432e:	23a8      	movs	r3, #168	@ 0xa8
 8004330:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	2ba8      	cmp	r3, #168	@ 0xa8
 8004336:	d00b      	beq.n	8004350 <prvCreateStaticTask+0x6c>
    __asm volatile
 8004338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800433c:	f383 8811 	msr	BASEPRI, r3
 8004340:	f3bf 8f6f 	isb	sy
 8004344:	f3bf 8f4f 	dsb	sy
 8004348:	61bb      	str	r3, [r7, #24]
}
 800434a:	bf00      	nop
 800434c:	bf00      	nop
 800434e:	e7fd      	b.n	800434c <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8004350:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01f      	beq.n	8004398 <prvCreateStaticTask+0xb4>
 8004358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800435a:	2b00      	cmp	r3, #0
 800435c:	d01c      	beq.n	8004398 <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 800435e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004360:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004362:	22a8      	movs	r2, #168	@ 0xa8
 8004364:	2100      	movs	r1, #0
 8004366:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004368:	f003 fdb7 	bl	8007eda <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800436c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004370:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004374:	2202      	movs	r2, #2
 8004376:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800437a:	2300      	movs	r3, #0
 800437c:	9303      	str	r3, [sp, #12]
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	9302      	str	r3, [sp, #8]
 8004382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004384:	9301      	str	r3, [sp, #4]
 8004386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004388:	9300      	str	r3, [sp, #0]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	68b9      	ldr	r1, [r7, #8]
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 f88f 	bl	80044b4 <prvInitialiseNewTask>
 8004396:	e001      	b.n	800439c <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 8004398:	2300      	movs	r3, #0
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 800439c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800439e:	4618      	mov	r0, r3
 80043a0:	3728      	adds	r7, #40	@ 0x28
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b08a      	sub	sp, #40	@ 0x28
 80043aa:	af04      	add	r7, sp, #16
 80043ac:	60f8      	str	r0, [r7, #12]
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	607a      	str	r2, [r7, #4]
 80043b2:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 80043b4:	2300      	movs	r3, #0
 80043b6:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 80043b8:	f107 0310 	add.w	r3, r7, #16
 80043bc:	9303      	str	r3, [sp, #12]
 80043be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c0:	9302      	str	r3, [sp, #8]
 80043c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c4:	9301      	str	r3, [sp, #4]
 80043c6:	6a3b      	ldr	r3, [r7, #32]
 80043c8:	9300      	str	r3, [sp, #0]
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	68b9      	ldr	r1, [r7, #8]
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f7ff ff87 	bl	80042e4 <prvCreateStaticTask>
 80043d6:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d002      	beq.n	80043e4 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80043de:	6978      	ldr	r0, [r7, #20]
 80043e0:	f000 f90e 	bl	8004600 <prvAddNewTaskToReadyList>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );

        return xReturn;
 80043e4:	693b      	ldr	r3, [r7, #16]
    }
 80043e6:	4618      	mov	r0, r3
 80043e8:	3718      	adds	r7, #24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80043ee:	b580      	push	{r7, lr}
 80043f0:	b08a      	sub	sp, #40	@ 0x28
 80043f2:	af04      	add	r7, sp, #16
 80043f4:	60f8      	str	r0, [r7, #12]
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	607a      	str	r2, [r7, #4]
 80043fa:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	4618      	mov	r0, r3
 8004402:	f001 fe8d 	bl	8006120 <pvPortMalloc>
 8004406:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d013      	beq.n	8004436 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800440e:	20a8      	movs	r0, #168	@ 0xa8
 8004410:	f001 fe86 	bl	8006120 <pvPortMalloc>
 8004414:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d008      	beq.n	800442e <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800441c:	22a8      	movs	r2, #168	@ 0xa8
 800441e:	2100      	movs	r1, #0
 8004420:	6978      	ldr	r0, [r7, #20]
 8004422:	f003 fd5a 	bl	8007eda <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	631a      	str	r2, [r3, #48]	@ 0x30
 800442c:	e005      	b.n	800443a <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800442e:	6938      	ldr	r0, [r7, #16]
 8004430:	f001 ffa8 	bl	8006384 <vPortFree>
 8004434:	e001      	b.n	800443a <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8004436:	2300      	movs	r3, #0
 8004438:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d011      	beq.n	8004464 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004448:	2300      	movs	r3, #0
 800444a:	9303      	str	r3, [sp, #12]
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	9302      	str	r3, [sp, #8]
 8004450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004452:	9301      	str	r3, [sp, #4]
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	9300      	str	r3, [sp, #0]
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	68b9      	ldr	r1, [r7, #8]
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 f828 	bl	80044b4 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8004464:	697b      	ldr	r3, [r7, #20]
    }
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800446e:	b580      	push	{r7, lr}
 8004470:	b088      	sub	sp, #32
 8004472:	af02      	add	r7, sp, #8
 8004474:	60f8      	str	r0, [r7, #12]
 8004476:	60b9      	str	r1, [r7, #8]
 8004478:	607a      	str	r2, [r7, #4]
 800447a:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800447c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447e:	9301      	str	r3, [sp, #4]
 8004480:	6a3b      	ldr	r3, [r7, #32]
 8004482:	9300      	str	r3, [sp, #0]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	68b9      	ldr	r1, [r7, #8]
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f7ff ffaf 	bl	80043ee <prvCreateTask>
 8004490:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004498:	6938      	ldr	r0, [r7, #16]
 800449a:	f000 f8b1 	bl	8004600 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800449e:	2301      	movs	r3, #1
 80044a0:	617b      	str	r3, [r7, #20]
 80044a2:	e002      	b.n	80044aa <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80044a4:	f04f 33ff 	mov.w	r3, #4294967295
 80044a8:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 80044aa:	697b      	ldr	r3, [r7, #20]
    }
 80044ac:	4618      	mov	r0, r3
 80044ae:	3718      	adds	r7, #24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b088      	sub	sp, #32
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	607a      	str	r2, [r7, #4]
 80044c0:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80044c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	461a      	mov	r2, r3
 80044cc:	21a5      	movs	r1, #165	@ 0xa5
 80044ce:	f003 fd04 	bl	8007eda <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80044d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80044dc:	3b01      	subs	r3, #1
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4413      	add	r3, r2
 80044e2:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	f023 0307 	bic.w	r3, r3, #7
 80044ea:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	f003 0307 	and.w	r3, r3, #7
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00b      	beq.n	800450e <prvInitialiseNewTask+0x5a>
    __asm volatile
 80044f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044fa:	f383 8811 	msr	BASEPRI, r3
 80044fe:	f3bf 8f6f 	isb	sy
 8004502:	f3bf 8f4f 	dsb	sy
 8004506:	617b      	str	r3, [r7, #20]
}
 8004508:	bf00      	nop
 800450a:	bf00      	nop
 800450c:	e7fd      	b.n	800450a <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d01e      	beq.n	8004552 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004514:	2300      	movs	r3, #0
 8004516:	61fb      	str	r3, [r7, #28]
 8004518:	e012      	b.n	8004540 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800451a:	68ba      	ldr	r2, [r7, #8]
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	4413      	add	r3, r2
 8004520:	7819      	ldrb	r1, [r3, #0]
 8004522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	4413      	add	r3, r2
 8004528:	3334      	adds	r3, #52	@ 0x34
 800452a:	460a      	mov	r2, r1
 800452c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	4413      	add	r3, r2
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d006      	beq.n	8004548 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	3301      	adds	r3, #1
 800453e:	61fb      	str	r3, [r7, #28]
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	2b0f      	cmp	r3, #15
 8004544:	d9e9      	bls.n	800451a <prvInitialiseNewTask+0x66>
 8004546:	e000      	b.n	800454a <prvInitialiseNewTask+0x96>
            {
                break;
 8004548:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800454a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454c:	2200      	movs	r2, #0
 800454e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8004552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004554:	2b0f      	cmp	r3, #15
 8004556:	d90b      	bls.n	8004570 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8004558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800455c:	f383 8811 	msr	BASEPRI, r3
 8004560:	f3bf 8f6f 	isb	sy
 8004564:	f3bf 8f4f 	dsb	sy
 8004568:	613b      	str	r3, [r7, #16]
}
 800456a:	bf00      	nop
 800456c:	bf00      	nop
 800456e:	e7fd      	b.n	800456c <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004572:	2b0f      	cmp	r3, #15
 8004574:	d901      	bls.n	800457a <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004576:	230f      	movs	r3, #15
 8004578:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800457a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800457c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800457e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004582:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004584:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004588:	3304      	adds	r3, #4
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff fb30 	bl	8003bf0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004592:	3318      	adds	r3, #24
 8004594:	4618      	mov	r0, r3
 8004596:	f7ff fb2b 	bl	8003bf0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800459a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800459c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800459e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 80045a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a2:	f1c3 0210 	rsb	r2, r3, #16
 80045a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a8:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80045aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045ae:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 80045b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b2:	3354      	adds	r3, #84	@ 0x54
 80045b4:	224c      	movs	r2, #76	@ 0x4c
 80045b6:	2100      	movs	r1, #0
 80045b8:	4618      	mov	r0, r3
 80045ba:	f003 fc8e 	bl	8007eda <memset>
 80045be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c0:	4a0c      	ldr	r2, [pc, #48]	@ (80045f4 <prvInitialiseNewTask+0x140>)
 80045c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80045c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c6:	4a0c      	ldr	r2, [pc, #48]	@ (80045f8 <prvInitialiseNewTask+0x144>)
 80045c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80045ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045cc:	4a0b      	ldr	r2, [pc, #44]	@ (80045fc <prvInitialiseNewTask+0x148>)
 80045ce:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80045d0:	683a      	ldr	r2, [r7, #0]
 80045d2:	68f9      	ldr	r1, [r7, #12]
 80045d4:	69b8      	ldr	r0, [r7, #24]
 80045d6:	f001 faf5 	bl	8005bc4 <pxPortInitialiseStack>
 80045da:	4602      	mov	r2, r0
 80045dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045de:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80045e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d002      	beq.n	80045ec <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80045e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045ea:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80045ec:	bf00      	nop
 80045ee:	3720      	adds	r7, #32
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	200061c4 	.word	0x200061c4
 80045f8:	2000622c 	.word	0x2000622c
 80045fc:	20006294 	.word	0x20006294

08004600 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8004600:	b5b0      	push	{r4, r5, r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af02      	add	r7, sp, #8
 8004606:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8004608:	f001 fc5c 	bl	8005ec4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800460c:	4b50      	ldr	r3, [pc, #320]	@ (8004750 <prvAddNewTaskToReadyList+0x150>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	3301      	adds	r3, #1
 8004612:	4a4f      	ldr	r2, [pc, #316]	@ (8004750 <prvAddNewTaskToReadyList+0x150>)
 8004614:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8004616:	4b4f      	ldr	r3, [pc, #316]	@ (8004754 <prvAddNewTaskToReadyList+0x154>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d109      	bne.n	8004632 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800461e:	4a4d      	ldr	r2, [pc, #308]	@ (8004754 <prvAddNewTaskToReadyList+0x154>)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004624:	4b4a      	ldr	r3, [pc, #296]	@ (8004750 <prvAddNewTaskToReadyList+0x150>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2b01      	cmp	r3, #1
 800462a:	d110      	bne.n	800464e <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 800462c:	f000 fe5a 	bl	80052e4 <prvInitialiseTaskLists>
 8004630:	e00d      	b.n	800464e <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8004632:	4b49      	ldr	r3, [pc, #292]	@ (8004758 <prvAddNewTaskToReadyList+0x158>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d109      	bne.n	800464e <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800463a:	4b46      	ldr	r3, [pc, #280]	@ (8004754 <prvAddNewTaskToReadyList+0x154>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004644:	429a      	cmp	r2, r3
 8004646:	d802      	bhi.n	800464e <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8004648:	4a42      	ldr	r2, [pc, #264]	@ (8004754 <prvAddNewTaskToReadyList+0x154>)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800464e:	4b43      	ldr	r3, [pc, #268]	@ (800475c <prvAddNewTaskToReadyList+0x15c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	3301      	adds	r3, #1
 8004654:	4a41      	ldr	r2, [pc, #260]	@ (800475c <prvAddNewTaskToReadyList+0x15c>)
 8004656:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004658:	4b40      	ldr	r3, [pc, #256]	@ (800475c <prvAddNewTaskToReadyList+0x15c>)
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d016      	beq.n	8004694 <prvAddNewTaskToReadyList+0x94>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4618      	mov	r0, r3
 800466a:	f003 f893 	bl	8007794 <SEGGER_SYSVIEW_OnTaskCreate>
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800467e:	461d      	mov	r5, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	461c      	mov	r4, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468a:	1ae3      	subs	r3, r4, r3
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	462b      	mov	r3, r5
 8004690:	f003 fb8a 	bl	8007da8 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4618      	mov	r0, r3
 8004698:	f003 f900 	bl	800789c <SEGGER_SYSVIEW_OnTaskStartReady>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a0:	2201      	movs	r2, #1
 80046a2:	409a      	lsls	r2, r3
 80046a4:	4b2e      	ldr	r3, [pc, #184]	@ (8004760 <prvAddNewTaskToReadyList+0x160>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	4a2d      	ldr	r2, [pc, #180]	@ (8004760 <prvAddNewTaskToReadyList+0x160>)
 80046ac:	6013      	str	r3, [r2, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046b2:	492c      	ldr	r1, [pc, #176]	@ (8004764 <prvAddNewTaskToReadyList+0x164>)
 80046b4:	4613      	mov	r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	4413      	add	r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	440b      	add	r3, r1
 80046be:	3304      	adds	r3, #4
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	60fb      	str	r3, [r7, #12]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	609a      	str	r2, [r3, #8]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	689a      	ldr	r2, [r3, #8]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	60da      	str	r2, [r3, #12]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	3204      	adds	r2, #4
 80046da:	605a      	str	r2, [r3, #4]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	1d1a      	adds	r2, r3, #4
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	609a      	str	r2, [r3, #8]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046e8:	4613      	mov	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4413      	add	r3, r2
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	4a1c      	ldr	r2, [pc, #112]	@ (8004764 <prvAddNewTaskToReadyList+0x164>)
 80046f2:	441a      	add	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	615a      	str	r2, [r3, #20]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046fc:	4919      	ldr	r1, [pc, #100]	@ (8004764 <prvAddNewTaskToReadyList+0x164>)
 80046fe:	4613      	mov	r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	4413      	add	r3, r2
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	440b      	add	r3, r1
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800470e:	1c59      	adds	r1, r3, #1
 8004710:	4814      	ldr	r0, [pc, #80]	@ (8004764 <prvAddNewTaskToReadyList+0x164>)
 8004712:	4613      	mov	r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4413      	add	r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4403      	add	r3, r0
 800471c:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800471e:	f001 fc03 	bl	8005f28 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8004722:	4b0d      	ldr	r3, [pc, #52]	@ (8004758 <prvAddNewTaskToReadyList+0x158>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00e      	beq.n	8004748 <prvAddNewTaskToReadyList+0x148>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800472a:	4b0a      	ldr	r3, [pc, #40]	@ (8004754 <prvAddNewTaskToReadyList+0x154>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004734:	429a      	cmp	r2, r3
 8004736:	d207      	bcs.n	8004748 <prvAddNewTaskToReadyList+0x148>
 8004738:	4b0b      	ldr	r3, [pc, #44]	@ (8004768 <prvAddNewTaskToReadyList+0x168>)
 800473a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800473e:	601a      	str	r2, [r3, #0]
 8004740:	f3bf 8f4f 	dsb	sy
 8004744:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004748:	bf00      	nop
 800474a:	3710      	adds	r7, #16
 800474c:	46bd      	mov	sp, r7
 800474e:	bdb0      	pop	{r4, r5, r7, pc}
 8004750:	20000b60 	.word	0x20000b60
 8004754:	200009ac 	.word	0x200009ac
 8004758:	20000b6c 	.word	0x20000b6c
 800475c:	20000b7c 	.word	0x20000b7c
 8004760:	20000b68 	.word	0x20000b68
 8004764:	200009b0 	.word	0x200009b0
 8004768:	e000ed04 	.word	0xe000ed04

0800476c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8004774:	2300      	movs	r3, #0
 8004776:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d018      	beq.n	80047b0 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 800477e:	f000 f8f5 	bl	800496c <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8004782:	4b13      	ldr	r3, [pc, #76]	@ (80047d0 <vTaskDelay+0x64>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d00b      	beq.n	80047a2 <vTaskDelay+0x36>
    __asm volatile
 800478a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800478e:	f383 8811 	msr	BASEPRI, r3
 8004792:	f3bf 8f6f 	isb	sy
 8004796:	f3bf 8f4f 	dsb	sy
 800479a:	60bb      	str	r3, [r7, #8]
}
 800479c:	bf00      	nop
 800479e:	bf00      	nop
 80047a0:	e7fd      	b.n	800479e <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80047a2:	2100      	movs	r1, #0
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	f000 feb1 	bl	800550c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80047aa:	f000 f8ed 	bl	8004988 <xTaskResumeAll>
 80047ae:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d107      	bne.n	80047c6 <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 80047b6:	4b07      	ldr	r3, [pc, #28]	@ (80047d4 <vTaskDelay+0x68>)
 80047b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 80047c6:	bf00      	nop
 80047c8:	3710      	adds	r7, #16
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	20000b88 	.word	0x20000b88
 80047d4:	e000ed04 	.word	0xe000ed04

080047d8 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b090      	sub	sp, #64	@ 0x40
 80047dc:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 80047de:	2301      	movs	r3, #1
 80047e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80047e2:	2300      	movs	r3, #0
 80047e4:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80047e6:	2300      	movs	r3, #0
 80047e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80047ea:	e013      	b.n	8004814 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80047ec:	4a2b      	ldr	r2, [pc, #172]	@ (800489c <prvCreateIdleTasks+0xc4>)
 80047ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f0:	4413      	add	r3, r2
 80047f2:	7819      	ldrb	r1, [r3, #0]
 80047f4:	f107 0210 	add.w	r2, r7, #16
 80047f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fa:	4413      	add	r3, r2
 80047fc:	460a      	mov	r2, r1
 80047fe:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8004800:	f107 0210 	add.w	r2, r7, #16
 8004804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004806:	4413      	add	r3, r2
 8004808:	781b      	ldrb	r3, [r3, #0]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d006      	beq.n	800481c <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800480e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004810:	3301      	adds	r3, #1
 8004812:	627b      	str	r3, [r7, #36]	@ 0x24
 8004814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004816:	2b0f      	cmp	r3, #15
 8004818:	dde8      	ble.n	80047ec <prvCreateIdleTasks+0x14>
 800481a:	e000      	b.n	800481e <prvCreateIdleTasks+0x46>
        {
            break;
 800481c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800481e:	2300      	movs	r3, #0
 8004820:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004822:	e031      	b.n	8004888 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8004824:	4b1e      	ldr	r3, [pc, #120]	@ (80048a0 <prvCreateIdleTasks+0xc8>)
 8004826:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8004828:	2300      	movs	r3, #0
 800482a:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 800482c:	2300      	movs	r3, #0
 800482e:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8004830:	1d3a      	adds	r2, r7, #4
 8004832:	f107 0108 	add.w	r1, r7, #8
 8004836:	f107 030c 	add.w	r3, r7, #12
 800483a:	4618      	mov	r0, r3
 800483c:	f7fb fec8 	bl	80005d0 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	68fa      	ldr	r2, [r7, #12]
 8004846:	f107 0110 	add.w	r1, r7, #16
 800484a:	9202      	str	r2, [sp, #8]
 800484c:	9301      	str	r3, [sp, #4]
 800484e:	2300      	movs	r3, #0
 8004850:	9300      	str	r3, [sp, #0]
 8004852:	2300      	movs	r3, #0
 8004854:	4602      	mov	r2, r0
 8004856:	6a38      	ldr	r0, [r7, #32]
 8004858:	f7ff fda5 	bl	80043a6 <xTaskCreateStatic>
 800485c:	4602      	mov	r2, r0
 800485e:	4911      	ldr	r1, [pc, #68]	@ (80048a4 <prvCreateIdleTasks+0xcc>)
 8004860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8004866:	4a0f      	ldr	r2, [pc, #60]	@ (80048a4 <prvCreateIdleTasks+0xcc>)
 8004868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d002      	beq.n	8004878 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 8004872:	2301      	movs	r3, #1
 8004874:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004876:	e001      	b.n	800487c <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8004878:	2300      	movs	r3, #0
 800487a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 800487c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800487e:	2b00      	cmp	r3, #0
 8004880:	d006      	beq.n	8004890 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8004882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004884:	3301      	adds	r3, #1
 8004886:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800488a:	2b00      	cmp	r3, #0
 800488c:	ddca      	ble.n	8004824 <prvCreateIdleTasks+0x4c>
 800488e:	e000      	b.n	8004892 <prvCreateIdleTasks+0xba>
        {
            break;
 8004890:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8004892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004894:	4618      	mov	r0, r3
 8004896:	3730      	adds	r7, #48	@ 0x30
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	08008130 	.word	0x08008130
 80048a0:	080052b5 	.word	0x080052b5
 80048a4:	20000b84 	.word	0x20000b84

080048a8 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 80048ae:	f7ff ff93 	bl	80047d8 <prvCreateIdleTasks>
 80048b2:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d102      	bne.n	80048c0 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 80048ba:	f000 feb5 	bl	8005628 <xTimerCreateTimerTask>
 80048be:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d12e      	bne.n	8004924 <vTaskStartScheduler+0x7c>
    __asm volatile
 80048c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ca:	f383 8811 	msr	BASEPRI, r3
 80048ce:	f3bf 8f6f 	isb	sy
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	60bb      	str	r3, [r7, #8]
}
 80048d8:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 80048da:	4b1d      	ldr	r3, [pc, #116]	@ (8004950 <vTaskStartScheduler+0xa8>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	3354      	adds	r3, #84	@ 0x54
 80048e0:	4a1c      	ldr	r2, [pc, #112]	@ (8004954 <vTaskStartScheduler+0xac>)
 80048e2:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80048e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004958 <vTaskStartScheduler+0xb0>)
 80048e6:	f04f 32ff 	mov.w	r2, #4294967295
 80048ea:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80048ec:	4b1b      	ldr	r3, [pc, #108]	@ (800495c <vTaskStartScheduler+0xb4>)
 80048ee:	2201      	movs	r2, #1
 80048f0:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80048f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004960 <vTaskStartScheduler+0xb8>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80048f8:	4b15      	ldr	r3, [pc, #84]	@ (8004950 <vTaskStartScheduler+0xa8>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	3334      	adds	r3, #52	@ 0x34
 80048fe:	2205      	movs	r2, #5
 8004900:	4918      	ldr	r1, [pc, #96]	@ (8004964 <vTaskStartScheduler+0xbc>)
 8004902:	4618      	mov	r0, r3
 8004904:	f003 fad9 	bl	8007eba <memcmp>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d005      	beq.n	800491a <vTaskStartScheduler+0x72>
 800490e:	4b10      	ldr	r3, [pc, #64]	@ (8004950 <vTaskStartScheduler+0xa8>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4618      	mov	r0, r3
 8004914:	f002 ff80 	bl	8007818 <SEGGER_SYSVIEW_OnTaskStartExec>
 8004918:	e001      	b.n	800491e <vTaskStartScheduler+0x76>
 800491a:	f002 ff1f 	bl	800775c <SEGGER_SYSVIEW_OnIdle>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800491e:	f001 f9e1 	bl	8005ce4 <xPortStartScheduler>
 8004922:	e00f      	b.n	8004944 <vTaskStartScheduler+0x9c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800492a:	d10b      	bne.n	8004944 <vTaskStartScheduler+0x9c>
    __asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	607b      	str	r3, [r7, #4]
}
 800493e:	bf00      	nop
 8004940:	bf00      	nop
 8004942:	e7fd      	b.n	8004940 <vTaskStartScheduler+0x98>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004944:	4b08      	ldr	r3, [pc, #32]	@ (8004968 <vTaskStartScheduler+0xc0>)
 8004946:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8004948:	bf00      	nop
 800494a:	3710      	adds	r7, #16
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}
 8004950:	200009ac 	.word	0x200009ac
 8004954:	20000010 	.word	0x20000010
 8004958:	20000b80 	.word	0x20000b80
 800495c:	20000b6c 	.word	0x20000b6c
 8004960:	20000b64 	.word	0x20000b64
 8004964:	08008130 	.word	0x08008130
 8004968:	080081dc 	.word	0x080081dc

0800496c <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8004970:	4b04      	ldr	r3, [pc, #16]	@ (8004984 <vTaskSuspendAll+0x18>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	3301      	adds	r3, #1
 8004976:	4a03      	ldr	r2, [pc, #12]	@ (8004984 <vTaskSuspendAll+0x18>)
 8004978:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 800497a:	bf00      	nop
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr
 8004984:	20000b88 	.word	0x20000b88

08004988 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b088      	sub	sp, #32
 800498c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004992:	2300      	movs	r3, #0
 8004994:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8004996:	f001 fa95 	bl	8005ec4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800499a:	2300      	movs	r3, #0
 800499c:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800499e:	4b77      	ldr	r3, [pc, #476]	@ (8004b7c <xTaskResumeAll+0x1f4>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10b      	bne.n	80049be <xTaskResumeAll+0x36>
    __asm volatile
 80049a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049aa:	f383 8811 	msr	BASEPRI, r3
 80049ae:	f3bf 8f6f 	isb	sy
 80049b2:	f3bf 8f4f 	dsb	sy
 80049b6:	603b      	str	r3, [r7, #0]
}
 80049b8:	bf00      	nop
 80049ba:	bf00      	nop
 80049bc:	e7fd      	b.n	80049ba <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80049be:	4b6f      	ldr	r3, [pc, #444]	@ (8004b7c <xTaskResumeAll+0x1f4>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	3b01      	subs	r3, #1
 80049c4:	4a6d      	ldr	r2, [pc, #436]	@ (8004b7c <xTaskResumeAll+0x1f4>)
 80049c6:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80049c8:	4b6c      	ldr	r3, [pc, #432]	@ (8004b7c <xTaskResumeAll+0x1f4>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f040 80ce 	bne.w	8004b6e <xTaskResumeAll+0x1e6>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80049d2:	4b6b      	ldr	r3, [pc, #428]	@ (8004b80 <xTaskResumeAll+0x1f8>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	f000 80c9 	beq.w	8004b6e <xTaskResumeAll+0x1e6>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049dc:	e092      	b.n	8004b04 <xTaskResumeAll+0x17c>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80049de:	4b69      	ldr	r3, [pc, #420]	@ (8004b84 <xTaskResumeAll+0x1fc>)
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	69db      	ldr	r3, [r3, #28]
 80049f0:	69fa      	ldr	r2, [r7, #28]
 80049f2:	6a12      	ldr	r2, [r2, #32]
 80049f4:	609a      	str	r2, [r3, #8]
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	69fa      	ldr	r2, [r7, #28]
 80049fc:	69d2      	ldr	r2, [r2, #28]
 80049fe:	605a      	str	r2, [r3, #4]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	3318      	adds	r3, #24
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d103      	bne.n	8004a14 <xTaskResumeAll+0x8c>
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	6a1a      	ldr	r2, [r3, #32]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	605a      	str	r2, [r3, #4]
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	2200      	movs	r2, #0
 8004a18:	629a      	str	r2, [r3, #40]	@ 0x28
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	1e5a      	subs	r2, r3, #1
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	60bb      	str	r3, [r7, #8]
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	69fa      	ldr	r2, [r7, #28]
 8004a30:	68d2      	ldr	r2, [r2, #12]
 8004a32:	609a      	str	r2, [r3, #8]
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	69fa      	ldr	r2, [r7, #28]
 8004a3a:	6892      	ldr	r2, [r2, #8]
 8004a3c:	605a      	str	r2, [r3, #4]
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	3304      	adds	r3, #4
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d103      	bne.n	8004a52 <xTaskResumeAll+0xca>
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	68da      	ldr	r2, [r3, #12]
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	605a      	str	r2, [r3, #4]
 8004a52:	69fb      	ldr	r3, [r7, #28]
 8004a54:	2200      	movs	r2, #0
 8004a56:	615a      	str	r2, [r3, #20]
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	1e5a      	subs	r2, r3, #1
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	4618      	mov	r0, r3
 8004a66:	f002 ff19 	bl	800789c <SEGGER_SYSVIEW_OnTaskStartReady>
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a6e:	2201      	movs	r2, #1
 8004a70:	409a      	lsls	r2, r3
 8004a72:	4b45      	ldr	r3, [pc, #276]	@ (8004b88 <xTaskResumeAll+0x200>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	4a43      	ldr	r2, [pc, #268]	@ (8004b88 <xTaskResumeAll+0x200>)
 8004a7a:	6013      	str	r3, [r2, #0]
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a80:	4942      	ldr	r1, [pc, #264]	@ (8004b8c <xTaskResumeAll+0x204>)
 8004a82:	4613      	mov	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	4413      	add	r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	440b      	add	r3, r1
 8004a8c:	3304      	adds	r3, #4
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	607b      	str	r3, [r7, #4]
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	609a      	str	r2, [r3, #8]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	60da      	str	r2, [r3, #12]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	69fa      	ldr	r2, [r7, #28]
 8004aa6:	3204      	adds	r2, #4
 8004aa8:	605a      	str	r2, [r3, #4]
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	1d1a      	adds	r2, r3, #4
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	609a      	str	r2, [r3, #8]
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4413      	add	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	4a33      	ldr	r2, [pc, #204]	@ (8004b8c <xTaskResumeAll+0x204>)
 8004ac0:	441a      	add	r2, r3
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	615a      	str	r2, [r3, #20]
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004aca:	4930      	ldr	r1, [pc, #192]	@ (8004b8c <xTaskResumeAll+0x204>)
 8004acc:	4613      	mov	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	4413      	add	r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	69fa      	ldr	r2, [r7, #28]
 8004ada:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004adc:	1c59      	adds	r1, r3, #1
 8004ade:	482b      	ldr	r0, [pc, #172]	@ (8004b8c <xTaskResumeAll+0x204>)
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	4413      	add	r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4403      	add	r3, r0
 8004aea:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004af0:	4b27      	ldr	r3, [pc, #156]	@ (8004b90 <xTaskResumeAll+0x208>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d904      	bls.n	8004b04 <xTaskResumeAll+0x17c>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8004afa:	4a26      	ldr	r2, [pc, #152]	@ (8004b94 <xTaskResumeAll+0x20c>)
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	2101      	movs	r1, #1
 8004b00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b04:	4b1f      	ldr	r3, [pc, #124]	@ (8004b84 <xTaskResumeAll+0x1fc>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	f47f af68 	bne.w	80049de <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d001      	beq.n	8004b18 <xTaskResumeAll+0x190>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8004b14:	f000 fcc0 	bl	8005498 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004b18:	4b1f      	ldr	r3, [pc, #124]	@ (8004b98 <xTaskResumeAll+0x210>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d012      	beq.n	8004b4a <xTaskResumeAll+0x1c2>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8004b24:	f000 f85e 	bl	8004be4 <xTaskIncrementTick>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d004      	beq.n	8004b38 <xTaskResumeAll+0x1b0>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8004b2e:	4a19      	ldr	r2, [pc, #100]	@ (8004b94 <xTaskResumeAll+0x20c>)
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	2101      	movs	r1, #1
 8004b34:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1ef      	bne.n	8004b24 <xTaskResumeAll+0x19c>

                            xPendedTicks = 0;
 8004b44:	4b14      	ldr	r3, [pc, #80]	@ (8004b98 <xTaskResumeAll+0x210>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8004b4a:	4a12      	ldr	r2, [pc, #72]	@ (8004b94 <xTaskResumeAll+0x20c>)
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00b      	beq.n	8004b6e <xTaskResumeAll+0x1e6>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004b56:	2301      	movs	r3, #1
 8004b58:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8004b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b90 <xTaskResumeAll+0x208>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b9c <xTaskResumeAll+0x214>)
 8004b60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b64:	601a      	str	r2, [r3, #0]
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004b6e:	f001 f9db 	bl	8005f28 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8004b72:	69bb      	ldr	r3, [r7, #24]
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3720      	adds	r7, #32
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	20000b88 	.word	0x20000b88
 8004b80:	20000b60 	.word	0x20000b60
 8004b84:	20000b20 	.word	0x20000b20
 8004b88:	20000b68 	.word	0x20000b68
 8004b8c:	200009b0 	.word	0x200009b0
 8004b90:	200009ac 	.word	0x200009ac
 8004b94:	20000b74 	.word	0x20000b74
 8004b98:	20000b70 	.word	0x20000b70
 8004b9c:	e000ed04 	.word	0xe000ed04

08004ba0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004ba6:	4b05      	ldr	r3, [pc, #20]	@ (8004bbc <xTaskGetTickCount+0x1c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8004bac:	687b      	ldr	r3, [r7, #4]
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	20000b64 	.word	0x20000b64

08004bc0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004bc6:	f001 fa69 	bl	800609c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8004bca:	2300      	movs	r3, #0
 8004bcc:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8004bce:	4b04      	ldr	r3, [pc, #16]	@ (8004be0 <xTaskGetTickCountFromISR+0x20>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );

    return xReturn;
 8004bd4:	683b      	ldr	r3, [r7, #0]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	20000b64 	.word	0x20000b64

08004be4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b08a      	sub	sp, #40	@ 0x28
 8004be8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004bea:	2300      	movs	r3, #0
 8004bec:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004bee:	4b81      	ldr	r3, [pc, #516]	@ (8004df4 <xTaskIncrementTick+0x210>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f040 80f3 	bne.w	8004dde <xTaskIncrementTick+0x1fa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004bf8:	4b7f      	ldr	r3, [pc, #508]	@ (8004df8 <xTaskIncrementTick+0x214>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004c00:	4a7d      	ldr	r2, [pc, #500]	@ (8004df8 <xTaskIncrementTick+0x214>)
 8004c02:	6a3b      	ldr	r3, [r7, #32]
 8004c04:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8004c06:	6a3b      	ldr	r3, [r7, #32]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d121      	bne.n	8004c50 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8004c0c:	4b7b      	ldr	r3, [pc, #492]	@ (8004dfc <xTaskIncrementTick+0x218>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00b      	beq.n	8004c2e <xTaskIncrementTick+0x4a>
    __asm volatile
 8004c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c1a:	f383 8811 	msr	BASEPRI, r3
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	607b      	str	r3, [r7, #4]
}
 8004c28:	bf00      	nop
 8004c2a:	bf00      	nop
 8004c2c:	e7fd      	b.n	8004c2a <xTaskIncrementTick+0x46>
 8004c2e:	4b73      	ldr	r3, [pc, #460]	@ (8004dfc <xTaskIncrementTick+0x218>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	61fb      	str	r3, [r7, #28]
 8004c34:	4b72      	ldr	r3, [pc, #456]	@ (8004e00 <xTaskIncrementTick+0x21c>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a70      	ldr	r2, [pc, #448]	@ (8004dfc <xTaskIncrementTick+0x218>)
 8004c3a:	6013      	str	r3, [r2, #0]
 8004c3c:	4a70      	ldr	r2, [pc, #448]	@ (8004e00 <xTaskIncrementTick+0x21c>)
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	6013      	str	r3, [r2, #0]
 8004c42:	4b70      	ldr	r3, [pc, #448]	@ (8004e04 <xTaskIncrementTick+0x220>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	3301      	adds	r3, #1
 8004c48:	4a6e      	ldr	r2, [pc, #440]	@ (8004e04 <xTaskIncrementTick+0x220>)
 8004c4a:	6013      	str	r3, [r2, #0]
 8004c4c:	f000 fc24 	bl	8005498 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004c50:	4b6d      	ldr	r3, [pc, #436]	@ (8004e08 <xTaskIncrementTick+0x224>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6a3a      	ldr	r2, [r7, #32]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	f0c0 80ac 	bcc.w	8004db4 <xTaskIncrementTick+0x1d0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c5c:	4b67      	ldr	r3, [pc, #412]	@ (8004dfc <xTaskIncrementTick+0x218>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d104      	bne.n	8004c70 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8004c66:	4b68      	ldr	r3, [pc, #416]	@ (8004e08 <xTaskIncrementTick+0x224>)
 8004c68:	f04f 32ff 	mov.w	r2, #4294967295
 8004c6c:	601a      	str	r2, [r3, #0]
                    break;
 8004c6e:	e0a1      	b.n	8004db4 <xTaskIncrementTick+0x1d0>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004c70:	4b62      	ldr	r3, [pc, #392]	@ (8004dfc <xTaskIncrementTick+0x218>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8004c80:	6a3a      	ldr	r2, [r7, #32]
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d203      	bcs.n	8004c90 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004c88:	4a5f      	ldr	r2, [pc, #380]	@ (8004e08 <xTaskIncrementTick+0x224>)
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	6013      	str	r3, [r2, #0]
                        break;
 8004c8e:	e091      	b.n	8004db4 <xTaskIncrementTick+0x1d0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	613b      	str	r3, [r7, #16]
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	68d2      	ldr	r2, [r2, #12]
 8004c9e:	609a      	str	r2, [r3, #8]
 8004ca0:	69bb      	ldr	r3, [r7, #24]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	6892      	ldr	r2, [r2, #8]
 8004ca8:	605a      	str	r2, [r3, #4]
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	685a      	ldr	r2, [r3, #4]
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d103      	bne.n	8004cbe <xTaskIncrementTick+0xda>
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	605a      	str	r2, [r3, #4]
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	615a      	str	r2, [r3, #20]
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	1e5a      	subs	r2, r3, #1
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004cce:	69bb      	ldr	r3, [r7, #24]
 8004cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d01e      	beq.n	8004d14 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cda:	60fb      	str	r3, [r7, #12]
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	69db      	ldr	r3, [r3, #28]
 8004ce0:	69ba      	ldr	r2, [r7, #24]
 8004ce2:	6a12      	ldr	r2, [r2, #32]
 8004ce4:	609a      	str	r2, [r3, #8]
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	69d2      	ldr	r2, [r2, #28]
 8004cee:	605a      	str	r2, [r3, #4]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	3318      	adds	r3, #24
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d103      	bne.n	8004d04 <xTaskIncrementTick+0x120>
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	6a1a      	ldr	r2, [r3, #32]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	605a      	str	r2, [r3, #4]
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	2200      	movs	r2, #0
 8004d08:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	1e5a      	subs	r2, r3, #1
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f002 fdc0 	bl	800789c <SEGGER_SYSVIEW_OnTaskStartReady>
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d20:	2201      	movs	r2, #1
 8004d22:	409a      	lsls	r2, r3
 8004d24:	4b39      	ldr	r3, [pc, #228]	@ (8004e0c <xTaskIncrementTick+0x228>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	4a38      	ldr	r2, [pc, #224]	@ (8004e0c <xTaskIncrementTick+0x228>)
 8004d2c:	6013      	str	r3, [r2, #0]
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d32:	4937      	ldr	r1, [pc, #220]	@ (8004e10 <xTaskIncrementTick+0x22c>)
 8004d34:	4613      	mov	r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	4413      	add	r3, r2
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	440b      	add	r3, r1
 8004d3e:	3304      	adds	r3, #4
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	60bb      	str	r3, [r7, #8]
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	68ba      	ldr	r2, [r7, #8]
 8004d48:	609a      	str	r2, [r3, #8]
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	689a      	ldr	r2, [r3, #8]
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	60da      	str	r2, [r3, #12]
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	69ba      	ldr	r2, [r7, #24]
 8004d58:	3204      	adds	r2, #4
 8004d5a:	605a      	str	r2, [r3, #4]
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	1d1a      	adds	r2, r3, #4
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	609a      	str	r2, [r3, #8]
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d68:	4613      	mov	r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	4413      	add	r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	4a27      	ldr	r2, [pc, #156]	@ (8004e10 <xTaskIncrementTick+0x22c>)
 8004d72:	441a      	add	r2, r3
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	615a      	str	r2, [r3, #20]
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d7c:	4924      	ldr	r1, [pc, #144]	@ (8004e10 <xTaskIncrementTick+0x22c>)
 8004d7e:	4613      	mov	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	440b      	add	r3, r1
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	69ba      	ldr	r2, [r7, #24]
 8004d8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004d8e:	1c59      	adds	r1, r3, #1
 8004d90:	481f      	ldr	r0, [pc, #124]	@ (8004e10 <xTaskIncrementTick+0x22c>)
 8004d92:	4613      	mov	r3, r2
 8004d94:	009b      	lsls	r3, r3, #2
 8004d96:	4413      	add	r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	4403      	add	r3, r0
 8004d9c:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004da2:	4b1c      	ldr	r3, [pc, #112]	@ (8004e14 <xTaskIncrementTick+0x230>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da8:	429a      	cmp	r2, r3
 8004daa:	f67f af57 	bls.w	8004c5c <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8004dae:	2301      	movs	r3, #1
 8004db0:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004db2:	e753      	b.n	8004c5c <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8004db4:	4b17      	ldr	r3, [pc, #92]	@ (8004e14 <xTaskIncrementTick+0x230>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dba:	4915      	ldr	r1, [pc, #84]	@ (8004e10 <xTaskIncrementTick+0x22c>)
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	4413      	add	r3, r2
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d901      	bls.n	8004dd0 <xTaskIncrementTick+0x1ec>
                {
                    xSwitchRequired = pdTRUE;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8004dd0:	4b11      	ldr	r3, [pc, #68]	@ (8004e18 <xTaskIncrementTick+0x234>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d007      	beq.n	8004de8 <xTaskIncrementTick+0x204>
                {
                    xSwitchRequired = pdTRUE;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ddc:	e004      	b.n	8004de8 <xTaskIncrementTick+0x204>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8004dde:	4b0f      	ldr	r3, [pc, #60]	@ (8004e1c <xTaskIncrementTick+0x238>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	3301      	adds	r3, #1
 8004de4:	4a0d      	ldr	r2, [pc, #52]	@ (8004e1c <xTaskIncrementTick+0x238>)
 8004de6:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 8004de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3728      	adds	r7, #40	@ 0x28
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	20000b88 	.word	0x20000b88
 8004df8:	20000b64 	.word	0x20000b64
 8004dfc:	20000b18 	.word	0x20000b18
 8004e00:	20000b1c 	.word	0x20000b1c
 8004e04:	20000b78 	.word	0x20000b78
 8004e08:	20000b80 	.word	0x20000b80
 8004e0c:	20000b68 	.word	0x20000b68
 8004e10:	200009b0 	.word	0x200009b0
 8004e14:	200009ac 	.word	0x200009ac
 8004e18:	20000b74 	.word	0x20000b74
 8004e1c:	20000b70 	.word	0x20000b70

08004e20 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b086      	sub	sp, #24
 8004e24:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8004e26:	4b33      	ldr	r3, [pc, #204]	@ (8004ef4 <vTaskSwitchContext+0xd4>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004e2e:	4b32      	ldr	r3, [pc, #200]	@ (8004ef8 <vTaskSwitchContext+0xd8>)
 8004e30:	2201      	movs	r2, #1
 8004e32:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8004e34:	e059      	b.n	8004eea <vTaskSwitchContext+0xca>
            xYieldPendings[ 0 ] = pdFALSE;
 8004e36:	4b30      	ldr	r3, [pc, #192]	@ (8004ef8 <vTaskSwitchContext+0xd8>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8004e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8004efc <vTaskSwitchContext+0xdc>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	fab3 f383 	clz	r3, r3
 8004e48:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8004e4a:	7afb      	ldrb	r3, [r7, #11]
 8004e4c:	f1c3 031f 	rsb	r3, r3, #31
 8004e50:	617b      	str	r3, [r7, #20]
 8004e52:	492b      	ldr	r1, [pc, #172]	@ (8004f00 <vTaskSwitchContext+0xe0>)
 8004e54:	697a      	ldr	r2, [r7, #20]
 8004e56:	4613      	mov	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4413      	add	r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	440b      	add	r3, r1
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10b      	bne.n	8004e7e <vTaskSwitchContext+0x5e>
    __asm volatile
 8004e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e6a:	f383 8811 	msr	BASEPRI, r3
 8004e6e:	f3bf 8f6f 	isb	sy
 8004e72:	f3bf 8f4f 	dsb	sy
 8004e76:	607b      	str	r3, [r7, #4]
}
 8004e78:	bf00      	nop
 8004e7a:	bf00      	nop
 8004e7c:	e7fd      	b.n	8004e7a <vTaskSwitchContext+0x5a>
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	4613      	mov	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	4413      	add	r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	4a1d      	ldr	r2, [pc, #116]	@ (8004f00 <vTaskSwitchContext+0xe0>)
 8004e8a:	4413      	add	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	685a      	ldr	r2, [r3, #4]
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	605a      	str	r2, [r3, #4]
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	3308      	adds	r3, #8
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d103      	bne.n	8004eac <vTaskSwitchContext+0x8c>
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	68da      	ldr	r2, [r3, #12]
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	605a      	str	r2, [r3, #4]
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	4a14      	ldr	r2, [pc, #80]	@ (8004f04 <vTaskSwitchContext+0xe4>)
 8004eb4:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8004eb6:	4b13      	ldr	r3, [pc, #76]	@ (8004f04 <vTaskSwitchContext+0xe4>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	3334      	adds	r3, #52	@ 0x34
 8004ebc:	2205      	movs	r2, #5
 8004ebe:	4912      	ldr	r1, [pc, #72]	@ (8004f08 <vTaskSwitchContext+0xe8>)
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f002 fffa 	bl	8007eba <memcmp>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d005      	beq.n	8004ed8 <vTaskSwitchContext+0xb8>
 8004ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8004f04 <vTaskSwitchContext+0xe4>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f002 fca1 	bl	8007818 <SEGGER_SYSVIEW_OnTaskStartExec>
 8004ed6:	e001      	b.n	8004edc <vTaskSwitchContext+0xbc>
 8004ed8:	f002 fc40 	bl	800775c <SEGGER_SYSVIEW_OnIdle>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8004edc:	4b09      	ldr	r3, [pc, #36]	@ (8004f04 <vTaskSwitchContext+0xe4>)
 8004ede:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8004ee0:	4b08      	ldr	r3, [pc, #32]	@ (8004f04 <vTaskSwitchContext+0xe4>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	3354      	adds	r3, #84	@ 0x54
 8004ee6:	4a09      	ldr	r2, [pc, #36]	@ (8004f0c <vTaskSwitchContext+0xec>)
 8004ee8:	6013      	str	r3, [r2, #0]
    }
 8004eea:	bf00      	nop
 8004eec:	3718      	adds	r7, #24
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	20000b88 	.word	0x20000b88
 8004ef8:	20000b74 	.word	0x20000b74
 8004efc:	20000b68 	.word	0x20000b68
 8004f00:	200009b0 	.word	0x200009b0
 8004f04:	200009ac 	.word	0x200009ac
 8004f08:	08008130 	.word	0x08008130
 8004f0c:	20000010 	.word	0x20000010

08004f10 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10b      	bne.n	8004f38 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8004f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f24:	f383 8811 	msr	BASEPRI, r3
 8004f28:	f3bf 8f6f 	isb	sy
 8004f2c:	f3bf 8f4f 	dsb	sy
 8004f30:	60fb      	str	r3, [r7, #12]
}
 8004f32:	bf00      	nop
 8004f34:	bf00      	nop
 8004f36:	e7fd      	b.n	8004f34 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f38:	4b07      	ldr	r3, [pc, #28]	@ (8004f58 <vTaskPlaceOnEventList+0x48>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3318      	adds	r3, #24
 8004f3e:	4619      	mov	r1, r3
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f7fe fe62 	bl	8003c0a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f46:	2101      	movs	r1, #1
 8004f48:	6838      	ldr	r0, [r7, #0]
 8004f4a:	f000 fadf 	bl	800550c <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8004f4e:	bf00      	nop
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	200009ac 	.word	0x200009ac

08004f5c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b086      	sub	sp, #24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10b      	bne.n	8004f86 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8004f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	613b      	str	r3, [r7, #16]
}
 8004f80:	bf00      	nop
 8004f82:	bf00      	nop
 8004f84:	e7fd      	b.n	8004f82 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	617b      	str	r3, [r7, #20]
 8004f8c:	4b15      	ldr	r3, [pc, #84]	@ (8004fe4 <vTaskPlaceOnEventListRestricted+0x88>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	61da      	str	r2, [r3, #28]
 8004f94:	4b13      	ldr	r3, [pc, #76]	@ (8004fe4 <vTaskPlaceOnEventListRestricted+0x88>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	6892      	ldr	r2, [r2, #8]
 8004f9c:	621a      	str	r2, [r3, #32]
 8004f9e:	4b11      	ldr	r3, [pc, #68]	@ (8004fe4 <vTaskPlaceOnEventListRestricted+0x88>)
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	3218      	adds	r2, #24
 8004fa8:	605a      	str	r2, [r3, #4]
 8004faa:	4b0e      	ldr	r3, [pc, #56]	@ (8004fe4 <vTaskPlaceOnEventListRestricted+0x88>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f103 0218 	add.w	r2, r3, #24
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	609a      	str	r2, [r3, #8]
 8004fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe4 <vTaskPlaceOnEventListRestricted+0x88>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	1c5a      	adds	r2, r3, #1
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d002      	beq.n	8004fd4 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8004fce:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004fd4:	6879      	ldr	r1, [r7, #4]
 8004fd6:	68b8      	ldr	r0, [r7, #8]
 8004fd8:	f000 fa98 	bl	800550c <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 8004fdc:	bf00      	nop
 8004fde:	3718      	adds	r7, #24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	200009ac 	.word	0x200009ac

08004fe8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b08a      	sub	sp, #40	@ 0x28
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8004ff8:	6a3b      	ldr	r3, [r7, #32]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10b      	bne.n	8005016 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8004ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005002:	f383 8811 	msr	BASEPRI, r3
 8005006:	f3bf 8f6f 	isb	sy
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	60fb      	str	r3, [r7, #12]
}
 8005010:	bf00      	nop
 8005012:	bf00      	nop
 8005014:	e7fd      	b.n	8005012 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8005016:	6a3b      	ldr	r3, [r7, #32]
 8005018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501a:	61fb      	str	r3, [r7, #28]
 800501c:	6a3b      	ldr	r3, [r7, #32]
 800501e:	69db      	ldr	r3, [r3, #28]
 8005020:	6a3a      	ldr	r2, [r7, #32]
 8005022:	6a12      	ldr	r2, [r2, #32]
 8005024:	609a      	str	r2, [r3, #8]
 8005026:	6a3b      	ldr	r3, [r7, #32]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	6a3a      	ldr	r2, [r7, #32]
 800502c:	69d2      	ldr	r2, [r2, #28]
 800502e:	605a      	str	r2, [r3, #4]
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	6a3b      	ldr	r3, [r7, #32]
 8005036:	3318      	adds	r3, #24
 8005038:	429a      	cmp	r2, r3
 800503a:	d103      	bne.n	8005044 <xTaskRemoveFromEventList+0x5c>
 800503c:	6a3b      	ldr	r3, [r7, #32]
 800503e:	6a1a      	ldr	r2, [r3, #32]
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	605a      	str	r2, [r3, #4]
 8005044:	6a3b      	ldr	r3, [r7, #32]
 8005046:	2200      	movs	r2, #0
 8005048:	629a      	str	r2, [r3, #40]	@ 0x28
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	1e5a      	subs	r2, r3, #1
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005054:	4b4c      	ldr	r3, [pc, #304]	@ (8005188 <xTaskRemoveFromEventList+0x1a0>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d164      	bne.n	8005126 <xTaskRemoveFromEventList+0x13e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800505c:	6a3b      	ldr	r3, [r7, #32]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	617b      	str	r3, [r7, #20]
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	6a3a      	ldr	r2, [r7, #32]
 8005068:	68d2      	ldr	r2, [r2, #12]
 800506a:	609a      	str	r2, [r3, #8]
 800506c:	6a3b      	ldr	r3, [r7, #32]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	6a3a      	ldr	r2, [r7, #32]
 8005072:	6892      	ldr	r2, [r2, #8]
 8005074:	605a      	str	r2, [r3, #4]
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	6a3b      	ldr	r3, [r7, #32]
 800507c:	3304      	adds	r3, #4
 800507e:	429a      	cmp	r2, r3
 8005080:	d103      	bne.n	800508a <xTaskRemoveFromEventList+0xa2>
 8005082:	6a3b      	ldr	r3, [r7, #32]
 8005084:	68da      	ldr	r2, [r3, #12]
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	605a      	str	r2, [r3, #4]
 800508a:	6a3b      	ldr	r3, [r7, #32]
 800508c:	2200      	movs	r2, #0
 800508e:	615a      	str	r2, [r3, #20]
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	1e5a      	subs	r2, r3, #1
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800509a:	6a3b      	ldr	r3, [r7, #32]
 800509c:	4618      	mov	r0, r3
 800509e:	f002 fbfd 	bl	800789c <SEGGER_SYSVIEW_OnTaskStartReady>
 80050a2:	6a3b      	ldr	r3, [r7, #32]
 80050a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a6:	2201      	movs	r2, #1
 80050a8:	409a      	lsls	r2, r3
 80050aa:	4b38      	ldr	r3, [pc, #224]	@ (800518c <xTaskRemoveFromEventList+0x1a4>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	4a36      	ldr	r2, [pc, #216]	@ (800518c <xTaskRemoveFromEventList+0x1a4>)
 80050b2:	6013      	str	r3, [r2, #0]
 80050b4:	6a3b      	ldr	r3, [r7, #32]
 80050b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050b8:	4935      	ldr	r1, [pc, #212]	@ (8005190 <xTaskRemoveFromEventList+0x1a8>)
 80050ba:	4613      	mov	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	4413      	add	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	440b      	add	r3, r1
 80050c4:	3304      	adds	r3, #4
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	613b      	str	r3, [r7, #16]
 80050ca:	6a3b      	ldr	r3, [r7, #32]
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	609a      	str	r2, [r3, #8]
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	689a      	ldr	r2, [r3, #8]
 80050d4:	6a3b      	ldr	r3, [r7, #32]
 80050d6:	60da      	str	r2, [r3, #12]
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	6a3a      	ldr	r2, [r7, #32]
 80050de:	3204      	adds	r2, #4
 80050e0:	605a      	str	r2, [r3, #4]
 80050e2:	6a3b      	ldr	r3, [r7, #32]
 80050e4:	1d1a      	adds	r2, r3, #4
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	609a      	str	r2, [r3, #8]
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ee:	4613      	mov	r3, r2
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	4413      	add	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4a26      	ldr	r2, [pc, #152]	@ (8005190 <xTaskRemoveFromEventList+0x1a8>)
 80050f8:	441a      	add	r2, r3
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	615a      	str	r2, [r3, #20]
 80050fe:	6a3b      	ldr	r3, [r7, #32]
 8005100:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005102:	4923      	ldr	r1, [pc, #140]	@ (8005190 <xTaskRemoveFromEventList+0x1a8>)
 8005104:	4613      	mov	r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4413      	add	r3, r2
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	440b      	add	r3, r1
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	6a3a      	ldr	r2, [r7, #32]
 8005112:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005114:	1c59      	adds	r1, r3, #1
 8005116:	481e      	ldr	r0, [pc, #120]	@ (8005190 <xTaskRemoveFromEventList+0x1a8>)
 8005118:	4613      	mov	r3, r2
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	4413      	add	r3, r2
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	4403      	add	r3, r0
 8005122:	6019      	str	r1, [r3, #0]
 8005124:	e01b      	b.n	800515e <xTaskRemoveFromEventList+0x176>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005126:	4b1b      	ldr	r3, [pc, #108]	@ (8005194 <xTaskRemoveFromEventList+0x1ac>)
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	61bb      	str	r3, [r7, #24]
 800512c:	6a3b      	ldr	r3, [r7, #32]
 800512e:	69ba      	ldr	r2, [r7, #24]
 8005130:	61da      	str	r2, [r3, #28]
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	621a      	str	r2, [r3, #32]
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	6a3a      	ldr	r2, [r7, #32]
 8005140:	3218      	adds	r2, #24
 8005142:	605a      	str	r2, [r3, #4]
 8005144:	6a3b      	ldr	r3, [r7, #32]
 8005146:	f103 0218 	add.w	r2, r3, #24
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	609a      	str	r2, [r3, #8]
 800514e:	6a3b      	ldr	r3, [r7, #32]
 8005150:	4a10      	ldr	r2, [pc, #64]	@ (8005194 <xTaskRemoveFromEventList+0x1ac>)
 8005152:	629a      	str	r2, [r3, #40]	@ 0x28
 8005154:	4b0f      	ldr	r3, [pc, #60]	@ (8005194 <xTaskRemoveFromEventList+0x1ac>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3301      	adds	r3, #1
 800515a:	4a0e      	ldr	r2, [pc, #56]	@ (8005194 <xTaskRemoveFromEventList+0x1ac>)
 800515c:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005162:	4b0d      	ldr	r3, [pc, #52]	@ (8005198 <xTaskRemoveFromEventList+0x1b0>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005168:	429a      	cmp	r2, r3
 800516a:	d905      	bls.n	8005178 <xTaskRemoveFromEventList+0x190>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 800516c:	2301      	movs	r3, #1
 800516e:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8005170:	4b0a      	ldr	r3, [pc, #40]	@ (800519c <xTaskRemoveFromEventList+0x1b4>)
 8005172:	2201      	movs	r2, #1
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	e001      	b.n	800517c <xTaskRemoveFromEventList+0x194>
        }
        else
        {
            xReturn = pdFALSE;
 8005178:	2300      	movs	r3, #0
 800517a:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 800517c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800517e:	4618      	mov	r0, r3
 8005180:	3728      	adds	r7, #40	@ 0x28
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	20000b88 	.word	0x20000b88
 800518c:	20000b68 	.word	0x20000b68
 8005190:	200009b0 	.word	0x200009b0
 8005194:	20000b20 	.word	0x20000b20
 8005198:	200009ac 	.word	0x200009ac
 800519c:	20000b74 	.word	0x20000b74

080051a0 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80051a8:	4b06      	ldr	r3, [pc, #24]	@ (80051c4 <vTaskInternalSetTimeOutState+0x24>)
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80051b0:	4b05      	ldr	r3, [pc, #20]	@ (80051c8 <vTaskInternalSetTimeOutState+0x28>)
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr
 80051c4:	20000b78 	.word	0x20000b78
 80051c8:	20000b64 	.word	0x20000b64

080051cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b088      	sub	sp, #32
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10b      	bne.n	80051f4 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 80051dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e0:	f383 8811 	msr	BASEPRI, r3
 80051e4:	f3bf 8f6f 	isb	sy
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	613b      	str	r3, [r7, #16]
}
 80051ee:	bf00      	nop
 80051f0:	bf00      	nop
 80051f2:	e7fd      	b.n	80051f0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10b      	bne.n	8005212 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 80051fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051fe:	f383 8811 	msr	BASEPRI, r3
 8005202:	f3bf 8f6f 	isb	sy
 8005206:	f3bf 8f4f 	dsb	sy
 800520a:	60fb      	str	r3, [r7, #12]
}
 800520c:	bf00      	nop
 800520e:	bf00      	nop
 8005210:	e7fd      	b.n	800520e <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8005212:	f000 fe57 	bl	8005ec4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8005216:	4b1f      	ldr	r3, [pc, #124]	@ (8005294 <xTaskCheckForTimeOut+0xc8>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	69ba      	ldr	r2, [r7, #24]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800522e:	d102      	bne.n	8005236 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8005230:	2300      	movs	r3, #0
 8005232:	61fb      	str	r3, [r7, #28]
 8005234:	e026      	b.n	8005284 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	4b17      	ldr	r3, [pc, #92]	@ (8005298 <xTaskCheckForTimeOut+0xcc>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	429a      	cmp	r2, r3
 8005240:	d00a      	beq.n	8005258 <xTaskCheckForTimeOut+0x8c>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	69ba      	ldr	r2, [r7, #24]
 8005248:	429a      	cmp	r2, r3
 800524a:	d305      	bcc.n	8005258 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800524c:	2301      	movs	r3, #1
 800524e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	e015      	b.n	8005284 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	429a      	cmp	r2, r3
 8005260:	d20b      	bcs.n	800527a <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	1ad2      	subs	r2, r2, r3
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7ff ff96 	bl	80051a0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8005274:	2300      	movs	r3, #0
 8005276:	61fb      	str	r3, [r7, #28]
 8005278:	e004      	b.n	8005284 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2200      	movs	r2, #0
 800527e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8005280:	2301      	movs	r3, #1
 8005282:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8005284:	f000 fe50 	bl	8005f28 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8005288:	69fb      	ldr	r3, [r7, #28]
}
 800528a:	4618      	mov	r0, r3
 800528c:	3720      	adds	r7, #32
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	20000b64 	.word	0x20000b64
 8005298:	20000b78 	.word	0x20000b78

0800529c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800529c:	b480      	push	{r7}
 800529e:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80052a0:	4b03      	ldr	r3, [pc, #12]	@ (80052b0 <vTaskMissedYield+0x14>)
 80052a2:	2201      	movs	r2, #1
 80052a4:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 80052a6:	bf00      	nop
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr
 80052b0:	20000b74 	.word	0x20000b74

080052b4 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80052bc:	f000 f852 	bl	8005364 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80052c0:	4b06      	ldr	r3, [pc, #24]	@ (80052dc <prvIdleTask+0x28>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d9f9      	bls.n	80052bc <prvIdleTask+0x8>
            {
                taskYIELD();
 80052c8:	4b05      	ldr	r3, [pc, #20]	@ (80052e0 <prvIdleTask+0x2c>)
 80052ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	f3bf 8f4f 	dsb	sy
 80052d4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80052d8:	e7f0      	b.n	80052bc <prvIdleTask+0x8>
 80052da:	bf00      	nop
 80052dc:	200009b0 	.word	0x200009b0
 80052e0:	e000ed04 	.word	0xe000ed04

080052e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b082      	sub	sp, #8
 80052e8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052ea:	2300      	movs	r3, #0
 80052ec:	607b      	str	r3, [r7, #4]
 80052ee:	e00c      	b.n	800530a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	4613      	mov	r3, r2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	4413      	add	r3, r2
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	4a12      	ldr	r2, [pc, #72]	@ (8005344 <prvInitialiseTaskLists+0x60>)
 80052fc:	4413      	add	r3, r2
 80052fe:	4618      	mov	r0, r3
 8005300:	f7fe fc56 	bl	8003bb0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	3301      	adds	r3, #1
 8005308:	607b      	str	r3, [r7, #4]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b0f      	cmp	r3, #15
 800530e:	d9ef      	bls.n	80052f0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005310:	480d      	ldr	r0, [pc, #52]	@ (8005348 <prvInitialiseTaskLists+0x64>)
 8005312:	f7fe fc4d 	bl	8003bb0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005316:	480d      	ldr	r0, [pc, #52]	@ (800534c <prvInitialiseTaskLists+0x68>)
 8005318:	f7fe fc4a 	bl	8003bb0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800531c:	480c      	ldr	r0, [pc, #48]	@ (8005350 <prvInitialiseTaskLists+0x6c>)
 800531e:	f7fe fc47 	bl	8003bb0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8005322:	480c      	ldr	r0, [pc, #48]	@ (8005354 <prvInitialiseTaskLists+0x70>)
 8005324:	f7fe fc44 	bl	8003bb0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8005328:	480b      	ldr	r0, [pc, #44]	@ (8005358 <prvInitialiseTaskLists+0x74>)
 800532a:	f7fe fc41 	bl	8003bb0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800532e:	4b0b      	ldr	r3, [pc, #44]	@ (800535c <prvInitialiseTaskLists+0x78>)
 8005330:	4a05      	ldr	r2, [pc, #20]	@ (8005348 <prvInitialiseTaskLists+0x64>)
 8005332:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005334:	4b0a      	ldr	r3, [pc, #40]	@ (8005360 <prvInitialiseTaskLists+0x7c>)
 8005336:	4a05      	ldr	r2, [pc, #20]	@ (800534c <prvInitialiseTaskLists+0x68>)
 8005338:	601a      	str	r2, [r3, #0]
}
 800533a:	bf00      	nop
 800533c:	3708      	adds	r7, #8
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	200009b0 	.word	0x200009b0
 8005348:	20000af0 	.word	0x20000af0
 800534c:	20000b04 	.word	0x20000b04
 8005350:	20000b20 	.word	0x20000b20
 8005354:	20000b34 	.word	0x20000b34
 8005358:	20000b4c 	.word	0x20000b4c
 800535c:	20000b18 	.word	0x20000b18
 8005360:	20000b1c 	.word	0x20000b1c

08005364 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800536a:	e019      	b.n	80053a0 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800536c:	f000 fdaa 	bl	8005ec4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005370:	4b10      	ldr	r3, [pc, #64]	@ (80053b4 <prvCheckTasksWaitingTermination+0x50>)
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	3304      	adds	r3, #4
 800537c:	4618      	mov	r0, r3
 800537e:	f7fe fc7d 	bl	8003c7c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8005382:	4b0d      	ldr	r3, [pc, #52]	@ (80053b8 <prvCheckTasksWaitingTermination+0x54>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3b01      	subs	r3, #1
 8005388:	4a0b      	ldr	r2, [pc, #44]	@ (80053b8 <prvCheckTasksWaitingTermination+0x54>)
 800538a:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800538c:	4b0b      	ldr	r3, [pc, #44]	@ (80053bc <prvCheckTasksWaitingTermination+0x58>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3b01      	subs	r3, #1
 8005392:	4a0a      	ldr	r2, [pc, #40]	@ (80053bc <prvCheckTasksWaitingTermination+0x58>)
 8005394:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8005396:	f000 fdc7 	bl	8005f28 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f846 	bl	800542c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80053a0:	4b06      	ldr	r3, [pc, #24]	@ (80053bc <prvCheckTasksWaitingTermination+0x58>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1e1      	bne.n	800536c <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80053a8:	bf00      	nop
 80053aa:	bf00      	nop
 80053ac:	3708      	adds	r7, #8
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	20000b34 	.word	0x20000b34
 80053b8:	20000b60 	.word	0x20000b60
 80053bc:	20000b48 	.word	0x20000b48

080053c0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

    static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
    {
 80053c0:	b480      	push	{r7}
 80053c2:	b085      	sub	sp, #20
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
        configSTACK_DEPTH_TYPE uxCount = 0U;
 80053c8:	2300      	movs	r3, #0
 80053ca:	60fb      	str	r3, [r7, #12]

        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80053cc:	e005      	b.n	80053da <prvTaskCheckFreeStackSpace+0x1a>
        {
            pucStackByte -= portSTACK_GROWTH;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	3301      	adds	r3, #1
 80053d2:	607b      	str	r3, [r7, #4]
            uxCount++;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	3301      	adds	r3, #1
 80053d8:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	2ba5      	cmp	r3, #165	@ 0xa5
 80053e0:	d0f5      	beq.n	80053ce <prvTaskCheckFreeStackSpace+0xe>
        }

        uxCount /= ( configSTACK_DEPTH_TYPE ) sizeof( StackType_t );
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	089b      	lsrs	r3, r3, #2
 80053e6:	60fb      	str	r3, [r7, #12]

        return uxCount;
 80053e8:	68fb      	ldr	r3, [r7, #12]
    }
 80053ea:	4618      	mov	r0, r3
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
	...

080053f8 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

    UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
    {
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b086      	sub	sp, #24
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
        uint8_t * pucEndOfStack;
        UBaseType_t uxReturn;

        traceENTER_uxTaskGetStackHighWaterMark( xTask );

        pxTCB = prvGetTCBFromHandle( xTask );
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d102      	bne.n	800540c <uxTaskGetStackHighWaterMark+0x14>
 8005406:	4b08      	ldr	r3, [pc, #32]	@ (8005428 <uxTaskGetStackHighWaterMark+0x30>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	e000      	b.n	800540e <uxTaskGetStackHighWaterMark+0x16>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	617b      	str	r3, [r7, #20]

        #if portSTACK_GROWTH < 0
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005414:	613b      	str	r3, [r7, #16]
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
        }
        #endif

        uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 8005416:	6938      	ldr	r0, [r7, #16]
 8005418:	f7ff ffd2 	bl	80053c0 <prvTaskCheckFreeStackSpace>
 800541c:	60f8      	str	r0, [r7, #12]

        traceRETURN_uxTaskGetStackHighWaterMark( uxReturn );

        return uxReturn;
 800541e:	68fb      	ldr	r3, [r7, #12]
    }
 8005420:	4618      	mov	r0, r3
 8005422:	3718      	adds	r7, #24
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}
 8005428:	200009ac 	.word	0x200009ac

0800542c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	3354      	adds	r3, #84	@ 0x54
 8005438:	4618      	mov	r0, r3
 800543a:	f002 fd57 	bl	8007eec <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005444:	2b00      	cmp	r3, #0
 8005446:	d108      	bne.n	800545a <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800544c:	4618      	mov	r0, r3
 800544e:	f000 ff99 	bl	8006384 <vPortFree>
                vPortFree( pxTCB );
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 ff96 	bl	8006384 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8005458:	e019      	b.n	800548e <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005460:	2b01      	cmp	r3, #1
 8005462:	d103      	bne.n	800546c <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 ff8d 	bl	8006384 <vPortFree>
    }
 800546a:	e010      	b.n	800548e <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005472:	2b02      	cmp	r3, #2
 8005474:	d00b      	beq.n	800548e <prvDeleteTCB+0x62>
    __asm volatile
 8005476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547a:	f383 8811 	msr	BASEPRI, r3
 800547e:	f3bf 8f6f 	isb	sy
 8005482:	f3bf 8f4f 	dsb	sy
 8005486:	60fb      	str	r3, [r7, #12]
}
 8005488:	bf00      	nop
 800548a:	bf00      	nop
 800548c:	e7fd      	b.n	800548a <prvDeleteTCB+0x5e>
    }
 800548e:	bf00      	nop
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
	...

08005498 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800549c:	4b0a      	ldr	r3, [pc, #40]	@ (80054c8 <prvResetNextTaskUnblockTime+0x30>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d104      	bne.n	80054b0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80054a6:	4b09      	ldr	r3, [pc, #36]	@ (80054cc <prvResetNextTaskUnblockTime+0x34>)
 80054a8:	f04f 32ff 	mov.w	r2, #4294967295
 80054ac:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80054ae:	e005      	b.n	80054bc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80054b0:	4b05      	ldr	r3, [pc, #20]	@ (80054c8 <prvResetNextTaskUnblockTime+0x30>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a04      	ldr	r2, [pc, #16]	@ (80054cc <prvResetNextTaskUnblockTime+0x34>)
 80054ba:	6013      	str	r3, [r2, #0]
}
 80054bc:	bf00      	nop
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	20000b18 	.word	0x20000b18
 80054cc:	20000b80 	.word	0x20000b80

080054d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 80054d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005504 <xTaskGetSchedulerState+0x34>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d102      	bne.n	80054e4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80054de:	2301      	movs	r3, #1
 80054e0:	607b      	str	r3, [r7, #4]
 80054e2:	e008      	b.n	80054f6 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80054e4:	4b08      	ldr	r3, [pc, #32]	@ (8005508 <xTaskGetSchedulerState+0x38>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d102      	bne.n	80054f2 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 80054ec:	2302      	movs	r3, #2
 80054ee:	607b      	str	r3, [r7, #4]
 80054f0:	e001      	b.n	80054f6 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 80054f2:	2300      	movs	r3, #0
 80054f4:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 80054f6:	687b      	ldr	r3, [r7, #4]
    }
 80054f8:	4618      	mov	r0, r3
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr
 8005504:	20000b6c 	.word	0x20000b6c
 8005508:	20000b88 	.word	0x20000b88

0800550c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b088      	sub	sp, #32
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005516:	4b3d      	ldr	r3, [pc, #244]	@ (800560c <prvAddCurrentTaskToDelayedList+0x100>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800551c:	4b3c      	ldr	r3, [pc, #240]	@ (8005610 <prvAddCurrentTaskToDelayedList+0x104>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8005522:	4b3c      	ldr	r3, [pc, #240]	@ (8005614 <prvAddCurrentTaskToDelayedList+0x108>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005528:	4b3b      	ldr	r3, [pc, #236]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	3304      	adds	r3, #4
 800552e:	4618      	mov	r0, r3
 8005530:	f7fe fba4 	bl	8003c7c <uxListRemove>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10b      	bne.n	8005552 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800553a:	4b37      	ldr	r3, [pc, #220]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005540:	2201      	movs	r2, #1
 8005542:	fa02 f303 	lsl.w	r3, r2, r3
 8005546:	43da      	mvns	r2, r3
 8005548:	4b34      	ldr	r3, [pc, #208]	@ (800561c <prvAddCurrentTaskToDelayedList+0x110>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4013      	ands	r3, r2
 800554e:	4a33      	ldr	r2, [pc, #204]	@ (800561c <prvAddCurrentTaskToDelayedList+0x110>)
 8005550:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005558:	d124      	bne.n	80055a4 <prvAddCurrentTaskToDelayedList+0x98>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d021      	beq.n	80055a4 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005560:	4b2f      	ldr	r3, [pc, #188]	@ (8005620 <prvAddCurrentTaskToDelayedList+0x114>)
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	613b      	str	r3, [r7, #16]
 8005566:	4b2c      	ldr	r3, [pc, #176]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	609a      	str	r2, [r3, #8]
 800556e:	4b2a      	ldr	r3, [pc, #168]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	6892      	ldr	r2, [r2, #8]
 8005576:	60da      	str	r2, [r3, #12]
 8005578:	4b27      	ldr	r3, [pc, #156]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	3204      	adds	r2, #4
 8005582:	605a      	str	r2, [r3, #4]
 8005584:	4b24      	ldr	r3, [pc, #144]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	1d1a      	adds	r2, r3, #4
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	609a      	str	r2, [r3, #8]
 800558e:	4b22      	ldr	r3, [pc, #136]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a23      	ldr	r2, [pc, #140]	@ (8005620 <prvAddCurrentTaskToDelayedList+0x114>)
 8005594:	615a      	str	r2, [r3, #20]
 8005596:	4b22      	ldr	r3, [pc, #136]	@ (8005620 <prvAddCurrentTaskToDelayedList+0x114>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	3301      	adds	r3, #1
 800559c:	4a20      	ldr	r2, [pc, #128]	@ (8005620 <prvAddCurrentTaskToDelayedList+0x114>)
 800559e:	6013      	str	r3, [r2, #0]
 80055a0:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80055a2:	e02e      	b.n	8005602 <prvAddCurrentTaskToDelayedList+0xf6>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80055a4:	69fa      	ldr	r2, [r7, #28]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4413      	add	r3, r2
 80055aa:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80055ac:	4b1a      	ldr	r3, [pc, #104]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d20d      	bcs.n	80055d8 <prvAddCurrentTaskToDelayedList+0xcc>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80055bc:	4b16      	ldr	r3, [pc, #88]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2104      	movs	r1, #4
 80055c2:	4618      	mov	r0, r3
 80055c4:	f002 f9ac 	bl	8007920 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80055c8:	4b13      	ldr	r3, [pc, #76]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	3304      	adds	r3, #4
 80055ce:	4619      	mov	r1, r3
 80055d0:	6978      	ldr	r0, [r7, #20]
 80055d2:	f7fe fb1a 	bl	8003c0a <vListInsert>
}
 80055d6:	e014      	b.n	8005602 <prvAddCurrentTaskToDelayedList+0xf6>
                traceMOVED_TASK_TO_DELAYED_LIST();
 80055d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2104      	movs	r1, #4
 80055de:	4618      	mov	r0, r3
 80055e0:	f002 f99e 	bl	8007920 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80055e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005618 <prvAddCurrentTaskToDelayedList+0x10c>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	3304      	adds	r3, #4
 80055ea:	4619      	mov	r1, r3
 80055ec:	69b8      	ldr	r0, [r7, #24]
 80055ee:	f7fe fb0c 	bl	8003c0a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80055f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005624 <prvAddCurrentTaskToDelayedList+0x118>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68fa      	ldr	r2, [r7, #12]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d202      	bcs.n	8005602 <prvAddCurrentTaskToDelayedList+0xf6>
                    xNextTaskUnblockTime = xTimeToWake;
 80055fc:	4a09      	ldr	r2, [pc, #36]	@ (8005624 <prvAddCurrentTaskToDelayedList+0x118>)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6013      	str	r3, [r2, #0]
}
 8005602:	bf00      	nop
 8005604:	3720      	adds	r7, #32
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	20000b64 	.word	0x20000b64
 8005610:	20000b18 	.word	0x20000b18
 8005614:	20000b1c 	.word	0x20000b1c
 8005618:	200009ac 	.word	0x200009ac
 800561c:	20000b68 	.word	0x20000b68
 8005620:	20000b4c 	.word	0x20000b4c
 8005624:	20000b80 	.word	0x20000b80

08005628 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005628:	b580      	push	{r7, lr}
 800562a:	b08a      	sub	sp, #40	@ 0x28
 800562c:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 800562e:	2300      	movs	r3, #0
 8005630:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8005632:	f000 fa87 	bl	8005b44 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8005636:	4b1d      	ldr	r3, [pc, #116]	@ (80056ac <xTimerCreateTimerTask+0x84>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d021      	beq.n	8005682 <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800563e:	2300      	movs	r3, #0
 8005640:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8005642:	2300      	movs	r3, #0
 8005644:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8005646:	1d3a      	adds	r2, r7, #4
 8005648:	f107 0108 	add.w	r1, r7, #8
 800564c:	f107 030c 	add.w	r3, r7, #12
 8005650:	4618      	mov	r0, r3
 8005652:	f7fa ffd7 	bl	8000604 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8005656:	6879      	ldr	r1, [r7, #4]
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	9202      	str	r2, [sp, #8]
 800565e:	9301      	str	r3, [sp, #4]
 8005660:	2302      	movs	r3, #2
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	2300      	movs	r3, #0
 8005666:	460a      	mov	r2, r1
 8005668:	4911      	ldr	r1, [pc, #68]	@ (80056b0 <xTimerCreateTimerTask+0x88>)
 800566a:	4812      	ldr	r0, [pc, #72]	@ (80056b4 <xTimerCreateTimerTask+0x8c>)
 800566c:	f7fe fe9b 	bl	80043a6 <xTaskCreateStatic>
 8005670:	4603      	mov	r3, r0
 8005672:	4a11      	ldr	r2, [pc, #68]	@ (80056b8 <xTimerCreateTimerTask+0x90>)
 8005674:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 8005676:	4b10      	ldr	r3, [pc, #64]	@ (80056b8 <xTimerCreateTimerTask+0x90>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 800567e:	2301      	movs	r3, #1
 8005680:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10b      	bne.n	80056a0 <xTimerCreateTimerTask+0x78>
    __asm volatile
 8005688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568c:	f383 8811 	msr	BASEPRI, r3
 8005690:	f3bf 8f6f 	isb	sy
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	613b      	str	r3, [r7, #16]
}
 800569a:	bf00      	nop
 800569c:	bf00      	nop
 800569e:	e7fd      	b.n	800569c <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 80056a0:	697b      	ldr	r3, [r7, #20]
    }
 80056a2:	4618      	mov	r0, r3
 80056a4:	3718      	adds	r7, #24
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	20000bbc 	.word	0x20000bbc
 80056b0:	08008138 	.word	0x08008138
 80056b4:	08005761 	.word	0x08005761
 80056b8:	20000bc0 	.word	0x20000bc0

080056bc <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80056c8:	e008      	b.n	80056dc <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	4413      	add	r3, r2
 80056d2:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6a1b      	ldr	r3, [r3, #32]
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	699a      	ldr	r2, [r3, #24]
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	18d1      	adds	r1, r2, r3
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	f000 f8df 	bl	80058ac <prvInsertTimerInActiveList>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1ea      	bne.n	80056ca <prvReloadTimer+0xe>
        }
    }
 80056f4:	bf00      	nop
 80056f6:	bf00      	nop
 80056f8:	3710      	adds	r7, #16
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
	...

08005700 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800570a:	4b14      	ldr	r3, [pc, #80]	@ (800575c <prvProcessExpiredTimer+0x5c>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3304      	adds	r3, #4
 8005718:	4618      	mov	r0, r3
 800571a:	f7fe faaf 	bl	8003c7c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005724:	f003 0304 	and.w	r3, r3, #4
 8005728:	2b00      	cmp	r3, #0
 800572a:	d005      	beq.n	8005738 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800572c:	683a      	ldr	r2, [r7, #0]
 800572e:	6879      	ldr	r1, [r7, #4]
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f7ff ffc3 	bl	80056bc <prvReloadTimer>
 8005736:	e008      	b.n	800574a <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800573e:	f023 0301 	bic.w	r3, r3, #1
 8005742:	b2da      	uxtb	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6a1b      	ldr	r3, [r3, #32]
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	4798      	blx	r3
    }
 8005752:	bf00      	nop
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	20000bb4 	.word	0x20000bb4

08005760 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005768:	f107 0308 	add.w	r3, r7, #8
 800576c:	4618      	mov	r0, r3
 800576e:	f000 f859 	bl	8005824 <prvGetNextExpireTime>
 8005772:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	4619      	mov	r1, r3
 8005778:	68f8      	ldr	r0, [r7, #12]
 800577a:	f000 f805 	bl	8005788 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800577e:	f000 f8d7 	bl	8005930 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005782:	bf00      	nop
 8005784:	e7f0      	b.n	8005768 <prvTimerTask+0x8>
	...

08005788 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005792:	f7ff f8eb 	bl	800496c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005796:	f107 0308 	add.w	r3, r7, #8
 800579a:	4618      	mov	r0, r3
 800579c:	f000 f866 	bl	800586c <prvSampleTimeNow>
 80057a0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d130      	bne.n	800580a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d10a      	bne.n	80057c4 <prvProcessTimerOrBlockTask+0x3c>
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d806      	bhi.n	80057c4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80057b6:	f7ff f8e7 	bl	8004988 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80057ba:	68f9      	ldr	r1, [r7, #12]
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f7ff ff9f 	bl	8005700 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80057c2:	e024      	b.n	800580e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d008      	beq.n	80057dc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80057ca:	4b13      	ldr	r3, [pc, #76]	@ (8005818 <prvProcessTimerOrBlockTask+0x90>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d101      	bne.n	80057d8 <prvProcessTimerOrBlockTask+0x50>
 80057d4:	2301      	movs	r3, #1
 80057d6:	e000      	b.n	80057da <prvProcessTimerOrBlockTask+0x52>
 80057d8:	2300      	movs	r3, #0
 80057da:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80057dc:	4b0f      	ldr	r3, [pc, #60]	@ (800581c <prvProcessTimerOrBlockTask+0x94>)
 80057de:	6818      	ldr	r0, [r3, #0]
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	683a      	ldr	r2, [r7, #0]
 80057e8:	4619      	mov	r1, r3
 80057ea:	f7fe fd47 	bl	800427c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80057ee:	f7ff f8cb 	bl	8004988 <xTaskResumeAll>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d10a      	bne.n	800580e <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 80057f8:	4b09      	ldr	r3, [pc, #36]	@ (8005820 <prvProcessTimerOrBlockTask+0x98>)
 80057fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057fe:	601a      	str	r2, [r3, #0]
 8005800:	f3bf 8f4f 	dsb	sy
 8005804:	f3bf 8f6f 	isb	sy
    }
 8005808:	e001      	b.n	800580e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800580a:	f7ff f8bd 	bl	8004988 <xTaskResumeAll>
    }
 800580e:	bf00      	nop
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	20000bb8 	.word	0x20000bb8
 800581c:	20000bbc 	.word	0x20000bbc
 8005820:	e000ed04 	.word	0xe000ed04

08005824 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800582c:	4b0e      	ldr	r3, [pc, #56]	@ (8005868 <prvGetNextExpireTime+0x44>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d101      	bne.n	800583a <prvGetNextExpireTime+0x16>
 8005836:	2201      	movs	r2, #1
 8005838:	e000      	b.n	800583c <prvGetNextExpireTime+0x18>
 800583a:	2200      	movs	r2, #0
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d105      	bne.n	8005854 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005848:	4b07      	ldr	r3, [pc, #28]	@ (8005868 <prvGetNextExpireTime+0x44>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	60fb      	str	r3, [r7, #12]
 8005852:	e001      	b.n	8005858 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005854:	2300      	movs	r3, #0
 8005856:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8005858:	68fb      	ldr	r3, [r7, #12]
    }
 800585a:	4618      	mov	r0, r3
 800585c:	3714      	adds	r7, #20
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	20000bb4 	.word	0x20000bb4

0800586c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8005874:	f7ff f994 	bl	8004ba0 <xTaskGetTickCount>
 8005878:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800587a:	4b0b      	ldr	r3, [pc, #44]	@ (80058a8 <prvSampleTimeNow+0x3c>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	429a      	cmp	r2, r3
 8005882:	d205      	bcs.n	8005890 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005884:	f000 f938 	bl	8005af8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	e002      	b.n	8005896 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8005896:	4a04      	ldr	r2, [pc, #16]	@ (80058a8 <prvSampleTimeNow+0x3c>)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800589c:	68fb      	ldr	r3, [r7, #12]
    }
 800589e:	4618      	mov	r0, r3
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	20000bc4 	.word	0x20000bc4

080058ac <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
 80058b8:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80058ba:	2300      	movs	r3, #0
 80058bc:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d812      	bhi.n	80058f8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	1ad2      	subs	r2, r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d302      	bcc.n	80058e6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80058e0:	2301      	movs	r3, #1
 80058e2:	617b      	str	r3, [r7, #20]
 80058e4:	e01b      	b.n	800591e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80058e6:	4b10      	ldr	r3, [pc, #64]	@ (8005928 <prvInsertTimerInActiveList+0x7c>)
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	3304      	adds	r3, #4
 80058ee:	4619      	mov	r1, r3
 80058f0:	4610      	mov	r0, r2
 80058f2:	f7fe f98a 	bl	8003c0a <vListInsert>
 80058f6:	e012      	b.n	800591e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d206      	bcs.n	800590e <prvInsertTimerInActiveList+0x62>
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	429a      	cmp	r2, r3
 8005906:	d302      	bcc.n	800590e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005908:	2301      	movs	r3, #1
 800590a:	617b      	str	r3, [r7, #20]
 800590c:	e007      	b.n	800591e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800590e:	4b07      	ldr	r3, [pc, #28]	@ (800592c <prvInsertTimerInActiveList+0x80>)
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	3304      	adds	r3, #4
 8005916:	4619      	mov	r1, r3
 8005918:	4610      	mov	r0, r2
 800591a:	f7fe f976 	bl	8003c0a <vListInsert>
            }
        }

        return xProcessTimerNow;
 800591e:	697b      	ldr	r3, [r7, #20]
    }
 8005920:	4618      	mov	r0, r3
 8005922:	3718      	adds	r7, #24
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	20000bb8 	.word	0x20000bb8
 800592c:	20000bb4 	.word	0x20000bb4

08005930 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005930:	b580      	push	{r7, lr}
 8005932:	b08a      	sub	sp, #40	@ 0x28
 8005934:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8005936:	1d3b      	adds	r3, r7, #4
 8005938:	2200      	movs	r2, #0
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	605a      	str	r2, [r3, #4]
 800593e:	609a      	str	r2, [r3, #8]
 8005940:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005942:	e0c7      	b.n	8005ad4 <prvProcessReceivedCommands+0x1a4>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2b00      	cmp	r3, #0
 8005948:	da19      	bge.n	800597e <prvProcessReceivedCommands+0x4e>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800594a:	1d3b      	adds	r3, r7, #4
 800594c:	3304      	adds	r3, #4
 800594e:	627b      	str	r3, [r7, #36]	@ 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8005950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10b      	bne.n	800596e <prvProcessReceivedCommands+0x3e>
    __asm volatile
 8005956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595a:	f383 8811 	msr	BASEPRI, r3
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	f3bf 8f4f 	dsb	sy
 8005966:	61bb      	str	r3, [r7, #24]
}
 8005968:	bf00      	nop
 800596a:	bf00      	nop
 800596c:	e7fd      	b.n	800596a <prvProcessReceivedCommands+0x3a>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800596e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005974:	6850      	ldr	r0, [r2, #4]
 8005976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005978:	6892      	ldr	r2, [r2, #8]
 800597a:	4611      	mov	r1, r2
 800597c:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	f2c0 80a7 	blt.w	8005ad4 <prvProcessReceivedCommands+0x1a4>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800598a:	6a3b      	ldr	r3, [r7, #32]
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d004      	beq.n	800599c <prvProcessReceivedCommands+0x6c>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005992:	6a3b      	ldr	r3, [r7, #32]
 8005994:	3304      	adds	r3, #4
 8005996:	4618      	mov	r0, r3
 8005998:	f7fe f970 	bl	8003c7c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800599c:	463b      	mov	r3, r7
 800599e:	4618      	mov	r0, r3
 80059a0:	f7ff ff64 	bl	800586c <prvSampleTimeNow>
 80059a4:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	3b01      	subs	r3, #1
 80059aa:	2b08      	cmp	r3, #8
 80059ac:	f200 808f 	bhi.w	8005ace <prvProcessReceivedCommands+0x19e>
 80059b0:	a201      	add	r2, pc, #4	@ (adr r2, 80059b8 <prvProcessReceivedCommands+0x88>)
 80059b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b6:	bf00      	nop
 80059b8:	080059dd 	.word	0x080059dd
 80059bc:	080059dd 	.word	0x080059dd
 80059c0:	08005a45 	.word	0x08005a45
 80059c4:	08005a59 	.word	0x08005a59
 80059c8:	08005aa5 	.word	0x08005aa5
 80059cc:	080059dd 	.word	0x080059dd
 80059d0:	080059dd 	.word	0x080059dd
 80059d4:	08005a45 	.word	0x08005a45
 80059d8:	08005a59 	.word	0x08005a59
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80059dc:	6a3b      	ldr	r3, [r7, #32]
 80059de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80059e2:	f043 0301 	orr.w	r3, r3, #1
 80059e6:	b2da      	uxtb	r2, r3
 80059e8:	6a3b      	ldr	r3, [r7, #32]
 80059ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	6a3b      	ldr	r3, [r7, #32]
 80059f2:	699b      	ldr	r3, [r3, #24]
 80059f4:	18d1      	adds	r1, r2, r3
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	69fa      	ldr	r2, [r7, #28]
 80059fa:	6a38      	ldr	r0, [r7, #32]
 80059fc:	f7ff ff56 	bl	80058ac <prvInsertTimerInActiveList>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d065      	beq.n	8005ad2 <prvProcessReceivedCommands+0x1a2>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a0c:	f003 0304 	and.w	r3, r3, #4
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d009      	beq.n	8005a28 <prvProcessReceivedCommands+0xf8>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	6a3b      	ldr	r3, [r7, #32]
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	69fa      	ldr	r2, [r7, #28]
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6a38      	ldr	r0, [r7, #32]
 8005a22:	f7ff fe4b 	bl	80056bc <prvReloadTimer>
 8005a26:	e008      	b.n	8005a3a <prvProcessReceivedCommands+0x10a>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005a28:	6a3b      	ldr	r3, [r7, #32]
 8005a2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a2e:	f023 0301 	bic.w	r3, r3, #1
 8005a32:	b2da      	uxtb	r2, r3
 8005a34:	6a3b      	ldr	r3, [r7, #32]
 8005a36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a3a:	6a3b      	ldr	r3, [r7, #32]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	6a38      	ldr	r0, [r7, #32]
 8005a40:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8005a42:	e046      	b.n	8005ad2 <prvProcessReceivedCommands+0x1a2>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a4a:	f023 0301 	bic.w	r3, r3, #1
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	6a3b      	ldr	r3, [r7, #32]
 8005a52:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8005a56:	e03d      	b.n	8005ad4 <prvProcessReceivedCommands+0x1a4>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8005a58:	6a3b      	ldr	r3, [r7, #32]
 8005a5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005a5e:	f043 0301 	orr.w	r3, r3, #1
 8005a62:	b2da      	uxtb	r2, r3
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	6a3b      	ldr	r3, [r7, #32]
 8005a6e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005a70:	6a3b      	ldr	r3, [r7, #32]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d10b      	bne.n	8005a90 <prvProcessReceivedCommands+0x160>
    __asm volatile
 8005a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a7c:	f383 8811 	msr	BASEPRI, r3
 8005a80:	f3bf 8f6f 	isb	sy
 8005a84:	f3bf 8f4f 	dsb	sy
 8005a88:	617b      	str	r3, [r7, #20]
}
 8005a8a:	bf00      	nop
 8005a8c:	bf00      	nop
 8005a8e:	e7fd      	b.n	8005a8c <prvProcessReceivedCommands+0x15c>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005a90:	6a3b      	ldr	r3, [r7, #32]
 8005a92:	699a      	ldr	r2, [r3, #24]
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	18d1      	adds	r1, r2, r3
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	69fa      	ldr	r2, [r7, #28]
 8005a9c:	6a38      	ldr	r0, [r7, #32]
 8005a9e:	f7ff ff05 	bl	80058ac <prvInsertTimerInActiveList>
                        break;
 8005aa2:	e017      	b.n	8005ad4 <prvProcessReceivedCommands+0x1a4>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005aa4:	6a3b      	ldr	r3, [r7, #32]
 8005aa6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d103      	bne.n	8005aba <prvProcessReceivedCommands+0x18a>
                            {
                                vPortFree( pxTimer );
 8005ab2:	6a38      	ldr	r0, [r7, #32]
 8005ab4:	f000 fc66 	bl	8006384 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8005ab8:	e00c      	b.n	8005ad4 <prvProcessReceivedCommands+0x1a4>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005aba:	6a3b      	ldr	r3, [r7, #32]
 8005abc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ac0:	f023 0301 	bic.w	r3, r3, #1
 8005ac4:	b2da      	uxtb	r2, r3
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8005acc:	e002      	b.n	8005ad4 <prvProcessReceivedCommands+0x1a4>

                    default:
                        /* Don't expect to get here. */
                        break;
 8005ace:	bf00      	nop
 8005ad0:	e000      	b.n	8005ad4 <prvProcessReceivedCommands+0x1a4>
                        break;
 8005ad2:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005ad4:	4b07      	ldr	r3, [pc, #28]	@ (8005af4 <prvProcessReceivedCommands+0x1c4>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	1d39      	adds	r1, r7, #4
 8005ada:	2200      	movs	r2, #0
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7fe fa0d 	bl	8003efc <xQueueReceive>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f47f af2d 	bne.w	8005944 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8005aea:	bf00      	nop
 8005aec:	bf00      	nop
 8005aee:	3728      	adds	r7, #40	@ 0x28
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	20000bbc 	.word	0x20000bbc

08005af8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b082      	sub	sp, #8
 8005afc:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005afe:	e009      	b.n	8005b14 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b00:	4b0e      	ldr	r3, [pc, #56]	@ (8005b3c <prvSwitchTimerLists+0x44>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8005b0a:	f04f 31ff 	mov.w	r1, #4294967295
 8005b0e:	6838      	ldr	r0, [r7, #0]
 8005b10:	f7ff fdf6 	bl	8005700 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005b14:	4b09      	ldr	r3, [pc, #36]	@ (8005b3c <prvSwitchTimerLists+0x44>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d1f0      	bne.n	8005b00 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8005b1e:	4b07      	ldr	r3, [pc, #28]	@ (8005b3c <prvSwitchTimerLists+0x44>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8005b24:	4b06      	ldr	r3, [pc, #24]	@ (8005b40 <prvSwitchTimerLists+0x48>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a04      	ldr	r2, [pc, #16]	@ (8005b3c <prvSwitchTimerLists+0x44>)
 8005b2a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005b2c:	4a04      	ldr	r2, [pc, #16]	@ (8005b40 <prvSwitchTimerLists+0x48>)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6013      	str	r3, [r2, #0]
    }
 8005b32:	bf00      	nop
 8005b34:	3708      	adds	r7, #8
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
 8005b3a:	bf00      	nop
 8005b3c:	20000bb4 	.word	0x20000bb4
 8005b40:	20000bb8 	.word	0x20000bb8

08005b44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005b4a:	f000 f9bb 	bl	8005ec4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8005b4e:	4b15      	ldr	r3, [pc, #84]	@ (8005ba4 <prvCheckForValidListAndQueue+0x60>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d120      	bne.n	8005b98 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8005b56:	4814      	ldr	r0, [pc, #80]	@ (8005ba8 <prvCheckForValidListAndQueue+0x64>)
 8005b58:	f7fe f82a 	bl	8003bb0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8005b5c:	4813      	ldr	r0, [pc, #76]	@ (8005bac <prvCheckForValidListAndQueue+0x68>)
 8005b5e:	f7fe f827 	bl	8003bb0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005b62:	4b13      	ldr	r3, [pc, #76]	@ (8005bb0 <prvCheckForValidListAndQueue+0x6c>)
 8005b64:	4a10      	ldr	r2, [pc, #64]	@ (8005ba8 <prvCheckForValidListAndQueue+0x64>)
 8005b66:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8005b68:	4b12      	ldr	r3, [pc, #72]	@ (8005bb4 <prvCheckForValidListAndQueue+0x70>)
 8005b6a:	4a10      	ldr	r2, [pc, #64]	@ (8005bac <prvCheckForValidListAndQueue+0x68>)
 8005b6c:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005b6e:	2300      	movs	r3, #0
 8005b70:	9300      	str	r3, [sp, #0]
 8005b72:	4b11      	ldr	r3, [pc, #68]	@ (8005bb8 <prvCheckForValidListAndQueue+0x74>)
 8005b74:	4a11      	ldr	r2, [pc, #68]	@ (8005bbc <prvCheckForValidListAndQueue+0x78>)
 8005b76:	2110      	movs	r1, #16
 8005b78:	200a      	movs	r0, #10
 8005b7a:	f7fe f93b 	bl	8003df4 <xQueueGenericCreateStatic>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	4a08      	ldr	r2, [pc, #32]	@ (8005ba4 <prvCheckForValidListAndQueue+0x60>)
 8005b82:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8005b84:	4b07      	ldr	r3, [pc, #28]	@ (8005ba4 <prvCheckForValidListAndQueue+0x60>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d005      	beq.n	8005b98 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005b8c:	4b05      	ldr	r3, [pc, #20]	@ (8005ba4 <prvCheckForValidListAndQueue+0x60>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	490b      	ldr	r1, [pc, #44]	@ (8005bc0 <prvCheckForValidListAndQueue+0x7c>)
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7fe fb22 	bl	80041dc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005b98:	f000 f9c6 	bl	8005f28 <vPortExitCritical>
    }
 8005b9c:	bf00      	nop
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	20000bbc 	.word	0x20000bbc
 8005ba8:	20000b8c 	.word	0x20000b8c
 8005bac:	20000ba0 	.word	0x20000ba0
 8005bb0:	20000bb4 	.word	0x20000bb4
 8005bb4:	20000bb8 	.word	0x20000bb8
 8005bb8:	20000c68 	.word	0x20000c68
 8005bbc:	20000bc8 	.word	0x20000bc8
 8005bc0:	08008140 	.word	0x08008140

08005bc4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	3b04      	subs	r3, #4
 8005bd4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005bdc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	3b04      	subs	r3, #4
 8005be2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f023 0201 	bic.w	r2, r3, #1
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	3b04      	subs	r3, #4
 8005bf2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8005c28 <pxPortInitialiseStack+0x64>)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	3b14      	subs	r3, #20
 8005bfe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	3b04      	subs	r3, #4
 8005c0a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f06f 0202 	mvn.w	r2, #2
 8005c12:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	3b20      	subs	r3, #32
 8005c18:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3714      	adds	r7, #20
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr
 8005c28:	08005c2d 	.word	0x08005c2d

08005c2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8005c32:	2300      	movs	r3, #0
 8005c34:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005c36:	4b13      	ldr	r3, [pc, #76]	@ (8005c84 <prvTaskExitError+0x58>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c3e:	d00b      	beq.n	8005c58 <prvTaskExitError+0x2c>
    __asm volatile
 8005c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c44:	f383 8811 	msr	BASEPRI, r3
 8005c48:	f3bf 8f6f 	isb	sy
 8005c4c:	f3bf 8f4f 	dsb	sy
 8005c50:	60fb      	str	r3, [r7, #12]
}
 8005c52:	bf00      	nop
 8005c54:	bf00      	nop
 8005c56:	e7fd      	b.n	8005c54 <prvTaskExitError+0x28>
    __asm volatile
 8005c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c5c:	f383 8811 	msr	BASEPRI, r3
 8005c60:	f3bf 8f6f 	isb	sy
 8005c64:	f3bf 8f4f 	dsb	sy
 8005c68:	60bb      	str	r3, [r7, #8]
}
 8005c6a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005c6c:	bf00      	nop
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d0fc      	beq.n	8005c6e <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005c74:	bf00      	nop
 8005c76:	bf00      	nop
 8005c78:	3714      	adds	r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	2000000c 	.word	0x2000000c
	...

08005c90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005c90:	4b07      	ldr	r3, [pc, #28]	@ (8005cb0 <pxCurrentTCBConst2>)
 8005c92:	6819      	ldr	r1, [r3, #0]
 8005c94:	6808      	ldr	r0, [r1, #0]
 8005c96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c9a:	f380 8809 	msr	PSP, r0
 8005c9e:	f3bf 8f6f 	isb	sy
 8005ca2:	f04f 0000 	mov.w	r0, #0
 8005ca6:	f380 8811 	msr	BASEPRI, r0
 8005caa:	4770      	bx	lr
 8005cac:	f3af 8000 	nop.w

08005cb0 <pxCurrentTCBConst2>:
 8005cb0:	200009ac 	.word	0x200009ac
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8005cb4:	bf00      	nop
 8005cb6:	bf00      	nop

08005cb8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005cb8:	4808      	ldr	r0, [pc, #32]	@ (8005cdc <prvPortStartFirstTask+0x24>)
 8005cba:	6800      	ldr	r0, [r0, #0]
 8005cbc:	6800      	ldr	r0, [r0, #0]
 8005cbe:	f380 8808 	msr	MSP, r0
 8005cc2:	f04f 0000 	mov.w	r0, #0
 8005cc6:	f380 8814 	msr	CONTROL, r0
 8005cca:	b662      	cpsie	i
 8005ccc:	b661      	cpsie	f
 8005cce:	f3bf 8f4f 	dsb	sy
 8005cd2:	f3bf 8f6f 	isb	sy
 8005cd6:	df00      	svc	0
 8005cd8:	bf00      	nop
 8005cda:	0000      	.short	0x0000
 8005cdc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8005ce0:	bf00      	nop
 8005ce2:	bf00      	nop

08005ce4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b08c      	sub	sp, #48	@ 0x30
 8005ce8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005cea:	4b69      	ldr	r3, [pc, #420]	@ (8005e90 <xPortStartScheduler+0x1ac>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a69      	ldr	r2, [pc, #420]	@ (8005e94 <xPortStartScheduler+0x1b0>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d10b      	bne.n	8005d0c <xPortStartScheduler+0x28>
    __asm volatile
 8005cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf8:	f383 8811 	msr	BASEPRI, r3
 8005cfc:	f3bf 8f6f 	isb	sy
 8005d00:	f3bf 8f4f 	dsb	sy
 8005d04:	623b      	str	r3, [r7, #32]
}
 8005d06:	bf00      	nop
 8005d08:	bf00      	nop
 8005d0a:	e7fd      	b.n	8005d08 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005d0c:	4b60      	ldr	r3, [pc, #384]	@ (8005e90 <xPortStartScheduler+0x1ac>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a61      	ldr	r2, [pc, #388]	@ (8005e98 <xPortStartScheduler+0x1b4>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d10b      	bne.n	8005d2e <xPortStartScheduler+0x4a>
    __asm volatile
 8005d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1a:	f383 8811 	msr	BASEPRI, r3
 8005d1e:	f3bf 8f6f 	isb	sy
 8005d22:	f3bf 8f4f 	dsb	sy
 8005d26:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d28:	bf00      	nop
 8005d2a:	bf00      	nop
 8005d2c:	e7fd      	b.n	8005d2a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8005d2e:	4b5b      	ldr	r3, [pc, #364]	@ (8005e9c <xPortStartScheduler+0x1b8>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8005d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d36:	332c      	adds	r3, #44	@ 0x2c
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a59      	ldr	r2, [pc, #356]	@ (8005ea0 <xPortStartScheduler+0x1bc>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d00b      	beq.n	8005d58 <xPortStartScheduler+0x74>
    __asm volatile
 8005d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d44:	f383 8811 	msr	BASEPRI, r3
 8005d48:	f3bf 8f6f 	isb	sy
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	61fb      	str	r3, [r7, #28]
}
 8005d52:	bf00      	nop
 8005d54:	bf00      	nop
 8005d56:	e7fd      	b.n	8005d54 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8005d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d5a:	3338      	adds	r3, #56	@ 0x38
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a51      	ldr	r2, [pc, #324]	@ (8005ea4 <xPortStartScheduler+0x1c0>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d00b      	beq.n	8005d7c <xPortStartScheduler+0x98>
    __asm volatile
 8005d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d68:	f383 8811 	msr	BASEPRI, r3
 8005d6c:	f3bf 8f6f 	isb	sy
 8005d70:	f3bf 8f4f 	dsb	sy
 8005d74:	61bb      	str	r3, [r7, #24]
}
 8005d76:	bf00      	nop
 8005d78:	bf00      	nop
 8005d7a:	e7fd      	b.n	8005d78 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005d80:	4b49      	ldr	r3, [pc, #292]	@ (8005ea8 <xPortStartScheduler+0x1c4>)
 8005d82:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8005d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8e:	22ff      	movs	r2, #255	@ 0xff
 8005d90:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d94:	781b      	ldrb	r3, [r3, #0]
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005d9a:	79fb      	ldrb	r3, [r7, #7]
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005da2:	b2da      	uxtb	r2, r3
 8005da4:	4b41      	ldr	r3, [pc, #260]	@ (8005eac <xPortStartScheduler+0x1c8>)
 8005da6:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8005da8:	4b40      	ldr	r3, [pc, #256]	@ (8005eac <xPortStartScheduler+0x1c8>)
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10b      	bne.n	8005dc8 <xPortStartScheduler+0xe4>
    __asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	617b      	str	r3, [r7, #20]
}
 8005dc2:	bf00      	nop
 8005dc4:	bf00      	nop
 8005dc6:	e7fd      	b.n	8005dc4 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8005dc8:	79fb      	ldrb	r3, [r7, #7]
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	43db      	mvns	r3, r3
 8005dce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d013      	beq.n	8005dfe <xPortStartScheduler+0x11a>
    __asm volatile
 8005dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dda:	f383 8811 	msr	BASEPRI, r3
 8005dde:	f3bf 8f6f 	isb	sy
 8005de2:	f3bf 8f4f 	dsb	sy
 8005de6:	613b      	str	r3, [r7, #16]
}
 8005de8:	bf00      	nop
 8005dea:	bf00      	nop
 8005dec:	e7fd      	b.n	8005dea <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	3301      	adds	r3, #1
 8005df2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005df4:	79fb      	ldrb	r3, [r7, #7]
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	005b      	lsls	r3, r3, #1
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005dfe:	79fb      	ldrb	r3, [r7, #7]
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e06:	2b80      	cmp	r3, #128	@ 0x80
 8005e08:	d0f1      	beq.n	8005dee <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	2b08      	cmp	r3, #8
 8005e0e:	d103      	bne.n	8005e18 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8005e10:	4b27      	ldr	r3, [pc, #156]	@ (8005eb0 <xPortStartScheduler+0x1cc>)
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
 8005e16:	e004      	b.n	8005e22 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	f1c3 0307 	rsb	r3, r3, #7
 8005e1e:	4a24      	ldr	r2, [pc, #144]	@ (8005eb0 <xPortStartScheduler+0x1cc>)
 8005e20:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e22:	4b23      	ldr	r3, [pc, #140]	@ (8005eb0 <xPortStartScheduler+0x1cc>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	021b      	lsls	r3, r3, #8
 8005e28:	4a21      	ldr	r2, [pc, #132]	@ (8005eb0 <xPortStartScheduler+0x1cc>)
 8005e2a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e2c:	4b20      	ldr	r3, [pc, #128]	@ (8005eb0 <xPortStartScheduler+0x1cc>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e34:	4a1e      	ldr	r2, [pc, #120]	@ (8005eb0 <xPortStartScheduler+0x1cc>)
 8005e36:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8005e38:	7bfb      	ldrb	r3, [r7, #15]
 8005e3a:	b2da      	uxtb	r2, r3
 8005e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e3e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005e40:	4b1c      	ldr	r3, [pc, #112]	@ (8005eb4 <xPortStartScheduler+0x1d0>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a1b      	ldr	r2, [pc, #108]	@ (8005eb4 <xPortStartScheduler+0x1d0>)
 8005e46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e4a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005e4c:	4b19      	ldr	r3, [pc, #100]	@ (8005eb4 <xPortStartScheduler+0x1d0>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a18      	ldr	r2, [pc, #96]	@ (8005eb4 <xPortStartScheduler+0x1d0>)
 8005e52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e56:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8005e58:	4b17      	ldr	r3, [pc, #92]	@ (8005eb8 <xPortStartScheduler+0x1d4>)
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005e5e:	f000 f8ed 	bl	800603c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005e62:	4b16      	ldr	r3, [pc, #88]	@ (8005ebc <xPortStartScheduler+0x1d8>)
 8005e64:	2200      	movs	r2, #0
 8005e66:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005e68:	f000 f90c 	bl	8006084 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005e6c:	4b14      	ldr	r3, [pc, #80]	@ (8005ec0 <xPortStartScheduler+0x1dc>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a13      	ldr	r2, [pc, #76]	@ (8005ec0 <xPortStartScheduler+0x1dc>)
 8005e72:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005e76:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005e78:	f7ff ff1e 	bl	8005cb8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005e7c:	f7fe ffd0 	bl	8004e20 <vTaskSwitchContext>
    prvTaskExitError();
 8005e80:	f7ff fed4 	bl	8005c2c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3730      	adds	r7, #48	@ 0x30
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	e000ed00 	.word	0xe000ed00
 8005e94:	410fc271 	.word	0x410fc271
 8005e98:	410fc270 	.word	0x410fc270
 8005e9c:	e000ed08 	.word	0xe000ed08
 8005ea0:	08005c91 	.word	0x08005c91
 8005ea4:	08005f81 	.word	0x08005f81
 8005ea8:	e000e400 	.word	0xe000e400
 8005eac:	20000cb8 	.word	0x20000cb8
 8005eb0:	20000cbc 	.word	0x20000cbc
 8005eb4:	e000ed20 	.word	0xe000ed20
 8005eb8:	e000ed1c 	.word	0xe000ed1c
 8005ebc:	2000000c 	.word	0x2000000c
 8005ec0:	e000ef34 	.word	0xe000ef34

08005ec4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
    __asm volatile
 8005eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ece:	f383 8811 	msr	BASEPRI, r3
 8005ed2:	f3bf 8f6f 	isb	sy
 8005ed6:	f3bf 8f4f 	dsb	sy
 8005eda:	607b      	str	r3, [r7, #4]
}
 8005edc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8005ede:	4b10      	ldr	r3, [pc, #64]	@ (8005f20 <vPortEnterCritical+0x5c>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	4a0e      	ldr	r2, [pc, #56]	@ (8005f20 <vPortEnterCritical+0x5c>)
 8005ee6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8005f20 <vPortEnterCritical+0x5c>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d110      	bne.n	8005f12 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8005f24 <vPortEnterCritical+0x60>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00b      	beq.n	8005f12 <vPortEnterCritical+0x4e>
    __asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	603b      	str	r3, [r7, #0]
}
 8005f0c:	bf00      	nop
 8005f0e:	bf00      	nop
 8005f10:	e7fd      	b.n	8005f0e <vPortEnterCritical+0x4a>
    }
}
 8005f12:	bf00      	nop
 8005f14:	370c      	adds	r7, #12
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	2000000c 	.word	0x2000000c
 8005f24:	e000ed04 	.word	0xe000ed04

08005f28 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005f2e:	4b12      	ldr	r3, [pc, #72]	@ (8005f78 <vPortExitCritical+0x50>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10b      	bne.n	8005f4e <vPortExitCritical+0x26>
    __asm volatile
 8005f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f3a:	f383 8811 	msr	BASEPRI, r3
 8005f3e:	f3bf 8f6f 	isb	sy
 8005f42:	f3bf 8f4f 	dsb	sy
 8005f46:	607b      	str	r3, [r7, #4]
}
 8005f48:	bf00      	nop
 8005f4a:	bf00      	nop
 8005f4c:	e7fd      	b.n	8005f4a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8005f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f78 <vPortExitCritical+0x50>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	3b01      	subs	r3, #1
 8005f54:	4a08      	ldr	r2, [pc, #32]	@ (8005f78 <vPortExitCritical+0x50>)
 8005f56:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005f58:	4b07      	ldr	r3, [pc, #28]	@ (8005f78 <vPortExitCritical+0x50>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d105      	bne.n	8005f6c <vPortExitCritical+0x44>
 8005f60:	2300      	movs	r3, #0
 8005f62:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8005f6a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	2000000c 	.word	0x2000000c
 8005f7c:	00000000 	.word	0x00000000

08005f80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005f80:	f3ef 8009 	mrs	r0, PSP
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	4b15      	ldr	r3, [pc, #84]	@ (8005fe0 <pxCurrentTCBConst>)
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	f01e 0f10 	tst.w	lr, #16
 8005f90:	bf08      	it	eq
 8005f92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005f96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f9a:	6010      	str	r0, [r2, #0]
 8005f9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005fa0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005fa4:	f380 8811 	msr	BASEPRI, r0
 8005fa8:	f3bf 8f4f 	dsb	sy
 8005fac:	f3bf 8f6f 	isb	sy
 8005fb0:	f7fe ff36 	bl	8004e20 <vTaskSwitchContext>
 8005fb4:	f04f 0000 	mov.w	r0, #0
 8005fb8:	f380 8811 	msr	BASEPRI, r0
 8005fbc:	bc09      	pop	{r0, r3}
 8005fbe:	6819      	ldr	r1, [r3, #0]
 8005fc0:	6808      	ldr	r0, [r1, #0]
 8005fc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc6:	f01e 0f10 	tst.w	lr, #16
 8005fca:	bf08      	it	eq
 8005fcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005fd0:	f380 8809 	msr	PSP, r0
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	f3af 8000 	nop.w

08005fe0 <pxCurrentTCBConst>:
 8005fe0:	200009ac 	.word	0x200009ac
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop

08005fe8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
    __asm volatile
 8005fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff2:	f383 8811 	msr	BASEPRI, r3
 8005ff6:	f3bf 8f6f 	isb	sy
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	607b      	str	r3, [r7, #4]
}
 8006000:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8006002:	f001 fb31 	bl	8007668 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006006:	f7fe fded 	bl	8004be4 <xTaskIncrementTick>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d006      	beq.n	800601e <xPortSysTickHandler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8006010:	f001 fb88 	bl	8007724 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006014:	4b08      	ldr	r3, [pc, #32]	@ (8006038 <xPortSysTickHandler+0x50>)
 8006016:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800601a:	601a      	str	r2, [r3, #0]
 800601c:	e001      	b.n	8006022 <xPortSysTickHandler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800601e:	f001 fb65 	bl	80076ec <SEGGER_SYSVIEW_RecordExitISR>
 8006022:	2300      	movs	r3, #0
 8006024:	603b      	str	r3, [r7, #0]
    __asm volatile
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	f383 8811 	msr	BASEPRI, r3
}
 800602c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800602e:	bf00      	nop
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	e000ed04 	.word	0xe000ed04

0800603c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800603c:	b480      	push	{r7}
 800603e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006040:	4b0b      	ldr	r3, [pc, #44]	@ (8006070 <vPortSetupTimerInterrupt+0x34>)
 8006042:	2200      	movs	r2, #0
 8006044:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006046:	4b0b      	ldr	r3, [pc, #44]	@ (8006074 <vPortSetupTimerInterrupt+0x38>)
 8006048:	2200      	movs	r2, #0
 800604a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800604c:	4b0a      	ldr	r3, [pc, #40]	@ (8006078 <vPortSetupTimerInterrupt+0x3c>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a0a      	ldr	r2, [pc, #40]	@ (800607c <vPortSetupTimerInterrupt+0x40>)
 8006052:	fba2 2303 	umull	r2, r3, r2, r3
 8006056:	099b      	lsrs	r3, r3, #6
 8006058:	4a09      	ldr	r2, [pc, #36]	@ (8006080 <vPortSetupTimerInterrupt+0x44>)
 800605a:	3b01      	subs	r3, #1
 800605c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800605e:	4b04      	ldr	r3, [pc, #16]	@ (8006070 <vPortSetupTimerInterrupt+0x34>)
 8006060:	2207      	movs	r2, #7
 8006062:	601a      	str	r2, [r3, #0]
}
 8006064:	bf00      	nop
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	e000e010 	.word	0xe000e010
 8006074:	e000e018 	.word	0xe000e018
 8006078:	20000000 	.word	0x20000000
 800607c:	10624dd3 	.word	0x10624dd3
 8006080:	e000e014 	.word	0xe000e014

08006084 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006084:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006094 <vPortEnableVFP+0x10>
 8006088:	6801      	ldr	r1, [r0, #0]
 800608a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800608e:	6001      	str	r1, [r0, #0]
 8006090:	4770      	bx	lr
 8006092:	0000      	.short	0x0000
 8006094:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8006098:	bf00      	nop
 800609a:	bf00      	nop

0800609c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800609c:	b480      	push	{r7}
 800609e:	b085      	sub	sp, #20
 80060a0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80060a2:	f3ef 8305 	mrs	r3, IPSR
 80060a6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2b0f      	cmp	r3, #15
 80060ac:	d915      	bls.n	80060da <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80060ae:	4a18      	ldr	r2, [pc, #96]	@ (8006110 <vPortValidateInterruptPriority+0x74>)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	4413      	add	r3, r2
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80060b8:	4b16      	ldr	r3, [pc, #88]	@ (8006114 <vPortValidateInterruptPriority+0x78>)
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	7afa      	ldrb	r2, [r7, #11]
 80060be:	429a      	cmp	r2, r3
 80060c0:	d20b      	bcs.n	80060da <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 80060c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c6:	f383 8811 	msr	BASEPRI, r3
 80060ca:	f3bf 8f6f 	isb	sy
 80060ce:	f3bf 8f4f 	dsb	sy
 80060d2:	607b      	str	r3, [r7, #4]
}
 80060d4:	bf00      	nop
 80060d6:	bf00      	nop
 80060d8:	e7fd      	b.n	80060d6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80060da:	4b0f      	ldr	r3, [pc, #60]	@ (8006118 <vPortValidateInterruptPriority+0x7c>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80060e2:	4b0e      	ldr	r3, [pc, #56]	@ (800611c <vPortValidateInterruptPriority+0x80>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d90b      	bls.n	8006102 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 80060ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ee:	f383 8811 	msr	BASEPRI, r3
 80060f2:	f3bf 8f6f 	isb	sy
 80060f6:	f3bf 8f4f 	dsb	sy
 80060fa:	603b      	str	r3, [r7, #0]
}
 80060fc:	bf00      	nop
 80060fe:	bf00      	nop
 8006100:	e7fd      	b.n	80060fe <vPortValidateInterruptPriority+0x62>
    }
 8006102:	bf00      	nop
 8006104:	3714      	adds	r7, #20
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	e000e3f0 	.word	0xe000e3f0
 8006114:	20000cb8 	.word	0x20000cb8
 8006118:	e000ed0c 	.word	0xe000ed0c
 800611c:	20000cbc 	.word	0x20000cbc

08006120 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b08e      	sub	sp, #56	@ 0x38
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8006128:	2300      	movs	r3, #0
 800612a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d022      	beq.n	8006178 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8006132:	2308      	movs	r3, #8
 8006134:	43db      	mvns	r3, r3
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	429a      	cmp	r2, r3
 800613a:	d81b      	bhi.n	8006174 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800613c:	2208      	movs	r2, #8
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4413      	add	r3, r2
 8006142:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f003 0307 	and.w	r3, r3, #7
 800614a:	2b00      	cmp	r3, #0
 800614c:	d014      	beq.n	8006178 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f003 0307 	and.w	r3, r3, #7
 8006154:	f1c3 0308 	rsb	r3, r3, #8
 8006158:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800615a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800615c:	43db      	mvns	r3, r3
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	429a      	cmp	r2, r3
 8006162:	d804      	bhi.n	800616e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006168:	4413      	add	r3, r2
 800616a:	607b      	str	r3, [r7, #4]
 800616c:	e004      	b.n	8006178 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800616e:	2300      	movs	r3, #0
 8006170:	607b      	str	r3, [r7, #4]
 8006172:	e001      	b.n	8006178 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8006174:	2300      	movs	r3, #0
 8006176:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8006178:	f7fe fbf8 	bl	800496c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800617c:	4b7a      	ldr	r3, [pc, #488]	@ (8006368 <pvPortMalloc+0x248>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d101      	bne.n	8006188 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8006184:	f000 f974 	bl	8006470 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	f2c0 80d3 	blt.w	8006336 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	f000 80cf 	beq.w	8006336 <pvPortMalloc+0x216>
 8006198:	4b74      	ldr	r3, [pc, #464]	@ (800636c <pvPortMalloc+0x24c>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	429a      	cmp	r2, r3
 80061a0:	f200 80c9 	bhi.w	8006336 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80061a4:	4b72      	ldr	r3, [pc, #456]	@ (8006370 <pvPortMalloc+0x250>)
 80061a6:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80061a8:	4b71      	ldr	r3, [pc, #452]	@ (8006370 <pvPortMalloc+0x250>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80061ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b0:	4a70      	ldr	r2, [pc, #448]	@ (8006374 <pvPortMalloc+0x254>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d305      	bcc.n	80061c2 <pvPortMalloc+0xa2>
 80061b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b8:	4a6f      	ldr	r2, [pc, #444]	@ (8006378 <pvPortMalloc+0x258>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d801      	bhi.n	80061c2 <pvPortMalloc+0xa2>
 80061be:	2301      	movs	r3, #1
 80061c0:	e000      	b.n	80061c4 <pvPortMalloc+0xa4>
 80061c2:	2300      	movs	r3, #0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d129      	bne.n	800621c <pvPortMalloc+0xfc>
    __asm volatile
 80061c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061cc:	f383 8811 	msr	BASEPRI, r3
 80061d0:	f3bf 8f6f 	isb	sy
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	623b      	str	r3, [r7, #32]
}
 80061da:	bf00      	nop
 80061dc:	bf00      	nop
 80061de:	e7fd      	b.n	80061dc <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80061e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80061e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80061ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ec:	4a61      	ldr	r2, [pc, #388]	@ (8006374 <pvPortMalloc+0x254>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d305      	bcc.n	80061fe <pvPortMalloc+0xde>
 80061f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061f4:	4a60      	ldr	r2, [pc, #384]	@ (8006378 <pvPortMalloc+0x258>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d801      	bhi.n	80061fe <pvPortMalloc+0xde>
 80061fa:	2301      	movs	r3, #1
 80061fc:	e000      	b.n	8006200 <pvPortMalloc+0xe0>
 80061fe:	2300      	movs	r3, #0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10b      	bne.n	800621c <pvPortMalloc+0xfc>
    __asm volatile
 8006204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006208:	f383 8811 	msr	BASEPRI, r3
 800620c:	f3bf 8f6f 	isb	sy
 8006210:	f3bf 8f4f 	dsb	sy
 8006214:	61fb      	str	r3, [r7, #28]
}
 8006216:	bf00      	nop
 8006218:	bf00      	nop
 800621a:	e7fd      	b.n	8006218 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800621c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	429a      	cmp	r2, r3
 8006224:	d903      	bls.n	800622e <pvPortMalloc+0x10e>
 8006226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1d8      	bne.n	80061e0 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800622e:	4b4e      	ldr	r3, [pc, #312]	@ (8006368 <pvPortMalloc+0x248>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006234:	429a      	cmp	r2, r3
 8006236:	d07e      	beq.n	8006336 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8006238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	2208      	movs	r2, #8
 800623e:	4413      	add	r3, r2
 8006240:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8006242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006244:	4a4b      	ldr	r2, [pc, #300]	@ (8006374 <pvPortMalloc+0x254>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d305      	bcc.n	8006256 <pvPortMalloc+0x136>
 800624a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800624c:	4a4a      	ldr	r2, [pc, #296]	@ (8006378 <pvPortMalloc+0x258>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d801      	bhi.n	8006256 <pvPortMalloc+0x136>
 8006252:	2301      	movs	r3, #1
 8006254:	e000      	b.n	8006258 <pvPortMalloc+0x138>
 8006256:	2300      	movs	r3, #0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d10b      	bne.n	8006274 <pvPortMalloc+0x154>
    __asm volatile
 800625c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006260:	f383 8811 	msr	BASEPRI, r3
 8006264:	f3bf 8f6f 	isb	sy
 8006268:	f3bf 8f4f 	dsb	sy
 800626c:	61bb      	str	r3, [r7, #24]
}
 800626e:	bf00      	nop
 8006270:	bf00      	nop
 8006272:	e7fd      	b.n	8006270 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800627c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	429a      	cmp	r2, r3
 8006284:	d90b      	bls.n	800629e <pvPortMalloc+0x17e>
    __asm volatile
 8006286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800628a:	f383 8811 	msr	BASEPRI, r3
 800628e:	f3bf 8f6f 	isb	sy
 8006292:	f3bf 8f4f 	dsb	sy
 8006296:	617b      	str	r3, [r7, #20]
}
 8006298:	bf00      	nop
 800629a:	bf00      	nop
 800629c:	e7fd      	b.n	800629a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800629e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062a0:	685a      	ldr	r2, [r3, #4]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	1ad2      	subs	r2, r2, r3
 80062a6:	2308      	movs	r3, #8
 80062a8:	005b      	lsls	r3, r3, #1
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d924      	bls.n	80062f8 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80062ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4413      	add	r3, r2
 80062b4:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80062b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b8:	f003 0307 	and.w	r3, r3, #7
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00b      	beq.n	80062d8 <pvPortMalloc+0x1b8>
    __asm volatile
 80062c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c4:	f383 8811 	msr	BASEPRI, r3
 80062c8:	f3bf 8f6f 	isb	sy
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	613b      	str	r3, [r7, #16]
}
 80062d2:	bf00      	nop
 80062d4:	bf00      	nop
 80062d6:	e7fd      	b.n	80062d4 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80062d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	1ad2      	subs	r2, r2, r3
 80062e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80062e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 80062ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f0:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 80062f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f6:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80062f8:	4b1c      	ldr	r3, [pc, #112]	@ (800636c <pvPortMalloc+0x24c>)
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	4a1a      	ldr	r2, [pc, #104]	@ (800636c <pvPortMalloc+0x24c>)
 8006304:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006306:	4b19      	ldr	r3, [pc, #100]	@ (800636c <pvPortMalloc+0x24c>)
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	4b1c      	ldr	r3, [pc, #112]	@ (800637c <pvPortMalloc+0x25c>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	429a      	cmp	r2, r3
 8006310:	d203      	bcs.n	800631a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006312:	4b16      	ldr	r3, [pc, #88]	@ (800636c <pvPortMalloc+0x24c>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a19      	ldr	r2, [pc, #100]	@ (800637c <pvPortMalloc+0x25c>)
 8006318:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800631a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006324:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006328:	2200      	movs	r2, #0
 800632a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800632c:	4b14      	ldr	r3, [pc, #80]	@ (8006380 <pvPortMalloc+0x260>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	3301      	adds	r3, #1
 8006332:	4a13      	ldr	r2, [pc, #76]	@ (8006380 <pvPortMalloc+0x260>)
 8006334:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006336:	f7fe fb27 	bl	8004988 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800633a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633c:	f003 0307 	and.w	r3, r3, #7
 8006340:	2b00      	cmp	r3, #0
 8006342:	d00b      	beq.n	800635c <pvPortMalloc+0x23c>
    __asm volatile
 8006344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006348:	f383 8811 	msr	BASEPRI, r3
 800634c:	f3bf 8f6f 	isb	sy
 8006350:	f3bf 8f4f 	dsb	sy
 8006354:	60fb      	str	r3, [r7, #12]
}
 8006356:	bf00      	nop
 8006358:	bf00      	nop
 800635a:	e7fd      	b.n	8006358 <pvPortMalloc+0x238>
    return pvReturn;
 800635c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800635e:	4618      	mov	r0, r3
 8006360:	3738      	adds	r7, #56	@ 0x38
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	200048c8 	.word	0x200048c8
 800636c:	200048cc 	.word	0x200048cc
 8006370:	200048c0 	.word	0x200048c0
 8006374:	20000cc0 	.word	0x20000cc0
 8006378:	200048bf 	.word	0x200048bf
 800637c:	200048d0 	.word	0x200048d0
 8006380:	200048d4 	.word	0x200048d4

08006384 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b088      	sub	sp, #32
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d060      	beq.n	8006458 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8006396:	2308      	movs	r3, #8
 8006398:	425b      	negs	r3, r3
 800639a:	69fa      	ldr	r2, [r7, #28]
 800639c:	4413      	add	r3, r2
 800639e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	4a2e      	ldr	r2, [pc, #184]	@ (8006460 <vPortFree+0xdc>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d305      	bcc.n	80063b8 <vPortFree+0x34>
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	4a2d      	ldr	r2, [pc, #180]	@ (8006464 <vPortFree+0xe0>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d801      	bhi.n	80063b8 <vPortFree+0x34>
 80063b4:	2301      	movs	r3, #1
 80063b6:	e000      	b.n	80063ba <vPortFree+0x36>
 80063b8:	2300      	movs	r3, #0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d10b      	bne.n	80063d6 <vPortFree+0x52>
    __asm volatile
 80063be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c2:	f383 8811 	msr	BASEPRI, r3
 80063c6:	f3bf 8f6f 	isb	sy
 80063ca:	f3bf 8f4f 	dsb	sy
 80063ce:	617b      	str	r3, [r7, #20]
}
 80063d0:	bf00      	nop
 80063d2:	bf00      	nop
 80063d4:	e7fd      	b.n	80063d2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	db0b      	blt.n	80063f6 <vPortFree+0x72>
    __asm volatile
 80063de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e2:	f383 8811 	msr	BASEPRI, r3
 80063e6:	f3bf 8f6f 	isb	sy
 80063ea:	f3bf 8f4f 	dsb	sy
 80063ee:	613b      	str	r3, [r7, #16]
}
 80063f0:	bf00      	nop
 80063f2:	bf00      	nop
 80063f4:	e7fd      	b.n	80063f2 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d00b      	beq.n	8006416 <vPortFree+0x92>
    __asm volatile
 80063fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006402:	f383 8811 	msr	BASEPRI, r3
 8006406:	f3bf 8f6f 	isb	sy
 800640a:	f3bf 8f4f 	dsb	sy
 800640e:	60fb      	str	r3, [r7, #12]
}
 8006410:	bf00      	nop
 8006412:	bf00      	nop
 8006414:	e7fd      	b.n	8006412 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	da1c      	bge.n	8006458 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d118      	bne.n	8006458 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8006432:	f7fe fa9b 	bl	800496c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	685a      	ldr	r2, [r3, #4]
 800643a:	4b0b      	ldr	r3, [pc, #44]	@ (8006468 <vPortFree+0xe4>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4413      	add	r3, r2
 8006440:	4a09      	ldr	r2, [pc, #36]	@ (8006468 <vPortFree+0xe4>)
 8006442:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006444:	69b8      	ldr	r0, [r7, #24]
 8006446:	f000 f86d 	bl	8006524 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800644a:	4b08      	ldr	r3, [pc, #32]	@ (800646c <vPortFree+0xe8>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	3301      	adds	r3, #1
 8006450:	4a06      	ldr	r2, [pc, #24]	@ (800646c <vPortFree+0xe8>)
 8006452:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006454:	f7fe fa98 	bl	8004988 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006458:	bf00      	nop
 800645a:	3720      	adds	r7, #32
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	20000cc0 	.word	0x20000cc0
 8006464:	200048bf 	.word	0x200048bf
 8006468:	200048cc 	.word	0x200048cc
 800646c:	200048d8 	.word	0x200048d8

08006470 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8006470:	b480      	push	{r7}
 8006472:	b085      	sub	sp, #20
 8006474:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006476:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800647a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800647c:	4b24      	ldr	r3, [pc, #144]	@ (8006510 <prvHeapInit+0xa0>)
 800647e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f003 0307 	and.w	r3, r3, #7
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00c      	beq.n	80064a4 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	3307      	adds	r3, #7
 800648e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f023 0307 	bic.w	r3, r3, #7
 8006496:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8006498:	68ba      	ldr	r2, [r7, #8]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	4a1c      	ldr	r2, [pc, #112]	@ (8006510 <prvHeapInit+0xa0>)
 80064a0:	4413      	add	r3, r2
 80064a2:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	4a1b      	ldr	r2, [pc, #108]	@ (8006514 <prvHeapInit+0xa4>)
 80064a8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80064aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006514 <prvHeapInit+0xa4>)
 80064ac:	2200      	movs	r2, #0
 80064ae:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80064b0:	68fa      	ldr	r2, [r7, #12]
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	4413      	add	r3, r2
 80064b6:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80064b8:	2208      	movs	r2, #8
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	1a9b      	subs	r3, r3, r2
 80064be:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f023 0307 	bic.w	r3, r3, #7
 80064c6:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a13      	ldr	r2, [pc, #76]	@ (8006518 <prvHeapInit+0xa8>)
 80064cc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80064ce:	4b12      	ldr	r3, [pc, #72]	@ (8006518 <prvHeapInit+0xa8>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2200      	movs	r2, #0
 80064d4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80064d6:	4b10      	ldr	r3, [pc, #64]	@ (8006518 <prvHeapInit+0xa8>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2200      	movs	r2, #0
 80064dc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	1ad2      	subs	r2, r2, r3
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80064ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006518 <prvHeapInit+0xa8>)
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	4a08      	ldr	r2, [pc, #32]	@ (800651c <prvHeapInit+0xac>)
 80064fa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	4a07      	ldr	r2, [pc, #28]	@ (8006520 <prvHeapInit+0xb0>)
 8006502:	6013      	str	r3, [r2, #0]
}
 8006504:	bf00      	nop
 8006506:	3714      	adds	r7, #20
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr
 8006510:	20000cc0 	.word	0x20000cc0
 8006514:	200048c0 	.word	0x200048c0
 8006518:	200048c8 	.word	0x200048c8
 800651c:	200048d0 	.word	0x200048d0
 8006520:	200048cc 	.word	0x200048cc

08006524 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006524:	b480      	push	{r7}
 8006526:	b087      	sub	sp, #28
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800652c:	4b36      	ldr	r3, [pc, #216]	@ (8006608 <prvInsertBlockIntoFreeList+0xe4>)
 800652e:	617b      	str	r3, [r7, #20]
 8006530:	e002      	b.n	8006538 <prvInsertBlockIntoFreeList+0x14>
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	617b      	str	r3, [r7, #20]
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	429a      	cmp	r2, r3
 8006540:	d8f7      	bhi.n	8006532 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	4a30      	ldr	r2, [pc, #192]	@ (8006608 <prvInsertBlockIntoFreeList+0xe4>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d018      	beq.n	800657c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	4a2f      	ldr	r2, [pc, #188]	@ (800660c <prvInsertBlockIntoFreeList+0xe8>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d305      	bcc.n	800655e <prvInsertBlockIntoFreeList+0x3a>
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	4a2e      	ldr	r2, [pc, #184]	@ (8006610 <prvInsertBlockIntoFreeList+0xec>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d801      	bhi.n	800655e <prvInsertBlockIntoFreeList+0x3a>
 800655a:	2301      	movs	r3, #1
 800655c:	e000      	b.n	8006560 <prvInsertBlockIntoFreeList+0x3c>
 800655e:	2300      	movs	r3, #0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10b      	bne.n	800657c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8006564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006568:	f383 8811 	msr	BASEPRI, r3
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f3bf 8f4f 	dsb	sy
 8006574:	60fb      	str	r3, [r7, #12]
}
 8006576:	bf00      	nop
 8006578:	bf00      	nop
 800657a:	e7fd      	b.n	8006578 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	693a      	ldr	r2, [r7, #16]
 8006586:	4413      	add	r3, r2
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	429a      	cmp	r2, r3
 800658c:	d108      	bne.n	80065a0 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	441a      	add	r2, r3
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	693a      	ldr	r2, [r7, #16]
 80065aa:	441a      	add	r2, r3
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d118      	bne.n	80065e6 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	4b16      	ldr	r3, [pc, #88]	@ (8006614 <prvInsertBlockIntoFreeList+0xf0>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	429a      	cmp	r2, r3
 80065be:	d00d      	beq.n	80065dc <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685a      	ldr	r2, [r3, #4]
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	441a      	add	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	601a      	str	r2, [r3, #0]
 80065da:	e008      	b.n	80065ee <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80065dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006614 <prvInsertBlockIntoFreeList+0xf0>)
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	601a      	str	r2, [r3, #0]
 80065e4:	e003      	b.n	80065ee <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d002      	beq.n	80065fc <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80065fc:	bf00      	nop
 80065fe:	371c      	adds	r7, #28
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr
 8006608:	200048c0 	.word	0x200048c0
 800660c:	20000cc0 	.word	0x20000cc0
 8006610:	200048bf 	.word	0x200048bf
 8006614:	200048c8 	.word	0x200048c8

08006618 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800661e:	4b26      	ldr	r3, [pc, #152]	@ (80066b8 <_DoInit+0xa0>)
 8006620:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8006622:	22a8      	movs	r2, #168	@ 0xa8
 8006624:	2100      	movs	r1, #0
 8006626:	6838      	ldr	r0, [r7, #0]
 8006628:	f001 fc57 	bl	8007eda <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	2203      	movs	r2, #3
 8006630:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2203      	movs	r2, #3
 8006636:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	4a20      	ldr	r2, [pc, #128]	@ (80066bc <_DoInit+0xa4>)
 800663c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	4a1f      	ldr	r2, [pc, #124]	@ (80066c0 <_DoInit+0xa8>)
 8006642:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800664a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	2200      	movs	r2, #0
 8006650:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2200      	movs	r2, #0
 8006656:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	2200      	movs	r2, #0
 800665c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	4a16      	ldr	r2, [pc, #88]	@ (80066bc <_DoInit+0xa4>)
 8006662:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	4a17      	ldr	r2, [pc, #92]	@ (80066c4 <_DoInit+0xac>)
 8006668:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	2210      	movs	r2, #16
 800666e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	2200      	movs	r2, #0
 8006674:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	2200      	movs	r2, #0
 800667a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	2200      	movs	r2, #0
 8006680:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8006682:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8006686:	2300      	movs	r3, #0
 8006688:	607b      	str	r3, [r7, #4]
 800668a:	e00c      	b.n	80066a6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f1c3 030f 	rsb	r3, r3, #15
 8006692:	4a0d      	ldr	r2, [pc, #52]	@ (80066c8 <_DoInit+0xb0>)
 8006694:	5cd1      	ldrb	r1, [r2, r3]
 8006696:	683a      	ldr	r2, [r7, #0]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4413      	add	r3, r2
 800669c:	460a      	mov	r2, r1
 800669e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	3301      	adds	r3, #1
 80066a4:	607b      	str	r3, [r7, #4]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2b0f      	cmp	r3, #15
 80066aa:	d9ef      	bls.n	800668c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80066ac:	f3bf 8f5f 	dmb	sy
}
 80066b0:	bf00      	nop
 80066b2:	3708      	adds	r7, #8
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	200048dc 	.word	0x200048dc
 80066bc:	08008148 	.word	0x08008148
 80066c0:	20004984 	.word	0x20004984
 80066c4:	20004d84 	.word	0x20004d84
 80066c8:	080081e0 	.word	0x080081e0

080066cc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b08c      	sub	sp, #48	@ 0x30
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80066d8:	4b3e      	ldr	r3, [pc, #248]	@ (80067d4 <SEGGER_RTT_ReadNoLock+0x108>)
 80066da:	623b      	str	r3, [r7, #32]
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	2b53      	cmp	r3, #83	@ 0x53
 80066e4:	d001      	beq.n	80066ea <SEGGER_RTT_ReadNoLock+0x1e>
 80066e6:	f7ff ff97 	bl	8006618 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	4613      	mov	r3, r2
 80066ee:	005b      	lsls	r3, r3, #1
 80066f0:	4413      	add	r3, r2
 80066f2:	00db      	lsls	r3, r3, #3
 80066f4:	3360      	adds	r3, #96	@ 0x60
 80066f6:	4a37      	ldr	r2, [pc, #220]	@ (80067d4 <SEGGER_RTT_ReadNoLock+0x108>)
 80066f8:	4413      	add	r3, r2
 80066fa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	691b      	ldr	r3, [r3, #16]
 8006704:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800670c:	2300      	movs	r3, #0
 800670e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8006710:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	429a      	cmp	r2, r3
 8006716:	d92b      	bls.n	8006770 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	689a      	ldr	r2, [r3, #8]
 800671c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671e:	1ad3      	subs	r3, r2, r3
 8006720:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4293      	cmp	r3, r2
 8006728:	bf28      	it	cs
 800672a:	4613      	movcs	r3, r2
 800672c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	685a      	ldr	r2, [r3, #4]
 8006732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006734:	4413      	add	r3, r2
 8006736:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	6939      	ldr	r1, [r7, #16]
 800673c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800673e:	f001 fc59 	bl	8007ff4 <memcpy>
    NumBytesRead += NumBytesRem;
 8006742:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	4413      	add	r3, r2
 8006748:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800674a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	4413      	add	r3, r2
 8006750:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800675a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	4413      	add	r3, r2
 8006760:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006768:	429a      	cmp	r2, r3
 800676a:	d101      	bne.n	8006770 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800676c:	2300      	movs	r3, #0
 800676e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8006770:	69ba      	ldr	r2, [r7, #24]
 8006772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006774:	1ad3      	subs	r3, r2, r3
 8006776:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006778:	697a      	ldr	r2, [r7, #20]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4293      	cmp	r3, r2
 800677e:	bf28      	it	cs
 8006780:	4613      	movcs	r3, r2
 8006782:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d019      	beq.n	80067be <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	685a      	ldr	r2, [r3, #4]
 800678e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006790:	4413      	add	r3, r2
 8006792:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	6939      	ldr	r1, [r7, #16]
 8006798:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800679a:	f001 fc2b 	bl	8007ff4 <memcpy>
    NumBytesRead += NumBytesRem;
 800679e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	4413      	add	r3, r2
 80067a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80067a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	4413      	add	r3, r2
 80067ac:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80067b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	4413      	add	r3, r2
 80067bc:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80067be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d002      	beq.n	80067ca <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80067c8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80067ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3730      	adds	r7, #48	@ 0x30
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	200048dc 	.word	0x200048dc

080067d8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80067d8:	b580      	push	{r7, lr}
 80067da:	b088      	sub	sp, #32
 80067dc:	af00      	add	r7, sp, #0
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	60b9      	str	r1, [r7, #8]
 80067e2:	607a      	str	r2, [r7, #4]
 80067e4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80067e6:	4b3d      	ldr	r3, [pc, #244]	@ (80068dc <SEGGER_RTT_AllocUpBuffer+0x104>)
 80067e8:	61bb      	str	r3, [r7, #24]
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	2b53      	cmp	r3, #83	@ 0x53
 80067f2:	d001      	beq.n	80067f8 <SEGGER_RTT_AllocUpBuffer+0x20>
 80067f4:	f7ff ff10 	bl	8006618 <_DoInit>
  SEGGER_RTT_LOCK();
 80067f8:	f3ef 8311 	mrs	r3, BASEPRI
 80067fc:	f04f 0120 	mov.w	r1, #32
 8006800:	f381 8811 	msr	BASEPRI, r1
 8006804:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006806:	4b35      	ldr	r3, [pc, #212]	@ (80068dc <SEGGER_RTT_AllocUpBuffer+0x104>)
 8006808:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800680a:	2300      	movs	r3, #0
 800680c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800680e:	6939      	ldr	r1, [r7, #16]
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	1c5a      	adds	r2, r3, #1
 8006814:	4613      	mov	r3, r2
 8006816:	005b      	lsls	r3, r3, #1
 8006818:	4413      	add	r3, r2
 800681a:	00db      	lsls	r3, r3, #3
 800681c:	440b      	add	r3, r1
 800681e:	3304      	adds	r3, #4
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d008      	beq.n	8006838 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	3301      	adds	r3, #1
 800682a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	691b      	ldr	r3, [r3, #16]
 8006830:	69fa      	ldr	r2, [r7, #28]
 8006832:	429a      	cmp	r2, r3
 8006834:	dbeb      	blt.n	800680e <SEGGER_RTT_AllocUpBuffer+0x36>
 8006836:	e000      	b.n	800683a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8006838:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	69fa      	ldr	r2, [r7, #28]
 8006840:	429a      	cmp	r2, r3
 8006842:	da3f      	bge.n	80068c4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8006844:	6939      	ldr	r1, [r7, #16]
 8006846:	69fb      	ldr	r3, [r7, #28]
 8006848:	1c5a      	adds	r2, r3, #1
 800684a:	4613      	mov	r3, r2
 800684c:	005b      	lsls	r3, r3, #1
 800684e:	4413      	add	r3, r2
 8006850:	00db      	lsls	r3, r3, #3
 8006852:	440b      	add	r3, r1
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8006858:	6939      	ldr	r1, [r7, #16]
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	1c5a      	adds	r2, r3, #1
 800685e:	4613      	mov	r3, r2
 8006860:	005b      	lsls	r3, r3, #1
 8006862:	4413      	add	r3, r2
 8006864:	00db      	lsls	r3, r3, #3
 8006866:	440b      	add	r3, r1
 8006868:	3304      	adds	r3, #4
 800686a:	68ba      	ldr	r2, [r7, #8]
 800686c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800686e:	6939      	ldr	r1, [r7, #16]
 8006870:	69fa      	ldr	r2, [r7, #28]
 8006872:	4613      	mov	r3, r2
 8006874:	005b      	lsls	r3, r3, #1
 8006876:	4413      	add	r3, r2
 8006878:	00db      	lsls	r3, r3, #3
 800687a:	440b      	add	r3, r1
 800687c:	3320      	adds	r3, #32
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8006882:	6939      	ldr	r1, [r7, #16]
 8006884:	69fa      	ldr	r2, [r7, #28]
 8006886:	4613      	mov	r3, r2
 8006888:	005b      	lsls	r3, r3, #1
 800688a:	4413      	add	r3, r2
 800688c:	00db      	lsls	r3, r3, #3
 800688e:	440b      	add	r3, r1
 8006890:	3328      	adds	r3, #40	@ 0x28
 8006892:	2200      	movs	r2, #0
 8006894:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8006896:	6939      	ldr	r1, [r7, #16]
 8006898:	69fa      	ldr	r2, [r7, #28]
 800689a:	4613      	mov	r3, r2
 800689c:	005b      	lsls	r3, r3, #1
 800689e:	4413      	add	r3, r2
 80068a0:	00db      	lsls	r3, r3, #3
 80068a2:	440b      	add	r3, r1
 80068a4:	3324      	adds	r3, #36	@ 0x24
 80068a6:	2200      	movs	r2, #0
 80068a8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80068aa:	6939      	ldr	r1, [r7, #16]
 80068ac:	69fa      	ldr	r2, [r7, #28]
 80068ae:	4613      	mov	r3, r2
 80068b0:	005b      	lsls	r3, r3, #1
 80068b2:	4413      	add	r3, r2
 80068b4:	00db      	lsls	r3, r3, #3
 80068b6:	440b      	add	r3, r1
 80068b8:	332c      	adds	r3, #44	@ 0x2c
 80068ba:	683a      	ldr	r2, [r7, #0]
 80068bc:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80068be:	f3bf 8f5f 	dmb	sy
 80068c2:	e002      	b.n	80068ca <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80068c4:	f04f 33ff 	mov.w	r3, #4294967295
 80068c8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80068d0:	69fb      	ldr	r3, [r7, #28]
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3720      	adds	r7, #32
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	200048dc 	.word	0x200048dc

080068e0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08a      	sub	sp, #40	@ 0x28
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
 80068ec:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80068ee:	4b21      	ldr	r3, [pc, #132]	@ (8006974 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80068f0:	623b      	str	r3, [r7, #32]
 80068f2:	6a3b      	ldr	r3, [r7, #32]
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	2b53      	cmp	r3, #83	@ 0x53
 80068fa:	d001      	beq.n	8006900 <SEGGER_RTT_ConfigDownBuffer+0x20>
 80068fc:	f7ff fe8c 	bl	8006618 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006900:	4b1c      	ldr	r3, [pc, #112]	@ (8006974 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8006902:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2b02      	cmp	r3, #2
 8006908:	d82c      	bhi.n	8006964 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800690a:	f3ef 8311 	mrs	r3, BASEPRI
 800690e:	f04f 0120 	mov.w	r1, #32
 8006912:	f381 8811 	msr	BASEPRI, r1
 8006916:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	4613      	mov	r3, r2
 800691c:	005b      	lsls	r3, r3, #1
 800691e:	4413      	add	r3, r2
 8006920:	00db      	lsls	r3, r3, #3
 8006922:	3360      	adds	r3, #96	@ 0x60
 8006924:	69fa      	ldr	r2, [r7, #28]
 8006926:	4413      	add	r3, r2
 8006928:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d00e      	beq.n	800694e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	683a      	ldr	r2, [r7, #0]
 8006940:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	2200      	movs	r2, #0
 8006946:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	2200      	movs	r2, #0
 800694c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006952:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8006954:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8006958:	69bb      	ldr	r3, [r7, #24]
 800695a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800695e:	2300      	movs	r3, #0
 8006960:	627b      	str	r3, [r7, #36]	@ 0x24
 8006962:	e002      	b.n	800696a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8006964:	f04f 33ff 	mov.w	r3, #4294967295
 8006968:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800696a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800696c:	4618      	mov	r0, r3
 800696e:	3728      	adds	r7, #40	@ 0x28
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}
 8006974:	200048dc 	.word	0x200048dc

08006978 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8006978:	b480      	push	{r7}
 800697a:	b087      	sub	sp, #28
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d105      	bne.n	8006996 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	1c5a      	adds	r2, r3, #1
 800698e:	60fa      	str	r2, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	701a      	strb	r2, [r3, #0]
 8006994:	e037      	b.n	8006a06 <_EncodeStr+0x8e>
  } else {
    sStart = pText; // Remember start of string.
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	1c5a      	adds	r2, r3, #1
 800699e:	60fa      	str	r2, [r7, #12]
 80069a0:	613b      	str	r3, [r7, #16]
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    pPayload += 2;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	3302      	adds	r3, #2
 80069a6:	60fb      	str	r3, [r7, #12]
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069ae:	d90b      	bls.n	80069c8 <_EncodeStr+0x50>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 80069b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069b4:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 80069b6:	e007      	b.n	80069c8 <_EncodeStr+0x50>
      *pPayload++ = *pText++;
 80069b8:	68ba      	ldr	r2, [r7, #8]
 80069ba:	1c53      	adds	r3, r2, #1
 80069bc:	60bb      	str	r3, [r7, #8]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	1c59      	adds	r1, r3, #1
 80069c2:	60f9      	str	r1, [r7, #12]
 80069c4:	7812      	ldrb	r2, [r2, #0]
 80069c6:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	1e5a      	subs	r2, r3, #1
 80069cc:	607a      	str	r2, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d003      	beq.n	80069da <_EncodeStr+0x62>
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	781b      	ldrb	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d1ee      	bne.n	80069b8 <_EncodeStr+0x40>
    }
    //
    // Save string length to buffer.
    //
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    Limit = (unsigned int)(pText - sStart);
 80069da:	68ba      	ldr	r2, [r7, #8]
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	607b      	str	r3, [r7, #4]
    *pLen++ = (U8)255;
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	1c5a      	adds	r2, r3, #1
 80069e6:	613a      	str	r2, [r7, #16]
 80069e8:	22ff      	movs	r2, #255	@ 0xff
 80069ea:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)((Limit >> 8) & 255);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	0a19      	lsrs	r1, r3, #8
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	1c5a      	adds	r2, r3, #1
 80069f4:	613a      	str	r2, [r7, #16]
 80069f6:	b2ca      	uxtb	r2, r1
 80069f8:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)(Limit & 255);
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	1c5a      	adds	r2, r3, #1
 80069fe:	613a      	str	r2, [r7, #16]
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	b2d2      	uxtb	r2, r2
 8006a04:	701a      	strb	r2, [r3, #0]
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
#endif
  }
  //
  return pPayload;
 8006a06:	68fb      	ldr	r3, [r7, #12]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	371c      	adds	r7, #28
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	3307      	adds	r3, #7
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b082      	sub	sp, #8
 8006a30:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006a32:	4b34      	ldr	r3, [pc, #208]	@ (8006b04 <_HandleIncomingPacket+0xd8>)
 8006a34:	7e1b      	ldrb	r3, [r3, #24]
 8006a36:	4618      	mov	r0, r3
 8006a38:	1cfb      	adds	r3, r7, #3
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	f7ff fe45 	bl	80066cc <SEGGER_RTT_ReadNoLock>
 8006a42:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d057      	beq.n	8006afa <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8006a4a:	78fb      	ldrb	r3, [r7, #3]
 8006a4c:	2b80      	cmp	r3, #128	@ 0x80
 8006a4e:	d031      	beq.n	8006ab4 <_HandleIncomingPacket+0x88>
 8006a50:	2b80      	cmp	r3, #128	@ 0x80
 8006a52:	dc40      	bgt.n	8006ad6 <_HandleIncomingPacket+0xaa>
 8006a54:	2b07      	cmp	r3, #7
 8006a56:	dc15      	bgt.n	8006a84 <_HandleIncomingPacket+0x58>
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	dd3c      	ble.n	8006ad6 <_HandleIncomingPacket+0xaa>
 8006a5c:	3b01      	subs	r3, #1
 8006a5e:	2b06      	cmp	r3, #6
 8006a60:	d839      	bhi.n	8006ad6 <_HandleIncomingPacket+0xaa>
 8006a62:	a201      	add	r2, pc, #4	@ (adr r2, 8006a68 <_HandleIncomingPacket+0x3c>)
 8006a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a68:	08006a8b 	.word	0x08006a8b
 8006a6c:	08006a91 	.word	0x08006a91
 8006a70:	08006a97 	.word	0x08006a97
 8006a74:	08006a9d 	.word	0x08006a9d
 8006a78:	08006aa3 	.word	0x08006aa3
 8006a7c:	08006aa9 	.word	0x08006aa9
 8006a80:	08006aaf 	.word	0x08006aaf
 8006a84:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a86:	d033      	beq.n	8006af0 <_HandleIncomingPacket+0xc4>
 8006a88:	e025      	b.n	8006ad6 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8006a8a:	f000 fb25 	bl	80070d8 <SEGGER_SYSVIEW_Start>
      break;
 8006a8e:	e034      	b.n	8006afa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8006a90:	f000 fbdc 	bl	800724c <SEGGER_SYSVIEW_Stop>
      break;
 8006a94:	e031      	b.n	8006afa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8006a96:	f000 fdb5 	bl	8007604 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8006a9a:	e02e      	b.n	8006afa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8006a9c:	f000 fd7a 	bl	8007594 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8006aa0:	e02b      	b.n	8006afa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8006aa2:	f000 fbf9 	bl	8007298 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8006aa6:	e028      	b.n	8006afa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8006aa8:	f001 f842 	bl	8007b30 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8006aac:	e025      	b.n	8006afa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8006aae:	f001 f821 	bl	8007af4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8006ab2:	e022      	b.n	8006afa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006ab4:	4b13      	ldr	r3, [pc, #76]	@ (8006b04 <_HandleIncomingPacket+0xd8>)
 8006ab6:	7e1b      	ldrb	r3, [r3, #24]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	1cfb      	adds	r3, r7, #3
 8006abc:	2201      	movs	r2, #1
 8006abe:	4619      	mov	r1, r3
 8006ac0:	f7ff fe04 	bl	80066cc <SEGGER_RTT_ReadNoLock>
 8006ac4:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d013      	beq.n	8006af4 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8006acc:	78fb      	ldrb	r3, [r7, #3]
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f000 ff86 	bl	80079e0 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8006ad4:	e00e      	b.n	8006af4 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8006ad6:	78fb      	ldrb	r3, [r7, #3]
 8006ad8:	b25b      	sxtb	r3, r3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	da0c      	bge.n	8006af8 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8006ade:	4b09      	ldr	r3, [pc, #36]	@ (8006b04 <_HandleIncomingPacket+0xd8>)
 8006ae0:	7e1b      	ldrb	r3, [r3, #24]
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	1cfb      	adds	r3, r7, #3
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	4619      	mov	r1, r3
 8006aea:	f7ff fdef 	bl	80066cc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8006aee:	e003      	b.n	8006af8 <_HandleIncomingPacket+0xcc>
      break;
 8006af0:	bf00      	nop
 8006af2:	e002      	b.n	8006afa <_HandleIncomingPacket+0xce>
      break;
 8006af4:	bf00      	nop
 8006af6:	e000      	b.n	8006afa <_HandleIncomingPacket+0xce>
      break;
 8006af8:	bf00      	nop
    }
  }
}
 8006afa:	bf00      	nop
 8006afc:	3708      	adds	r7, #8
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	20005d9c 	.word	0x20005d9c

08006b08 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b08c      	sub	sp, #48	@ 0x30
 8006b0c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8006b0e:	2301      	movs	r3, #1
 8006b10:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8006b12:	1d3b      	adds	r3, r7, #4
 8006b14:	3301      	adds	r3, #1
 8006b16:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8006b18:	69fb      	ldr	r3, [r7, #28]
 8006b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b1c:	4b31      	ldr	r3, [pc, #196]	@ (8006be4 <_TrySendOverflowPacket+0xdc>)
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b22:	e00b      	b.n	8006b3c <_TrySendOverflowPacket+0x34>
 8006b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b26:	b2da      	uxtb	r2, r3
 8006b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b2a:	1c59      	adds	r1, r3, #1
 8006b2c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006b2e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b32:	b2d2      	uxtb	r2, r2
 8006b34:	701a      	strb	r2, [r3, #0]
 8006b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b38:	09db      	lsrs	r3, r3, #7
 8006b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b3e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b40:	d8f0      	bhi.n	8006b24 <_TrySendOverflowPacket+0x1c>
 8006b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b44:	1c5a      	adds	r2, r3, #1
 8006b46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b4a:	b2d2      	uxtb	r2, r2
 8006b4c:	701a      	strb	r2, [r3, #0]
 8006b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b50:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006b52:	4b25      	ldr	r3, [pc, #148]	@ (8006be8 <_TrySendOverflowPacket+0xe0>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8006b58:	4b22      	ldr	r3, [pc, #136]	@ (8006be4 <_TrySendOverflowPacket+0xdc>)
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	69ba      	ldr	r2, [r7, #24]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8006b62:	69fb      	ldr	r3, [r7, #28]
 8006b64:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	623b      	str	r3, [r7, #32]
 8006b6a:	e00b      	b.n	8006b84 <_TrySendOverflowPacket+0x7c>
 8006b6c:	6a3b      	ldr	r3, [r7, #32]
 8006b6e:	b2da      	uxtb	r2, r3
 8006b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b72:	1c59      	adds	r1, r3, #1
 8006b74:	6279      	str	r1, [r7, #36]	@ 0x24
 8006b76:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b7a:	b2d2      	uxtb	r2, r2
 8006b7c:	701a      	strb	r2, [r3, #0]
 8006b7e:	6a3b      	ldr	r3, [r7, #32]
 8006b80:	09db      	lsrs	r3, r3, #7
 8006b82:	623b      	str	r3, [r7, #32]
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b88:	d8f0      	bhi.n	8006b6c <_TrySendOverflowPacket+0x64>
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	1c5a      	adds	r2, r3, #1
 8006b8e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b90:	6a3a      	ldr	r2, [r7, #32]
 8006b92:	b2d2      	uxtb	r2, r2
 8006b94:	701a      	strb	r2, [r3, #0]
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8006b9a:	4b12      	ldr	r3, [pc, #72]	@ (8006be4 <_TrySendOverflowPacket+0xdc>)
 8006b9c:	785b      	ldrb	r3, [r3, #1]
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	1d3b      	adds	r3, r7, #4
 8006ba2:	69fa      	ldr	r2, [r7, #28]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	1d3b      	adds	r3, r7, #4
 8006baa:	4619      	mov	r1, r3
 8006bac:	f7f9 fb30 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d009      	beq.n	8006bce <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006bba:	4a0a      	ldr	r2, [pc, #40]	@ (8006be4 <_TrySendOverflowPacket+0xdc>)
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8006bc0:	4b08      	ldr	r3, [pc, #32]	@ (8006be4 <_TrySendOverflowPacket+0xdc>)
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	b2da      	uxtb	r2, r3
 8006bc8:	4b06      	ldr	r3, [pc, #24]	@ (8006be4 <_TrySendOverflowPacket+0xdc>)
 8006bca:	701a      	strb	r2, [r3, #0]
 8006bcc:	e004      	b.n	8006bd8 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8006bce:	4b05      	ldr	r3, [pc, #20]	@ (8006be4 <_TrySendOverflowPacket+0xdc>)
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	4a03      	ldr	r2, [pc, #12]	@ (8006be4 <_TrySendOverflowPacket+0xdc>)
 8006bd6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8006bd8:	693b      	ldr	r3, [r7, #16]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3730      	adds	r7, #48	@ 0x30
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	20005d9c 	.word	0x20005d9c
 8006be8:	e0001004 	.word	0xe0001004

08006bec <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b08a      	sub	sp, #40	@ 0x28
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8006bf8:	4b98      	ldr	r3, [pc, #608]	@ (8006e5c <_SendPacket+0x270>)
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d010      	beq.n	8006c22 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8006c00:	4b96      	ldr	r3, [pc, #600]	@ (8006e5c <_SendPacket+0x270>)
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f000 812d 	beq.w	8006e64 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8006c0a:	4b94      	ldr	r3, [pc, #592]	@ (8006e5c <_SendPacket+0x270>)
 8006c0c:	781b      	ldrb	r3, [r3, #0]
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	d109      	bne.n	8006c26 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8006c12:	f7ff ff79 	bl	8006b08 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8006c16:	4b91      	ldr	r3, [pc, #580]	@ (8006e5c <_SendPacket+0x270>)
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	f040 8124 	bne.w	8006e68 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8006c20:	e001      	b.n	8006c26 <_SendPacket+0x3a>
    goto Send;
 8006c22:	bf00      	nop
 8006c24:	e000      	b.n	8006c28 <_SendPacket+0x3c>
Send:
 8006c26:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2b1f      	cmp	r3, #31
 8006c2c:	d809      	bhi.n	8006c42 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8006c2e:	4b8b      	ldr	r3, [pc, #556]	@ (8006e5c <_SendPacket+0x270>)
 8006c30:	69da      	ldr	r2, [r3, #28]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	fa22 f303 	lsr.w	r3, r2, r3
 8006c38:	f003 0301 	and.w	r3, r3, #1
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	f040 8115 	bne.w	8006e6c <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2b17      	cmp	r3, #23
 8006c46:	d807      	bhi.n	8006c58 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	60fb      	str	r3, [r7, #12]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	b2da      	uxtb	r2, r3
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	701a      	strb	r2, [r3, #0]
 8006c56:	e0c4      	b.n	8006de2 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8006c58:	68ba      	ldr	r2, [r7, #8]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c64:	d912      	bls.n	8006c8c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8006c66:	69fb      	ldr	r3, [r7, #28]
 8006c68:	09da      	lsrs	r2, r3, #7
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	60fb      	str	r3, [r7, #12]
 8006c70:	b2d2      	uxtb	r2, r2
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	3a01      	subs	r2, #1
 8006c7e:	60fa      	str	r2, [r7, #12]
 8006c80:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006c84:	b2da      	uxtb	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	701a      	strb	r2, [r3, #0]
 8006c8a:	e006      	b.n	8006c9a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	60fb      	str	r3, [r7, #12]
 8006c92:	69fb      	ldr	r3, [r7, #28]
 8006c94:	b2da      	uxtb	r2, r3
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2b7e      	cmp	r3, #126	@ 0x7e
 8006c9e:	d807      	bhi.n	8006cb0 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	60fb      	str	r3, [r7, #12]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	b2da      	uxtb	r2, r3
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	701a      	strb	r2, [r3, #0]
 8006cae:	e098      	b.n	8006de2 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cb6:	d212      	bcs.n	8006cde <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	09da      	lsrs	r2, r3, #7
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	60fb      	str	r3, [r7, #12]
 8006cc2:	b2d2      	uxtb	r2, r2
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	3a01      	subs	r2, #1
 8006cd0:	60fa      	str	r2, [r7, #12]
 8006cd2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006cd6:	b2da      	uxtb	r2, r3
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	701a      	strb	r2, [r3, #0]
 8006cdc:	e081      	b.n	8006de2 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ce4:	d21d      	bcs.n	8006d22 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	0b9a      	lsrs	r2, r3, #14
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	3b01      	subs	r3, #1
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	b2d2      	uxtb	r2, r2
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	09db      	lsrs	r3, r3, #7
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	3a01      	subs	r2, #1
 8006d00:	60fa      	str	r2, [r7, #12]
 8006d02:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006d06:	b2da      	uxtb	r2, r3
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	3a01      	subs	r2, #1
 8006d14:	60fa      	str	r2, [r7, #12]
 8006d16:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006d1a:	b2da      	uxtb	r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	701a      	strb	r2, [r3, #0]
 8006d20:	e05f      	b.n	8006de2 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d28:	d228      	bcs.n	8006d7c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	0d5a      	lsrs	r2, r3, #21
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	3b01      	subs	r3, #1
 8006d32:	60fb      	str	r3, [r7, #12]
 8006d34:	b2d2      	uxtb	r2, r2
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	0b9b      	lsrs	r3, r3, #14
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	68fa      	ldr	r2, [r7, #12]
 8006d42:	3a01      	subs	r2, #1
 8006d44:	60fa      	str	r2, [r7, #12]
 8006d46:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006d4a:	b2da      	uxtb	r2, r3
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	09db      	lsrs	r3, r3, #7
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	68fa      	ldr	r2, [r7, #12]
 8006d58:	3a01      	subs	r2, #1
 8006d5a:	60fa      	str	r2, [r7, #12]
 8006d5c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006d60:	b2da      	uxtb	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	68fa      	ldr	r2, [r7, #12]
 8006d6c:	3a01      	subs	r2, #1
 8006d6e:	60fa      	str	r2, [r7, #12]
 8006d70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006d74:	b2da      	uxtb	r2, r3
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	701a      	strb	r2, [r3, #0]
 8006d7a:	e032      	b.n	8006de2 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	0f1a      	lsrs	r2, r3, #28
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	3b01      	subs	r3, #1
 8006d84:	60fb      	str	r3, [r7, #12]
 8006d86:	b2d2      	uxtb	r2, r2
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	0d5b      	lsrs	r3, r3, #21
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	3a01      	subs	r2, #1
 8006d96:	60fa      	str	r2, [r7, #12]
 8006d98:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006d9c:	b2da      	uxtb	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	0b9b      	lsrs	r3, r3, #14
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	68fa      	ldr	r2, [r7, #12]
 8006daa:	3a01      	subs	r2, #1
 8006dac:	60fa      	str	r2, [r7, #12]
 8006dae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006db2:	b2da      	uxtb	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	09db      	lsrs	r3, r3, #7
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	68fa      	ldr	r2, [r7, #12]
 8006dc0:	3a01      	subs	r2, #1
 8006dc2:	60fa      	str	r2, [r7, #12]
 8006dc4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006dc8:	b2da      	uxtb	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	3a01      	subs	r2, #1
 8006dd6:	60fa      	str	r2, [r7, #12]
 8006dd8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006ddc:	b2da      	uxtb	r2, r3
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006de2:	4b1f      	ldr	r3, [pc, #124]	@ (8006e60 <_SendPacket+0x274>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8006de8:	4b1c      	ldr	r3, [pc, #112]	@ (8006e5c <_SendPacket+0x270>)
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	69ba      	ldr	r2, [r7, #24]
 8006dee:	1ad3      	subs	r3, r2, r3
 8006df0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	623b      	str	r3, [r7, #32]
 8006dfa:	e00b      	b.n	8006e14 <_SendPacket+0x228>
 8006dfc:	6a3b      	ldr	r3, [r7, #32]
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e02:	1c59      	adds	r1, r3, #1
 8006e04:	6279      	str	r1, [r7, #36]	@ 0x24
 8006e06:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e0a:	b2d2      	uxtb	r2, r2
 8006e0c:	701a      	strb	r2, [r3, #0]
 8006e0e:	6a3b      	ldr	r3, [r7, #32]
 8006e10:	09db      	lsrs	r3, r3, #7
 8006e12:	623b      	str	r3, [r7, #32]
 8006e14:	6a3b      	ldr	r3, [r7, #32]
 8006e16:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e18:	d8f0      	bhi.n	8006dfc <_SendPacket+0x210>
 8006e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1c:	1c5a      	adds	r2, r3, #1
 8006e1e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e20:	6a3a      	ldr	r2, [r7, #32]
 8006e22:	b2d2      	uxtb	r2, r2
 8006e24:	701a      	strb	r2, [r3, #0]
 8006e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e28:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8006e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e5c <_SendPacket+0x270>)
 8006e2c:	785b      	ldrb	r3, [r3, #1]
 8006e2e:	4618      	mov	r0, r3
 8006e30:	68ba      	ldr	r2, [r7, #8]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	1ad3      	subs	r3, r2, r3
 8006e36:	461a      	mov	r2, r3
 8006e38:	68f9      	ldr	r1, [r7, #12]
 8006e3a:	f7f9 f9e9 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006e3e:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d003      	beq.n	8006e4e <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006e46:	4a05      	ldr	r2, [pc, #20]	@ (8006e5c <_SendPacket+0x270>)
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	60d3      	str	r3, [r2, #12]
 8006e4c:	e00f      	b.n	8006e6e <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8006e4e:	4b03      	ldr	r3, [pc, #12]	@ (8006e5c <_SendPacket+0x270>)
 8006e50:	781b      	ldrb	r3, [r3, #0]
 8006e52:	3301      	adds	r3, #1
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	4b01      	ldr	r3, [pc, #4]	@ (8006e5c <_SendPacket+0x270>)
 8006e58:	701a      	strb	r2, [r3, #0]
 8006e5a:	e008      	b.n	8006e6e <_SendPacket+0x282>
 8006e5c:	20005d9c 	.word	0x20005d9c
 8006e60:	e0001004 	.word	0xe0001004
    goto SendDone;
 8006e64:	bf00      	nop
 8006e66:	e002      	b.n	8006e6e <_SendPacket+0x282>
      goto SendDone;
 8006e68:	bf00      	nop
 8006e6a:	e000      	b.n	8006e6e <_SendPacket+0x282>
      goto SendDone;
 8006e6c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006e6e:	4b14      	ldr	r3, [pc, #80]	@ (8006ec0 <_SendPacket+0x2d4>)
 8006e70:	7e1b      	ldrb	r3, [r3, #24]
 8006e72:	4619      	mov	r1, r3
 8006e74:	4a13      	ldr	r2, [pc, #76]	@ (8006ec4 <_SendPacket+0x2d8>)
 8006e76:	460b      	mov	r3, r1
 8006e78:	005b      	lsls	r3, r3, #1
 8006e7a:	440b      	add	r3, r1
 8006e7c:	00db      	lsls	r3, r3, #3
 8006e7e:	4413      	add	r3, r2
 8006e80:	336c      	adds	r3, #108	@ 0x6c
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	4b0e      	ldr	r3, [pc, #56]	@ (8006ec0 <_SendPacket+0x2d4>)
 8006e86:	7e1b      	ldrb	r3, [r3, #24]
 8006e88:	4618      	mov	r0, r3
 8006e8a:	490e      	ldr	r1, [pc, #56]	@ (8006ec4 <_SendPacket+0x2d8>)
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	005b      	lsls	r3, r3, #1
 8006e90:	4403      	add	r3, r0
 8006e92:	00db      	lsls	r3, r3, #3
 8006e94:	440b      	add	r3, r1
 8006e96:	3370      	adds	r3, #112	@ 0x70
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d00b      	beq.n	8006eb6 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006e9e:	4b08      	ldr	r3, [pc, #32]	@ (8006ec0 <_SendPacket+0x2d4>)
 8006ea0:	789b      	ldrb	r3, [r3, #2]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d107      	bne.n	8006eb6 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8006ea6:	4b06      	ldr	r3, [pc, #24]	@ (8006ec0 <_SendPacket+0x2d4>)
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006eac:	f7ff fdbe 	bl	8006a2c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006eb0:	4b03      	ldr	r3, [pc, #12]	@ (8006ec0 <_SendPacket+0x2d4>)
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8006eb6:	bf00      	nop
 8006eb8:	3728      	adds	r7, #40	@ 0x28
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
 8006ebe:	bf00      	nop
 8006ec0:	20005d9c 	.word	0x20005d9c
 8006ec4:	200048dc 	.word	0x200048dc

08006ec8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b086      	sub	sp, #24
 8006ecc:	af02      	add	r7, sp, #8
 8006ece:	60f8      	str	r0, [r7, #12]
 8006ed0:	60b9      	str	r1, [r7, #8]
 8006ed2:	607a      	str	r2, [r7, #4]
 8006ed4:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006edc:	4917      	ldr	r1, [pc, #92]	@ (8006f3c <SEGGER_SYSVIEW_Init+0x74>)
 8006ede:	4818      	ldr	r0, [pc, #96]	@ (8006f40 <SEGGER_SYSVIEW_Init+0x78>)
 8006ee0:	f7ff fc7a 	bl	80067d8 <SEGGER_RTT_AllocUpBuffer>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	b2da      	uxtb	r2, r3
 8006ee8:	4b16      	ldr	r3, [pc, #88]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006eea:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8006eec:	4b15      	ldr	r3, [pc, #84]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006eee:	785a      	ldrb	r2, [r3, #1]
 8006ef0:	4b14      	ldr	r3, [pc, #80]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006ef2:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006ef4:	4b13      	ldr	r3, [pc, #76]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006ef6:	7e1b      	ldrb	r3, [r3, #24]
 8006ef8:	4618      	mov	r0, r3
 8006efa:	2300      	movs	r3, #0
 8006efc:	9300      	str	r3, [sp, #0]
 8006efe:	2308      	movs	r3, #8
 8006f00:	4a11      	ldr	r2, [pc, #68]	@ (8006f48 <SEGGER_SYSVIEW_Init+0x80>)
 8006f02:	490f      	ldr	r1, [pc, #60]	@ (8006f40 <SEGGER_SYSVIEW_Init+0x78>)
 8006f04:	f7ff fcec 	bl	80068e0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8006f08:	4b0e      	ldr	r3, [pc, #56]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f4c <SEGGER_SYSVIEW_Init+0x84>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a0c      	ldr	r2, [pc, #48]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006f14:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8006f16:	4a0b      	ldr	r2, [pc, #44]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8006f1c:	4a09      	ldr	r2, [pc, #36]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8006f22:	4a08      	ldr	r2, [pc, #32]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8006f28:	4a06      	ldr	r2, [pc, #24]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8006f2e:	4b05      	ldr	r3, [pc, #20]	@ (8006f44 <SEGGER_SYSVIEW_Init+0x7c>)
 8006f30:	2200      	movs	r2, #0
 8006f32:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8006f34:	bf00      	nop
 8006f36:	3710      	adds	r7, #16
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}
 8006f3c:	20004d94 	.word	0x20004d94
 8006f40:	0800815c 	.word	0x0800815c
 8006f44:	20005d9c 	.word	0x20005d9c
 8006f48:	20005d94 	.word	0x20005d94
 8006f4c:	e0001004 	.word	0xe0001004

08006f50 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8006f58:	4a04      	ldr	r2, [pc, #16]	@ (8006f6c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6113      	str	r3, [r2, #16]
}
 8006f5e:	bf00      	nop
 8006f60:	370c      	adds	r7, #12
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	20005d9c 	.word	0x20005d9c

08006f70 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006f78:	f3ef 8311 	mrs	r3, BASEPRI
 8006f7c:	f04f 0120 	mov.w	r1, #32
 8006f80:	f381 8811 	msr	BASEPRI, r1
 8006f84:	60fb      	str	r3, [r7, #12]
 8006f86:	4808      	ldr	r0, [pc, #32]	@ (8006fa8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006f88:	f7ff fd44 	bl	8006a14 <_PreparePacket>
 8006f8c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	68b9      	ldr	r1, [r7, #8]
 8006f92:	68b8      	ldr	r0, [r7, #8]
 8006f94:	f7ff fe2a 	bl	8006bec <_SendPacket>
  RECORD_END();
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f383 8811 	msr	BASEPRI, r3
}
 8006f9e:	bf00      	nop
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	20005dcc 	.word	0x20005dcc

08006fac <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b088      	sub	sp, #32
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006fb6:	f3ef 8311 	mrs	r3, BASEPRI
 8006fba:	f04f 0120 	mov.w	r1, #32
 8006fbe:	f381 8811 	msr	BASEPRI, r1
 8006fc2:	617b      	str	r3, [r7, #20]
 8006fc4:	4816      	ldr	r0, [pc, #88]	@ (8007020 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006fc6:	f7ff fd25 	bl	8006a14 <_PreparePacket>
 8006fca:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	61fb      	str	r3, [r7, #28]
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	61bb      	str	r3, [r7, #24]
 8006fd8:	e00b      	b.n	8006ff2 <SEGGER_SYSVIEW_RecordU32+0x46>
 8006fda:	69bb      	ldr	r3, [r7, #24]
 8006fdc:	b2da      	uxtb	r2, r3
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	1c59      	adds	r1, r3, #1
 8006fe2:	61f9      	str	r1, [r7, #28]
 8006fe4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006fe8:	b2d2      	uxtb	r2, r2
 8006fea:	701a      	strb	r2, [r3, #0]
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	09db      	lsrs	r3, r3, #7
 8006ff0:	61bb      	str	r3, [r7, #24]
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ff6:	d8f0      	bhi.n	8006fda <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	1c5a      	adds	r2, r3, #1
 8006ffc:	61fa      	str	r2, [r7, #28]
 8006ffe:	69ba      	ldr	r2, [r7, #24]
 8007000:	b2d2      	uxtb	r2, r2
 8007002:	701a      	strb	r2, [r3, #0]
 8007004:	69fb      	ldr	r3, [r7, #28]
 8007006:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	68f9      	ldr	r1, [r7, #12]
 800700c:	6938      	ldr	r0, [r7, #16]
 800700e:	f7ff fded 	bl	8006bec <_SendPacket>
  RECORD_END();
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	f383 8811 	msr	BASEPRI, r3
}
 8007018:	bf00      	nop
 800701a:	3720      	adds	r7, #32
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	20005dcc 	.word	0x20005dcc

08007024 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8007024:	b580      	push	{r7, lr}
 8007026:	b08c      	sub	sp, #48	@ 0x30
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8007030:	f3ef 8311 	mrs	r3, BASEPRI
 8007034:	f04f 0120 	mov.w	r1, #32
 8007038:	f381 8811 	msr	BASEPRI, r1
 800703c:	61fb      	str	r3, [r7, #28]
 800703e:	4825      	ldr	r0, [pc, #148]	@ (80070d4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8007040:	f7ff fce8 	bl	8006a14 <_PreparePacket>
 8007044:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007052:	e00b      	b.n	800706c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8007054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007056:	b2da      	uxtb	r2, r3
 8007058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800705a:	1c59      	adds	r1, r3, #1
 800705c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800705e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007062:	b2d2      	uxtb	r2, r2
 8007064:	701a      	strb	r2, [r3, #0]
 8007066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007068:	09db      	lsrs	r3, r3, #7
 800706a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800706c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800706e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007070:	d8f0      	bhi.n	8007054 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8007072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007074:	1c5a      	adds	r2, r3, #1
 8007076:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007078:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800707a:	b2d2      	uxtb	r2, r2
 800707c:	701a      	strb	r2, [r3, #0]
 800707e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007080:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	627b      	str	r3, [r7, #36]	@ 0x24
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	623b      	str	r3, [r7, #32]
 800708a:	e00b      	b.n	80070a4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800708c:	6a3b      	ldr	r3, [r7, #32]
 800708e:	b2da      	uxtb	r2, r3
 8007090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007092:	1c59      	adds	r1, r3, #1
 8007094:	6279      	str	r1, [r7, #36]	@ 0x24
 8007096:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800709a:	b2d2      	uxtb	r2, r2
 800709c:	701a      	strb	r2, [r3, #0]
 800709e:	6a3b      	ldr	r3, [r7, #32]
 80070a0:	09db      	lsrs	r3, r3, #7
 80070a2:	623b      	str	r3, [r7, #32]
 80070a4:	6a3b      	ldr	r3, [r7, #32]
 80070a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80070a8:	d8f0      	bhi.n	800708c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80070aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ac:	1c5a      	adds	r2, r3, #1
 80070ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80070b0:	6a3a      	ldr	r2, [r7, #32]
 80070b2:	b2d2      	uxtb	r2, r2
 80070b4:	701a      	strb	r2, [r3, #0]
 80070b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	6979      	ldr	r1, [r7, #20]
 80070be:	69b8      	ldr	r0, [r7, #24]
 80070c0:	f7ff fd94 	bl	8006bec <_SendPacket>
  RECORD_END();
 80070c4:	69fb      	ldr	r3, [r7, #28]
 80070c6:	f383 8811 	msr	BASEPRI, r3
}
 80070ca:	bf00      	nop
 80070cc:	3730      	adds	r7, #48	@ 0x30
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	20005dcc 	.word	0x20005dcc

080070d8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80070d8:	b580      	push	{r7, lr}
 80070da:	b08c      	sub	sp, #48	@ 0x30
 80070dc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80070de:	4b58      	ldr	r3, [pc, #352]	@ (8007240 <SEGGER_SYSVIEW_Start+0x168>)
 80070e0:	2201      	movs	r2, #1
 80070e2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80070e4:	f3ef 8311 	mrs	r3, BASEPRI
 80070e8:	f04f 0120 	mov.w	r1, #32
 80070ec:	f381 8811 	msr	BASEPRI, r1
 80070f0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80070f2:	4b53      	ldr	r3, [pc, #332]	@ (8007240 <SEGGER_SYSVIEW_Start+0x168>)
 80070f4:	785b      	ldrb	r3, [r3, #1]
 80070f6:	220a      	movs	r2, #10
 80070f8:	4952      	ldr	r1, [pc, #328]	@ (8007244 <SEGGER_SYSVIEW_Start+0x16c>)
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7f9 f888 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8007106:	200a      	movs	r0, #10
 8007108:	f7ff ff32 	bl	8006f70 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800710c:	f3ef 8311 	mrs	r3, BASEPRI
 8007110:	f04f 0120 	mov.w	r1, #32
 8007114:	f381 8811 	msr	BASEPRI, r1
 8007118:	60bb      	str	r3, [r7, #8]
 800711a:	484b      	ldr	r0, [pc, #300]	@ (8007248 <SEGGER_SYSVIEW_Start+0x170>)
 800711c:	f7ff fc7a 	bl	8006a14 <_PreparePacket>
 8007120:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800712a:	4b45      	ldr	r3, [pc, #276]	@ (8007240 <SEGGER_SYSVIEW_Start+0x168>)
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007130:	e00b      	b.n	800714a <SEGGER_SYSVIEW_Start+0x72>
 8007132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007134:	b2da      	uxtb	r2, r3
 8007136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007138:	1c59      	adds	r1, r3, #1
 800713a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800713c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007140:	b2d2      	uxtb	r2, r2
 8007142:	701a      	strb	r2, [r3, #0]
 8007144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007146:	09db      	lsrs	r3, r3, #7
 8007148:	62bb      	str	r3, [r7, #40]	@ 0x28
 800714a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800714c:	2b7f      	cmp	r3, #127	@ 0x7f
 800714e:	d8f0      	bhi.n	8007132 <SEGGER_SYSVIEW_Start+0x5a>
 8007150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007152:	1c5a      	adds	r2, r3, #1
 8007154:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007158:	b2d2      	uxtb	r2, r2
 800715a:	701a      	strb	r2, [r3, #0]
 800715c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800715e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	627b      	str	r3, [r7, #36]	@ 0x24
 8007164:	4b36      	ldr	r3, [pc, #216]	@ (8007240 <SEGGER_SYSVIEW_Start+0x168>)
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	623b      	str	r3, [r7, #32]
 800716a:	e00b      	b.n	8007184 <SEGGER_SYSVIEW_Start+0xac>
 800716c:	6a3b      	ldr	r3, [r7, #32]
 800716e:	b2da      	uxtb	r2, r3
 8007170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007172:	1c59      	adds	r1, r3, #1
 8007174:	6279      	str	r1, [r7, #36]	@ 0x24
 8007176:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800717a:	b2d2      	uxtb	r2, r2
 800717c:	701a      	strb	r2, [r3, #0]
 800717e:	6a3b      	ldr	r3, [r7, #32]
 8007180:	09db      	lsrs	r3, r3, #7
 8007182:	623b      	str	r3, [r7, #32]
 8007184:	6a3b      	ldr	r3, [r7, #32]
 8007186:	2b7f      	cmp	r3, #127	@ 0x7f
 8007188:	d8f0      	bhi.n	800716c <SEGGER_SYSVIEW_Start+0x94>
 800718a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718c:	1c5a      	adds	r2, r3, #1
 800718e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007190:	6a3a      	ldr	r2, [r7, #32]
 8007192:	b2d2      	uxtb	r2, r2
 8007194:	701a      	strb	r2, [r3, #0]
 8007196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007198:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	61fb      	str	r3, [r7, #28]
 800719e:	4b28      	ldr	r3, [pc, #160]	@ (8007240 <SEGGER_SYSVIEW_Start+0x168>)
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	61bb      	str	r3, [r7, #24]
 80071a4:	e00b      	b.n	80071be <SEGGER_SYSVIEW_Start+0xe6>
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	b2da      	uxtb	r2, r3
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	1c59      	adds	r1, r3, #1
 80071ae:	61f9      	str	r1, [r7, #28]
 80071b0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80071b4:	b2d2      	uxtb	r2, r2
 80071b6:	701a      	strb	r2, [r3, #0]
 80071b8:	69bb      	ldr	r3, [r7, #24]
 80071ba:	09db      	lsrs	r3, r3, #7
 80071bc:	61bb      	str	r3, [r7, #24]
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80071c2:	d8f0      	bhi.n	80071a6 <SEGGER_SYSVIEW_Start+0xce>
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	1c5a      	adds	r2, r3, #1
 80071c8:	61fa      	str	r2, [r7, #28]
 80071ca:	69ba      	ldr	r2, [r7, #24]
 80071cc:	b2d2      	uxtb	r2, r2
 80071ce:	701a      	strb	r2, [r3, #0]
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	617b      	str	r3, [r7, #20]
 80071d8:	2300      	movs	r3, #0
 80071da:	613b      	str	r3, [r7, #16]
 80071dc:	e00b      	b.n	80071f6 <SEGGER_SYSVIEW_Start+0x11e>
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	b2da      	uxtb	r2, r3
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	1c59      	adds	r1, r3, #1
 80071e6:	6179      	str	r1, [r7, #20]
 80071e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80071ec:	b2d2      	uxtb	r2, r2
 80071ee:	701a      	strb	r2, [r3, #0]
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	09db      	lsrs	r3, r3, #7
 80071f4:	613b      	str	r3, [r7, #16]
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80071fa:	d8f0      	bhi.n	80071de <SEGGER_SYSVIEW_Start+0x106>
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	1c5a      	adds	r2, r3, #1
 8007200:	617a      	str	r2, [r7, #20]
 8007202:	693a      	ldr	r2, [r7, #16]
 8007204:	b2d2      	uxtb	r2, r2
 8007206:	701a      	strb	r2, [r3, #0]
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800720c:	2218      	movs	r2, #24
 800720e:	6839      	ldr	r1, [r7, #0]
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f7ff fceb 	bl	8006bec <_SendPacket>
      RECORD_END();
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800721c:	4b08      	ldr	r3, [pc, #32]	@ (8007240 <SEGGER_SYSVIEW_Start+0x168>)
 800721e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007220:	2b00      	cmp	r3, #0
 8007222:	d002      	beq.n	800722a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8007224:	4b06      	ldr	r3, [pc, #24]	@ (8007240 <SEGGER_SYSVIEW_Start+0x168>)
 8007226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007228:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800722a:	f000 f9eb 	bl	8007604 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800722e:	f000 f9b1 	bl	8007594 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8007232:	f000 fc7d 	bl	8007b30 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8007236:	bf00      	nop
 8007238:	3730      	adds	r7, #48	@ 0x30
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
 800723e:	bf00      	nop
 8007240:	20005d9c 	.word	0x20005d9c
 8007244:	080081f4 	.word	0x080081f4
 8007248:	20005dcc 	.word	0x20005dcc

0800724c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800724c:	b580      	push	{r7, lr}
 800724e:	b082      	sub	sp, #8
 8007250:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007252:	f3ef 8311 	mrs	r3, BASEPRI
 8007256:	f04f 0120 	mov.w	r1, #32
 800725a:	f381 8811 	msr	BASEPRI, r1
 800725e:	607b      	str	r3, [r7, #4]
 8007260:	480b      	ldr	r0, [pc, #44]	@ (8007290 <SEGGER_SYSVIEW_Stop+0x44>)
 8007262:	f7ff fbd7 	bl	8006a14 <_PreparePacket>
 8007266:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8007268:	4b0a      	ldr	r3, [pc, #40]	@ (8007294 <SEGGER_SYSVIEW_Stop+0x48>)
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d007      	beq.n	8007280 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8007270:	220b      	movs	r2, #11
 8007272:	6839      	ldr	r1, [r7, #0]
 8007274:	6838      	ldr	r0, [r7, #0]
 8007276:	f7ff fcb9 	bl	8006bec <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800727a:	4b06      	ldr	r3, [pc, #24]	@ (8007294 <SEGGER_SYSVIEW_Stop+0x48>)
 800727c:	2200      	movs	r2, #0
 800727e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f383 8811 	msr	BASEPRI, r3
}
 8007286:	bf00      	nop
 8007288:	3708      	adds	r7, #8
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	20005dcc 	.word	0x20005dcc
 8007294:	20005d9c 	.word	0x20005d9c

08007298 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8007298:	b580      	push	{r7, lr}
 800729a:	b08c      	sub	sp, #48	@ 0x30
 800729c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800729e:	f3ef 8311 	mrs	r3, BASEPRI
 80072a2:	f04f 0120 	mov.w	r1, #32
 80072a6:	f381 8811 	msr	BASEPRI, r1
 80072aa:	60fb      	str	r3, [r7, #12]
 80072ac:	4845      	ldr	r0, [pc, #276]	@ (80073c4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80072ae:	f7ff fbb1 	bl	8006a14 <_PreparePacket>
 80072b2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072bc:	4b42      	ldr	r3, [pc, #264]	@ (80073c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072c2:	e00b      	b.n	80072dc <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80072c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c6:	b2da      	uxtb	r2, r3
 80072c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ca:	1c59      	adds	r1, r3, #1
 80072cc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80072ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80072d2:	b2d2      	uxtb	r2, r2
 80072d4:	701a      	strb	r2, [r3, #0]
 80072d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d8:	09db      	lsrs	r3, r3, #7
 80072da:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072de:	2b7f      	cmp	r3, #127	@ 0x7f
 80072e0:	d8f0      	bhi.n	80072c4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80072e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072e4:	1c5a      	adds	r2, r3, #1
 80072e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072ea:	b2d2      	uxtb	r2, r2
 80072ec:	701a      	strb	r2, [r3, #0]
 80072ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072f0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80072f6:	4b34      	ldr	r3, [pc, #208]	@ (80073c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	623b      	str	r3, [r7, #32]
 80072fc:	e00b      	b.n	8007316 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	b2da      	uxtb	r2, r3
 8007302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007304:	1c59      	adds	r1, r3, #1
 8007306:	6279      	str	r1, [r7, #36]	@ 0x24
 8007308:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800730c:	b2d2      	uxtb	r2, r2
 800730e:	701a      	strb	r2, [r3, #0]
 8007310:	6a3b      	ldr	r3, [r7, #32]
 8007312:	09db      	lsrs	r3, r3, #7
 8007314:	623b      	str	r3, [r7, #32]
 8007316:	6a3b      	ldr	r3, [r7, #32]
 8007318:	2b7f      	cmp	r3, #127	@ 0x7f
 800731a:	d8f0      	bhi.n	80072fe <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800731c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800731e:	1c5a      	adds	r2, r3, #1
 8007320:	627a      	str	r2, [r7, #36]	@ 0x24
 8007322:	6a3a      	ldr	r2, [r7, #32]
 8007324:	b2d2      	uxtb	r2, r2
 8007326:	701a      	strb	r2, [r3, #0]
 8007328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800732a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	61fb      	str	r3, [r7, #28]
 8007330:	4b25      	ldr	r3, [pc, #148]	@ (80073c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007332:	691b      	ldr	r3, [r3, #16]
 8007334:	61bb      	str	r3, [r7, #24]
 8007336:	e00b      	b.n	8007350 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	b2da      	uxtb	r2, r3
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	1c59      	adds	r1, r3, #1
 8007340:	61f9      	str	r1, [r7, #28]
 8007342:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007346:	b2d2      	uxtb	r2, r2
 8007348:	701a      	strb	r2, [r3, #0]
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	09db      	lsrs	r3, r3, #7
 800734e:	61bb      	str	r3, [r7, #24]
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	2b7f      	cmp	r3, #127	@ 0x7f
 8007354:	d8f0      	bhi.n	8007338 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8007356:	69fb      	ldr	r3, [r7, #28]
 8007358:	1c5a      	adds	r2, r3, #1
 800735a:	61fa      	str	r2, [r7, #28]
 800735c:	69ba      	ldr	r2, [r7, #24]
 800735e:	b2d2      	uxtb	r2, r2
 8007360:	701a      	strb	r2, [r3, #0]
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	617b      	str	r3, [r7, #20]
 800736a:	2300      	movs	r3, #0
 800736c:	613b      	str	r3, [r7, #16]
 800736e:	e00b      	b.n	8007388 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	b2da      	uxtb	r2, r3
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	1c59      	adds	r1, r3, #1
 8007378:	6179      	str	r1, [r7, #20]
 800737a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800737e:	b2d2      	uxtb	r2, r2
 8007380:	701a      	strb	r2, [r3, #0]
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	09db      	lsrs	r3, r3, #7
 8007386:	613b      	str	r3, [r7, #16]
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	2b7f      	cmp	r3, #127	@ 0x7f
 800738c:	d8f0      	bhi.n	8007370 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	1c5a      	adds	r2, r3, #1
 8007392:	617a      	str	r2, [r7, #20]
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	b2d2      	uxtb	r2, r2
 8007398:	701a      	strb	r2, [r3, #0]
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800739e:	2218      	movs	r2, #24
 80073a0:	6879      	ldr	r1, [r7, #4]
 80073a2:	68b8      	ldr	r0, [r7, #8]
 80073a4:	f7ff fc22 	bl	8006bec <_SendPacket>
  RECORD_END();
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80073ae:	4b06      	ldr	r3, [pc, #24]	@ (80073c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80073b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d002      	beq.n	80073bc <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80073b6:	4b04      	ldr	r3, [pc, #16]	@ (80073c8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80073b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ba:	4798      	blx	r3
  }
}
 80073bc:	bf00      	nop
 80073be:	3730      	adds	r7, #48	@ 0x30
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}
 80073c4:	20005dcc 	.word	0x20005dcc
 80073c8:	20005d9c 	.word	0x20005d9c

080073cc <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b092      	sub	sp, #72	@ 0x48
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80073d4:	f3ef 8311 	mrs	r3, BASEPRI
 80073d8:	f04f 0120 	mov.w	r1, #32
 80073dc:	f381 8811 	msr	BASEPRI, r1
 80073e0:	617b      	str	r3, [r7, #20]
 80073e2:	486a      	ldr	r0, [pc, #424]	@ (800758c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80073e4:	f7ff fb16 	bl	8006a14 <_PreparePacket>
 80073e8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	4b66      	ldr	r3, [pc, #408]	@ (8007590 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	1ad3      	subs	r3, r2, r3
 80073fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80073fe:	e00b      	b.n	8007418 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8007400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007402:	b2da      	uxtb	r2, r3
 8007404:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007406:	1c59      	adds	r1, r3, #1
 8007408:	6479      	str	r1, [r7, #68]	@ 0x44
 800740a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800740e:	b2d2      	uxtb	r2, r2
 8007410:	701a      	strb	r2, [r3, #0]
 8007412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007414:	09db      	lsrs	r3, r3, #7
 8007416:	643b      	str	r3, [r7, #64]	@ 0x40
 8007418:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800741a:	2b7f      	cmp	r3, #127	@ 0x7f
 800741c:	d8f0      	bhi.n	8007400 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800741e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007420:	1c5a      	adds	r2, r3, #1
 8007422:	647a      	str	r2, [r7, #68]	@ 0x44
 8007424:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007426:	b2d2      	uxtb	r2, r2
 8007428:	701a      	strb	r2, [r3, #0]
 800742a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800742c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007438:	e00b      	b.n	8007452 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800743a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800743c:	b2da      	uxtb	r2, r3
 800743e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007440:	1c59      	adds	r1, r3, #1
 8007442:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8007444:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007448:	b2d2      	uxtb	r2, r2
 800744a:	701a      	strb	r2, [r3, #0]
 800744c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800744e:	09db      	lsrs	r3, r3, #7
 8007450:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007454:	2b7f      	cmp	r3, #127	@ 0x7f
 8007456:	d8f0      	bhi.n	800743a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8007458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800745e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007460:	b2d2      	uxtb	r2, r2
 8007462:	701a      	strb	r2, [r3, #0]
 8007464:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007466:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	2220      	movs	r2, #32
 800746e:	4619      	mov	r1, r3
 8007470:	68f8      	ldr	r0, [r7, #12]
 8007472:	f7ff fa81 	bl	8006978 <_EncodeStr>
 8007476:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8007478:	2209      	movs	r2, #9
 800747a:	68f9      	ldr	r1, [r7, #12]
 800747c:	6938      	ldr	r0, [r7, #16]
 800747e:	f7ff fbb5 	bl	8006bec <_SendPacket>
  //
  pPayload = pPayloadStart;
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	637b      	str	r3, [r7, #52]	@ 0x34
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	4b40      	ldr	r3, [pc, #256]	@ (8007590 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	1ad3      	subs	r3, r2, r3
 8007494:	633b      	str	r3, [r7, #48]	@ 0x30
 8007496:	e00b      	b.n	80074b0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8007498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749a:	b2da      	uxtb	r2, r3
 800749c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800749e:	1c59      	adds	r1, r3, #1
 80074a0:	6379      	str	r1, [r7, #52]	@ 0x34
 80074a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80074a6:	b2d2      	uxtb	r2, r2
 80074a8:	701a      	strb	r2, [r3, #0]
 80074aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ac:	09db      	lsrs	r3, r3, #7
 80074ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80074b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80074b4:	d8f0      	bhi.n	8007498 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80074b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074b8:	1c5a      	adds	r2, r3, #1
 80074ba:	637a      	str	r2, [r7, #52]	@ 0x34
 80074bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074be:	b2d2      	uxtb	r2, r2
 80074c0:	701a      	strb	r2, [r3, #0]
 80074c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	68db      	ldr	r3, [r3, #12]
 80074ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80074d0:	e00b      	b.n	80074ea <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80074d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d4:	b2da      	uxtb	r2, r3
 80074d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d8:	1c59      	adds	r1, r3, #1
 80074da:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80074dc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80074e0:	b2d2      	uxtb	r2, r2
 80074e2:	701a      	strb	r2, [r3, #0]
 80074e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e6:	09db      	lsrs	r3, r3, #7
 80074e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80074ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80074ee:	d8f0      	bhi.n	80074d2 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80074f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074f2:	1c5a      	adds	r2, r3, #1
 80074f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80074f8:	b2d2      	uxtb	r2, r2
 80074fa:	701a      	strb	r2, [r3, #0]
 80074fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074fe:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	627b      	str	r3, [r7, #36]	@ 0x24
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	691b      	ldr	r3, [r3, #16]
 8007508:	623b      	str	r3, [r7, #32]
 800750a:	e00b      	b.n	8007524 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	b2da      	uxtb	r2, r3
 8007510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007512:	1c59      	adds	r1, r3, #1
 8007514:	6279      	str	r1, [r7, #36]	@ 0x24
 8007516:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800751a:	b2d2      	uxtb	r2, r2
 800751c:	701a      	strb	r2, [r3, #0]
 800751e:	6a3b      	ldr	r3, [r7, #32]
 8007520:	09db      	lsrs	r3, r3, #7
 8007522:	623b      	str	r3, [r7, #32]
 8007524:	6a3b      	ldr	r3, [r7, #32]
 8007526:	2b7f      	cmp	r3, #127	@ 0x7f
 8007528:	d8f0      	bhi.n	800750c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800752a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752c:	1c5a      	adds	r2, r3, #1
 800752e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007530:	6a3a      	ldr	r2, [r7, #32]
 8007532:	b2d2      	uxtb	r2, r2
 8007534:	701a      	strb	r2, [r3, #0]
 8007536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007538:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	61fb      	str	r3, [r7, #28]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	695b      	ldr	r3, [r3, #20]
 8007542:	61bb      	str	r3, [r7, #24]
 8007544:	e00b      	b.n	800755e <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	b2da      	uxtb	r2, r3
 800754a:	69fb      	ldr	r3, [r7, #28]
 800754c:	1c59      	adds	r1, r3, #1
 800754e:	61f9      	str	r1, [r7, #28]
 8007550:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007554:	b2d2      	uxtb	r2, r2
 8007556:	701a      	strb	r2, [r3, #0]
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	09db      	lsrs	r3, r3, #7
 800755c:	61bb      	str	r3, [r7, #24]
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	2b7f      	cmp	r3, #127	@ 0x7f
 8007562:	d8f0      	bhi.n	8007546 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8007564:	69fb      	ldr	r3, [r7, #28]
 8007566:	1c5a      	adds	r2, r3, #1
 8007568:	61fa      	str	r2, [r7, #28]
 800756a:	69ba      	ldr	r2, [r7, #24]
 800756c:	b2d2      	uxtb	r2, r2
 800756e:	701a      	strb	r2, [r3, #0]
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8007574:	2215      	movs	r2, #21
 8007576:	68f9      	ldr	r1, [r7, #12]
 8007578:	6938      	ldr	r0, [r7, #16]
 800757a:	f7ff fb37 	bl	8006bec <_SendPacket>
  RECORD_END();
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	f383 8811 	msr	BASEPRI, r3
}
 8007584:	bf00      	nop
 8007586:	3748      	adds	r7, #72	@ 0x48
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	20005dcc 	.word	0x20005dcc
 8007590:	20005d9c 	.word	0x20005d9c

08007594 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8007594:	b580      	push	{r7, lr}
 8007596:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8007598:	4b07      	ldr	r3, [pc, #28]	@ (80075b8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800759a:	6a1b      	ldr	r3, [r3, #32]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d008      	beq.n	80075b2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80075a0:	4b05      	ldr	r3, [pc, #20]	@ (80075b8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80075a2:	6a1b      	ldr	r3, [r3, #32]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d003      	beq.n	80075b2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80075aa:	4b03      	ldr	r3, [pc, #12]	@ (80075b8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	4798      	blx	r3
  }
}
 80075b2:	bf00      	nop
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	20005d9c 	.word	0x20005d9c

080075bc <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80075bc:	b580      	push	{r7, lr}
 80075be:	b086      	sub	sp, #24
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80075c4:	f3ef 8311 	mrs	r3, BASEPRI
 80075c8:	f04f 0120 	mov.w	r1, #32
 80075cc:	f381 8811 	msr	BASEPRI, r1
 80075d0:	617b      	str	r3, [r7, #20]
 80075d2:	480b      	ldr	r0, [pc, #44]	@ (8007600 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80075d4:	f7ff fa1e 	bl	8006a14 <_PreparePacket>
 80075d8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80075da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075de:	6879      	ldr	r1, [r7, #4]
 80075e0:	6938      	ldr	r0, [r7, #16]
 80075e2:	f7ff f9c9 	bl	8006978 <_EncodeStr>
 80075e6:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80075e8:	220e      	movs	r2, #14
 80075ea:	68f9      	ldr	r1, [r7, #12]
 80075ec:	6938      	ldr	r0, [r7, #16]
 80075ee:	f7ff fafd 	bl	8006bec <_SendPacket>
  RECORD_END();
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	f383 8811 	msr	BASEPRI, r3
}
 80075f8:	bf00      	nop
 80075fa:	3718      	adds	r7, #24
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	20005dcc 	.word	0x20005dcc

08007604 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8007604:	b590      	push	{r4, r7, lr}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800760a:	4b15      	ldr	r3, [pc, #84]	@ (8007660 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800760c:	6a1b      	ldr	r3, [r3, #32]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d01a      	beq.n	8007648 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8007612:	4b13      	ldr	r3, [pc, #76]	@ (8007660 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007614:	6a1b      	ldr	r3, [r3, #32]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d015      	beq.n	8007648 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800761c:	4b10      	ldr	r3, [pc, #64]	@ (8007660 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800761e:	6a1b      	ldr	r3, [r3, #32]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4798      	blx	r3
 8007624:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8007628:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800762a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800762e:	f04f 0200 	mov.w	r2, #0
 8007632:	f04f 0300 	mov.w	r3, #0
 8007636:	000a      	movs	r2, r1
 8007638:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800763a:	4613      	mov	r3, r2
 800763c:	461a      	mov	r2, r3
 800763e:	4621      	mov	r1, r4
 8007640:	200d      	movs	r0, #13
 8007642:	f7ff fcef 	bl	8007024 <SEGGER_SYSVIEW_RecordU32x2>
 8007646:	e006      	b.n	8007656 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8007648:	4b06      	ldr	r3, [pc, #24]	@ (8007664 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4619      	mov	r1, r3
 800764e:	200c      	movs	r0, #12
 8007650:	f7ff fcac 	bl	8006fac <SEGGER_SYSVIEW_RecordU32>
  }
}
 8007654:	bf00      	nop
 8007656:	bf00      	nop
 8007658:	370c      	adds	r7, #12
 800765a:	46bd      	mov	sp, r7
 800765c:	bd90      	pop	{r4, r7, pc}
 800765e:	bf00      	nop
 8007660:	20005d9c 	.word	0x20005d9c
 8007664:	e0001004 	.word	0xe0001004

08007668 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8007668:	b580      	push	{r7, lr}
 800766a:	b086      	sub	sp, #24
 800766c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800766e:	f3ef 8311 	mrs	r3, BASEPRI
 8007672:	f04f 0120 	mov.w	r1, #32
 8007676:	f381 8811 	msr	BASEPRI, r1
 800767a:	60fb      	str	r3, [r7, #12]
 800767c:	4819      	ldr	r0, [pc, #100]	@ (80076e4 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800767e:	f7ff f9c9 	bl	8006a14 <_PreparePacket>
 8007682:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8007688:	4b17      	ldr	r3, [pc, #92]	@ (80076e8 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007690:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	617b      	str	r3, [r7, #20]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	613b      	str	r3, [r7, #16]
 800769a:	e00b      	b.n	80076b4 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	b2da      	uxtb	r2, r3
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	1c59      	adds	r1, r3, #1
 80076a4:	6179      	str	r1, [r7, #20]
 80076a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80076aa:	b2d2      	uxtb	r2, r2
 80076ac:	701a      	strb	r2, [r3, #0]
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	09db      	lsrs	r3, r3, #7
 80076b2:	613b      	str	r3, [r7, #16]
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80076b8:	d8f0      	bhi.n	800769c <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	1c5a      	adds	r2, r3, #1
 80076be:	617a      	str	r2, [r7, #20]
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	b2d2      	uxtb	r2, r2
 80076c4:	701a      	strb	r2, [r3, #0]
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80076ca:	2202      	movs	r2, #2
 80076cc:	6879      	ldr	r1, [r7, #4]
 80076ce:	68b8      	ldr	r0, [r7, #8]
 80076d0:	f7ff fa8c 	bl	8006bec <_SendPacket>
  RECORD_END();
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f383 8811 	msr	BASEPRI, r3
}
 80076da:	bf00      	nop
 80076dc:	3718      	adds	r7, #24
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
 80076e2:	bf00      	nop
 80076e4:	20005dcc 	.word	0x20005dcc
 80076e8:	e000ed04 	.word	0xe000ed04

080076ec <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b082      	sub	sp, #8
 80076f0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80076f2:	f3ef 8311 	mrs	r3, BASEPRI
 80076f6:	f04f 0120 	mov.w	r1, #32
 80076fa:	f381 8811 	msr	BASEPRI, r1
 80076fe:	607b      	str	r3, [r7, #4]
 8007700:	4807      	ldr	r0, [pc, #28]	@ (8007720 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8007702:	f7ff f987 	bl	8006a14 <_PreparePacket>
 8007706:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8007708:	2203      	movs	r2, #3
 800770a:	6839      	ldr	r1, [r7, #0]
 800770c:	6838      	ldr	r0, [r7, #0]
 800770e:	f7ff fa6d 	bl	8006bec <_SendPacket>
  RECORD_END();
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f383 8811 	msr	BASEPRI, r3
}
 8007718:	bf00      	nop
 800771a:	3708      	adds	r7, #8
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}
 8007720:	20005dcc 	.word	0x20005dcc

08007724 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800772a:	f3ef 8311 	mrs	r3, BASEPRI
 800772e:	f04f 0120 	mov.w	r1, #32
 8007732:	f381 8811 	msr	BASEPRI, r1
 8007736:	607b      	str	r3, [r7, #4]
 8007738:	4807      	ldr	r0, [pc, #28]	@ (8007758 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800773a:	f7ff f96b 	bl	8006a14 <_PreparePacket>
 800773e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8007740:	2212      	movs	r2, #18
 8007742:	6839      	ldr	r1, [r7, #0]
 8007744:	6838      	ldr	r0, [r7, #0]
 8007746:	f7ff fa51 	bl	8006bec <_SendPacket>
  RECORD_END();
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f383 8811 	msr	BASEPRI, r3
}
 8007750:	bf00      	nop
 8007752:	3708      	adds	r7, #8
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	20005dcc 	.word	0x20005dcc

0800775c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800775c:	b580      	push	{r7, lr}
 800775e:	b082      	sub	sp, #8
 8007760:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007762:	f3ef 8311 	mrs	r3, BASEPRI
 8007766:	f04f 0120 	mov.w	r1, #32
 800776a:	f381 8811 	msr	BASEPRI, r1
 800776e:	607b      	str	r3, [r7, #4]
 8007770:	4807      	ldr	r0, [pc, #28]	@ (8007790 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8007772:	f7ff f94f 	bl	8006a14 <_PreparePacket>
 8007776:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8007778:	2211      	movs	r2, #17
 800777a:	6839      	ldr	r1, [r7, #0]
 800777c:	6838      	ldr	r0, [r7, #0]
 800777e:	f7ff fa35 	bl	8006bec <_SendPacket>
  RECORD_END();
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f383 8811 	msr	BASEPRI, r3
}
 8007788:	bf00      	nop
 800778a:	3708      	adds	r7, #8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}
 8007790:	20005dcc 	.word	0x20005dcc

08007794 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8007794:	b580      	push	{r7, lr}
 8007796:	b088      	sub	sp, #32
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800779c:	f3ef 8311 	mrs	r3, BASEPRI
 80077a0:	f04f 0120 	mov.w	r1, #32
 80077a4:	f381 8811 	msr	BASEPRI, r1
 80077a8:	617b      	str	r3, [r7, #20]
 80077aa:	4819      	ldr	r0, [pc, #100]	@ (8007810 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80077ac:	f7ff f932 	bl	8006a14 <_PreparePacket>
 80077b0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80077b6:	4b17      	ldr	r3, [pc, #92]	@ (8007814 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	1ad3      	subs	r3, r2, r3
 80077be:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	61fb      	str	r3, [r7, #28]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	61bb      	str	r3, [r7, #24]
 80077c8:	e00b      	b.n	80077e2 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80077ca:	69bb      	ldr	r3, [r7, #24]
 80077cc:	b2da      	uxtb	r2, r3
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	1c59      	adds	r1, r3, #1
 80077d2:	61f9      	str	r1, [r7, #28]
 80077d4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80077d8:	b2d2      	uxtb	r2, r2
 80077da:	701a      	strb	r2, [r3, #0]
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	09db      	lsrs	r3, r3, #7
 80077e0:	61bb      	str	r3, [r7, #24]
 80077e2:	69bb      	ldr	r3, [r7, #24]
 80077e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80077e6:	d8f0      	bhi.n	80077ca <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80077e8:	69fb      	ldr	r3, [r7, #28]
 80077ea:	1c5a      	adds	r2, r3, #1
 80077ec:	61fa      	str	r2, [r7, #28]
 80077ee:	69ba      	ldr	r2, [r7, #24]
 80077f0:	b2d2      	uxtb	r2, r2
 80077f2:	701a      	strb	r2, [r3, #0]
 80077f4:	69fb      	ldr	r3, [r7, #28]
 80077f6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80077f8:	2208      	movs	r2, #8
 80077fa:	68f9      	ldr	r1, [r7, #12]
 80077fc:	6938      	ldr	r0, [r7, #16]
 80077fe:	f7ff f9f5 	bl	8006bec <_SendPacket>
  RECORD_END();
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	f383 8811 	msr	BASEPRI, r3
}
 8007808:	bf00      	nop
 800780a:	3720      	adds	r7, #32
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}
 8007810:	20005dcc 	.word	0x20005dcc
 8007814:	20005d9c 	.word	0x20005d9c

08007818 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8007818:	b580      	push	{r7, lr}
 800781a:	b088      	sub	sp, #32
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007820:	f3ef 8311 	mrs	r3, BASEPRI
 8007824:	f04f 0120 	mov.w	r1, #32
 8007828:	f381 8811 	msr	BASEPRI, r1
 800782c:	617b      	str	r3, [r7, #20]
 800782e:	4819      	ldr	r0, [pc, #100]	@ (8007894 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8007830:	f7ff f8f0 	bl	8006a14 <_PreparePacket>
 8007834:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800783a:	4b17      	ldr	r3, [pc, #92]	@ (8007898 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	61fb      	str	r3, [r7, #28]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	61bb      	str	r3, [r7, #24]
 800784c:	e00b      	b.n	8007866 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800784e:	69bb      	ldr	r3, [r7, #24]
 8007850:	b2da      	uxtb	r2, r3
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	1c59      	adds	r1, r3, #1
 8007856:	61f9      	str	r1, [r7, #28]
 8007858:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800785c:	b2d2      	uxtb	r2, r2
 800785e:	701a      	strb	r2, [r3, #0]
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	09db      	lsrs	r3, r3, #7
 8007864:	61bb      	str	r3, [r7, #24]
 8007866:	69bb      	ldr	r3, [r7, #24]
 8007868:	2b7f      	cmp	r3, #127	@ 0x7f
 800786a:	d8f0      	bhi.n	800784e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800786c:	69fb      	ldr	r3, [r7, #28]
 800786e:	1c5a      	adds	r2, r3, #1
 8007870:	61fa      	str	r2, [r7, #28]
 8007872:	69ba      	ldr	r2, [r7, #24]
 8007874:	b2d2      	uxtb	r2, r2
 8007876:	701a      	strb	r2, [r3, #0]
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800787c:	2204      	movs	r2, #4
 800787e:	68f9      	ldr	r1, [r7, #12]
 8007880:	6938      	ldr	r0, [r7, #16]
 8007882:	f7ff f9b3 	bl	8006bec <_SendPacket>
  RECORD_END();
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	f383 8811 	msr	BASEPRI, r3
}
 800788c:	bf00      	nop
 800788e:	3720      	adds	r7, #32
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	20005dcc 	.word	0x20005dcc
 8007898:	20005d9c 	.word	0x20005d9c

0800789c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800789c:	b580      	push	{r7, lr}
 800789e:	b088      	sub	sp, #32
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80078a4:	f3ef 8311 	mrs	r3, BASEPRI
 80078a8:	f04f 0120 	mov.w	r1, #32
 80078ac:	f381 8811 	msr	BASEPRI, r1
 80078b0:	617b      	str	r3, [r7, #20]
 80078b2:	4819      	ldr	r0, [pc, #100]	@ (8007918 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80078b4:	f7ff f8ae 	bl	8006a14 <_PreparePacket>
 80078b8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80078be:	4b17      	ldr	r3, [pc, #92]	@ (800791c <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	687a      	ldr	r2, [r7, #4]
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	61fb      	str	r3, [r7, #28]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	61bb      	str	r3, [r7, #24]
 80078d0:	e00b      	b.n	80078ea <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	b2da      	uxtb	r2, r3
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	1c59      	adds	r1, r3, #1
 80078da:	61f9      	str	r1, [r7, #28]
 80078dc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80078e0:	b2d2      	uxtb	r2, r2
 80078e2:	701a      	strb	r2, [r3, #0]
 80078e4:	69bb      	ldr	r3, [r7, #24]
 80078e6:	09db      	lsrs	r3, r3, #7
 80078e8:	61bb      	str	r3, [r7, #24]
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80078ee:	d8f0      	bhi.n	80078d2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	1c5a      	adds	r2, r3, #1
 80078f4:	61fa      	str	r2, [r7, #28]
 80078f6:	69ba      	ldr	r2, [r7, #24]
 80078f8:	b2d2      	uxtb	r2, r2
 80078fa:	701a      	strb	r2, [r3, #0]
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8007900:	2206      	movs	r2, #6
 8007902:	68f9      	ldr	r1, [r7, #12]
 8007904:	6938      	ldr	r0, [r7, #16]
 8007906:	f7ff f971 	bl	8006bec <_SendPacket>
  RECORD_END();
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	f383 8811 	msr	BASEPRI, r3
}
 8007910:	bf00      	nop
 8007912:	3720      	adds	r7, #32
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}
 8007918:	20005dcc 	.word	0x20005dcc
 800791c:	20005d9c 	.word	0x20005d9c

08007920 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8007920:	b580      	push	{r7, lr}
 8007922:	b08a      	sub	sp, #40	@ 0x28
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800792a:	f3ef 8311 	mrs	r3, BASEPRI
 800792e:	f04f 0120 	mov.w	r1, #32
 8007932:	f381 8811 	msr	BASEPRI, r1
 8007936:	617b      	str	r3, [r7, #20]
 8007938:	4827      	ldr	r0, [pc, #156]	@ (80079d8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800793a:	f7ff f86b 	bl	8006a14 <_PreparePacket>
 800793e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007944:	4b25      	ldr	r3, [pc, #148]	@ (80079dc <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8007946:	691b      	ldr	r3, [r3, #16]
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	627b      	str	r3, [r7, #36]	@ 0x24
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	623b      	str	r3, [r7, #32]
 8007956:	e00b      	b.n	8007970 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8007958:	6a3b      	ldr	r3, [r7, #32]
 800795a:	b2da      	uxtb	r2, r3
 800795c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800795e:	1c59      	adds	r1, r3, #1
 8007960:	6279      	str	r1, [r7, #36]	@ 0x24
 8007962:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007966:	b2d2      	uxtb	r2, r2
 8007968:	701a      	strb	r2, [r3, #0]
 800796a:	6a3b      	ldr	r3, [r7, #32]
 800796c:	09db      	lsrs	r3, r3, #7
 800796e:	623b      	str	r3, [r7, #32]
 8007970:	6a3b      	ldr	r3, [r7, #32]
 8007972:	2b7f      	cmp	r3, #127	@ 0x7f
 8007974:	d8f0      	bhi.n	8007958 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8007976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007978:	1c5a      	adds	r2, r3, #1
 800797a:	627a      	str	r2, [r7, #36]	@ 0x24
 800797c:	6a3a      	ldr	r2, [r7, #32]
 800797e:	b2d2      	uxtb	r2, r2
 8007980:	701a      	strb	r2, [r3, #0]
 8007982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007984:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	61fb      	str	r3, [r7, #28]
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	61bb      	str	r3, [r7, #24]
 800798e:	e00b      	b.n	80079a8 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8007990:	69bb      	ldr	r3, [r7, #24]
 8007992:	b2da      	uxtb	r2, r3
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	1c59      	adds	r1, r3, #1
 8007998:	61f9      	str	r1, [r7, #28]
 800799a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800799e:	b2d2      	uxtb	r2, r2
 80079a0:	701a      	strb	r2, [r3, #0]
 80079a2:	69bb      	ldr	r3, [r7, #24]
 80079a4:	09db      	lsrs	r3, r3, #7
 80079a6:	61bb      	str	r3, [r7, #24]
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	2b7f      	cmp	r3, #127	@ 0x7f
 80079ac:	d8f0      	bhi.n	8007990 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 80079ae:	69fb      	ldr	r3, [r7, #28]
 80079b0:	1c5a      	adds	r2, r3, #1
 80079b2:	61fa      	str	r2, [r7, #28]
 80079b4:	69ba      	ldr	r2, [r7, #24]
 80079b6:	b2d2      	uxtb	r2, r2
 80079b8:	701a      	strb	r2, [r3, #0]
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80079be:	2207      	movs	r2, #7
 80079c0:	68f9      	ldr	r1, [r7, #12]
 80079c2:	6938      	ldr	r0, [r7, #16]
 80079c4:	f7ff f912 	bl	8006bec <_SendPacket>
  RECORD_END();
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	f383 8811 	msr	BASEPRI, r3
}
 80079ce:	bf00      	nop
 80079d0:	3728      	adds	r7, #40	@ 0x28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	20005dcc 	.word	0x20005dcc
 80079dc:	20005d9c 	.word	0x20005d9c

080079e0 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b08c      	sub	sp, #48	@ 0x30
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	4603      	mov	r3, r0
 80079e8:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80079ea:	4b40      	ldr	r3, [pc, #256]	@ (8007aec <SEGGER_SYSVIEW_SendModule+0x10c>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d078      	beq.n	8007ae4 <SEGGER_SYSVIEW_SendModule+0x104>
    pModule = _pFirstModule;
 80079f2:	4b3e      	ldr	r3, [pc, #248]	@ (8007aec <SEGGER_SYSVIEW_SendModule+0x10c>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 80079f8:	2300      	movs	r3, #0
 80079fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079fc:	e008      	b.n	8007a10 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80079fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8007a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d007      	beq.n	8007a1a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8007a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a10:	79fb      	ldrb	r3, [r7, #7]
 8007a12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d3f2      	bcc.n	80079fe <SEGGER_SYSVIEW_SendModule+0x1e>
 8007a18:	e000      	b.n	8007a1c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8007a1a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8007a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d056      	beq.n	8007ad0 <SEGGER_SYSVIEW_SendModule+0xf0>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007a22:	f3ef 8311 	mrs	r3, BASEPRI
 8007a26:	f04f 0120 	mov.w	r1, #32
 8007a2a:	f381 8811 	msr	BASEPRI, r1
 8007a2e:	617b      	str	r3, [r7, #20]
 8007a30:	482f      	ldr	r0, [pc, #188]	@ (8007af0 <SEGGER_SYSVIEW_SendModule+0x110>)
 8007a32:	f7fe ffef 	bl	8006a14 <_PreparePacket>
 8007a36:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a40:	79fb      	ldrb	r3, [r7, #7]
 8007a42:	623b      	str	r3, [r7, #32]
 8007a44:	e00b      	b.n	8007a5e <SEGGER_SYSVIEW_SendModule+0x7e>
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	b2da      	uxtb	r2, r3
 8007a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4c:	1c59      	adds	r1, r3, #1
 8007a4e:	6279      	str	r1, [r7, #36]	@ 0x24
 8007a50:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007a54:	b2d2      	uxtb	r2, r2
 8007a56:	701a      	strb	r2, [r3, #0]
 8007a58:	6a3b      	ldr	r3, [r7, #32]
 8007a5a:	09db      	lsrs	r3, r3, #7
 8007a5c:	623b      	str	r3, [r7, #32]
 8007a5e:	6a3b      	ldr	r3, [r7, #32]
 8007a60:	2b7f      	cmp	r3, #127	@ 0x7f
 8007a62:	d8f0      	bhi.n	8007a46 <SEGGER_SYSVIEW_SendModule+0x66>
 8007a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a66:	1c5a      	adds	r2, r3, #1
 8007a68:	627a      	str	r2, [r7, #36]	@ 0x24
 8007a6a:	6a3a      	ldr	r2, [r7, #32]
 8007a6c:	b2d2      	uxtb	r2, r2
 8007a6e:	701a      	strb	r2, [r3, #0]
 8007a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a72:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	61fb      	str	r3, [r7, #28]
 8007a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	61bb      	str	r3, [r7, #24]
 8007a7e:	e00b      	b.n	8007a98 <SEGGER_SYSVIEW_SendModule+0xb8>
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	b2da      	uxtb	r2, r3
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	1c59      	adds	r1, r3, #1
 8007a88:	61f9      	str	r1, [r7, #28]
 8007a8a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007a8e:	b2d2      	uxtb	r2, r2
 8007a90:	701a      	strb	r2, [r3, #0]
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	09db      	lsrs	r3, r3, #7
 8007a96:	61bb      	str	r3, [r7, #24]
 8007a98:	69bb      	ldr	r3, [r7, #24]
 8007a9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8007a9c:	d8f0      	bhi.n	8007a80 <SEGGER_SYSVIEW_SendModule+0xa0>
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	1c5a      	adds	r2, r3, #1
 8007aa2:	61fa      	str	r2, [r7, #28]
 8007aa4:	69ba      	ldr	r2, [r7, #24]
 8007aa6:	b2d2      	uxtb	r2, r2
 8007aa8:	701a      	strb	r2, [r3, #0]
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f7fe ff5d 	bl	8006978 <_EncodeStr>
 8007abe:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8007ac0:	2216      	movs	r2, #22
 8007ac2:	68f9      	ldr	r1, [r7, #12]
 8007ac4:	6938      	ldr	r0, [r7, #16]
 8007ac6:	f7ff f891 	bl	8006bec <_SendPacket>
      RECORD_END();
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8007ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d006      	beq.n	8007ae4 <SEGGER_SYSVIEW_SendModule+0x104>
 8007ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d002      	beq.n	8007ae4 <SEGGER_SYSVIEW_SendModule+0x104>
      pModule->pfSendModuleDesc();
 8007ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	4798      	blx	r3
    }
  }
}
 8007ae4:	bf00      	nop
 8007ae6:	3730      	adds	r7, #48	@ 0x30
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	20005dc4 	.word	0x20005dc4
 8007af0:	20005dcc 	.word	0x20005dcc

08007af4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b082      	sub	sp, #8
 8007af8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8007afa:	4b0c      	ldr	r3, [pc, #48]	@ (8007b2c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d00f      	beq.n	8007b22 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8007b02:	4b0a      	ldr	r3, [pc, #40]	@ (8007b2c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	68db      	ldr	r3, [r3, #12]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d002      	beq.n	8007b16 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	68db      	ldr	r3, [r3, #12]
 8007b14:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	691b      	ldr	r3, [r3, #16]
 8007b1a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1f2      	bne.n	8007b08 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8007b22:	bf00      	nop
 8007b24:	3708      	adds	r7, #8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	bf00      	nop
 8007b2c:	20005dc4 	.word	0x20005dc4

08007b30 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007b36:	f3ef 8311 	mrs	r3, BASEPRI
 8007b3a:	f04f 0120 	mov.w	r1, #32
 8007b3e:	f381 8811 	msr	BASEPRI, r1
 8007b42:	60fb      	str	r3, [r7, #12]
 8007b44:	4817      	ldr	r0, [pc, #92]	@ (8007ba4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8007b46:	f7fe ff65 	bl	8006a14 <_PreparePacket>
 8007b4a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	617b      	str	r3, [r7, #20]
 8007b54:	4b14      	ldr	r3, [pc, #80]	@ (8007ba8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	613b      	str	r3, [r7, #16]
 8007b5a:	e00b      	b.n	8007b74 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	b2da      	uxtb	r2, r3
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	1c59      	adds	r1, r3, #1
 8007b64:	6179      	str	r1, [r7, #20]
 8007b66:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007b6a:	b2d2      	uxtb	r2, r2
 8007b6c:	701a      	strb	r2, [r3, #0]
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	09db      	lsrs	r3, r3, #7
 8007b72:	613b      	str	r3, [r7, #16]
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	2b7f      	cmp	r3, #127	@ 0x7f
 8007b78:	d8f0      	bhi.n	8007b5c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	1c5a      	adds	r2, r3, #1
 8007b7e:	617a      	str	r2, [r7, #20]
 8007b80:	693a      	ldr	r2, [r7, #16]
 8007b82:	b2d2      	uxtb	r2, r2
 8007b84:	701a      	strb	r2, [r3, #0]
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8007b8a:	221b      	movs	r2, #27
 8007b8c:	6879      	ldr	r1, [r7, #4]
 8007b8e:	68b8      	ldr	r0, [r7, #8]
 8007b90:	f7ff f82c 	bl	8006bec <_SendPacket>
  RECORD_END();
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f383 8811 	msr	BASEPRI, r3
}
 8007b9a:	bf00      	nop
 8007b9c:	3718      	adds	r7, #24
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	20005dcc 	.word	0x20005dcc
 8007ba8:	20005dc8 	.word	0x20005dc8

08007bac <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b08a      	sub	sp, #40	@ 0x28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007bb4:	f3ef 8311 	mrs	r3, BASEPRI
 8007bb8:	f04f 0120 	mov.w	r1, #32
 8007bbc:	f381 8811 	msr	BASEPRI, r1
 8007bc0:	617b      	str	r3, [r7, #20]
 8007bc2:	4827      	ldr	r0, [pc, #156]	@ (8007c60 <SEGGER_SYSVIEW_Warn+0xb4>)
 8007bc4:	f7fe ff26 	bl	8006a14 <_PreparePacket>
 8007bc8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007bca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007bce:	6879      	ldr	r1, [r7, #4]
 8007bd0:	6938      	ldr	r0, [r7, #16]
 8007bd2:	f7fe fed1 	bl	8006978 <_EncodeStr>
 8007bd6:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bdc:	2301      	movs	r3, #1
 8007bde:	623b      	str	r3, [r7, #32]
 8007be0:	e00b      	b.n	8007bfa <SEGGER_SYSVIEW_Warn+0x4e>
 8007be2:	6a3b      	ldr	r3, [r7, #32]
 8007be4:	b2da      	uxtb	r2, r3
 8007be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be8:	1c59      	adds	r1, r3, #1
 8007bea:	6279      	str	r1, [r7, #36]	@ 0x24
 8007bec:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007bf0:	b2d2      	uxtb	r2, r2
 8007bf2:	701a      	strb	r2, [r3, #0]
 8007bf4:	6a3b      	ldr	r3, [r7, #32]
 8007bf6:	09db      	lsrs	r3, r3, #7
 8007bf8:	623b      	str	r3, [r7, #32]
 8007bfa:	6a3b      	ldr	r3, [r7, #32]
 8007bfc:	2b7f      	cmp	r3, #127	@ 0x7f
 8007bfe:	d8f0      	bhi.n	8007be2 <SEGGER_SYSVIEW_Warn+0x36>
 8007c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c02:	1c5a      	adds	r2, r3, #1
 8007c04:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c06:	6a3a      	ldr	r2, [r7, #32]
 8007c08:	b2d2      	uxtb	r2, r2
 8007c0a:	701a      	strb	r2, [r3, #0]
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	61fb      	str	r3, [r7, #28]
 8007c14:	2300      	movs	r3, #0
 8007c16:	61bb      	str	r3, [r7, #24]
 8007c18:	e00b      	b.n	8007c32 <SEGGER_SYSVIEW_Warn+0x86>
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	b2da      	uxtb	r2, r3
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	1c59      	adds	r1, r3, #1
 8007c22:	61f9      	str	r1, [r7, #28]
 8007c24:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007c28:	b2d2      	uxtb	r2, r2
 8007c2a:	701a      	strb	r2, [r3, #0]
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	09db      	lsrs	r3, r3, #7
 8007c30:	61bb      	str	r3, [r7, #24]
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c36:	d8f0      	bhi.n	8007c1a <SEGGER_SYSVIEW_Warn+0x6e>
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	1c5a      	adds	r2, r3, #1
 8007c3c:	61fa      	str	r2, [r7, #28]
 8007c3e:	69ba      	ldr	r2, [r7, #24]
 8007c40:	b2d2      	uxtb	r2, r2
 8007c42:	701a      	strb	r2, [r3, #0]
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8007c48:	221a      	movs	r2, #26
 8007c4a:	68f9      	ldr	r1, [r7, #12]
 8007c4c:	6938      	ldr	r0, [r7, #16]
 8007c4e:	f7fe ffcd 	bl	8006bec <_SendPacket>
  RECORD_END();
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	f383 8811 	msr	BASEPRI, r3
}
 8007c58:	bf00      	nop
 8007c5a:	3728      	adds	r7, #40	@ 0x28
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	20005dcc 	.word	0x20005dcc

08007c64 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8007c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	607b      	str	r3, [r7, #4]
 8007c6e:	e048      	b.n	8007d02 <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 8007c70:	4929      	ldr	r1, [pc, #164]	@ (8007d18 <_cbSendTaskList+0xb4>)
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	4613      	mov	r3, r2
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	4413      	add	r3, r2
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	440b      	add	r3, r1
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4618      	mov	r0, r3
 8007c82:	f7fd fbb9 	bl	80053f8 <uxTaskGetStackHighWaterMark>
 8007c86:	4601      	mov	r1, r0
 8007c88:	4823      	ldr	r0, [pc, #140]	@ (8007d18 <_cbSendTaskList+0xb4>)
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	4413      	add	r3, r2
 8007c92:	009b      	lsls	r3, r3, #2
 8007c94:	4403      	add	r3, r0
 8007c96:	3310      	adds	r3, #16
 8007c98:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8007c9a:	491f      	ldr	r1, [pc, #124]	@ (8007d18 <_cbSendTaskList+0xb4>)
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	440b      	add	r3, r1
 8007ca8:	6818      	ldr	r0, [r3, #0]
 8007caa:	491b      	ldr	r1, [pc, #108]	@ (8007d18 <_cbSendTaskList+0xb4>)
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	4613      	mov	r3, r2
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	4413      	add	r3, r2
 8007cb4:	009b      	lsls	r3, r3, #2
 8007cb6:	440b      	add	r3, r1
 8007cb8:	3304      	adds	r3, #4
 8007cba:	6819      	ldr	r1, [r3, #0]
 8007cbc:	4c16      	ldr	r4, [pc, #88]	@ (8007d18 <_cbSendTaskList+0xb4>)
 8007cbe:	687a      	ldr	r2, [r7, #4]
 8007cc0:	4613      	mov	r3, r2
 8007cc2:	009b      	lsls	r3, r3, #2
 8007cc4:	4413      	add	r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	4423      	add	r3, r4
 8007cca:	3308      	adds	r3, #8
 8007ccc:	681c      	ldr	r4, [r3, #0]
 8007cce:	4d12      	ldr	r5, [pc, #72]	@ (8007d18 <_cbSendTaskList+0xb4>)
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	4413      	add	r3, r2
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	442b      	add	r3, r5
 8007cdc:	330c      	adds	r3, #12
 8007cde:	681d      	ldr	r5, [r3, #0]
 8007ce0:	4e0d      	ldr	r6, [pc, #52]	@ (8007d18 <_cbSendTaskList+0xb4>)
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	009b      	lsls	r3, r3, #2
 8007cec:	4433      	add	r3, r6
 8007cee:	3310      	adds	r3, #16
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	462b      	mov	r3, r5
 8007cf6:	4622      	mov	r2, r4
 8007cf8:	f000 f8be 	bl	8007e78 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	607b      	str	r3, [r7, #4]
 8007d02:	4b06      	ldr	r3, [pc, #24]	@ (8007d1c <_cbSendTaskList+0xb8>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d3b1      	bcc.n	8007c70 <_cbSendTaskList+0xc>
  }
}
 8007d0c:	bf00      	nop
 8007d0e:	bf00      	nop
 8007d10:	370c      	adds	r7, #12
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d16:	bf00      	nop
 8007d18:	20006030 	.word	0x20006030
 8007d1c:	200061c0 	.word	0x200061c0

08007d20 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8007d20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d24:	b082      	sub	sp, #8
 8007d26:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8007d28:	f7fc ff4a 	bl	8004bc0 <xTaskGetTickCountFromISR>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2200      	movs	r2, #0
 8007d30:	469a      	mov	sl, r3
 8007d32:	4693      	mov	fp, r2
 8007d34:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8007d38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	460b      	mov	r3, r1
 8007d40:	f04f 0a00 	mov.w	sl, #0
 8007d44:	f04f 0b00 	mov.w	fp, #0
 8007d48:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8007d4c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8007d50:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8007d54:	4652      	mov	r2, sl
 8007d56:	465b      	mov	r3, fp
 8007d58:	1a14      	subs	r4, r2, r0
 8007d5a:	eb63 0501 	sbc.w	r5, r3, r1
 8007d5e:	f04f 0200 	mov.w	r2, #0
 8007d62:	f04f 0300 	mov.w	r3, #0
 8007d66:	00ab      	lsls	r3, r5, #2
 8007d68:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8007d6c:	00a2      	lsls	r2, r4, #2
 8007d6e:	4614      	mov	r4, r2
 8007d70:	461d      	mov	r5, r3
 8007d72:	eb14 0800 	adds.w	r8, r4, r0
 8007d76:	eb45 0901 	adc.w	r9, r5, r1
 8007d7a:	f04f 0200 	mov.w	r2, #0
 8007d7e:	f04f 0300 	mov.w	r3, #0
 8007d82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007d86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007d8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007d8e:	4690      	mov	r8, r2
 8007d90:	4699      	mov	r9, r3
 8007d92:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8007d96:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8007d9a:	4610      	mov	r0, r2
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	3708      	adds	r7, #8
 8007da0:	46bd      	mov	sp, r7
 8007da2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08007da8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af02      	add	r7, sp, #8
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	60b9      	str	r1, [r7, #8]
 8007db2:	607a      	str	r2, [r7, #4]
 8007db4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8007db6:	2205      	movs	r2, #5
 8007db8:	492b      	ldr	r1, [pc, #172]	@ (8007e68 <SYSVIEW_AddTask+0xc0>)
 8007dba:	68b8      	ldr	r0, [r7, #8]
 8007dbc:	f000 f87d 	bl	8007eba <memcmp>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d04b      	beq.n	8007e5e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8007dc6:	4b29      	ldr	r3, [pc, #164]	@ (8007e6c <SYSVIEW_AddTask+0xc4>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	2b13      	cmp	r3, #19
 8007dcc:	d903      	bls.n	8007dd6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8007dce:	4828      	ldr	r0, [pc, #160]	@ (8007e70 <SYSVIEW_AddTask+0xc8>)
 8007dd0:	f7ff feec 	bl	8007bac <SEGGER_SYSVIEW_Warn>
    return;
 8007dd4:	e044      	b.n	8007e60 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8007dd6:	4b25      	ldr	r3, [pc, #148]	@ (8007e6c <SYSVIEW_AddTask+0xc4>)
 8007dd8:	681a      	ldr	r2, [r3, #0]
 8007dda:	4926      	ldr	r1, [pc, #152]	@ (8007e74 <SYSVIEW_AddTask+0xcc>)
 8007ddc:	4613      	mov	r3, r2
 8007dde:	009b      	lsls	r3, r3, #2
 8007de0:	4413      	add	r3, r2
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	440b      	add	r3, r1
 8007de6:	68fa      	ldr	r2, [r7, #12]
 8007de8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8007dea:	4b20      	ldr	r3, [pc, #128]	@ (8007e6c <SYSVIEW_AddTask+0xc4>)
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	4921      	ldr	r1, [pc, #132]	@ (8007e74 <SYSVIEW_AddTask+0xcc>)
 8007df0:	4613      	mov	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	4413      	add	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	440b      	add	r3, r1
 8007dfa:	3304      	adds	r3, #4
 8007dfc:	68ba      	ldr	r2, [r7, #8]
 8007dfe:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8007e00:	4b1a      	ldr	r3, [pc, #104]	@ (8007e6c <SYSVIEW_AddTask+0xc4>)
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	491b      	ldr	r1, [pc, #108]	@ (8007e74 <SYSVIEW_AddTask+0xcc>)
 8007e06:	4613      	mov	r3, r2
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	4413      	add	r3, r2
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	440b      	add	r3, r1
 8007e10:	3308      	adds	r3, #8
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8007e16:	4b15      	ldr	r3, [pc, #84]	@ (8007e6c <SYSVIEW_AddTask+0xc4>)
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	4916      	ldr	r1, [pc, #88]	@ (8007e74 <SYSVIEW_AddTask+0xcc>)
 8007e1c:	4613      	mov	r3, r2
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	4413      	add	r3, r2
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	440b      	add	r3, r1
 8007e26:	330c      	adds	r3, #12
 8007e28:	683a      	ldr	r2, [r7, #0]
 8007e2a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8007e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8007e6c <SYSVIEW_AddTask+0xc4>)
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	4910      	ldr	r1, [pc, #64]	@ (8007e74 <SYSVIEW_AddTask+0xcc>)
 8007e32:	4613      	mov	r3, r2
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	4413      	add	r3, r2
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	440b      	add	r3, r1
 8007e3c:	3310      	adds	r3, #16
 8007e3e:	69ba      	ldr	r2, [r7, #24]
 8007e40:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8007e42:	4b0a      	ldr	r3, [pc, #40]	@ (8007e6c <SYSVIEW_AddTask+0xc4>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3301      	adds	r3, #1
 8007e48:	4a08      	ldr	r2, [pc, #32]	@ (8007e6c <SYSVIEW_AddTask+0xc4>)
 8007e4a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8007e4c:	69bb      	ldr	r3, [r7, #24]
 8007e4e:	9300      	str	r3, [sp, #0]
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	687a      	ldr	r2, [r7, #4]
 8007e54:	68b9      	ldr	r1, [r7, #8]
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	f000 f80e 	bl	8007e78 <SYSVIEW_SendTaskInfo>
 8007e5c:	e000      	b.n	8007e60 <SYSVIEW_AddTask+0xb8>
    return;
 8007e5e:	bf00      	nop

}
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	08008164 	.word	0x08008164
 8007e6c:	200061c0 	.word	0x200061c0
 8007e70:	0800816c 	.word	0x0800816c
 8007e74:	20006030 	.word	0x20006030

08007e78 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08a      	sub	sp, #40	@ 0x28
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	607a      	str	r2, [r7, #4]
 8007e84:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8007e86:	f107 0310 	add.w	r3, r7, #16
 8007e8a:	2218      	movs	r2, #24
 8007e8c:	2100      	movs	r1, #0
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f000 f823 	bl	8007eda <memset>
  TaskInfo.TaskID     = TaskID;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8007ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea6:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8007ea8:	f107 0310 	add.w	r3, r7, #16
 8007eac:	4618      	mov	r0, r3
 8007eae:	f7ff fa8d 	bl	80073cc <SEGGER_SYSVIEW_SendTaskInfo>
}
 8007eb2:	bf00      	nop
 8007eb4:	3728      	adds	r7, #40	@ 0x28
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}

08007eba <memcmp>:
 8007eba:	b510      	push	{r4, lr}
 8007ebc:	3901      	subs	r1, #1
 8007ebe:	4402      	add	r2, r0
 8007ec0:	4290      	cmp	r0, r2
 8007ec2:	d101      	bne.n	8007ec8 <memcmp+0xe>
 8007ec4:	2000      	movs	r0, #0
 8007ec6:	e005      	b.n	8007ed4 <memcmp+0x1a>
 8007ec8:	7803      	ldrb	r3, [r0, #0]
 8007eca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007ece:	42a3      	cmp	r3, r4
 8007ed0:	d001      	beq.n	8007ed6 <memcmp+0x1c>
 8007ed2:	1b18      	subs	r0, r3, r4
 8007ed4:	bd10      	pop	{r4, pc}
 8007ed6:	3001      	adds	r0, #1
 8007ed8:	e7f2      	b.n	8007ec0 <memcmp+0x6>

08007eda <memset>:
 8007eda:	4402      	add	r2, r0
 8007edc:	4603      	mov	r3, r0
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d100      	bne.n	8007ee4 <memset+0xa>
 8007ee2:	4770      	bx	lr
 8007ee4:	f803 1b01 	strb.w	r1, [r3], #1
 8007ee8:	e7f9      	b.n	8007ede <memset+0x4>
	...

08007eec <_reclaim_reent>:
 8007eec:	4b2d      	ldr	r3, [pc, #180]	@ (8007fa4 <_reclaim_reent+0xb8>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4283      	cmp	r3, r0
 8007ef2:	b570      	push	{r4, r5, r6, lr}
 8007ef4:	4604      	mov	r4, r0
 8007ef6:	d053      	beq.n	8007fa0 <_reclaim_reent+0xb4>
 8007ef8:	69c3      	ldr	r3, [r0, #28]
 8007efa:	b31b      	cbz	r3, 8007f44 <_reclaim_reent+0x58>
 8007efc:	68db      	ldr	r3, [r3, #12]
 8007efe:	b163      	cbz	r3, 8007f1a <_reclaim_reent+0x2e>
 8007f00:	2500      	movs	r5, #0
 8007f02:	69e3      	ldr	r3, [r4, #28]
 8007f04:	68db      	ldr	r3, [r3, #12]
 8007f06:	5959      	ldr	r1, [r3, r5]
 8007f08:	b9b1      	cbnz	r1, 8007f38 <_reclaim_reent+0x4c>
 8007f0a:	3504      	adds	r5, #4
 8007f0c:	2d80      	cmp	r5, #128	@ 0x80
 8007f0e:	d1f8      	bne.n	8007f02 <_reclaim_reent+0x16>
 8007f10:	69e3      	ldr	r3, [r4, #28]
 8007f12:	4620      	mov	r0, r4
 8007f14:	68d9      	ldr	r1, [r3, #12]
 8007f16:	f000 f87b 	bl	8008010 <_free_r>
 8007f1a:	69e3      	ldr	r3, [r4, #28]
 8007f1c:	6819      	ldr	r1, [r3, #0]
 8007f1e:	b111      	cbz	r1, 8007f26 <_reclaim_reent+0x3a>
 8007f20:	4620      	mov	r0, r4
 8007f22:	f000 f875 	bl	8008010 <_free_r>
 8007f26:	69e3      	ldr	r3, [r4, #28]
 8007f28:	689d      	ldr	r5, [r3, #8]
 8007f2a:	b15d      	cbz	r5, 8007f44 <_reclaim_reent+0x58>
 8007f2c:	4629      	mov	r1, r5
 8007f2e:	4620      	mov	r0, r4
 8007f30:	682d      	ldr	r5, [r5, #0]
 8007f32:	f000 f86d 	bl	8008010 <_free_r>
 8007f36:	e7f8      	b.n	8007f2a <_reclaim_reent+0x3e>
 8007f38:	680e      	ldr	r6, [r1, #0]
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f000 f868 	bl	8008010 <_free_r>
 8007f40:	4631      	mov	r1, r6
 8007f42:	e7e1      	b.n	8007f08 <_reclaim_reent+0x1c>
 8007f44:	6961      	ldr	r1, [r4, #20]
 8007f46:	b111      	cbz	r1, 8007f4e <_reclaim_reent+0x62>
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f000 f861 	bl	8008010 <_free_r>
 8007f4e:	69e1      	ldr	r1, [r4, #28]
 8007f50:	b111      	cbz	r1, 8007f58 <_reclaim_reent+0x6c>
 8007f52:	4620      	mov	r0, r4
 8007f54:	f000 f85c 	bl	8008010 <_free_r>
 8007f58:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007f5a:	b111      	cbz	r1, 8007f62 <_reclaim_reent+0x76>
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	f000 f857 	bl	8008010 <_free_r>
 8007f62:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f64:	b111      	cbz	r1, 8007f6c <_reclaim_reent+0x80>
 8007f66:	4620      	mov	r0, r4
 8007f68:	f000 f852 	bl	8008010 <_free_r>
 8007f6c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007f6e:	b111      	cbz	r1, 8007f76 <_reclaim_reent+0x8a>
 8007f70:	4620      	mov	r0, r4
 8007f72:	f000 f84d 	bl	8008010 <_free_r>
 8007f76:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007f78:	b111      	cbz	r1, 8007f80 <_reclaim_reent+0x94>
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f000 f848 	bl	8008010 <_free_r>
 8007f80:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007f82:	b111      	cbz	r1, 8007f8a <_reclaim_reent+0x9e>
 8007f84:	4620      	mov	r0, r4
 8007f86:	f000 f843 	bl	8008010 <_free_r>
 8007f8a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007f8c:	b111      	cbz	r1, 8007f94 <_reclaim_reent+0xa8>
 8007f8e:	4620      	mov	r0, r4
 8007f90:	f000 f83e 	bl	8008010 <_free_r>
 8007f94:	6a23      	ldr	r3, [r4, #32]
 8007f96:	b11b      	cbz	r3, 8007fa0 <_reclaim_reent+0xb4>
 8007f98:	4620      	mov	r0, r4
 8007f9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007f9e:	4718      	bx	r3
 8007fa0:	bd70      	pop	{r4, r5, r6, pc}
 8007fa2:	bf00      	nop
 8007fa4:	20000010 	.word	0x20000010

08007fa8 <__libc_init_array>:
 8007fa8:	b570      	push	{r4, r5, r6, lr}
 8007faa:	4d0d      	ldr	r5, [pc, #52]	@ (8007fe0 <__libc_init_array+0x38>)
 8007fac:	4c0d      	ldr	r4, [pc, #52]	@ (8007fe4 <__libc_init_array+0x3c>)
 8007fae:	1b64      	subs	r4, r4, r5
 8007fb0:	10a4      	asrs	r4, r4, #2
 8007fb2:	2600      	movs	r6, #0
 8007fb4:	42a6      	cmp	r6, r4
 8007fb6:	d109      	bne.n	8007fcc <__libc_init_array+0x24>
 8007fb8:	4d0b      	ldr	r5, [pc, #44]	@ (8007fe8 <__libc_init_array+0x40>)
 8007fba:	4c0c      	ldr	r4, [pc, #48]	@ (8007fec <__libc_init_array+0x44>)
 8007fbc:	f000 f87e 	bl	80080bc <_init>
 8007fc0:	1b64      	subs	r4, r4, r5
 8007fc2:	10a4      	asrs	r4, r4, #2
 8007fc4:	2600      	movs	r6, #0
 8007fc6:	42a6      	cmp	r6, r4
 8007fc8:	d105      	bne.n	8007fd6 <__libc_init_array+0x2e>
 8007fca:	bd70      	pop	{r4, r5, r6, pc}
 8007fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fd0:	4798      	blx	r3
 8007fd2:	3601      	adds	r6, #1
 8007fd4:	e7ee      	b.n	8007fb4 <__libc_init_array+0xc>
 8007fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fda:	4798      	blx	r3
 8007fdc:	3601      	adds	r6, #1
 8007fde:	e7f2      	b.n	8007fc6 <__libc_init_array+0x1e>
 8007fe0:	08008210 	.word	0x08008210
 8007fe4:	08008210 	.word	0x08008210
 8007fe8:	08008210 	.word	0x08008210
 8007fec:	08008214 	.word	0x08008214

08007ff0 <__retarget_lock_acquire_recursive>:
 8007ff0:	4770      	bx	lr

08007ff2 <__retarget_lock_release_recursive>:
 8007ff2:	4770      	bx	lr

08007ff4 <memcpy>:
 8007ff4:	440a      	add	r2, r1
 8007ff6:	4291      	cmp	r1, r2
 8007ff8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ffc:	d100      	bne.n	8008000 <memcpy+0xc>
 8007ffe:	4770      	bx	lr
 8008000:	b510      	push	{r4, lr}
 8008002:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008006:	f803 4f01 	strb.w	r4, [r3, #1]!
 800800a:	4291      	cmp	r1, r2
 800800c:	d1f9      	bne.n	8008002 <memcpy+0xe>
 800800e:	bd10      	pop	{r4, pc}

08008010 <_free_r>:
 8008010:	b538      	push	{r3, r4, r5, lr}
 8008012:	4605      	mov	r5, r0
 8008014:	2900      	cmp	r1, #0
 8008016:	d041      	beq.n	800809c <_free_r+0x8c>
 8008018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800801c:	1f0c      	subs	r4, r1, #4
 800801e:	2b00      	cmp	r3, #0
 8008020:	bfb8      	it	lt
 8008022:	18e4      	addlt	r4, r4, r3
 8008024:	f000 f83e 	bl	80080a4 <__malloc_lock>
 8008028:	4a1d      	ldr	r2, [pc, #116]	@ (80080a0 <_free_r+0x90>)
 800802a:	6813      	ldr	r3, [r2, #0]
 800802c:	b933      	cbnz	r3, 800803c <_free_r+0x2c>
 800802e:	6063      	str	r3, [r4, #4]
 8008030:	6014      	str	r4, [r2, #0]
 8008032:	4628      	mov	r0, r5
 8008034:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008038:	f000 b83a 	b.w	80080b0 <__malloc_unlock>
 800803c:	42a3      	cmp	r3, r4
 800803e:	d908      	bls.n	8008052 <_free_r+0x42>
 8008040:	6820      	ldr	r0, [r4, #0]
 8008042:	1821      	adds	r1, r4, r0
 8008044:	428b      	cmp	r3, r1
 8008046:	bf01      	itttt	eq
 8008048:	6819      	ldreq	r1, [r3, #0]
 800804a:	685b      	ldreq	r3, [r3, #4]
 800804c:	1809      	addeq	r1, r1, r0
 800804e:	6021      	streq	r1, [r4, #0]
 8008050:	e7ed      	b.n	800802e <_free_r+0x1e>
 8008052:	461a      	mov	r2, r3
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	b10b      	cbz	r3, 800805c <_free_r+0x4c>
 8008058:	42a3      	cmp	r3, r4
 800805a:	d9fa      	bls.n	8008052 <_free_r+0x42>
 800805c:	6811      	ldr	r1, [r2, #0]
 800805e:	1850      	adds	r0, r2, r1
 8008060:	42a0      	cmp	r0, r4
 8008062:	d10b      	bne.n	800807c <_free_r+0x6c>
 8008064:	6820      	ldr	r0, [r4, #0]
 8008066:	4401      	add	r1, r0
 8008068:	1850      	adds	r0, r2, r1
 800806a:	4283      	cmp	r3, r0
 800806c:	6011      	str	r1, [r2, #0]
 800806e:	d1e0      	bne.n	8008032 <_free_r+0x22>
 8008070:	6818      	ldr	r0, [r3, #0]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	6053      	str	r3, [r2, #4]
 8008076:	4408      	add	r0, r1
 8008078:	6010      	str	r0, [r2, #0]
 800807a:	e7da      	b.n	8008032 <_free_r+0x22>
 800807c:	d902      	bls.n	8008084 <_free_r+0x74>
 800807e:	230c      	movs	r3, #12
 8008080:	602b      	str	r3, [r5, #0]
 8008082:	e7d6      	b.n	8008032 <_free_r+0x22>
 8008084:	6820      	ldr	r0, [r4, #0]
 8008086:	1821      	adds	r1, r4, r0
 8008088:	428b      	cmp	r3, r1
 800808a:	bf04      	itt	eq
 800808c:	6819      	ldreq	r1, [r3, #0]
 800808e:	685b      	ldreq	r3, [r3, #4]
 8008090:	6063      	str	r3, [r4, #4]
 8008092:	bf04      	itt	eq
 8008094:	1809      	addeq	r1, r1, r0
 8008096:	6021      	streq	r1, [r4, #0]
 8008098:	6054      	str	r4, [r2, #4]
 800809a:	e7ca      	b.n	8008032 <_free_r+0x22>
 800809c:	bd38      	pop	{r3, r4, r5, pc}
 800809e:	bf00      	nop
 80080a0:	20006300 	.word	0x20006300

080080a4 <__malloc_lock>:
 80080a4:	4801      	ldr	r0, [pc, #4]	@ (80080ac <__malloc_lock+0x8>)
 80080a6:	f7ff bfa3 	b.w	8007ff0 <__retarget_lock_acquire_recursive>
 80080aa:	bf00      	nop
 80080ac:	200062fc 	.word	0x200062fc

080080b0 <__malloc_unlock>:
 80080b0:	4801      	ldr	r0, [pc, #4]	@ (80080b8 <__malloc_unlock+0x8>)
 80080b2:	f7ff bf9e 	b.w	8007ff2 <__retarget_lock_release_recursive>
 80080b6:	bf00      	nop
 80080b8:	200062fc 	.word	0x200062fc

080080bc <_init>:
 80080bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080be:	bf00      	nop
 80080c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080c2:	bc08      	pop	{r3}
 80080c4:	469e      	mov	lr, r3
 80080c6:	4770      	bx	lr

080080c8 <_fini>:
 80080c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ca:	bf00      	nop
 80080cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ce:	bc08      	pop	{r3}
 80080d0:	469e      	mov	lr, r3
 80080d2:	4770      	bx	lr
