//Verilog generated by VPR  from post-place-and-route implementation
module fabric_GJC7 (
    input \$auto$clkbufmap.cc:298:execute$3394 ,
    input \$auto$clkbufmap.cc:298:execute$3397 ,
    input \$iopadmap$ADDRA[0] ,
    input \$iopadmap$ADDRA[1] ,
    input \$iopadmap$ADDRA[2] ,
    input \$iopadmap$ADDRA[3] ,
    input \$iopadmap$ADDRA[4] ,
    input \$iopadmap$ADDRA[5] ,
    input \$iopadmap$ADDRA[6] ,
    input \$iopadmap$ADDRA[7] ,
    input \$iopadmap$ADDRA[8] ,
    input \$iopadmap$ADDRB[0] ,
    input \$iopadmap$ADDRB[1] ,
    input \$iopadmap$ADDRB[2] ,
    input \$iopadmap$ADDRB[3] ,
    input \$iopadmap$ADDRB[4] ,
    input \$iopadmap$ADDRB[5] ,
    input \$iopadmap$ADDRB[6] ,
    input \$iopadmap$ADDRB[7] ,
    input \$iopadmap$ADDRB[8] ,
    input \$iopadmap$DIN[0] ,
    input \$iopadmap$DIN[1] ,
    input \$iopadmap$DIN[2] ,
    input \$iopadmap$DIN[3] ,
    input \$iopadmap$DIN[4] ,
    input \$iopadmap$DIN[5] ,
    input \$iopadmap$DIN[6] ,
    input \$iopadmap$DIN[7] ,
    input \$iopadmap$DIN[8] ,
    input \$iopadmap$DIN[9] ,
    input \$iopadmap$DIN[10] ,
    input \$iopadmap$DIN[11] ,
    input \$iopadmap$DIN[12] ,
    input \$iopadmap$DIN[13] ,
    input \$iopadmap$DIN[14] ,
    input \$iopadmap$DIN[15] ,
    input \$iopadmap$DIN[16] ,
    input \$iopadmap$DIN[17] ,
    input \$iopadmap$DIN[18] ,
    input \$iopadmap$DIN[19] ,
    input \$iopadmap$DIN[20] ,
    input \$iopadmap$DIN[21] ,
    input \$iopadmap$DIN[22] ,
    input \$iopadmap$DIN[23] ,
    input \$iopadmap$DIN[24] ,
    input \$iopadmap$DIN[25] ,
    input \$iopadmap$DIN[26] ,
    input \$iopadmap$DIN[27] ,
    input \$iopadmap$DIN[28] ,
    input \$iopadmap$DIN[29] ,
    input \$iopadmap$DIN[30] ,
    input \$iopadmap$DIN[31] ,
    input \$iopadmap$DIN[32] ,
    input \$iopadmap$DIN[33] ,
    input \$iopadmap$DIN[34] ,
    input \$iopadmap$DIN[35] ,
    input \$iopadmap$RE ,
    input \$iopadmap$WE ,
    output \$auto$rs_design_edit.cc:841:execute$3531 ,
    output \$auto$rs_design_edit.cc:841:execute$3532 ,
    output \$auto$rs_design_edit.cc:841:execute$3533 ,
    output \$auto$rs_design_edit.cc:841:execute$3534 ,
    output \$auto$rs_design_edit.cc:841:execute$3535 ,
    output \$auto$rs_design_edit.cc:841:execute$3536 ,
    output \$auto$rs_design_edit.cc:841:execute$3537 ,
    output \$auto$rs_design_edit.cc:841:execute$3538 ,
    output \$auto$rs_design_edit.cc:841:execute$3539 ,
    output \$auto$rs_design_edit.cc:841:execute$3540 ,
    output \$auto$rs_design_edit.cc:841:execute$3541 ,
    output \$auto$rs_design_edit.cc:841:execute$3542 ,
    output \$auto$rs_design_edit.cc:841:execute$3543 ,
    output \$auto$rs_design_edit.cc:841:execute$3544 ,
    output \$auto$rs_design_edit.cc:841:execute$3545 ,
    output \$auto$rs_design_edit.cc:841:execute$3546 ,
    output \$auto$rs_design_edit.cc:841:execute$3547 ,
    output \$auto$rs_design_edit.cc:841:execute$3548 ,
    output \$auto$rs_design_edit.cc:841:execute$3549 ,
    output \$auto$rs_design_edit.cc:841:execute$3550 ,
    output \$auto$rs_design_edit.cc:841:execute$3551 ,
    output \$auto$rs_design_edit.cc:841:execute$3552 ,
    output \$auto$rs_design_edit.cc:841:execute$3553 ,
    output \$auto$rs_design_edit.cc:841:execute$3554 ,
    output \$auto$rs_design_edit.cc:841:execute$3555 ,
    output \$auto$rs_design_edit.cc:841:execute$3556 ,
    output \$auto$rs_design_edit.cc:841:execute$3557 ,
    output \$auto$rs_design_edit.cc:841:execute$3558 ,
    output \$auto$rs_design_edit.cc:841:execute$3559 ,
    output \$auto$rs_design_edit.cc:841:execute$3560 ,
    output \$auto$rs_design_edit.cc:841:execute$3561 ,
    output \$auto$rs_design_edit.cc:841:execute$3562 ,
    output \$auto$rs_design_edit.cc:841:execute$3563 ,
    output \$auto$rs_design_edit.cc:841:execute$3564 ,
    output \$auto$rs_design_edit.cc:841:execute$3565 ,
    output \$auto$rs_design_edit.cc:841:execute$3566 ,
    output \$auto$rs_design_edit.cc:841:execute$3567 ,
    output \$auto$rs_design_edit.cc:841:execute$3568 ,
    output \$auto$rs_design_edit.cc:841:execute$3569 ,
    output \$auto$rs_design_edit.cc:841:execute$3570 ,
    output \$auto$rs_design_edit.cc:841:execute$3571 ,
    output \$auto$rs_design_edit.cc:841:execute$3572 ,
    output \$auto$rs_design_edit.cc:841:execute$3573 ,
    output \$auto$rs_design_edit.cc:841:execute$3574 ,
    output \$auto$rs_design_edit.cc:841:execute$3575 ,
    output \$auto$rs_design_edit.cc:841:execute$3576 ,
    output \$auto$rs_design_edit.cc:841:execute$3577 ,
    output \$auto$rs_design_edit.cc:841:execute$3578 ,
    output \$auto$rs_design_edit.cc:841:execute$3579 ,
    output \$auto$rs_design_edit.cc:841:execute$3580 ,
    output \$auto$rs_design_edit.cc:841:execute$3581 ,
    output \$auto$rs_design_edit.cc:841:execute$3582 ,
    output \$auto$rs_design_edit.cc:841:execute$3583 ,
    output \$auto$rs_design_edit.cc:841:execute$3584 ,
    output \$auto$rs_design_edit.cc:841:execute$3585 ,
    output \$auto$rs_design_edit.cc:841:execute$3586 ,
    output \$auto$rs_design_edit.cc:841:execute$3587 ,
    output \$auto$rs_design_edit.cc:841:execute$3588 ,
    output \$iopadmap$DOUT[0] ,
    output \$iopadmap$DOUT[1] ,
    output \$iopadmap$DOUT[2] ,
    output \$iopadmap$DOUT[3] ,
    output \$iopadmap$DOUT[4] ,
    output \$iopadmap$DOUT[5] ,
    output \$iopadmap$DOUT[6] ,
    output \$iopadmap$DOUT[7] ,
    output \$iopadmap$DOUT[8] ,
    output \$iopadmap$DOUT[9] ,
    output \$iopadmap$DOUT[10] ,
    output \$iopadmap$DOUT[11] ,
    output \$iopadmap$DOUT[12] ,
    output \$iopadmap$DOUT[13] ,
    output \$iopadmap$DOUT[14] ,
    output \$iopadmap$DOUT[15] ,
    output \$iopadmap$DOUT[16] ,
    output \$iopadmap$DOUT[17] ,
    output \$iopadmap$DOUT[18] ,
    output \$iopadmap$DOUT[19] ,
    output \$iopadmap$DOUT[20] ,
    output \$iopadmap$DOUT[21] ,
    output \$iopadmap$DOUT[22] ,
    output \$iopadmap$DOUT[23] ,
    output \$iopadmap$DOUT[24] ,
    output \$iopadmap$DOUT[25] ,
    output \$iopadmap$DOUT[26] ,
    output \$iopadmap$DOUT[27] ,
    output \$iopadmap$DOUT[28] ,
    output \$iopadmap$DOUT[29] ,
    output \$iopadmap$DOUT[30] ,
    output \$iopadmap$DOUT[31] ,
    output \$iopadmap$DOUT[32] ,
    output \$iopadmap$DOUT[33] ,
    output \$iopadmap$DOUT[34] ,
    output \$iopadmap$DOUT[35] 
);

    //Wires
    wire \$auto$clkbufmap.cc:298:execute$3394_output_0_0 ;
    wire \$auto$clkbufmap.cc:298:execute$3397_output_0_0 ;
    wire \$iopadmap$ADDRA[0]_output_0_0 ;
    wire \$iopadmap$ADDRA[1]_output_0_0 ;
    wire \$iopadmap$ADDRA[2]_output_0_0 ;
    wire \$iopadmap$ADDRA[3]_output_0_0 ;
    wire \$iopadmap$ADDRA[4]_output_0_0 ;
    wire \$iopadmap$ADDRA[5]_output_0_0 ;
    wire \$iopadmap$ADDRA[6]_output_0_0 ;
    wire \$iopadmap$ADDRA[7]_output_0_0 ;
    wire \$iopadmap$ADDRA[8]_output_0_0 ;
    wire \$iopadmap$ADDRB[0]_output_0_0 ;
    wire \$iopadmap$ADDRB[1]_output_0_0 ;
    wire \$iopadmap$ADDRB[2]_output_0_0 ;
    wire \$iopadmap$ADDRB[3]_output_0_0 ;
    wire \$iopadmap$ADDRB[4]_output_0_0 ;
    wire \$iopadmap$ADDRB[5]_output_0_0 ;
    wire \$iopadmap$ADDRB[6]_output_0_0 ;
    wire \$iopadmap$ADDRB[7]_output_0_0 ;
    wire \$iopadmap$ADDRB[8]_output_0_0 ;
    wire \$iopadmap$DIN[0]_output_0_0 ;
    wire \$iopadmap$DIN[1]_output_0_0 ;
    wire \$iopadmap$DIN[2]_output_0_0 ;
    wire \$iopadmap$DIN[3]_output_0_0 ;
    wire \$iopadmap$DIN[4]_output_0_0 ;
    wire \$iopadmap$DIN[5]_output_0_0 ;
    wire \$iopadmap$DIN[6]_output_0_0 ;
    wire \$iopadmap$DIN[7]_output_0_0 ;
    wire \$iopadmap$DIN[8]_output_0_0 ;
    wire \$iopadmap$DIN[9]_output_0_0 ;
    wire \$iopadmap$DIN[10]_output_0_0 ;
    wire \$iopadmap$DIN[11]_output_0_0 ;
    wire \$iopadmap$DIN[12]_output_0_0 ;
    wire \$iopadmap$DIN[13]_output_0_0 ;
    wire \$iopadmap$DIN[14]_output_0_0 ;
    wire \$iopadmap$DIN[15]_output_0_0 ;
    wire \$iopadmap$DIN[16]_output_0_0 ;
    wire \$iopadmap$DIN[17]_output_0_0 ;
    wire \$iopadmap$DIN[18]_output_0_0 ;
    wire \$iopadmap$DIN[19]_output_0_0 ;
    wire \$iopadmap$DIN[20]_output_0_0 ;
    wire \$iopadmap$DIN[21]_output_0_0 ;
    wire \$iopadmap$DIN[22]_output_0_0 ;
    wire \$iopadmap$DIN[23]_output_0_0 ;
    wire \$iopadmap$DIN[24]_output_0_0 ;
    wire \$iopadmap$DIN[25]_output_0_0 ;
    wire \$iopadmap$DIN[26]_output_0_0 ;
    wire \$iopadmap$DIN[27]_output_0_0 ;
    wire \$iopadmap$DIN[28]_output_0_0 ;
    wire \$iopadmap$DIN[29]_output_0_0 ;
    wire \$iopadmap$DIN[30]_output_0_0 ;
    wire \$iopadmap$DIN[31]_output_0_0 ;
    wire \$iopadmap$DIN[32]_output_0_0 ;
    wire \$iopadmap$DIN[33]_output_0_0 ;
    wire \$iopadmap$DIN[34]_output_0_0 ;
    wire \$iopadmap$DIN[35]_output_0_0 ;
    wire \$iopadmap$RE_output_0_0 ;
    wire \$iopadmap$WE_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3531_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3532_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3533_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3534_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3535_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3536_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3537_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3538_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3539_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3540_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3541_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3542_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3543_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3544_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3545_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3546_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3547_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3548_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3549_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3550_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3551_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3552_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3553_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3554_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3555_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3556_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3557_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3558_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3559_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3560_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3561_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3562_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3563_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3564_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3565_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3566_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3567_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3568_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3569_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3570_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3571_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3572_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3573_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3574_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3575_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3576_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3577_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3578_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3579_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3580_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3581_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3582_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3583_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3584_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3585_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3586_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3587_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3588_output_0_0 ;
    wire \lut_$iopadmap$DOUT[0]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[1]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[2]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[3]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[4]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[5]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[6]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[7]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[8]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[9]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[10]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[11]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[12]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[13]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[14]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[15]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[16]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[17]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[18]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[19]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[20]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[21]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[22]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[23]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[24]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[25]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[26]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[27]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[28]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[29]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[30]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[31]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[32]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[33]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[34]_output_0_0 ;
    wire \lut_$iopadmap$DOUT[35]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ;
    wire \dffre_$abc$485$lo01_output_0_0 ;
    wire \dffre_emulate_reset_emu_init_sel_73_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_1 ;
    wire \dffre_$abc$485$lo02_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_2 ;
    wire \dffre_$abc$485$lo03_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_3 ;
    wire \dffre_$abc$485$lo04_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_4 ;
    wire \dffre_$abc$485$lo05_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_5 ;
    wire \dffre_$abc$485$lo06_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_6 ;
    wire \dffre_$abc$485$lo07_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_7 ;
    wire \dffre_$abc$485$lo08_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_16 ;
    wire \dffre_$abc$485$lo09_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_8 ;
    wire \dffre_$abc$485$lo10_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_9 ;
    wire \dffre_$abc$485$lo11_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_10 ;
    wire \dffre_$abc$485$lo12_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_11 ;
    wire \dffre_$abc$485$lo13_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_12 ;
    wire \dffre_$abc$485$lo14_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_13 ;
    wire \dffre_$abc$485$lo15_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_14 ;
    wire \dffre_$abc$485$lo16_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_15 ;
    wire \dffre_$abc$485$lo17_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_17 ;
    wire \dffre_$abc$485$lo18_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_0 ;
    wire \dffre_$abc$485$lo19_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_1 ;
    wire \dffre_$abc$485$lo20_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_2 ;
    wire \dffre_$abc$485$lo21_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_3 ;
    wire \dffre_$abc$485$lo22_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_4 ;
    wire \dffre_$abc$485$lo23_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_5 ;
    wire \dffre_$abc$485$lo24_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_6 ;
    wire \dffre_$abc$485$lo25_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_7 ;
    wire \dffre_$abc$485$lo26_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_16 ;
    wire \dffre_$abc$485$lo27_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_8 ;
    wire \dffre_$abc$485$lo28_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_9 ;
    wire \dffre_$abc$485$lo29_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_10 ;
    wire \dffre_$abc$485$lo30_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_11 ;
    wire \dffre_$abc$485$lo31_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_12 ;
    wire \dffre_$abc$485$lo32_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_13 ;
    wire \dffre_$abc$485$lo33_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_14 ;
    wire \dffre_$abc$485$lo34_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_15 ;
    wire \dffre_$abc$485$lo35_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_17 ;
    wire \dffre_$abc$485$lo00_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_0 ;
    wire \lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_2_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_3_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_1_0 ;
    wire \dffre_$abc$485$lo30_clock_0_0 ;
    wire \dffre_$abc$485$lo31_clock_0_0 ;
    wire \dffre_$abc$485$lo32_clock_0_0 ;
    wire \dffre_$abc$485$lo33_clock_0_0 ;
    wire \dffre_$abc$485$lo34_clock_0_0 ;
    wire \dffre_$abc$485$lo35_clock_0_0 ;
    wire \dffre_$abc$485$lo29_clock_0_0 ;
    wire \dffre_$abc$485$lo01_clock_0_0 ;
    wire \dffre_$abc$485$lo25_clock_0_0 ;
    wire \dffre_$abc$485$lo24_clock_0_0 ;
    wire \dffre_$abc$485$lo00_clock_0_0 ;
    wire \dffre_$abc$485$lo27_clock_0_0 ;
    wire \dffre_$abc$485$lo02_clock_0_0 ;
    wire \dffre_$abc$485$lo23_clock_0_0 ;
    wire \dffre_$abc$485$lo28_clock_0_0 ;
    wire \dffre_$abc$485$lo26_clock_0_0 ;
    wire \dffre_$abc$485$lo17_clock_0_0 ;
    wire \dffre_$abc$485$lo21_clock_0_0 ;
    wire \dffre_$abc$485$lo03_clock_0_0 ;
    wire \dffre_$abc$485$lo20_clock_0_0 ;
    wire \dffre_$abc$485$lo22_clock_0_0 ;
    wire \dffre_$abc$485$lo16_clock_0_0 ;
    wire \dffre_$abc$485$lo19_clock_0_0 ;
    wire \dffre_$abc$485$lo18_clock_0_0 ;
    wire \dffre_$abc$485$lo10_clock_0_0 ;
    wire \dffre_$abc$485$lo04_clock_0_0 ;
    wire \dffre_$abc$485$lo15_clock_0_0 ;
    wire \dffre_$abc$485$lo13_clock_0_0 ;
    wire \dffre_$abc$485$lo14_clock_0_0 ;
    wire \dffre_$abc$485$lo09_clock_0_0 ;
    wire \dffre_$abc$485$lo12_clock_0_0 ;
    wire \dffre_$abc$485$lo11_clock_0_0 ;
    wire \dffre_emulate_reset_emu_init_sel_73_clock_0_0 ;
    wire \dffre_$abc$485$lo05_clock_0_0 ;
    wire \dffre_$abc$485$lo08_clock_0_0 ;
    wire \dffre_$abc$485$lo06_clock_0_0 ;
    wire \dffre_$abc$485$lo07_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2437:execute$69_clock_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_5 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_5 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_6 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_6 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_7 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_7 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_8 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_8 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_9 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_9 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_10 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_10 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_11 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_11 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_12 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_12 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_13 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_13 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_5 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_5 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_6 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_6 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_7 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_7 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_8 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_8 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_9 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_9 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_10 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_10 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_11 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_11 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_12 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_12 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_13 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_13 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_2 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_3 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_4 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_5 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_6 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_7 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_16 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_8 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_9 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_10 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_11 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_12 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_13 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_14 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_15 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_17 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_2 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_3 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_4 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_5 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_6 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_7 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_16 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_8 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_9 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_10 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_11 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_12 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_13 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_14 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_15 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_17 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_4_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_5_0 ;
    wire \dffre_emulate_reset_emu_init_sel_73_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2437:execute$69_input_0_0 ;
    wire \lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_input_0_2 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_16_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_17_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_1 ;
    wire \$auto$rs_design_edit.cc:841:execute$3531_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3532_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3533_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3534_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3535_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3536_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3537_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3538_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3539_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3540_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3541_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3542_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3543_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3544_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3545_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3546_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3547_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3548_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3549_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3550_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3551_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3552_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3553_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3554_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3555_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3556_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3557_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3558_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3559_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3560_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3561_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3562_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3563_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3564_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3565_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3566_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3567_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3568_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3569_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3570_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3571_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3572_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3573_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3574_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3575_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3576_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3577_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3578_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3579_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3580_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3581_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3582_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3583_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3584_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3585_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3586_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3587_input_0_0 ;
    wire \$auto$rs_design_edit.cc:841:execute$3588_input_0_0 ;
    wire \dffre_$abc$485$lo00_input_0_0 ;
    wire \$iopadmap$DOUT[0]_input_0_0 ;
    wire \dffre_$abc$485$lo01_input_0_0 ;
    wire \$iopadmap$DOUT[1]_input_0_0 ;
    wire \dffre_$abc$485$lo02_input_0_0 ;
    wire \$iopadmap$DOUT[2]_input_0_0 ;
    wire \dffre_$abc$485$lo03_input_0_0 ;
    wire \$iopadmap$DOUT[3]_input_0_0 ;
    wire \dffre_$abc$485$lo04_input_0_0 ;
    wire \$iopadmap$DOUT[4]_input_0_0 ;
    wire \dffre_$abc$485$lo05_input_0_0 ;
    wire \$iopadmap$DOUT[5]_input_0_0 ;
    wire \dffre_$abc$485$lo06_input_0_0 ;
    wire \$iopadmap$DOUT[6]_input_0_0 ;
    wire \dffre_$abc$485$lo07_input_0_0 ;
    wire \$iopadmap$DOUT[7]_input_0_0 ;
    wire \dffre_$abc$485$lo08_input_0_0 ;
    wire \$iopadmap$DOUT[8]_input_0_0 ;
    wire \dffre_$abc$485$lo09_input_0_0 ;
    wire \$iopadmap$DOUT[9]_input_0_0 ;
    wire \dffre_$abc$485$lo10_input_0_0 ;
    wire \$iopadmap$DOUT[10]_input_0_0 ;
    wire \dffre_$abc$485$lo11_input_0_0 ;
    wire \$iopadmap$DOUT[11]_input_0_0 ;
    wire \dffre_$abc$485$lo12_input_0_0 ;
    wire \$iopadmap$DOUT[12]_input_0_0 ;
    wire \dffre_$abc$485$lo13_input_0_0 ;
    wire \$iopadmap$DOUT[13]_input_0_0 ;
    wire \dffre_$abc$485$lo14_input_0_0 ;
    wire \$iopadmap$DOUT[14]_input_0_0 ;
    wire \dffre_$abc$485$lo15_input_0_0 ;
    wire \$iopadmap$DOUT[15]_input_0_0 ;
    wire \dffre_$abc$485$lo16_input_0_0 ;
    wire \$iopadmap$DOUT[16]_input_0_0 ;
    wire \dffre_$abc$485$lo17_input_0_0 ;
    wire \$iopadmap$DOUT[17]_input_0_0 ;
    wire \dffre_$abc$485$lo18_input_0_0 ;
    wire \$iopadmap$DOUT[18]_input_0_0 ;
    wire \dffre_$abc$485$lo19_input_0_0 ;
    wire \$iopadmap$DOUT[19]_input_0_0 ;
    wire \dffre_$abc$485$lo20_input_0_0 ;
    wire \$iopadmap$DOUT[20]_input_0_0 ;
    wire \dffre_$abc$485$lo21_input_0_0 ;
    wire \$iopadmap$DOUT[21]_input_0_0 ;
    wire \dffre_$abc$485$lo22_input_0_0 ;
    wire \$iopadmap$DOUT[22]_input_0_0 ;
    wire \dffre_$abc$485$lo23_input_0_0 ;
    wire \$iopadmap$DOUT[23]_input_0_0 ;
    wire \dffre_$abc$485$lo24_input_0_0 ;
    wire \$iopadmap$DOUT[24]_input_0_0 ;
    wire \dffre_$abc$485$lo25_input_0_0 ;
    wire \$iopadmap$DOUT[25]_input_0_0 ;
    wire \dffre_$abc$485$lo26_input_0_0 ;
    wire \$iopadmap$DOUT[26]_input_0_0 ;
    wire \dffre_$abc$485$lo27_input_0_0 ;
    wire \$iopadmap$DOUT[27]_input_0_0 ;
    wire \dffre_$abc$485$lo28_input_0_0 ;
    wire \$iopadmap$DOUT[28]_input_0_0 ;
    wire \dffre_$abc$485$lo29_input_0_0 ;
    wire \$iopadmap$DOUT[29]_input_0_0 ;
    wire \dffre_$abc$485$lo30_input_0_0 ;
    wire \$iopadmap$DOUT[30]_input_0_0 ;
    wire \dffre_$abc$485$lo31_input_0_0 ;
    wire \$iopadmap$DOUT[31]_input_0_0 ;
    wire \dffre_$abc$485$lo32_input_0_0 ;
    wire \$iopadmap$DOUT[32]_input_0_0 ;
    wire \dffre_$abc$485$lo33_input_0_0 ;
    wire \$iopadmap$DOUT[33]_input_0_0 ;
    wire \dffre_$abc$485$lo34_input_0_0 ;
    wire \$iopadmap$DOUT[34]_input_0_0 ;
    wire \dffre_$abc$485$lo35_input_0_0 ;
    wire \$iopadmap$DOUT[35]_input_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_2 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_3 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_4 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_14 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_2 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_3 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_4 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_6_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_7_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_2 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_3 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_4 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_14 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_2 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_3 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_4 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_14_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_15_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_20_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_21_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_2 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_3 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_4 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_5 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_6 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_7 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_8 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_9 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_10 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_11 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_12 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_13 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_14 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_15 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_16 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_17 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_0 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_1 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_2 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_3 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_4 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_5 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_6 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_7 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_8 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_9 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_10 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_11 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_12 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_13 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_14 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_15 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_16 ;
    wire \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_17 ;
    wire \dffre_$abc$485$lo30_input_1_0 ;
    wire \dffre_$abc$485$lo31_input_1_0 ;
    wire \dffre_$abc$485$lo32_input_1_0 ;
    wire \dffre_$abc$485$lo33_input_1_0 ;
    wire \dffre_$abc$485$lo34_input_1_0 ;
    wire \dffre_$abc$485$lo35_input_1_0 ;
    wire \dffre_$abc$485$lo29_input_1_0 ;
    wire \dffre_$abc$485$lo01_input_1_0 ;
    wire \dffre_$abc$485$lo25_input_1_0 ;
    wire \dffre_$abc$485$lo24_input_1_0 ;
    wire \dffre_$abc$485$lo00_input_1_0 ;
    wire \dffre_$abc$485$lo27_input_1_0 ;
    wire \dffre_$abc$485$lo02_input_1_0 ;
    wire \dffre_$abc$485$lo23_input_1_0 ;
    wire \dffre_$abc$485$lo28_input_1_0 ;
    wire \dffre_$abc$485$lo26_input_1_0 ;
    wire \dffre_$abc$485$lo17_input_1_0 ;
    wire \dffre_$abc$485$lo21_input_1_0 ;
    wire \dffre_$abc$485$lo03_input_1_0 ;
    wire \dffre_$abc$485$lo20_input_1_0 ;
    wire \dffre_$abc$485$lo22_input_1_0 ;
    wire \dffre_$abc$485$lo16_input_1_0 ;
    wire \dffre_$abc$485$lo19_input_1_0 ;
    wire \dffre_$abc$485$lo18_input_1_0 ;
    wire \dffre_$abc$485$lo10_input_1_0 ;
    wire \dffre_$abc$485$lo04_input_1_0 ;
    wire \dffre_$abc$485$lo15_input_1_0 ;
    wire \dffre_$abc$485$lo13_input_1_0 ;
    wire \dffre_$abc$485$lo14_input_1_0 ;
    wire \dffre_$abc$485$lo09_input_1_0 ;
    wire \dffre_$abc$485$lo12_input_1_0 ;
    wire \dffre_$abc$485$lo11_input_1_0 ;
    wire \dffre_emulate_reset_emu_init_sel_73_input_0_0 ;
    wire \dffre_emulate_reset_emu_init_sel_73_input_1_0 ;
    wire \dffre_$abc$485$lo05_input_1_0 ;
    wire \dffre_$abc$485$lo08_input_1_0 ;
    wire \dffre_$abc$485$lo06_input_1_0 ;
    wire \dffre_$abc$485$lo07_input_1_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3540_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3541_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2437:execute$69_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2437:execute$69_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3531_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3543_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3532_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3544_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3545_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3546_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3547_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3550_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3551_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3548_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3549_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3556_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3557_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3553_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3552_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3555_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3554_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3533_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3559_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3560_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3561_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3562_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3563_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3566_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3567_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3564_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3565_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3572_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3573_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3568_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3569_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3571_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3570_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3534_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3575_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3576_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3577_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3578_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3579_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3582_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3583_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3580_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3581_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3588_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3574_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3584_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3585_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3587_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3586_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3535_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3558_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3542_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3539_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3538_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3537_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:841:execute$3536_input_0_1 ;
    wire \lut_$iopadmap$DOUT[30]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[31]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[32]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[33]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[34]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[35]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[29]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[1]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[25]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[24]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[0]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[27]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[2]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[23]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[28]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[26]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[17]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[21]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[3]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[20]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[22]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[16]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[19]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[18]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[10]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[4]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[15]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[13]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[14]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[9]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[12]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[11]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[5]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[8]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[6]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[7]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[1]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[30]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[31]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[32]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[33]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[34]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[35]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[29]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[1]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[25]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[24]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[0]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[27]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[2]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[23]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[28]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[26]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[17]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[21]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[3]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[20]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[22]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[16]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[19]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[18]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[10]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[4]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[15]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[13]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[14]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[9]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[12]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[11]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[5]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[8]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[6]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[7]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[1]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[2]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[2]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[3]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[3]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[4]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[4]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[5]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[5]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[6]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[6]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[7]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[7]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[8]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[8]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[9]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[9]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[10]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[10]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[11]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[11]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[12]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[12]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[13]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[13]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[14]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[14]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[15]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[15]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[16]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[16]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[17]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[17]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[18]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[18]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[19]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[19]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[20]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[20]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[21]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[21]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[22]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[22]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[23]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[23]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[24]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[24]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[25]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[25]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[26]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[26]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[27]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[27]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[28]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[28]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[29]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[29]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[30]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[30]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[31]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[31]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[32]_input_0_0 ;
    wire \lut_$iopadmap$DOUT[32]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[33]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[33]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[34]_input_0_3 ;
    wire \lut_$iopadmap$DOUT[34]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[35]_input_0_4 ;
    wire \lut_$iopadmap$DOUT[35]_input_0_2 ;
    wire \lut_$iopadmap$DOUT[0]_input_0_1 ;
    wire \lut_$iopadmap$DOUT[0]_input_0_2 ;
    wire \dffre_$abc$485$lo30_input_2_0 ;
    wire \dffre_$abc$485$lo31_input_2_0 ;
    wire \dffre_$abc$485$lo32_input_2_0 ;
    wire \dffre_$abc$485$lo33_input_2_0 ;
    wire \dffre_$abc$485$lo34_input_2_0 ;
    wire \dffre_$abc$485$lo35_input_2_0 ;
    wire \dffre_$abc$485$lo29_input_2_0 ;
    wire \dffre_$abc$485$lo01_input_2_0 ;
    wire \dffre_$abc$485$lo25_input_2_0 ;
    wire \dffre_$abc$485$lo24_input_2_0 ;
    wire \dffre_$abc$485$lo00_input_2_0 ;
    wire \dffre_$abc$485$lo27_input_2_0 ;
    wire \dffre_$abc$485$lo02_input_2_0 ;
    wire \dffre_$abc$485$lo23_input_2_0 ;
    wire \dffre_$abc$485$lo28_input_2_0 ;
    wire \dffre_$abc$485$lo26_input_2_0 ;
    wire \dffre_$abc$485$lo17_input_2_0 ;
    wire \dffre_$abc$485$lo21_input_2_0 ;
    wire \dffre_$abc$485$lo03_input_2_0 ;
    wire \dffre_$abc$485$lo20_input_2_0 ;
    wire \dffre_$abc$485$lo22_input_2_0 ;
    wire \dffre_$abc$485$lo16_input_2_0 ;
    wire \dffre_$abc$485$lo19_input_2_0 ;
    wire \dffre_$abc$485$lo18_input_2_0 ;
    wire \dffre_$abc$485$lo10_input_2_0 ;
    wire \dffre_$abc$485$lo04_input_2_0 ;
    wire \dffre_$abc$485$lo15_input_2_0 ;
    wire \dffre_$abc$485$lo13_input_2_0 ;
    wire \dffre_$abc$485$lo14_input_2_0 ;
    wire \dffre_$abc$485$lo09_input_2_0 ;
    wire \dffre_$abc$485$lo12_input_2_0 ;
    wire \dffre_$abc$485$lo11_input_2_0 ;
    wire \dffre_$abc$485$lo05_input_2_0 ;
    wire \dffre_$abc$485$lo08_input_2_0 ;
    wire \dffre_$abc$485$lo06_input_2_0 ;
    wire \dffre_$abc$485$lo07_input_2_0 ;

    //IO assignments
    assign \$auto$rs_design_edit.cc:841:execute$3531  = \$auto$rs_design_edit.cc:841:execute$3531_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3532  = \$auto$rs_design_edit.cc:841:execute$3532_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3533  = \$auto$rs_design_edit.cc:841:execute$3533_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3534  = \$auto$rs_design_edit.cc:841:execute$3534_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3535  = \$auto$rs_design_edit.cc:841:execute$3535_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3536  = \$auto$rs_design_edit.cc:841:execute$3536_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3537  = \$auto$rs_design_edit.cc:841:execute$3537_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3538  = \$auto$rs_design_edit.cc:841:execute$3538_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3539  = \$auto$rs_design_edit.cc:841:execute$3539_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3540  = \$auto$rs_design_edit.cc:841:execute$3540_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3541  = \$auto$rs_design_edit.cc:841:execute$3541_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3542  = \$auto$rs_design_edit.cc:841:execute$3542_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3543  = \$auto$rs_design_edit.cc:841:execute$3543_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3544  = \$auto$rs_design_edit.cc:841:execute$3544_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3545  = \$auto$rs_design_edit.cc:841:execute$3545_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3546  = \$auto$rs_design_edit.cc:841:execute$3546_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3547  = \$auto$rs_design_edit.cc:841:execute$3547_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3548  = \$auto$rs_design_edit.cc:841:execute$3548_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3549  = \$auto$rs_design_edit.cc:841:execute$3549_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3550  = \$auto$rs_design_edit.cc:841:execute$3550_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3551  = \$auto$rs_design_edit.cc:841:execute$3551_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3552  = \$auto$rs_design_edit.cc:841:execute$3552_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3553  = \$auto$rs_design_edit.cc:841:execute$3553_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3554  = \$auto$rs_design_edit.cc:841:execute$3554_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3555  = \$auto$rs_design_edit.cc:841:execute$3555_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3556  = \$auto$rs_design_edit.cc:841:execute$3556_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3557  = \$auto$rs_design_edit.cc:841:execute$3557_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3558  = \$auto$rs_design_edit.cc:841:execute$3558_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3559  = \$auto$rs_design_edit.cc:841:execute$3559_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3560  = \$auto$rs_design_edit.cc:841:execute$3560_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3561  = \$auto$rs_design_edit.cc:841:execute$3561_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3562  = \$auto$rs_design_edit.cc:841:execute$3562_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3563  = \$auto$rs_design_edit.cc:841:execute$3563_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3564  = \$auto$rs_design_edit.cc:841:execute$3564_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3565  = \$auto$rs_design_edit.cc:841:execute$3565_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3566  = \$auto$rs_design_edit.cc:841:execute$3566_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3567  = \$auto$rs_design_edit.cc:841:execute$3567_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3568  = \$auto$rs_design_edit.cc:841:execute$3568_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3569  = \$auto$rs_design_edit.cc:841:execute$3569_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3570  = \$auto$rs_design_edit.cc:841:execute$3570_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3571  = \$auto$rs_design_edit.cc:841:execute$3571_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3572  = \$auto$rs_design_edit.cc:841:execute$3572_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3573  = \$auto$rs_design_edit.cc:841:execute$3573_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3574  = \$auto$rs_design_edit.cc:841:execute$3574_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3575  = \$auto$rs_design_edit.cc:841:execute$3575_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3576  = \$auto$rs_design_edit.cc:841:execute$3576_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3577  = \$auto$rs_design_edit.cc:841:execute$3577_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3578  = \$auto$rs_design_edit.cc:841:execute$3578_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3579  = \$auto$rs_design_edit.cc:841:execute$3579_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3580  = \$auto$rs_design_edit.cc:841:execute$3580_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3581  = \$auto$rs_design_edit.cc:841:execute$3581_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3582  = \$auto$rs_design_edit.cc:841:execute$3582_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3583  = \$auto$rs_design_edit.cc:841:execute$3583_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3584  = \$auto$rs_design_edit.cc:841:execute$3584_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3585  = \$auto$rs_design_edit.cc:841:execute$3585_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3586  = \$auto$rs_design_edit.cc:841:execute$3586_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3587  = \$auto$rs_design_edit.cc:841:execute$3587_input_0_0 ;
    assign \$auto$rs_design_edit.cc:841:execute$3588  = \$auto$rs_design_edit.cc:841:execute$3588_input_0_0 ;
    assign \$iopadmap$DOUT[0]  = \$iopadmap$DOUT[0]_input_0_0 ;
    assign \$iopadmap$DOUT[1]  = \$iopadmap$DOUT[1]_input_0_0 ;
    assign \$iopadmap$DOUT[2]  = \$iopadmap$DOUT[2]_input_0_0 ;
    assign \$iopadmap$DOUT[3]  = \$iopadmap$DOUT[3]_input_0_0 ;
    assign \$iopadmap$DOUT[4]  = \$iopadmap$DOUT[4]_input_0_0 ;
    assign \$iopadmap$DOUT[5]  = \$iopadmap$DOUT[5]_input_0_0 ;
    assign \$iopadmap$DOUT[6]  = \$iopadmap$DOUT[6]_input_0_0 ;
    assign \$iopadmap$DOUT[7]  = \$iopadmap$DOUT[7]_input_0_0 ;
    assign \$iopadmap$DOUT[8]  = \$iopadmap$DOUT[8]_input_0_0 ;
    assign \$iopadmap$DOUT[9]  = \$iopadmap$DOUT[9]_input_0_0 ;
    assign \$iopadmap$DOUT[10]  = \$iopadmap$DOUT[10]_input_0_0 ;
    assign \$iopadmap$DOUT[11]  = \$iopadmap$DOUT[11]_input_0_0 ;
    assign \$iopadmap$DOUT[12]  = \$iopadmap$DOUT[12]_input_0_0 ;
    assign \$iopadmap$DOUT[13]  = \$iopadmap$DOUT[13]_input_0_0 ;
    assign \$iopadmap$DOUT[14]  = \$iopadmap$DOUT[14]_input_0_0 ;
    assign \$iopadmap$DOUT[15]  = \$iopadmap$DOUT[15]_input_0_0 ;
    assign \$iopadmap$DOUT[16]  = \$iopadmap$DOUT[16]_input_0_0 ;
    assign \$iopadmap$DOUT[17]  = \$iopadmap$DOUT[17]_input_0_0 ;
    assign \$iopadmap$DOUT[18]  = \$iopadmap$DOUT[18]_input_0_0 ;
    assign \$iopadmap$DOUT[19]  = \$iopadmap$DOUT[19]_input_0_0 ;
    assign \$iopadmap$DOUT[20]  = \$iopadmap$DOUT[20]_input_0_0 ;
    assign \$iopadmap$DOUT[21]  = \$iopadmap$DOUT[21]_input_0_0 ;
    assign \$iopadmap$DOUT[22]  = \$iopadmap$DOUT[22]_input_0_0 ;
    assign \$iopadmap$DOUT[23]  = \$iopadmap$DOUT[23]_input_0_0 ;
    assign \$iopadmap$DOUT[24]  = \$iopadmap$DOUT[24]_input_0_0 ;
    assign \$iopadmap$DOUT[25]  = \$iopadmap$DOUT[25]_input_0_0 ;
    assign \$iopadmap$DOUT[26]  = \$iopadmap$DOUT[26]_input_0_0 ;
    assign \$iopadmap$DOUT[27]  = \$iopadmap$DOUT[27]_input_0_0 ;
    assign \$iopadmap$DOUT[28]  = \$iopadmap$DOUT[28]_input_0_0 ;
    assign \$iopadmap$DOUT[29]  = \$iopadmap$DOUT[29]_input_0_0 ;
    assign \$iopadmap$DOUT[30]  = \$iopadmap$DOUT[30]_input_0_0 ;
    assign \$iopadmap$DOUT[31]  = \$iopadmap$DOUT[31]_input_0_0 ;
    assign \$iopadmap$DOUT[32]  = \$iopadmap$DOUT[32]_input_0_0 ;
    assign \$iopadmap$DOUT[33]  = \$iopadmap$DOUT[33]_input_0_0 ;
    assign \$iopadmap$DOUT[34]  = \$iopadmap$DOUT[34]_input_0_0 ;
    assign \$iopadmap$DOUT[35]  = \$iopadmap$DOUT[35]_input_0_0 ;
    assign \$auto$clkbufmap.cc:298:execute$3394_output_0_0  = \$auto$clkbufmap.cc:298:execute$3394 ;
    assign \$auto$clkbufmap.cc:298:execute$3397_output_0_0  = \$auto$clkbufmap.cc:298:execute$3397 ;
    assign \$iopadmap$ADDRA[0]_output_0_0  = \$iopadmap$ADDRA[0] ;
    assign \$iopadmap$ADDRA[1]_output_0_0  = \$iopadmap$ADDRA[1] ;
    assign \$iopadmap$ADDRA[2]_output_0_0  = \$iopadmap$ADDRA[2] ;
    assign \$iopadmap$ADDRA[3]_output_0_0  = \$iopadmap$ADDRA[3] ;
    assign \$iopadmap$ADDRA[4]_output_0_0  = \$iopadmap$ADDRA[4] ;
    assign \$iopadmap$ADDRA[5]_output_0_0  = \$iopadmap$ADDRA[5] ;
    assign \$iopadmap$ADDRA[6]_output_0_0  = \$iopadmap$ADDRA[6] ;
    assign \$iopadmap$ADDRA[7]_output_0_0  = \$iopadmap$ADDRA[7] ;
    assign \$iopadmap$ADDRA[8]_output_0_0  = \$iopadmap$ADDRA[8] ;
    assign \$iopadmap$ADDRB[0]_output_0_0  = \$iopadmap$ADDRB[0] ;
    assign \$iopadmap$ADDRB[1]_output_0_0  = \$iopadmap$ADDRB[1] ;
    assign \$iopadmap$ADDRB[2]_output_0_0  = \$iopadmap$ADDRB[2] ;
    assign \$iopadmap$ADDRB[3]_output_0_0  = \$iopadmap$ADDRB[3] ;
    assign \$iopadmap$ADDRB[4]_output_0_0  = \$iopadmap$ADDRB[4] ;
    assign \$iopadmap$ADDRB[5]_output_0_0  = \$iopadmap$ADDRB[5] ;
    assign \$iopadmap$ADDRB[6]_output_0_0  = \$iopadmap$ADDRB[6] ;
    assign \$iopadmap$ADDRB[7]_output_0_0  = \$iopadmap$ADDRB[7] ;
    assign \$iopadmap$ADDRB[8]_output_0_0  = \$iopadmap$ADDRB[8] ;
    assign \$iopadmap$DIN[0]_output_0_0  = \$iopadmap$DIN[0] ;
    assign \$iopadmap$DIN[1]_output_0_0  = \$iopadmap$DIN[1] ;
    assign \$iopadmap$DIN[2]_output_0_0  = \$iopadmap$DIN[2] ;
    assign \$iopadmap$DIN[3]_output_0_0  = \$iopadmap$DIN[3] ;
    assign \$iopadmap$DIN[4]_output_0_0  = \$iopadmap$DIN[4] ;
    assign \$iopadmap$DIN[5]_output_0_0  = \$iopadmap$DIN[5] ;
    assign \$iopadmap$DIN[6]_output_0_0  = \$iopadmap$DIN[6] ;
    assign \$iopadmap$DIN[7]_output_0_0  = \$iopadmap$DIN[7] ;
    assign \$iopadmap$DIN[8]_output_0_0  = \$iopadmap$DIN[8] ;
    assign \$iopadmap$DIN[9]_output_0_0  = \$iopadmap$DIN[9] ;
    assign \$iopadmap$DIN[10]_output_0_0  = \$iopadmap$DIN[10] ;
    assign \$iopadmap$DIN[11]_output_0_0  = \$iopadmap$DIN[11] ;
    assign \$iopadmap$DIN[12]_output_0_0  = \$iopadmap$DIN[12] ;
    assign \$iopadmap$DIN[13]_output_0_0  = \$iopadmap$DIN[13] ;
    assign \$iopadmap$DIN[14]_output_0_0  = \$iopadmap$DIN[14] ;
    assign \$iopadmap$DIN[15]_output_0_0  = \$iopadmap$DIN[15] ;
    assign \$iopadmap$DIN[16]_output_0_0  = \$iopadmap$DIN[16] ;
    assign \$iopadmap$DIN[17]_output_0_0  = \$iopadmap$DIN[17] ;
    assign \$iopadmap$DIN[18]_output_0_0  = \$iopadmap$DIN[18] ;
    assign \$iopadmap$DIN[19]_output_0_0  = \$iopadmap$DIN[19] ;
    assign \$iopadmap$DIN[20]_output_0_0  = \$iopadmap$DIN[20] ;
    assign \$iopadmap$DIN[21]_output_0_0  = \$iopadmap$DIN[21] ;
    assign \$iopadmap$DIN[22]_output_0_0  = \$iopadmap$DIN[22] ;
    assign \$iopadmap$DIN[23]_output_0_0  = \$iopadmap$DIN[23] ;
    assign \$iopadmap$DIN[24]_output_0_0  = \$iopadmap$DIN[24] ;
    assign \$iopadmap$DIN[25]_output_0_0  = \$iopadmap$DIN[25] ;
    assign \$iopadmap$DIN[26]_output_0_0  = \$iopadmap$DIN[26] ;
    assign \$iopadmap$DIN[27]_output_0_0  = \$iopadmap$DIN[27] ;
    assign \$iopadmap$DIN[28]_output_0_0  = \$iopadmap$DIN[28] ;
    assign \$iopadmap$DIN[29]_output_0_0  = \$iopadmap$DIN[29] ;
    assign \$iopadmap$DIN[30]_output_0_0  = \$iopadmap$DIN[30] ;
    assign \$iopadmap$DIN[31]_output_0_0  = \$iopadmap$DIN[31] ;
    assign \$iopadmap$DIN[32]_output_0_0  = \$iopadmap$DIN[32] ;
    assign \$iopadmap$DIN[33]_output_0_0  = \$iopadmap$DIN[33] ;
    assign \$iopadmap$DIN[34]_output_0_0  = \$iopadmap$DIN[34] ;
    assign \$iopadmap$DIN[35]_output_0_0  = \$iopadmap$DIN[35] ;
    assign \$iopadmap$RE_output_0_0  = \$iopadmap$RE ;
    assign \$iopadmap$WE_output_0_0  = \$iopadmap$WE ;

    //Interconnect
    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3394_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_2_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3394_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_2_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3394_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_3_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3394_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_3_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_1_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_1_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo30_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo30_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo31_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo31_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo32_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo32_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo33_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo33_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo34_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo34_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo35_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo35_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo29_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo29_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo01_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo01_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo25_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo25_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo24_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo24_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo00_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo00_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo27_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo27_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo02_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo02_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo23_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo23_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo28_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo28_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo26_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo26_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo17_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo17_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo21_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo21_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo03_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo03_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo20_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo20_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo22_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo22_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo16_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo16_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo19_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo19_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo18_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo18_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo10_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo10_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo04_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo04_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo15_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo15_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo13_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo13_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo14_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo14_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo09_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo09_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo12_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo12_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo11_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo11_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_emulate_reset_emu_init_sel_73_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_emulate_reset_emu_init_sel_73_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo05_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo05_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo08_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo08_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo06_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo06_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$abc$485$lo07_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$abc$485$lo07_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$3397_output_0_0_to_dffre_$auto$memory_libmap.cc:2437:execute$69_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$3397_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2437:execute$69_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[0]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_5  (
        .datain(\$iopadmap$ADDRA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[0]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_5  (
        .datain(\$iopadmap$ADDRA[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[1]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_6  (
        .datain(\$iopadmap$ADDRA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[1]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_6  (
        .datain(\$iopadmap$ADDRA[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[2]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_7  (
        .datain(\$iopadmap$ADDRA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[2]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_7  (
        .datain(\$iopadmap$ADDRA[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[3]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_8  (
        .datain(\$iopadmap$ADDRA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[3]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_8  (
        .datain(\$iopadmap$ADDRA[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[4]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_9  (
        .datain(\$iopadmap$ADDRA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[4]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_9  (
        .datain(\$iopadmap$ADDRA[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[5]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_10  (
        .datain(\$iopadmap$ADDRA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[5]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_10  (
        .datain(\$iopadmap$ADDRA[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[6]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_11  (
        .datain(\$iopadmap$ADDRA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[6]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_11  (
        .datain(\$iopadmap$ADDRA[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[7]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_12  (
        .datain(\$iopadmap$ADDRA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[7]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_12  (
        .datain(\$iopadmap$ADDRA[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[8]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_13  (
        .datain(\$iopadmap$ADDRA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRA[8]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_13  (
        .datain(\$iopadmap$ADDRA[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[0]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_5  (
        .datain(\$iopadmap$ADDRB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[0]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_5  (
        .datain(\$iopadmap$ADDRB[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[1]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_6  (
        .datain(\$iopadmap$ADDRB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[1]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_6  (
        .datain(\$iopadmap$ADDRB[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[2]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_7  (
        .datain(\$iopadmap$ADDRB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[2]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_7  (
        .datain(\$iopadmap$ADDRB[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[3]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_8  (
        .datain(\$iopadmap$ADDRB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[3]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_8  (
        .datain(\$iopadmap$ADDRB[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[4]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_9  (
        .datain(\$iopadmap$ADDRB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[4]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_9  (
        .datain(\$iopadmap$ADDRB[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[5]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_10  (
        .datain(\$iopadmap$ADDRB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[5]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_10  (
        .datain(\$iopadmap$ADDRB[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[6]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_11  (
        .datain(\$iopadmap$ADDRB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[6]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_11  (
        .datain(\$iopadmap$ADDRB[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[7]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_12  (
        .datain(\$iopadmap$ADDRB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[7]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_12  (
        .datain(\$iopadmap$ADDRB[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[8]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_13  (
        .datain(\$iopadmap$ADDRB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$ADDRB[8]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_13  (
        .datain(\$iopadmap$ADDRB[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[0]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_0  (
        .datain(\$iopadmap$DIN[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[1]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_1  (
        .datain(\$iopadmap$DIN[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[2]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_2  (
        .datain(\$iopadmap$DIN[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[3]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_3  (
        .datain(\$iopadmap$DIN[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[4]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_4  (
        .datain(\$iopadmap$DIN[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[5]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_5  (
        .datain(\$iopadmap$DIN[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[6]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_6  (
        .datain(\$iopadmap$DIN[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[7]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_7  (
        .datain(\$iopadmap$DIN[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[8]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_16  (
        .datain(\$iopadmap$DIN[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_16 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[9]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_8  (
        .datain(\$iopadmap$DIN[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[10]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_9  (
        .datain(\$iopadmap$DIN[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[11]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_10  (
        .datain(\$iopadmap$DIN[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[12]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_11  (
        .datain(\$iopadmap$DIN[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[13]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_12  (
        .datain(\$iopadmap$DIN[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[14]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_13  (
        .datain(\$iopadmap$DIN[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[15]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_14  (
        .datain(\$iopadmap$DIN[15]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[16]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_15  (
        .datain(\$iopadmap$DIN[16]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_15 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[17]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_17  (
        .datain(\$iopadmap$DIN[17]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_17 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[18]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_0  (
        .datain(\$iopadmap$DIN[18]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[19]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_1  (
        .datain(\$iopadmap$DIN[19]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[20]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_2  (
        .datain(\$iopadmap$DIN[20]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[21]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_3  (
        .datain(\$iopadmap$DIN[21]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[22]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_4  (
        .datain(\$iopadmap$DIN[22]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[23]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_5  (
        .datain(\$iopadmap$DIN[23]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[24]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_6  (
        .datain(\$iopadmap$DIN[24]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_6 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[25]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_7  (
        .datain(\$iopadmap$DIN[25]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_7 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[26]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_16  (
        .datain(\$iopadmap$DIN[26]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_16 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[27]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_8  (
        .datain(\$iopadmap$DIN[27]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_8 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[28]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_9  (
        .datain(\$iopadmap$DIN[28]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_9 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[29]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_10  (
        .datain(\$iopadmap$DIN[29]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_10 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[30]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_11  (
        .datain(\$iopadmap$DIN[30]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_11 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[31]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_12  (
        .datain(\$iopadmap$DIN[31]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_12 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[32]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_13  (
        .datain(\$iopadmap$DIN[32]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_13 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[33]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_14  (
        .datain(\$iopadmap$DIN[33]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_14 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[34]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_15  (
        .datain(\$iopadmap$DIN[34]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_15 )
    );

    fpga_interconnect \routing_segment_$iopadmap$DIN[35]_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_17  (
        .datain(\$iopadmap$DIN[35]_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_17 )
    );

    fpga_interconnect \routing_segment_$iopadmap$RE_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_4_0  (
        .datain(\$iopadmap$RE_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_4_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$RE_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_5_0  (
        .datain(\$iopadmap$RE_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_5_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$RE_output_0_0_to_dffre_emulate_reset_emu_init_sel_73_input_2_0  (
        .datain(\$iopadmap$RE_output_0_0 ),
        .dataout(\dffre_emulate_reset_emu_init_sel_73_input_2_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$RE_output_0_0_to_dffre_$auto$memory_libmap.cc:2437:execute$69_input_0_0  (
        .datain(\$iopadmap$RE_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2437:execute$69_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$RE_output_0_0_to_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_input_0_2  (
        .datain(\$iopadmap$RE_output_0_0 ),
        .dataout(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$WE_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_16_0  (
        .datain(\$iopadmap$WE_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_16_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$WE_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_17_0  (
        .datain(\$iopadmap$WE_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_17_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$WE_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_0  (
        .datain(\$iopadmap$WE_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$WE_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_1  (
        .datain(\$iopadmap$WE_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$WE_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_0  (
        .datain(\$iopadmap$WE_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$WE_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_1  (
        .datain(\$iopadmap$WE_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_1 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3531_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3531_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3531_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3531_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3532_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3532_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3532_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3532_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3533_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3533_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3533_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3533_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3534_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3534_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3534_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3534_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3535_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3535_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3535_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3535_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3536_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3536_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3536_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3536_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3537_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3537_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3537_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3537_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3538_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3538_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3538_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3538_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3539_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3539_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3539_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3539_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3540_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3540_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3540_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3540_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3541_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3541_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3541_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3541_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3542_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3542_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3542_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3542_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3543_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3543_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3543_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3543_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3544_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3544_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3544_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3544_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3545_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3545_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3545_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3545_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3546_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3546_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3546_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3546_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3547_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3547_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3547_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3547_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3548_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3548_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3548_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3548_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3549_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3549_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3549_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3549_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3550_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3550_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3550_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3550_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3551_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3551_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3551_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3551_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3552_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3552_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3552_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3552_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3553_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3553_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3553_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3553_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3554_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3554_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3554_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3554_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3555_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3555_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3555_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3555_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3556_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3556_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3556_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3556_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3557_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3557_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3557_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3557_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3558_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3558_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3558_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3558_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3559_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3559_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3559_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3559_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3560_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3560_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3560_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3560_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3561_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3561_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3561_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3561_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3562_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3562_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3562_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3562_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3563_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3563_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3563_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3563_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3564_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3564_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3564_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3564_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3565_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3565_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3565_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3565_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3566_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3566_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3566_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3566_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3567_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3567_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3567_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3567_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3568_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3568_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3568_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3568_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3569_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3569_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3569_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3569_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3570_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3570_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3570_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3570_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3571_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3571_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3571_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3571_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3572_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3572_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3572_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3572_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3573_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3573_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3573_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3573_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3574_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3574_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3574_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3574_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3575_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3575_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3575_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3575_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3576_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3576_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3576_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3576_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3577_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3577_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3577_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3577_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3578_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3578_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3578_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3578_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3579_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3579_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3579_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3579_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3580_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3580_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3580_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3580_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3581_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3581_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3581_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3581_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3582_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3582_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3582_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3582_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3583_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3583_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3583_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3583_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3584_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3584_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3584_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3584_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3585_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3585_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3585_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3585_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3586_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3586_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3586_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3586_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3587_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3587_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3587_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3587_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:841:execute$3588_output_0_0_to_$auto$rs_design_edit.cc:841:execute$3588_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:841:execute$3588_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:841:execute$3588_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[0]_output_0_0_to_dffre_$abc$485$lo00_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[0]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo00_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[0]_output_0_0_to_$iopadmap$DOUT[0]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[0]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[1]_output_0_0_to_dffre_$abc$485$lo01_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[1]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo01_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[1]_output_0_0_to_$iopadmap$DOUT[1]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[1]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[2]_output_0_0_to_dffre_$abc$485$lo02_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[2]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo02_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[2]_output_0_0_to_$iopadmap$DOUT[2]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[2]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[3]_output_0_0_to_dffre_$abc$485$lo03_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[3]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo03_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[3]_output_0_0_to_$iopadmap$DOUT[3]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[3]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[4]_output_0_0_to_dffre_$abc$485$lo04_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[4]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo04_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[4]_output_0_0_to_$iopadmap$DOUT[4]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[4]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[5]_output_0_0_to_dffre_$abc$485$lo05_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[5]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo05_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[5]_output_0_0_to_$iopadmap$DOUT[5]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[5]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[6]_output_0_0_to_dffre_$abc$485$lo06_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[6]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo06_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[6]_output_0_0_to_$iopadmap$DOUT[6]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[6]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[7]_output_0_0_to_dffre_$abc$485$lo07_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[7]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo07_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[7]_output_0_0_to_$iopadmap$DOUT[7]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[7]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[8]_output_0_0_to_dffre_$abc$485$lo08_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[8]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo08_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[8]_output_0_0_to_$iopadmap$DOUT[8]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[8]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[9]_output_0_0_to_dffre_$abc$485$lo09_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[9]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo09_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[9]_output_0_0_to_$iopadmap$DOUT[9]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[9]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[10]_output_0_0_to_dffre_$abc$485$lo10_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[10]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo10_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[10]_output_0_0_to_$iopadmap$DOUT[10]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[10]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[11]_output_0_0_to_dffre_$abc$485$lo11_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[11]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo11_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[11]_output_0_0_to_$iopadmap$DOUT[11]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[11]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[12]_output_0_0_to_dffre_$abc$485$lo12_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[12]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo12_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[12]_output_0_0_to_$iopadmap$DOUT[12]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[12]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[13]_output_0_0_to_dffre_$abc$485$lo13_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[13]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo13_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[13]_output_0_0_to_$iopadmap$DOUT[13]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[13]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[14]_output_0_0_to_dffre_$abc$485$lo14_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[14]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo14_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[14]_output_0_0_to_$iopadmap$DOUT[14]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[14]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[15]_output_0_0_to_dffre_$abc$485$lo15_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[15]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo15_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[15]_output_0_0_to_$iopadmap$DOUT[15]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[15]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[16]_output_0_0_to_dffre_$abc$485$lo16_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[16]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo16_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[16]_output_0_0_to_$iopadmap$DOUT[16]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[16]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[17]_output_0_0_to_dffre_$abc$485$lo17_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[17]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo17_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[17]_output_0_0_to_$iopadmap$DOUT[17]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[17]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[18]_output_0_0_to_dffre_$abc$485$lo18_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[18]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo18_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[18]_output_0_0_to_$iopadmap$DOUT[18]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[18]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[19]_output_0_0_to_dffre_$abc$485$lo19_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[19]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo19_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[19]_output_0_0_to_$iopadmap$DOUT[19]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[19]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[20]_output_0_0_to_dffre_$abc$485$lo20_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[20]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo20_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[20]_output_0_0_to_$iopadmap$DOUT[20]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[20]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[21]_output_0_0_to_dffre_$abc$485$lo21_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[21]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo21_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[21]_output_0_0_to_$iopadmap$DOUT[21]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[21]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[22]_output_0_0_to_dffre_$abc$485$lo22_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[22]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo22_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[22]_output_0_0_to_$iopadmap$DOUT[22]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[22]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[23]_output_0_0_to_dffre_$abc$485$lo23_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[23]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo23_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[23]_output_0_0_to_$iopadmap$DOUT[23]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[23]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[24]_output_0_0_to_dffre_$abc$485$lo24_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[24]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo24_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[24]_output_0_0_to_$iopadmap$DOUT[24]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[24]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[25]_output_0_0_to_dffre_$abc$485$lo25_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[25]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo25_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[25]_output_0_0_to_$iopadmap$DOUT[25]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[25]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[26]_output_0_0_to_dffre_$abc$485$lo26_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[26]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo26_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[26]_output_0_0_to_$iopadmap$DOUT[26]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[26]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[27]_output_0_0_to_dffre_$abc$485$lo27_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[27]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo27_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[27]_output_0_0_to_$iopadmap$DOUT[27]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[27]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[28]_output_0_0_to_dffre_$abc$485$lo28_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[28]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo28_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[28]_output_0_0_to_$iopadmap$DOUT[28]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[28]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[29]_output_0_0_to_dffre_$abc$485$lo29_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[29]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo29_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[29]_output_0_0_to_$iopadmap$DOUT[29]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[29]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[30]_output_0_0_to_dffre_$abc$485$lo30_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[30]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo30_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[30]_output_0_0_to_$iopadmap$DOUT[30]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[30]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[31]_output_0_0_to_dffre_$abc$485$lo31_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[31]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo31_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[31]_output_0_0_to_$iopadmap$DOUT[31]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[31]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[32]_output_0_0_to_dffre_$abc$485$lo32_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[32]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo32_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[32]_output_0_0_to_$iopadmap$DOUT[32]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[32]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[33]_output_0_0_to_dffre_$abc$485$lo33_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[33]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo33_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[33]_output_0_0_to_$iopadmap$DOUT[33]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[33]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[34]_output_0_0_to_dffre_$abc$485$lo34_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[34]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo34_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[34]_output_0_0_to_$iopadmap$DOUT[34]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[34]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[35]_output_0_0_to_dffre_$abc$485$lo35_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[35]_output_0_0 ),
        .dataout(\dffre_$abc$485$lo35_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$DOUT[35]_output_0_0_to_$iopadmap$DOUT[35]_input_0_0  (
        .datain(\lut_$iopadmap$DOUT[35]_output_0_0 ),
        .dataout(\$iopadmap$DOUT[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_6_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_6_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_7_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_7_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_14_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_15_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_5  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_6  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_7  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_8  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_9  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_10  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_11  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_12  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_13  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_14  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_15  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_16  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_17  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_5  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_6  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_7  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_8  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_9  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_10  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_11  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_12  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_13  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_14  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_15  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_16  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_17  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo30_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo30_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo31_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo31_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo32_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo32_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo33_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo33_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo34_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo34_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo35_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo35_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo29_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo29_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo01_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo01_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo25_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo25_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo24_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo24_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo00_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo00_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo27_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo27_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo02_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo02_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo23_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo23_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo28_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo28_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo26_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo26_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo17_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo17_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo21_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo21_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo03_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo03_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo20_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo20_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo22_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo22_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo16_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo16_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo19_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo19_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo18_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo18_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo10_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo10_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo04_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo04_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo15_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo15_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo13_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo13_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo14_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo14_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo09_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo09_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo12_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo12_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo11_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo11_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_reset_emu_init_sel_73_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_reset_emu_init_sel_73_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_reset_emu_init_sel_73_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_reset_emu_init_sel_73_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo05_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo05_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo08_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo08_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo06_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo06_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$abc$485$lo07_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$abc$485$lo07_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3540_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3540_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3541_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3541_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2437:execute$69_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2437:execute$69_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2437:execute$69_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2437:execute$69_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3531_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3531_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3543_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3543_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3532_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3532_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3544_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3544_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3545_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3545_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3546_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3546_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3547_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3547_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3550_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3550_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3551_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3551_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3548_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3548_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3549_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3549_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3556_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3556_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3557_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3557_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3553_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3553_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3552_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3552_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3555_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3555_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3554_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3554_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3533_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3533_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3559_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3559_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3560_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3560_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3561_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3561_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3562_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3562_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3563_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3563_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3566_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3566_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3567_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3567_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3564_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3564_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3565_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3565_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3572_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3572_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3573_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3573_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3568_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3568_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3569_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3569_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3571_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3571_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3570_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3570_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3534_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3534_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3575_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3575_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3576_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3576_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3577_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3577_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3578_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3578_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3579_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3579_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3582_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3582_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3583_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3583_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3580_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3580_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3581_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3581_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3588_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3588_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3574_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3574_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3584_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3584_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3585_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3585_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3587_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3587_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3586_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3586_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3535_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3535_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3558_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3558_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3542_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3542_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3539_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3539_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3538_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3538_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3537_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3537_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:841:execute$3536_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:841:execute$3536_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[30]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[30]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[31]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[31]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[32]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[32]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[33]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[33]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[34]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[34]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[35]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[35]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[29]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[29]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[1]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[25]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[25]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[24]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[24]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[0]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[27]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[27]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[2]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[23]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[28]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[26]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[26]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[17]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[17]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[21]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[21]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[3]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[20]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[20]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[22]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[16]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[16]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[19]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[19]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[18]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[18]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[10]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[10]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[4]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[15]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[13]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[14]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[9]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[12]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[12]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[11]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[11]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[5]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[8]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[6]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0_to_lut_$iopadmap$DOUT[7]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo01_output_0_0_to_lut_$iopadmap$DOUT[1]_input_0_0  (
        .datain(\dffre_$abc$485$lo01_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[30]_input_0_4  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[30]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[31]_input_0_4  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[31]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[32]_input_0_3  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[32]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[33]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[34]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[35]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[29]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[1]_input_0_4  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[25]_input_0_2  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[25]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[24]_input_0_4  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[24]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[0]_input_0_3  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[27]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[2]_input_0_4  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[23]_input_0_1  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[23]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[28]_input_0_2  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[28]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[26]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[17]_input_0_2  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[17]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[21]_input_0_4  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[21]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[3]_input_0_4  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[20]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[22]_input_0_2  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[22]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[16]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[19]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[18]_input_0_1  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[18]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[10]_input_0_4  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[4]_input_0_3  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[15]_input_0_3  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[13]_input_0_3  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[14]_input_0_2  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[9]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[12]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[11]_input_0_3  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[11]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[5]_input_0_2  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[8]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[6]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_reset_emu_init_sel_73_output_0_0_to_lut_$iopadmap$DOUT[7]_input_0_0  (
        .datain(\dffre_emulate_reset_emu_init_sel_73_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_1_to_lut_$iopadmap$DOUT[1]_input_0_1  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_1 ),
        .dataout(\lut_$iopadmap$DOUT[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo02_output_0_0_to_lut_$iopadmap$DOUT[2]_input_0_1  (
        .datain(\dffre_$abc$485$lo02_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_2_to_lut_$iopadmap$DOUT[2]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_2 ),
        .dataout(\lut_$iopadmap$DOUT[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo03_output_0_0_to_lut_$iopadmap$DOUT[3]_input_0_0  (
        .datain(\dffre_$abc$485$lo03_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_3_to_lut_$iopadmap$DOUT[3]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_3 ),
        .dataout(\lut_$iopadmap$DOUT[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo04_output_0_0_to_lut_$iopadmap$DOUT[4]_input_0_1  (
        .datain(\dffre_$abc$485$lo04_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_4_to_lut_$iopadmap$DOUT[4]_input_0_4  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_4 ),
        .dataout(\lut_$iopadmap$DOUT[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo05_output_0_0_to_lut_$iopadmap$DOUT[5]_input_0_1  (
        .datain(\dffre_$abc$485$lo05_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_5_to_lut_$iopadmap$DOUT[5]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_5 ),
        .dataout(\lut_$iopadmap$DOUT[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo06_output_0_0_to_lut_$iopadmap$DOUT[6]_input_0_1  (
        .datain(\dffre_$abc$485$lo06_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_6_to_lut_$iopadmap$DOUT[6]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_6 ),
        .dataout(\lut_$iopadmap$DOUT[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo07_output_0_0_to_lut_$iopadmap$DOUT[7]_input_0_1  (
        .datain(\dffre_$abc$485$lo07_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_7_to_lut_$iopadmap$DOUT[7]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_7 ),
        .dataout(\lut_$iopadmap$DOUT[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo08_output_0_0_to_lut_$iopadmap$DOUT[8]_input_0_1  (
        .datain(\dffre_$abc$485$lo08_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_16_to_lut_$iopadmap$DOUT[8]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_16 ),
        .dataout(\lut_$iopadmap$DOUT[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo09_output_0_0_to_lut_$iopadmap$DOUT[9]_input_0_4  (
        .datain(\dffre_$abc$485$lo09_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_8_to_lut_$iopadmap$DOUT[9]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_8 ),
        .dataout(\lut_$iopadmap$DOUT[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo10_output_0_0_to_lut_$iopadmap$DOUT[10]_input_0_1  (
        .datain(\dffre_$abc$485$lo10_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[10]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_9_to_lut_$iopadmap$DOUT[10]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_9 ),
        .dataout(\lut_$iopadmap$DOUT[10]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo11_output_0_0_to_lut_$iopadmap$DOUT[11]_input_0_1  (
        .datain(\dffre_$abc$485$lo11_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_10_to_lut_$iopadmap$DOUT[11]_input_0_0  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_10 ),
        .dataout(\lut_$iopadmap$DOUT[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo12_output_0_0_to_lut_$iopadmap$DOUT[12]_input_0_3  (
        .datain(\dffre_$abc$485$lo12_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_11_to_lut_$iopadmap$DOUT[12]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_11 ),
        .dataout(\lut_$iopadmap$DOUT[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo13_output_0_0_to_lut_$iopadmap$DOUT[13]_input_0_1  (
        .datain(\dffre_$abc$485$lo13_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[13]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_12_to_lut_$iopadmap$DOUT[13]_input_0_4  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_12 ),
        .dataout(\lut_$iopadmap$DOUT[13]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo14_output_0_0_to_lut_$iopadmap$DOUT[14]_input_0_3  (
        .datain(\dffre_$abc$485$lo14_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[14]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_13_to_lut_$iopadmap$DOUT[14]_input_0_0  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_13 ),
        .dataout(\lut_$iopadmap$DOUT[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo15_output_0_0_to_lut_$iopadmap$DOUT[15]_input_0_1  (
        .datain(\dffre_$abc$485$lo15_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_14_to_lut_$iopadmap$DOUT[15]_input_0_0  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_14 ),
        .dataout(\lut_$iopadmap$DOUT[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo16_output_0_0_to_lut_$iopadmap$DOUT[16]_input_0_4  (
        .datain(\dffre_$abc$485$lo16_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[16]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_15_to_lut_$iopadmap$DOUT[16]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_15 ),
        .dataout(\lut_$iopadmap$DOUT[16]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo17_output_0_0_to_lut_$iopadmap$DOUT[17]_input_0_0  (
        .datain(\dffre_$abc$485$lo17_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_17_to_lut_$iopadmap$DOUT[17]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_17 ),
        .dataout(\lut_$iopadmap$DOUT[17]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo18_output_0_0_to_lut_$iopadmap$DOUT[18]_input_0_0  (
        .datain(\dffre_$abc$485$lo18_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_0_to_lut_$iopadmap$DOUT[18]_input_0_4  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_0 ),
        .dataout(\lut_$iopadmap$DOUT[18]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo19_output_0_0_to_lut_$iopadmap$DOUT[19]_input_0_3  (
        .datain(\dffre_$abc$485$lo19_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[19]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_1_to_lut_$iopadmap$DOUT[19]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_1 ),
        .dataout(\lut_$iopadmap$DOUT[19]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo20_output_0_0_to_lut_$iopadmap$DOUT[20]_input_0_2  (
        .datain(\dffre_$abc$485$lo20_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[20]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_2_to_lut_$iopadmap$DOUT[20]_input_0_4  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_2 ),
        .dataout(\lut_$iopadmap$DOUT[20]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo21_output_0_0_to_lut_$iopadmap$DOUT[21]_input_0_1  (
        .datain(\dffre_$abc$485$lo21_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[21]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_3_to_lut_$iopadmap$DOUT[21]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_3 ),
        .dataout(\lut_$iopadmap$DOUT[21]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo22_output_0_0_to_lut_$iopadmap$DOUT[22]_input_0_3  (
        .datain(\dffre_$abc$485$lo22_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[22]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_4_to_lut_$iopadmap$DOUT[22]_input_0_1  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_4 ),
        .dataout(\lut_$iopadmap$DOUT[22]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo23_output_0_0_to_lut_$iopadmap$DOUT[23]_input_0_4  (
        .datain(\dffre_$abc$485$lo23_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[23]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_5_to_lut_$iopadmap$DOUT[23]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_5 ),
        .dataout(\lut_$iopadmap$DOUT[23]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo24_output_0_0_to_lut_$iopadmap$DOUT[24]_input_0_1  (
        .datain(\dffre_$abc$485$lo24_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[24]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_6_to_lut_$iopadmap$DOUT[24]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_6 ),
        .dataout(\lut_$iopadmap$DOUT[24]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo25_output_0_0_to_lut_$iopadmap$DOUT[25]_input_0_0  (
        .datain(\dffre_$abc$485$lo25_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_7_to_lut_$iopadmap$DOUT[25]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_7 ),
        .dataout(\lut_$iopadmap$DOUT[25]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo26_output_0_0_to_lut_$iopadmap$DOUT[26]_input_0_2  (
        .datain(\dffre_$abc$485$lo26_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[26]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_16_to_lut_$iopadmap$DOUT[26]_input_0_4  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_16 ),
        .dataout(\lut_$iopadmap$DOUT[26]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo27_output_0_0_to_lut_$iopadmap$DOUT[27]_input_0_2  (
        .datain(\dffre_$abc$485$lo27_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[27]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_8_to_lut_$iopadmap$DOUT[27]_input_0_1  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_8 ),
        .dataout(\lut_$iopadmap$DOUT[27]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo28_output_0_0_to_lut_$iopadmap$DOUT[28]_input_0_1  (
        .datain(\dffre_$abc$485$lo28_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[28]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_9_to_lut_$iopadmap$DOUT[28]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_9 ),
        .dataout(\lut_$iopadmap$DOUT[28]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo29_output_0_0_to_lut_$iopadmap$DOUT[29]_input_0_2  (
        .datain(\dffre_$abc$485$lo29_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[29]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_10_to_lut_$iopadmap$DOUT[29]_input_0_1  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_10 ),
        .dataout(\lut_$iopadmap$DOUT[29]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo30_output_0_0_to_lut_$iopadmap$DOUT[30]_input_0_0  (
        .datain(\dffre_$abc$485$lo30_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_11_to_lut_$iopadmap$DOUT[30]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_11 ),
        .dataout(\lut_$iopadmap$DOUT[30]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo31_output_0_0_to_lut_$iopadmap$DOUT[31]_input_0_1  (
        .datain(\dffre_$abc$485$lo31_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[31]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_12_to_lut_$iopadmap$DOUT[31]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_12 ),
        .dataout(\lut_$iopadmap$DOUT[31]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo32_output_0_0_to_lut_$iopadmap$DOUT[32]_input_0_0  (
        .datain(\dffre_$abc$485$lo32_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_13_to_lut_$iopadmap$DOUT[32]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_13 ),
        .dataout(\lut_$iopadmap$DOUT[32]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo33_output_0_0_to_lut_$iopadmap$DOUT[33]_input_0_2  (
        .datain(\dffre_$abc$485$lo33_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[33]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_14_to_lut_$iopadmap$DOUT[33]_input_0_3  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_14 ),
        .dataout(\lut_$iopadmap$DOUT[33]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo34_output_0_0_to_lut_$iopadmap$DOUT[34]_input_0_3  (
        .datain(\dffre_$abc$485$lo34_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[34]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_15_to_lut_$iopadmap$DOUT[34]_input_0_1  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_15 ),
        .dataout(\lut_$iopadmap$DOUT[34]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo35_output_0_0_to_lut_$iopadmap$DOUT[35]_input_0_4  (
        .datain(\dffre_$abc$485$lo35_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[35]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_17_to_lut_$iopadmap$DOUT[35]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_17 ),
        .dataout(\lut_$iopadmap$DOUT[35]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$abc$485$lo00_output_0_0_to_lut_$iopadmap$DOUT[0]_input_0_1  (
        .datain(\dffre_$abc$485$lo00_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_0_to_lut_$iopadmap$DOUT[0]_input_0_2  (
        .datain(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_0 ),
        .dataout(\lut_$iopadmap$DOUT[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo30_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo30_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo31_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo31_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo32_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo32_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo33_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo33_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo34_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo34_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo35_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo35_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo29_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo29_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo01_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo01_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo25_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo25_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo24_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo24_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo00_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo00_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo27_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo27_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo02_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo02_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo23_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo23_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo28_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo28_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo26_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo26_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo17_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo17_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo21_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo21_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo03_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo03_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo20_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo20_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo22_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo22_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo16_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo16_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo19_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo19_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo18_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo18_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo10_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo10_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo04_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo04_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo15_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo15_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo13_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo13_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo14_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo14_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo09_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo09_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo12_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo12_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo11_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo11_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo05_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo05_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo08_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo08_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo06_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo06_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0_to_dffre_$abc$485$lo07_input_2_0  (
        .datain(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 ),
        .dataout(\dffre_$abc$485$lo07_input_2_0 )
    );


    //Cell instances
    RS_TDP36K #(
        .INIT_i(36864'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
        .MODE_BITS(81'b011011011011000000000000000000000000000000110110110110000000000000000000000000000)
    ) \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]  (
        .ADDR_A1({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_14 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_3_0 
         }),
        .ADDR_B1({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_14 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_12_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_13_0 
         }),
        .BE_A1({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_18_0 
         }),
        .BE_B2({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_19_0 
         }),
        .CLK_A1(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_20_0 ),
        .FLUSH2(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_21_0 ),
        .REN_A1(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_4_0 ),
        .REN_A2(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_5_0 ),
        .REN_B1(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_14_0 ),
        .REN_B2(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_15_0 ),
        .WDATA_A1({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_17 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_16 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_15 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_14 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_17 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_16 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_15 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_14 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_17 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_16 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_15 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_14 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_10_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_17 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_16 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_15 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_14 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_11_0 
         }),
        .WEN_A1(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_6_0 ),
        .WEN_A2(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_7_0 ),
        .WEN_B1(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_16_0 ),
        .WEN_B2(\RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_input_17_0 ),
        .RDATA_A1({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_17 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_16 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_15 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_14 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_0_0 
         }),
        .RDATA_A2({
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_17 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_16 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_15 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_14 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_13 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_12 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_11 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_10 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_9 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_8 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_7 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_6 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_5 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_4 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_3 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_2 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_1 ,
            \RS_TDP36K_$techmap88\RAM.0.0.DOBDO[32]_output_1_0 
         }),
        .RDATA_B1(),
        .RDATA_B2()
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110000001000100000000000100010)
    ) \lut_$iopadmap$DOUT[30]  (
        .in({
            \lut_$iopadmap$DOUT[30]_input_0_4 ,
            \lut_$iopadmap$DOUT[30]_input_0_3 ,
            \lut_$iopadmap$DOUT[30]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$DOUT[30]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[30]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo30  (
        .C(\dffre_$abc$485$lo30_clock_0_0 ),
        .D(\dffre_$abc$485$lo30_input_0_0 ),
        .E(\dffre_$abc$485$lo30_input_2_0 ),
        .R(\dffre_$abc$485$lo30_input_1_0 ),
        .Q(\dffre_$abc$485$lo30_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010100000001000000010000000100)
    ) \lut_$iopadmap$DOUT[31]  (
        .in({
            \lut_$iopadmap$DOUT[31]_input_0_4 ,
            \lut_$iopadmap$DOUT[31]_input_0_3 ,
            \lut_$iopadmap$DOUT[31]_input_0_2 ,
            \lut_$iopadmap$DOUT[31]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$DOUT[31]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo31  (
        .C(\dffre_$abc$485$lo31_clock_0_0 ),
        .D(\dffre_$abc$485$lo31_input_0_0 ),
        .E(\dffre_$abc$485$lo31_input_2_0 ),
        .R(\dffre_$abc$485$lo31_input_1_0 ),
        .Q(\dffre_$abc$485$lo31_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110000000000000010001000100010)
    ) \lut_$iopadmap$DOUT[32]  (
        .in({
            \lut_$iopadmap$DOUT[32]_input_0_4 ,
            \lut_$iopadmap$DOUT[32]_input_0_3 ,
            \lut_$iopadmap$DOUT[32]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$DOUT[32]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[32]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo32  (
        .C(\dffre_$abc$485$lo32_clock_0_0 ),
        .D(\dffre_$abc$485$lo32_input_0_0 ),
        .E(\dffre_$abc$485$lo32_input_2_0 ),
        .R(\dffre_$abc$485$lo32_input_1_0 ),
        .Q(\dffre_$abc$485$lo32_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001011100000110000)
    ) \lut_$iopadmap$DOUT[33]  (
        .in({
            1'b0,
            \lut_$iopadmap$DOUT[33]_input_0_3 ,
            \lut_$iopadmap$DOUT[33]_input_0_2 ,
            \lut_$iopadmap$DOUT[33]_input_0_1 ,
            \lut_$iopadmap$DOUT[33]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[33]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo33  (
        .C(\dffre_$abc$485$lo33_clock_0_0 ),
        .D(\dffre_$abc$485$lo33_input_0_0 ),
        .E(\dffre_$abc$485$lo33_input_2_0 ),
        .R(\dffre_$abc$485$lo33_input_1_0 ),
        .Q(\dffre_$abc$485$lo33_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001000111110000000)
    ) \lut_$iopadmap$DOUT[34]  (
        .in({
            1'b0,
            \lut_$iopadmap$DOUT[34]_input_0_3 ,
            \lut_$iopadmap$DOUT[34]_input_0_2 ,
            \lut_$iopadmap$DOUT[34]_input_0_1 ,
            \lut_$iopadmap$DOUT[34]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[34]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo34  (
        .C(\dffre_$abc$485$lo34_clock_0_0 ),
        .D(\dffre_$abc$485$lo34_input_0_0 ),
        .E(\dffre_$abc$485$lo34_input_2_0 ),
        .R(\dffre_$abc$485$lo34_input_1_0 ),
        .Q(\dffre_$abc$485$lo34_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101100110000000010000000)
    ) \lut_$iopadmap$DOUT[35]  (
        .in({
            \lut_$iopadmap$DOUT[35]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$DOUT[35]_input_0_2 ,
            \lut_$iopadmap$DOUT[35]_input_0_1 ,
            \lut_$iopadmap$DOUT[35]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[35]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo35  (
        .C(\dffre_$abc$485$lo35_clock_0_0 ),
        .D(\dffre_$abc$485$lo35_input_0_0 ),
        .E(\dffre_$abc$485$lo35_input_2_0 ),
        .R(\dffre_$abc$485$lo35_input_1_0 ),
        .Q(\dffre_$abc$485$lo35_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo29  (
        .C(\dffre_$abc$485$lo29_clock_0_0 ),
        .D(\dffre_$abc$485$lo29_input_0_0 ),
        .E(\dffre_$abc$485$lo29_input_2_0 ),
        .R(\dffre_$abc$485$lo29_input_1_0 ),
        .Q(\dffre_$abc$485$lo29_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001000100011110000)
    ) \lut_$iopadmap$DOUT[29]  (
        .in({
            1'b0,
            \lut_$iopadmap$DOUT[29]_input_0_3 ,
            \lut_$iopadmap$DOUT[29]_input_0_2 ,
            \lut_$iopadmap$DOUT[29]_input_0_1 ,
            \lut_$iopadmap$DOUT[29]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[29]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo01  (
        .C(\dffre_$abc$485$lo01_clock_0_0 ),
        .D(\dffre_$abc$485$lo01_input_0_0 ),
        .E(\dffre_$abc$485$lo01_input_2_0 ),
        .R(\dffre_$abc$485$lo01_input_1_0 ),
        .Q(\dffre_$abc$485$lo01_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001100000010100000000000001010)
    ) \lut_$iopadmap$DOUT[1]  (
        .in({
            \lut_$iopadmap$DOUT[1]_input_0_4 ,
            \lut_$iopadmap$DOUT[1]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$DOUT[1]_input_0_1 ,
            \lut_$iopadmap$DOUT[1]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001110001000100010)
    ) \lut_$iopadmap$DOUT[25]  (
        .in({
            1'b0,
            \lut_$iopadmap$DOUT[25]_input_0_3 ,
            \lut_$iopadmap$DOUT[25]_input_0_2 ,
            \lut_$iopadmap$DOUT[25]_input_0_1 ,
            \lut_$iopadmap$DOUT[25]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[25]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo25  (
        .C(\dffre_$abc$485$lo25_clock_0_0 ),
        .D(\dffre_$abc$485$lo25_input_0_0 ),
        .E(\dffre_$abc$485$lo25_input_2_0 ),
        .R(\dffre_$abc$485$lo25_input_1_0 ),
        .Q(\dffre_$abc$485$lo25_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010100000001000000010000000100)
    ) \lut_$iopadmap$DOUT[24]  (
        .in({
            \lut_$iopadmap$DOUT[24]_input_0_4 ,
            \lut_$iopadmap$DOUT[24]_input_0_3 ,
            \lut_$iopadmap$DOUT[24]_input_0_2 ,
            \lut_$iopadmap$DOUT[24]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$DOUT[24]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo24  (
        .C(\dffre_$abc$485$lo24_clock_0_0 ),
        .D(\dffre_$abc$485$lo24_input_0_0 ),
        .E(\dffre_$abc$485$lo24_input_2_0 ),
        .R(\dffre_$abc$485$lo24_input_1_0 ),
        .Q(\dffre_$abc$485$lo24_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001110010001000100)
    ) \lut_$iopadmap$DOUT[0]  (
        .in({
            1'b0,
            \lut_$iopadmap$DOUT[0]_input_0_3 ,
            \lut_$iopadmap$DOUT[0]_input_0_2 ,
            \lut_$iopadmap$DOUT[0]_input_0_1 ,
            \lut_$iopadmap$DOUT[0]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo00  (
        .C(\dffre_$abc$485$lo00_clock_0_0 ),
        .D(\dffre_$abc$485$lo00_input_0_0 ),
        .E(\dffre_$abc$485$lo00_input_2_0 ),
        .R(\dffre_$abc$485$lo00_input_1_0 ),
        .Q(\dffre_$abc$485$lo00_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100010000000000011110000)
    ) \lut_$iopadmap$DOUT[27]  (
        .in({
            \lut_$iopadmap$DOUT[27]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$DOUT[27]_input_0_2 ,
            \lut_$iopadmap$DOUT[27]_input_0_1 ,
            \lut_$iopadmap$DOUT[27]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[27]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo27  (
        .C(\dffre_$abc$485$lo27_clock_0_0 ),
        .D(\dffre_$abc$485$lo27_input_0_0 ),
        .E(\dffre_$abc$485$lo27_input_2_0 ),
        .R(\dffre_$abc$485$lo27_input_1_0 ),
        .Q(\dffre_$abc$485$lo27_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000111001000000000001000100)
    ) \lut_$iopadmap$DOUT[2]  (
        .in({
            \lut_$iopadmap$DOUT[2]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$DOUT[2]_input_0_2 ,
            \lut_$iopadmap$DOUT[2]_input_0_1 ,
            \lut_$iopadmap$DOUT[2]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo02  (
        .C(\dffre_$abc$485$lo02_clock_0_0 ),
        .D(\dffre_$abc$485$lo02_input_0_0 ),
        .E(\dffre_$abc$485$lo02_input_2_0 ),
        .R(\dffre_$abc$485$lo02_input_1_0 ),
        .Q(\dffre_$abc$485$lo02_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000110101010000000010000000)
    ) \lut_$iopadmap$DOUT[23]  (
        .in({
            \lut_$iopadmap$DOUT[23]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$DOUT[23]_input_0_2 ,
            \lut_$iopadmap$DOUT[23]_input_0_1 ,
            \lut_$iopadmap$DOUT[23]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[23]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo23  (
        .C(\dffre_$abc$485$lo23_clock_0_0 ),
        .D(\dffre_$abc$485$lo23_input_0_0 ),
        .E(\dffre_$abc$485$lo23_input_2_0 ),
        .R(\dffre_$abc$485$lo23_input_1_0 ),
        .Q(\dffre_$abc$485$lo23_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo28  (
        .C(\dffre_$abc$485$lo28_clock_0_0 ),
        .D(\dffre_$abc$485$lo28_input_0_0 ),
        .E(\dffre_$abc$485$lo28_input_2_0 ),
        .R(\dffre_$abc$485$lo28_input_1_0 ),
        .Q(\dffre_$abc$485$lo28_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001110010001000100)
    ) \lut_$iopadmap$DOUT[28]  (
        .in({
            1'b0,
            \lut_$iopadmap$DOUT[28]_input_0_3 ,
            \lut_$iopadmap$DOUT[28]_input_0_2 ,
            \lut_$iopadmap$DOUT[28]_input_0_1 ,
            \lut_$iopadmap$DOUT[28]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[28]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo26  (
        .C(\dffre_$abc$485$lo26_clock_0_0 ),
        .D(\dffre_$abc$485$lo26_input_0_0 ),
        .E(\dffre_$abc$485$lo26_input_2_0 ),
        .R(\dffre_$abc$485$lo26_input_1_0 ),
        .Q(\dffre_$abc$485$lo26_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100010001100000000000000110000)
    ) \lut_$iopadmap$DOUT[26]  (
        .in({
            \lut_$iopadmap$DOUT[26]_input_0_4 ,
            \lut_$iopadmap$DOUT[26]_input_0_3 ,
            \lut_$iopadmap$DOUT[26]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$DOUT[26]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110000000000000010001000100010)
    ) \lut_$iopadmap$DOUT[17]  (
        .in({
            \lut_$iopadmap$DOUT[17]_input_0_4 ,
            \lut_$iopadmap$DOUT[17]_input_0_3 ,
            \lut_$iopadmap$DOUT[17]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$DOUT[17]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[17]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo17  (
        .C(\dffre_$abc$485$lo17_clock_0_0 ),
        .D(\dffre_$abc$485$lo17_input_0_0 ),
        .E(\dffre_$abc$485$lo17_input_2_0 ),
        .R(\dffre_$abc$485$lo17_input_1_0 ),
        .Q(\dffre_$abc$485$lo17_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010100000001000000010000000100)
    ) \lut_$iopadmap$DOUT[21]  (
        .in({
            \lut_$iopadmap$DOUT[21]_input_0_4 ,
            \lut_$iopadmap$DOUT[21]_input_0_3 ,
            \lut_$iopadmap$DOUT[21]_input_0_2 ,
            \lut_$iopadmap$DOUT[21]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$DOUT[21]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo21  (
        .C(\dffre_$abc$485$lo21_clock_0_0 ),
        .D(\dffre_$abc$485$lo21_input_0_0 ),
        .E(\dffre_$abc$485$lo21_input_2_0 ),
        .R(\dffre_$abc$485$lo21_input_1_0 ),
        .Q(\dffre_$abc$485$lo21_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110010000000100000001000000010)
    ) \lut_$iopadmap$DOUT[3]  (
        .in({
            \lut_$iopadmap$DOUT[3]_input_0_4 ,
            \lut_$iopadmap$DOUT[3]_input_0_3 ,
            \lut_$iopadmap$DOUT[3]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$DOUT[3]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo03  (
        .C(\dffre_$abc$485$lo03_clock_0_0 ),
        .D(\dffre_$abc$485$lo03_input_0_0 ),
        .E(\dffre_$abc$485$lo03_input_2_0 ),
        .R(\dffre_$abc$485$lo03_input_1_0 ),
        .Q(\dffre_$abc$485$lo03_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100010001100000000000000110000)
    ) \lut_$iopadmap$DOUT[20]  (
        .in({
            \lut_$iopadmap$DOUT[20]_input_0_4 ,
            \lut_$iopadmap$DOUT[20]_input_0_3 ,
            \lut_$iopadmap$DOUT[20]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$DOUT[20]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[20]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo20  (
        .C(\dffre_$abc$485$lo20_clock_0_0 ),
        .D(\dffre_$abc$485$lo20_input_0_0 ),
        .E(\dffre_$abc$485$lo20_input_2_0 ),
        .R(\dffre_$abc$485$lo20_input_1_0 ),
        .Q(\dffre_$abc$485$lo20_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001101010110000000)
    ) \lut_$iopadmap$DOUT[22]  (
        .in({
            1'b0,
            \lut_$iopadmap$DOUT[22]_input_0_3 ,
            \lut_$iopadmap$DOUT[22]_input_0_2 ,
            \lut_$iopadmap$DOUT[22]_input_0_1 ,
            \lut_$iopadmap$DOUT[22]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[22]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo22  (
        .C(\dffre_$abc$485$lo22_clock_0_0 ),
        .D(\dffre_$abc$485$lo22_input_0_0 ),
        .E(\dffre_$abc$485$lo22_input_2_0 ),
        .R(\dffre_$abc$485$lo22_input_1_0 ),
        .Q(\dffre_$abc$485$lo22_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101100110000000010000000)
    ) \lut_$iopadmap$DOUT[16]  (
        .in({
            \lut_$iopadmap$DOUT[16]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$DOUT[16]_input_0_2 ,
            \lut_$iopadmap$DOUT[16]_input_0_1 ,
            \lut_$iopadmap$DOUT[16]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[16]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo16  (
        .C(\dffre_$abc$485$lo16_clock_0_0 ),
        .D(\dffre_$abc$485$lo16_input_0_0 ),
        .E(\dffre_$abc$485$lo16_input_2_0 ),
        .R(\dffre_$abc$485$lo16_input_1_0 ),
        .Q(\dffre_$abc$485$lo16_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo19  (
        .C(\dffre_$abc$485$lo19_clock_0_0 ),
        .D(\dffre_$abc$485$lo19_input_0_0 ),
        .E(\dffre_$abc$485$lo19_input_2_0 ),
        .R(\dffre_$abc$485$lo19_input_1_0 ),
        .Q(\dffre_$abc$485$lo19_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001011001110000000)
    ) \lut_$iopadmap$DOUT[19]  (
        .in({
            1'b0,
            \lut_$iopadmap$DOUT[19]_input_0_3 ,
            \lut_$iopadmap$DOUT[19]_input_0_2 ,
            \lut_$iopadmap$DOUT[19]_input_0_1 ,
            \lut_$iopadmap$DOUT[19]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[19]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo18  (
        .C(\dffre_$abc$485$lo18_clock_0_0 ),
        .D(\dffre_$abc$485$lo18_input_0_0 ),
        .E(\dffre_$abc$485$lo18_input_2_0 ),
        .R(\dffre_$abc$485$lo18_input_1_0 ),
        .Q(\dffre_$abc$485$lo18_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001100000010100000000000001010)
    ) \lut_$iopadmap$DOUT[18]  (
        .in({
            \lut_$iopadmap$DOUT[18]_input_0_4 ,
            \lut_$iopadmap$DOUT[18]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$DOUT[18]_input_0_1 ,
            \lut_$iopadmap$DOUT[18]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010000010001000000000001000100)
    ) \lut_$iopadmap$DOUT[10]  (
        .in({
            \lut_$iopadmap$DOUT[10]_input_0_4 ,
            \lut_$iopadmap$DOUT[10]_input_0_3 ,
            \lut_$iopadmap$DOUT[10]_input_0_2 ,
            \lut_$iopadmap$DOUT[10]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$DOUT[10]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo10  (
        .C(\dffre_$abc$485$lo10_clock_0_0 ),
        .D(\dffre_$abc$485$lo10_input_0_0 ),
        .E(\dffre_$abc$485$lo10_input_2_0 ),
        .R(\dffre_$abc$485$lo10_input_1_0 ),
        .Q(\dffre_$abc$485$lo10_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010100000001000000010000000100)
    ) \lut_$iopadmap$DOUT[4]  (
        .in({
            \lut_$iopadmap$DOUT[4]_input_0_4 ,
            \lut_$iopadmap$DOUT[4]_input_0_3 ,
            \lut_$iopadmap$DOUT[4]_input_0_2 ,
            \lut_$iopadmap$DOUT[4]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$DOUT[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo04  (
        .C(\dffre_$abc$485$lo04_clock_0_0 ),
        .D(\dffre_$abc$485$lo04_input_0_0 ),
        .E(\dffre_$abc$485$lo04_input_2_0 ),
        .R(\dffre_$abc$485$lo04_input_1_0 ),
        .Q(\dffre_$abc$485$lo04_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001010000000000000110000001100)
    ) \lut_$iopadmap$DOUT[15]  (
        .in({
            \lut_$iopadmap$DOUT[15]_input_0_4 ,
            \lut_$iopadmap$DOUT[15]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$DOUT[15]_input_0_1 ,
            \lut_$iopadmap$DOUT[15]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[15]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo15  (
        .C(\dffre_$abc$485$lo15_clock_0_0 ),
        .D(\dffre_$abc$485$lo15_input_0_0 ),
        .E(\dffre_$abc$485$lo15_input_2_0 ),
        .R(\dffre_$abc$485$lo15_input_1_0 ),
        .Q(\dffre_$abc$485$lo15_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001110000001000000010000000100)
    ) \lut_$iopadmap$DOUT[13]  (
        .in({
            \lut_$iopadmap$DOUT[13]_input_0_4 ,
            \lut_$iopadmap$DOUT[13]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$DOUT[13]_input_0_1 ,
            \lut_$iopadmap$DOUT[13]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[13]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo13  (
        .C(\dffre_$abc$485$lo13_clock_0_0 ),
        .D(\dffre_$abc$485$lo13_input_0_0 ),
        .E(\dffre_$abc$485$lo13_input_2_0 ),
        .R(\dffre_$abc$485$lo13_input_1_0 ),
        .Q(\dffre_$abc$485$lo13_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000001000000011001100000000)
    ) \lut_$iopadmap$DOUT[14]  (
        .in({
            \lut_$iopadmap$DOUT[14]_input_0_4 ,
            \lut_$iopadmap$DOUT[14]_input_0_3 ,
            \lut_$iopadmap$DOUT[14]_input_0_2 ,
            1'b0,
            \lut_$iopadmap$DOUT[14]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[14]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo14  (
        .C(\dffre_$abc$485$lo14_clock_0_0 ),
        .D(\dffre_$abc$485$lo14_input_0_0 ),
        .E(\dffre_$abc$485$lo14_input_2_0 ),
        .R(\dffre_$abc$485$lo14_input_1_0 ),
        .Q(\dffre_$abc$485$lo14_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101100110000000010000000)
    ) \lut_$iopadmap$DOUT[9]  (
        .in({
            \lut_$iopadmap$DOUT[9]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$DOUT[9]_input_0_2 ,
            \lut_$iopadmap$DOUT[9]_input_0_1 ,
            \lut_$iopadmap$DOUT[9]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[9]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo09  (
        .C(\dffre_$abc$485$lo09_clock_0_0 ),
        .D(\dffre_$abc$485$lo09_input_0_0 ),
        .E(\dffre_$abc$485$lo09_input_2_0 ),
        .R(\dffre_$abc$485$lo09_input_1_0 ),
        .Q(\dffre_$abc$485$lo09_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo12  (
        .C(\dffre_$abc$485$lo12_clock_0_0 ),
        .D(\dffre_$abc$485$lo12_input_0_0 ),
        .E(\dffre_$abc$485$lo12_input_2_0 ),
        .R(\dffre_$abc$485$lo12_input_1_0 ),
        .Q(\dffre_$abc$485$lo12_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001011001110000000)
    ) \lut_$iopadmap$DOUT[12]  (
        .in({
            1'b0,
            \lut_$iopadmap$DOUT[12]_input_0_3 ,
            \lut_$iopadmap$DOUT[12]_input_0_2 ,
            \lut_$iopadmap$DOUT[12]_input_0_1 ,
            \lut_$iopadmap$DOUT[12]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[12]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo11  (
        .C(\dffre_$abc$485$lo11_clock_0_0 ),
        .D(\dffre_$abc$485$lo11_input_0_0 ),
        .E(\dffre_$abc$485$lo11_input_2_0 ),
        .R(\dffre_$abc$485$lo11_input_1_0 ),
        .Q(\dffre_$abc$485$lo11_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001010000000000000110000001100)
    ) \lut_$iopadmap$DOUT[11]  (
        .in({
            \lut_$iopadmap$DOUT[11]_input_0_4 ,
            \lut_$iopadmap$DOUT[11]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$DOUT[11]_input_0_1 ,
            \lut_$iopadmap$DOUT[11]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[11]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_emulate_reset_emu_init_sel_73  (
        .C(\dffre_emulate_reset_emu_init_sel_73_clock_0_0 ),
        .D(\dffre_emulate_reset_emu_init_sel_73_input_0_0 ),
        .E(\dffre_emulate_reset_emu_init_sel_73_input_2_0 ),
        .R(\dffre_emulate_reset_emu_init_sel_73_input_1_0 ),
        .Q(\dffre_emulate_reset_emu_init_sel_73_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010000000000000100010001000100)
    ) \lut_$iopadmap$DOUT[5]  (
        .in({
            \lut_$iopadmap$DOUT[5]_input_0_4 ,
            \lut_$iopadmap$DOUT[5]_input_0_3 ,
            \lut_$iopadmap$DOUT[5]_input_0_2 ,
            \lut_$iopadmap$DOUT[5]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$DOUT[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo05  (
        .C(\dffre_$abc$485$lo05_clock_0_0 ),
        .D(\dffre_$abc$485$lo05_input_0_0 ),
        .E(\dffre_$abc$485$lo05_input_2_0 ),
        .R(\dffre_$abc$485$lo05_input_1_0 ),
        .Q(\dffre_$abc$485$lo05_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101000000000000011001100)
    ) \lut_$iopadmap$DOUT[8]  (
        .in({
            \lut_$iopadmap$DOUT[8]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$DOUT[8]_input_0_2 ,
            \lut_$iopadmap$DOUT[8]_input_0_1 ,
            \lut_$iopadmap$DOUT[8]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[8]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo08  (
        .C(\dffre_$abc$485$lo08_clock_0_0 ),
        .D(\dffre_$abc$485$lo08_input_0_0 ),
        .E(\dffre_$abc$485$lo08_input_2_0 ),
        .R(\dffre_$abc$485$lo08_input_1_0 ),
        .Q(\dffre_$abc$485$lo08_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001010000000000000110000001100)
    ) \lut_$iopadmap$DOUT[6]  (
        .in({
            \lut_$iopadmap$DOUT[6]_input_0_4 ,
            \lut_$iopadmap$DOUT[6]_input_0_3 ,
            1'b0,
            \lut_$iopadmap$DOUT[6]_input_0_1 ,
            \lut_$iopadmap$DOUT[6]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo06  (
        .C(\dffre_$abc$485$lo06_clock_0_0 ),
        .D(\dffre_$abc$485$lo06_input_0_0 ),
        .E(\dffre_$abc$485$lo06_input_2_0 ),
        .R(\dffre_$abc$485$lo06_input_1_0 ),
        .Q(\dffre_$abc$485$lo06_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101000000000000011001100)
    ) \lut_$iopadmap$DOUT[7]  (
        .in({
            \lut_$iopadmap$DOUT[7]_input_0_4 ,
            1'b0,
            \lut_$iopadmap$DOUT[7]_input_0_2 ,
            \lut_$iopadmap$DOUT[7]_input_0_1 ,
            \lut_$iopadmap$DOUT[7]_input_0_0 
         }),
        .out(\lut_$iopadmap$DOUT[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$abc$485$lo07  (
        .C(\dffre_$abc$485$lo07_clock_0_0 ),
        .D(\dffre_$abc$485$lo07_input_0_0 ),
        .E(\dffre_$abc$485$lo07_input_2_0 ),
        .R(\dffre_$abc$485$lo07_input_1_0 ),
        .Q(\dffre_$abc$485$lo07_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3540  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3540_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3540_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3541  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3541_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3541_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2437:execute$69  (
        .C(\dffre_$auto$memory_libmap.cc:2437:execute$69_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2437:execute$69_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2437:execute$69_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2437:execute$69_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2437:execute$69_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3531  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3531_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3531_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$3354$techmap$techmap2482$abc$594$auto$blifparse.cc:377:parse_blif$630.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$2432_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3543  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3543_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3543_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3532  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3532_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3532_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3544  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3544_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3544_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3545  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3545_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3545_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3546  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3546_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3546_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3547  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3547_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3547_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3550  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3550_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3550_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3551  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3551_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3551_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3548  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3548_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3548_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3549  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3549_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3549_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3556  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3556_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3556_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3557  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3557_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3557_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3553  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3553_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3553_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3552  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3552_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3552_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3555  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3555_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3555_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3554  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3554_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3554_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3533  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3533_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3533_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3559  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3559_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3559_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3560  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3560_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3560_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3561  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3561_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3561_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3562  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3562_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3562_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3563  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3563_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3563_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3566  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3566_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3566_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3567  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3567_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3567_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3564  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3564_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3564_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3565  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3565_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3565_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3572  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3572_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3572_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3573  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3573_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3573_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3568  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3568_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3568_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3569  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3569_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3569_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3571  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3571_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3571_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3570  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3570_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3570_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3534  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3534_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3534_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3575  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3575_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3575_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3576  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3576_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3576_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3577  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3577_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3577_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3578  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3578_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3578_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3579  (
        .in({
            \lut_$auto$rs_design_edit.cc:841:execute$3579_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3579_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3582  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3582_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3582_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3583  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3583_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3583_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3580  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3580_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3580_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3581  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3581_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3581_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3588  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3588_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3588_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3574  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3574_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3574_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3584  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3584_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3584_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3585  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3585_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3585_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3587  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3587_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3587_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3586  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3586_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3586_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3535  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3535_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3535_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3558  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3558_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3558_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3542  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3542_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3542_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3539  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3539_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3539_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3538  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3538_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3538_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3537  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3537_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3537_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:841:execute$3536  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:841:execute$3536_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:841:execute$3536_output_0_0 )
    );


endmodule
