// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
// Date        : Fri Jun 26 20:07:00 2015
// Host        : idea-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               C:/ip_repo/hardware_accelerator_1.0/p/p.sim/sim_1/synth/func/hardware_accelerator_v1_testbench_func_synth.v
// Design      : hardware_accelerator_v1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module bram32
   (E,
    O1,
    O2,
    O3,
    D,
    m_axi_full_bram_wvalid9_out,
    O4,
    O5,
    s_axi_full_arlen,
    O6,
    O7,
    s_axi_full_rdata,
    out,
    p_0_in37_in,
    I1,
    I2,
    CO,
    I3,
    I4,
    I5,
    I6,
    I7,
    p_0_in10_in,
    I8,
    I9,
    Q,
    p_1_in,
    s_axi_full_bready,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    CLK,
    s_axi_aresetn_IBUF,
    s_axi_full_awaddr,
    s_axi_full_wdata,
    s_axi_full_araddr,
    s_axi_full_arvalid);
  output [0:0]E;
  output [0:0]O1;
  output [0:0]O2;
  output [0:0]O3;
  output [8:0]D;
  output m_axi_full_bram_wvalid9_out;
  output [0:0]O4;
  output O5;
  output [7:0]s_axi_full_arlen;
  output [8:0]O6;
  output [0:0]O7;
  output [31:0]s_axi_full_rdata;
  input [8:0]out;
  input p_0_in37_in;
  input I1;
  input I2;
  input [0:0]CO;
  input I3;
  input I4;
  input I5;
  input I6;
  input [0:0]I7;
  input p_0_in10_in;
  input I8;
  input [0:0]I9;
  input [2:0]Q;
  input p_1_in;
  input s_axi_full_bready;
  input I10;
  input [7:0]I11;
  input [8:0]I12;
  input [0:0]I13;
  input I14;
  input I15;
  input I16;
  input CLK;
  input s_axi_aresetn_IBUF;
  input [12:0]s_axi_full_awaddr;
  input [31:0]s_axi_full_wdata;
  input [12:0]s_axi_full_araddr;
  input s_axi_full_arvalid;

  wire CLK;
  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [7:0]I11;
  wire [8:0]I12;
  wire [0:0]I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire I8;
  wire [0:0]I9;
  wire [0:0]O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire O5;
  wire [8:0]O6;
  wire [0:0]O7;
  wire [2:0]Q;
  wire [12:0]axi_bram_ctrl_0_BRAM_PORTA_ADDR;
  wire axi_bram_ctrl_0_BRAM_PORTA_CLK;
  wire [31:0]axi_bram_ctrl_0_BRAM_PORTA_DIN;
  wire [31:0]axi_bram_ctrl_0_BRAM_PORTA_DOUT;
  wire axi_bram_ctrl_0_BRAM_PORTA_EN;
  wire axi_bram_ctrl_0_BRAM_PORTA_RST;
  wire [3:0]axi_bram_ctrl_0_BRAM_PORTA_WE;
  wire [12:0]axi_bram_ctrl_0_BRAM_PORTB_ADDR;
  wire axi_bram_ctrl_0_BRAM_PORTB_CLK;
  wire [31:0]axi_bram_ctrl_0_BRAM_PORTB_DIN;
  wire [31:0]axi_bram_ctrl_0_BRAM_PORTB_DOUT;
  wire axi_bram_ctrl_0_BRAM_PORTB_EN;
  wire axi_bram_ctrl_0_BRAM_PORTB_RST;
  wire [3:0]axi_bram_ctrl_0_BRAM_PORTB_WE;
  wire m_axi_full_bram_bvalid;
  wire m_axi_full_bram_rlast;
  wire m_axi_full_bram_rvalid;
  wire m_axi_full_bram_wready;
  wire m_axi_full_bram_wvalid9_out;
  wire n_0_axi_bram_ctrl_0;
  wire \n_0_axi_to_bram_burst_counter[8]_i_2 ;
  wire \n_0_axi_to_bram_state[7]_i_3 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_4 ;
  wire \n_0_m_axi_full_data_awlen_OBUF[7]_inst_i_2 ;
  wire n_2_axi_bram_ctrl_0;
  wire n_38_axi_bram_ctrl_0;
  wire n_39_axi_bram_ctrl_0;
  wire n_3_axi_bram_ctrl_0;
  wire n_5_axi_bram_ctrl_0;
  wire [8:0]out;
  wire p_0_in10_in;
  wire p_0_in37_in;
  wire p_1_in;
  wire s_axi_aresetn_IBUF;
  wire [12:0]s_axi_full_araddr;
  wire [7:0]s_axi_full_arlen;
  wire s_axi_full_arvalid;
  wire [12:0]s_axi_full_awaddr;
  wire s_axi_full_bready;
  wire [31:0]s_axi_full_rdata;
  wire [31:0]s_axi_full_wdata;

(* x_core_info = "axi_bram_ctrl,Vivado 2014.4" *) 
   bram32_axi_bram_ctrl_0_0 axi_bram_ctrl_0
       (.bram_addr_a(axi_bram_ctrl_0_BRAM_PORTA_ADDR),
        .bram_addr_b(axi_bram_ctrl_0_BRAM_PORTB_ADDR),
        .bram_clk_a(axi_bram_ctrl_0_BRAM_PORTA_CLK),
        .bram_clk_b(axi_bram_ctrl_0_BRAM_PORTB_CLK),
        .bram_en_a(axi_bram_ctrl_0_BRAM_PORTA_EN),
        .bram_en_b(axi_bram_ctrl_0_BRAM_PORTB_EN),
        .bram_rddata_a(axi_bram_ctrl_0_BRAM_PORTA_DOUT),
        .bram_rddata_b(axi_bram_ctrl_0_BRAM_PORTB_DOUT),
        .bram_rst_a(axi_bram_ctrl_0_BRAM_PORTA_RST),
        .bram_rst_b(axi_bram_ctrl_0_BRAM_PORTB_RST),
        .bram_we_a(axi_bram_ctrl_0_BRAM_PORTA_WE),
        .bram_we_b(axi_bram_ctrl_0_BRAM_PORTB_WE),
        .bram_wrdata_a(axi_bram_ctrl_0_BRAM_PORTA_DIN),
        .bram_wrdata_b(axi_bram_ctrl_0_BRAM_PORTB_DIN),
        .s_axi_aclk(CLK),
        .s_axi_araddr(s_axi_full_araddr),
        .s_axi_arburst({1'b0,1'b1}),
        .s_axi_arcache({1'b0,1'b0,1'b1,1'b0}),
        .s_axi_aresetn(s_axi_aresetn_IBUF),
        .s_axi_arlen(s_axi_full_arlen),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arready(n_5_axi_bram_ctrl_0),
        .s_axi_arsize({1'b0,1'b1,1'b0}),
        .s_axi_arvalid(s_axi_full_arvalid),
        .s_axi_awaddr(s_axi_full_awaddr),
        .s_axi_awburst({1'b0,1'b1}),
        .s_axi_awcache({1'b0,1'b0,1'b1,1'b0}),
        .s_axi_awlen(s_axi_full_arlen),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awready(n_0_axi_bram_ctrl_0),
        .s_axi_awsize({1'b0,1'b1,1'b0}),
        .s_axi_awvalid(p_1_in),
        .s_axi_bready(s_axi_full_bready),
        .s_axi_bresp({n_2_axi_bram_ctrl_0,n_3_axi_bram_ctrl_0}),
        .s_axi_bvalid(m_axi_full_bram_bvalid),
        .s_axi_rdata(s_axi_full_rdata),
        .s_axi_rlast(m_axi_full_bram_rlast),
        .s_axi_rready(p_0_in37_in),
        .s_axi_rresp({n_38_axi_bram_ctrl_0,n_39_axi_bram_ctrl_0}),
        .s_axi_rvalid(m_axi_full_bram_rvalid),
        .s_axi_wdata(s_axi_full_wdata),
        .s_axi_wlast(I6),
        .s_axi_wready(m_axi_full_bram_wready),
        .s_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_axi_wvalid(p_0_in10_in));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT4 #(
    .INIT(16'h7078)) 
     \axi_to_bram_burst_counter[0]_i_1 
       (.I0(p_0_in10_in),
        .I1(m_axi_full_bram_wready),
        .I2(I12[0]),
        .I3(I13),
        .O(O6[0]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'h707078F0)) 
     \axi_to_bram_burst_counter[1]_i_1 
       (.I0(p_0_in10_in),
        .I1(m_axi_full_bram_wready),
        .I2(I12[1]),
        .I3(I12[0]),
        .I4(I13),
        .O(O6[1]));
LUT6 #(
    .INIT(64'h777F7F7F08000000)) 
     \axi_to_bram_burst_counter[2]_i_1 
       (.I0(p_0_in10_in),
        .I1(m_axi_full_bram_wready),
        .I2(I13),
        .I3(I12[0]),
        .I4(I12[1]),
        .I5(I12[2]),
        .O(O6[2]));
LUT6 #(
    .INIT(64'hABBBBBBB10000000)) 
     \axi_to_bram_burst_counter[3]_i_1 
       (.I0(\n_0_axi_to_bram_burst_counter[8]_i_2 ),
        .I1(I13),
        .I2(I12[1]),
        .I3(I12[0]),
        .I4(I12[2]),
        .I5(I12[3]),
        .O(O6[3]));
LUT5 #(
    .INIT(32'h7F770008)) 
     \axi_to_bram_burst_counter[4]_i_1 
       (.I0(p_0_in10_in),
        .I1(m_axi_full_bram_wready),
        .I2(I13),
        .I3(I14),
        .I4(I12[4]),
        .O(O6[4]));
LUT5 #(
    .INIT(32'h7F770008)) 
     \axi_to_bram_burst_counter[5]_i_1 
       (.I0(p_0_in10_in),
        .I1(m_axi_full_bram_wready),
        .I2(I13),
        .I3(I15),
        .I4(I12[5]),
        .O(O6[5]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT5 #(
    .INIT(32'h777F0800)) 
     \axi_to_bram_burst_counter[6]_i_1 
       (.I0(p_0_in10_in),
        .I1(m_axi_full_bram_wready),
        .I2(I13),
        .I3(I16),
        .I4(I12[6]),
        .O(O6[6]));
LUT6 #(
    .INIT(64'h777F7F7F08000000)) 
     \axi_to_bram_burst_counter[7]_i_1 
       (.I0(p_0_in10_in),
        .I1(m_axi_full_bram_wready),
        .I2(I13),
        .I3(I16),
        .I4(I12[6]),
        .I5(I12[7]),
        .O(O6[7]));
LUT6 #(
    .INIT(64'hABBBBBBB10000000)) 
     \axi_to_bram_burst_counter[8]_i_1 
       (.I0(\n_0_axi_to_bram_burst_counter[8]_i_2 ),
        .I1(I13),
        .I2(I12[6]),
        .I3(I16),
        .I4(I12[7]),
        .I5(I12[8]),
        .O(O6[8]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \axi_to_bram_burst_counter[8]_i_2 
       (.I0(p_0_in10_in),
        .I1(m_axi_full_bram_wready),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_2 ));
LUT5 #(
    .INIT(32'hF4444444)) 
     \axi_to_bram_state[7]_i_1 
       (.I0(\n_0_axi_to_bram_state[7]_i_3 ),
        .I1(I8),
        .I2(I9),
        .I3(Q[1]),
        .I4(I6),
        .O(O4));
LUT6 #(
    .INIT(64'hFF3F5500003F55FF)) 
     \axi_to_bram_state[7]_i_3 
       (.I0(p_1_in),
        .I1(m_axi_full_bram_bvalid),
        .I2(s_axi_full_bready),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(I10),
        .O(\n_0_axi_to_bram_state[7]_i_3 ));
(* x_core_info = "blk_mem_gen_v8_2,Vivado 2014.4" *) 
   bram32_blk_mem_gen_0_0 blk_mem_gen_0
       (.addra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_bram_ctrl_0_BRAM_PORTA_ADDR}),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_bram_ctrl_0_BRAM_PORTB_ADDR}),
        .clka(axi_bram_ctrl_0_BRAM_PORTA_CLK),
        .clkb(axi_bram_ctrl_0_BRAM_PORTB_CLK),
        .dina(axi_bram_ctrl_0_BRAM_PORTA_DIN),
        .dinb(axi_bram_ctrl_0_BRAM_PORTB_DIN),
        .douta(axi_bram_ctrl_0_BRAM_PORTA_DOUT),
        .doutb(axi_bram_ctrl_0_BRAM_PORTB_DOUT),
        .ena(axi_bram_ctrl_0_BRAM_PORTA_EN),
        .enb(axi_bram_ctrl_0_BRAM_PORTB_EN),
        .rsta(axi_bram_ctrl_0_BRAM_PORTA_RST),
        .rstb(axi_bram_ctrl_0_BRAM_PORTB_RST),
        .wea(axi_bram_ctrl_0_BRAM_PORTA_WE),
        .web(axi_bram_ctrl_0_BRAM_PORTB_WE));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'h00004000)) 
     \bram_to_axi_buffer[0][31]_i_1 
       (.I0(out[1]),
        .I1(p_0_in37_in),
        .I2(m_axi_full_bram_rvalid),
        .I3(I1),
        .I4(out[0]),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT5 #(
    .INIT(32'h20000000)) 
     \bram_to_axi_buffer[1][31]_i_1 
       (.I0(I1),
        .I1(out[1]),
        .I2(out[0]),
        .I3(m_axi_full_bram_rvalid),
        .I4(p_0_in37_in),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \bram_to_axi_buffer[2][31]_i_1 
       (.I0(out[1]),
        .I1(p_0_in37_in),
        .I2(m_axi_full_bram_rvalid),
        .I3(I1),
        .I4(out[0]),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \bram_to_axi_buffer[3][31]_i_1 
       (.I0(I1),
        .I1(out[0]),
        .I2(out[1]),
        .I3(m_axi_full_bram_rvalid),
        .I4(p_0_in37_in),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h7078)) 
     \bram_to_axi_burst_counter[0]_i_1 
       (.I0(m_axi_full_bram_rvalid),
        .I1(p_0_in37_in),
        .I2(out[0]),
        .I3(CO),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h707078F0)) 
     \bram_to_axi_burst_counter[1]_i_1 
       (.I0(m_axi_full_bram_rvalid),
        .I1(p_0_in37_in),
        .I2(out[1]),
        .I3(out[0]),
        .I4(CO),
        .O(D[1]));
LUT6 #(
    .INIT(64'h777F7F7F08000000)) 
     \bram_to_axi_burst_counter[2]_i_1 
       (.I0(m_axi_full_bram_rvalid),
        .I1(p_0_in37_in),
        .I2(CO),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(D[2]));
LUT6 #(
    .INIT(64'hABBBBBBB10000000)) 
     \bram_to_axi_burst_counter[3]_i_1 
       (.I0(\n_0_bram_to_axi_burst_counter[8]_i_4 ),
        .I1(CO),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[3]),
        .O(D[3]));
LUT6 #(
    .INIT(64'hBBABBBBB00100000)) 
     \bram_to_axi_burst_counter[4]_i_1 
       (.I0(\n_0_bram_to_axi_burst_counter[8]_i_4 ),
        .I1(CO),
        .I2(out[2]),
        .I3(I3),
        .I4(out[3]),
        .I5(out[4]),
        .O(D[4]));
LUT5 #(
    .INIT(32'h7F770008)) 
     \bram_to_axi_burst_counter[5]_i_1 
       (.I0(m_axi_full_bram_rvalid),
        .I1(p_0_in37_in),
        .I2(CO),
        .I3(I4),
        .I4(out[5]),
        .O(D[5]));
LUT5 #(
    .INIT(32'h777F0800)) 
     \bram_to_axi_burst_counter[6]_i_1 
       (.I0(m_axi_full_bram_rvalid),
        .I1(p_0_in37_in),
        .I2(CO),
        .I3(I5),
        .I4(out[6]),
        .O(D[6]));
LUT6 #(
    .INIT(64'h777F7F7F08000000)) 
     \bram_to_axi_burst_counter[7]_i_1 
       (.I0(m_axi_full_bram_rvalid),
        .I1(p_0_in37_in),
        .I2(CO),
        .I3(I5),
        .I4(out[6]),
        .I5(out[7]),
        .O(D[7]));
LUT6 #(
    .INIT(64'hABBBBBBB10000000)) 
     \bram_to_axi_burst_counter[8]_i_2 
       (.I0(\n_0_bram_to_axi_burst_counter[8]_i_4 ),
        .I1(CO),
        .I2(out[7]),
        .I3(out[6]),
        .I4(I5),
        .I5(out[8]),
        .O(D[8]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \bram_to_axi_burst_counter[8]_i_4 
       (.I0(m_axi_full_bram_rvalid),
        .I1(p_0_in37_in),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'hEAAAAAAA)) 
     \bram_to_axi_state[7]_i_1 
       (.I0(I2),
        .I1(p_0_in37_in),
        .I2(m_axi_full_bram_rvalid),
        .I3(I1),
        .I4(m_axi_full_bram_rlast),
        .O(O1));
LUT2 #(
    .INIT(4'h7)) 
     m_axi_full_bram_bready_i_2
       (.I0(m_axi_full_bram_bvalid),
        .I1(s_axi_full_bready),
        .O(O5));
LUT4 #(
    .INIT(16'h0151)) 
     m_axi_full_bram_wvalid_i_2
       (.I0(I6),
        .I1(I7),
        .I2(p_0_in10_in),
        .I3(m_axi_full_bram_wready),
        .O(m_axi_full_bram_wvalid9_out));
LUT1 #(
    .INIT(2'h1)) 
     \m_axi_full_data_awlen_OBUF[0]_inst_i_1 
       (.I0(I11[0]),
        .O(s_axi_full_arlen[0]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \m_axi_full_data_awlen_OBUF[1]_inst_i_1 
       (.I0(I11[0]),
        .I1(I11[1]),
        .O(s_axi_full_arlen[1]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \m_axi_full_data_awlen_OBUF[2]_inst_i_1 
       (.I0(I11[2]),
        .I1(I11[1]),
        .I2(I11[0]),
        .O(s_axi_full_arlen[2]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \m_axi_full_data_awlen_OBUF[3]_inst_i_1 
       (.I0(I11[3]),
        .I1(I11[2]),
        .I2(I11[0]),
        .I3(I11[1]),
        .O(s_axi_full_arlen[3]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \m_axi_full_data_awlen_OBUF[4]_inst_i_1 
       (.I0(I11[4]),
        .I1(I11[3]),
        .I2(I11[1]),
        .I3(I11[0]),
        .I4(I11[2]),
        .O(s_axi_full_arlen[4]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \m_axi_full_data_awlen_OBUF[5]_inst_i_1 
       (.I0(I11[5]),
        .I1(I11[4]),
        .I2(I11[2]),
        .I3(I11[0]),
        .I4(I11[1]),
        .I5(I11[3]),
        .O(s_axi_full_arlen[5]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awlen_OBUF[6]_inst_i_1 
       (.I0(I11[6]),
        .I1(\n_0_m_axi_full_data_awlen_OBUF[7]_inst_i_2 ),
        .O(s_axi_full_arlen[6]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \m_axi_full_data_awlen_OBUF[7]_inst_i_1 
       (.I0(I11[7]),
        .I1(I11[6]),
        .I2(\n_0_m_axi_full_data_awlen_OBUF[7]_inst_i_2 ),
        .O(s_axi_full_arlen[7]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \m_axi_full_data_awlen_OBUF[7]_inst_i_2 
       (.I0(I11[4]),
        .I1(I11[2]),
        .I2(I11[0]),
        .I3(I11[1]),
        .I4(I11[3]),
        .I5(I11[5]),
        .O(\n_0_m_axi_full_data_awlen_OBUF[7]_inst_i_2 ));
endmodule

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_bram_ctrl,Vivado 2014.4" *) (* CHECK_LICENSE_TYPE = "bram32_axi_bram_ctrl_0_0,axi_bram_ctrl,{}" *) 
(* core_generation_info = "bram32_axi_bram_ctrl_0_0,axi_bram_ctrl,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_bram_ctrl,x_ipVersion=4.0,x_ipCoreRevision=3,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_BRAM_INST_MODE=EXTERNAL,C_MEMORY_DEPTH=2048,C_BRAM_ADDR_WIDTH=11,C_S_AXI_ADDR_WIDTH=13,C_S_AXI_DATA_WIDTH=32,C_S_AXI_ID_WIDTH=1,C_S_AXI_PROTOCOL=AXI4,C_S_AXI_SUPPORTS_NARROW_BURST=1,C_SINGLE_PORT_BRAM=0,C_FAMILY=zynq,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_ECC=0,C_ECC_TYPE=0,C_FAULT_INJECT=0,C_ECC_ONOFF_RESET_VALUE=0}" *) 
module bram32_axi_bram_ctrl_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    bram_rst_a,
    bram_clk_a,
    bram_en_a,
    bram_we_a,
    bram_addr_a,
    bram_wrdata_a,
    bram_rddata_a,
    bram_rst_b,
    bram_clk_b,
    bram_en_b,
    bram_we_b,
    bram_addr_b,
    bram_wrdata_b,
    bram_rddata_b);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 RSTIF RST" *) input s_axi_aresetn;
  input [12:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK" *) input s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WLAST" *) input s_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  input [12:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK" *) input s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RLAST" *) output s_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA RST" *) output bram_rst_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) output bram_clk_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) output bram_en_a;
  output [3:0]bram_we_a;
  output [12:0]bram_addr_a;
  output [31:0]bram_wrdata_a;
  input [31:0]bram_rddata_a;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB RST" *) output bram_rst_b;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) output bram_clk_b;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) output bram_en_b;
  output [3:0]bram_we_b;
  output [12:0]bram_addr_b;
  output [31:0]bram_wrdata_b;
  input [31:0]bram_rddata_b;

  wire [12:0]bram_addr_a;
  wire [12:0]bram_addr_b;
  wire bram_clk_a;
  wire bram_clk_b;
  wire bram_en_a;
  wire bram_en_b;
  wire [31:0]bram_rddata_a;
  wire [31:0]bram_rddata_b;
  wire bram_rst_a;
  wire bram_rst_b;
  wire [3:0]bram_we_a;
  wire [3:0]bram_we_b;
  wire [31:0]bram_wrdata_a;
  wire [31:0]bram_wrdata_b;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire s_axi_aresetn;
  wire [7:0]s_axi_arlen;
  wire s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [7:0]s_axi_awlen;
  wire s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_ecc_interrupt_UNCONNECTED;
  wire NLW_U0_ecc_ue_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_arready_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_awready_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_ctrl_wready_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_ctrl_bresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_ctrl_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_ctrl_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;

(* C_BRAM_ADDR_WIDTH = "11" *) 
   (* C_BRAM_INST_MODE = "EXTERNAL" *) 
   (* C_ECC = "0" *) 
   (* C_ECC_ONOFF_RESET_VALUE = "0" *) 
   (* C_ECC_TYPE = "0" *) 
   (* C_FAMILY = "zynq" *) 
   (* C_FAULT_INJECT = "0" *) 
   (* C_MEMORY_DEPTH = "2048" *) 
   (* C_SINGLE_PORT_BRAM = "0" *) 
   (* C_S_AXI_ADDR_WIDTH = "13" *) 
   (* C_S_AXI_CTRL_ADDR_WIDTH = "32" *) 
   (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
   (* C_S_AXI_DATA_WIDTH = "32" *) 
   (* C_S_AXI_ID_WIDTH = "1" *) 
   (* C_S_AXI_PROTOCOL = "AXI4" *) 
   (* C_S_AXI_SUPPORTS_NARROW_BURST = "1" *) 
   (* DONT_TOUCH *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   bram32_axi_bram_ctrl_0_0_axi_bram_ctrl__parameterized0 U0
       (.bram_addr_a(bram_addr_a),
        .bram_addr_b(bram_addr_b),
        .bram_clk_a(bram_clk_a),
        .bram_clk_b(bram_clk_b),
        .bram_en_a(bram_en_a),
        .bram_en_b(bram_en_b),
        .bram_rddata_a(bram_rddata_a),
        .bram_rddata_b(bram_rddata_b),
        .bram_rst_a(bram_rst_a),
        .bram_rst_b(bram_rst_b),
        .bram_we_a(bram_we_a),
        .bram_we_b(bram_we_b),
        .bram_wrdata_a(bram_wrdata_a),
        .bram_wrdata_b(bram_wrdata_b),
        .ecc_interrupt(NLW_U0_ecc_interrupt_UNCONNECTED),
        .ecc_ue(NLW_U0_ecc_ue_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(1'b0),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(1'b0),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_ctrl_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_ctrl_arready(NLW_U0_s_axi_ctrl_arready_UNCONNECTED),
        .s_axi_ctrl_arvalid(1'b0),
        .s_axi_ctrl_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_ctrl_awready(NLW_U0_s_axi_ctrl_awready_UNCONNECTED),
        .s_axi_ctrl_awvalid(1'b0),
        .s_axi_ctrl_bready(1'b0),
        .s_axi_ctrl_bresp(NLW_U0_s_axi_ctrl_bresp_UNCONNECTED[1:0]),
        .s_axi_ctrl_bvalid(NLW_U0_s_axi_ctrl_bvalid_UNCONNECTED),
        .s_axi_ctrl_rdata(NLW_U0_s_axi_ctrl_rdata_UNCONNECTED[31:0]),
        .s_axi_ctrl_rready(1'b0),
        .s_axi_ctrl_rresp(NLW_U0_s_axi_ctrl_rresp_UNCONNECTED[1:0]),
        .s_axi_ctrl_rvalid(NLW_U0_s_axi_ctrl_rvalid_UNCONNECTED),
        .s_axi_ctrl_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_ctrl_wready(NLW_U0_s_axi_ctrl_wready_UNCONNECTED),
        .s_axi_ctrl_wvalid(1'b0),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module bram32_axi_bram_ctrl_0_0_SRL_FIFO
   (clr_bram_we_cmb7_out,
    O1,
    axi_wdata_full_cmb116_out,
    bvalid_cnt_inc12_out,
    O2,
    bid_gets_fifo_load,
    O3,
    I1,
    s_axi_aclk,
    bid_gets_fifo_load_d1,
    out,
    s_axi_wlast,
    s_axi_wvalid,
    axi_awaddr_full,
    axi_aresetn_d2,
    I2,
    axi_wr_burst,
    I3,
    I4,
    s_axi_awvalid,
    bram_addr_ld_en,
    bvalid_cnt_inc,
    I5,
    wr_addr_sm_cs,
    bvalid_cnt,
    s_axi_bready,
    I6,
    axi_awid_pipe,
    s_axi_awid,
    s_axi_bid);
  output clr_bram_we_cmb7_out;
  output O1;
  output axi_wdata_full_cmb116_out;
  output bvalid_cnt_inc12_out;
  output O2;
  output bid_gets_fifo_load;
  output O3;
  input I1;
  input s_axi_aclk;
  input bid_gets_fifo_load_d1;
  input [2:0]out;
  input s_axi_wlast;
  input s_axi_wvalid;
  input axi_awaddr_full;
  input axi_aresetn_d2;
  input I2;
  input axi_wr_burst;
  input I3;
  input I4;
  input s_axi_awvalid;
  input bram_addr_ld_en;
  input bvalid_cnt_inc;
  input I5;
  input wr_addr_sm_cs;
  input [2:0]bvalid_cnt;
  input s_axi_bready;
  input I6;
  input axi_awid_pipe;
  input [0:0]s_axi_awid;
  input [0:0]s_axi_bid;

  wire CI;
  wire D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire S;
  wire S2_out;
  wire S4_out;
  wire S6_out;
  wire axi_aresetn_d2;
  wire axi_awaddr_full;
  wire axi_awid_pipe;
  wire axi_wdata_full_cmb116_out;
  wire axi_wr_burst;
  wire bid_fifo_ld;
  wire bid_fifo_not_empty;
  wire bid_fifo_rd;
  wire bid_gets_fifo_load;
  wire bid_gets_fifo_load_d1;
  wire bram_addr_ld_en;
  wire [2:0]bvalid_cnt;
  wire bvalid_cnt_inc;
  wire bvalid_cnt_inc12_out;
  wire clr_bram_we_cmb7_out;
  wire \n_0_Addr_Counters[0].FDRE_I ;
  wire \n_0_Addr_Counters[0].MUXCY_L_I_i_2 ;
  wire \n_0_Addr_Counters[1].FDRE_I ;
  wire \n_0_Addr_Counters[1].MUXCY_L_I ;
  wire \n_0_Addr_Counters[1].XORCY_I ;
  wire \n_0_Addr_Counters[2].FDRE_I ;
  wire \n_0_Addr_Counters[2].XORCY_I ;
  wire \n_0_Addr_Counters[3].FDRE_I ;
  wire \n_0_Addr_Counters[3].XORCY_I ;
  wire n_0_Data_Exists_DFF_i_1;
  wire n_0_Data_Exists_DFF_i_2;
  wire n_0_Data_Exists_DFF_i_3;
  wire n_0_Data_Exists_DFF_i_4;
  wire n_0_Data_Exists_DFF_i_5;
  wire n_0_Data_Exists_DFF_i_6;
  wire \n_0_axi_bid_int[0]_i_2 ;
  wire n_0_axi_bvalid_int_i_6;
  wire n_0_bid_gets_fifo_load_d1_i_2;
  wire [2:0]out;
  wire s_axi_aclk;
  wire [0:0]s_axi_awid;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_wlast;
  wire s_axi_wvalid;
  wire wr_addr_sm_cs;
  wire [3:2]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
     \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(D),
        .Q(\n_0_Addr_Counters[0].FDRE_I ),
        .R(I1));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3:2],\n_0_Addr_Counters[1].MUXCY_L_I ,CI}),
        .CYINIT(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\n_0_Addr_Counters[2].FDRE_I ,\n_0_Addr_Counters[1].FDRE_I ,\n_0_Addr_Counters[0].FDRE_I }),
        .O({\n_0_Addr_Counters[3].XORCY_I ,\n_0_Addr_Counters[2].XORCY_I ,\n_0_Addr_Counters[1].XORCY_I ,D}),
        .S({S,S2_out,S4_out,S6_out}));
LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
     \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\n_0_Addr_Counters[2].FDRE_I ),
        .I1(\n_0_Addr_Counters[3].FDRE_I ),
        .I2(\n_0_Addr_Counters[1].FDRE_I ),
        .I3(bram_addr_ld_en),
        .I4(\n_0_axi_bid_int[0]_i_2 ),
        .I5(\n_0_Addr_Counters[0].FDRE_I ),
        .O(S6_out));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_axi_bid_int[0]_i_2 ),
        .I2(\n_0_Addr_Counters[2].FDRE_I ),
        .I3(\n_0_Addr_Counters[3].FDRE_I ),
        .I4(\n_0_Addr_Counters[1].FDRE_I ),
        .I5(\n_0_Addr_Counters[0].FDRE_I ),
        .O(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ));
(* BOX_TYPE = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
     \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(\n_0_Addr_Counters[1].XORCY_I ),
        .Q(\n_0_Addr_Counters[1].FDRE_I ),
        .R(I1));
LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
     \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\n_0_Addr_Counters[2].FDRE_I ),
        .I1(\n_0_Addr_Counters[3].FDRE_I ),
        .I2(\n_0_Addr_Counters[0].FDRE_I ),
        .I3(bram_addr_ld_en),
        .I4(\n_0_axi_bid_int[0]_i_2 ),
        .I5(\n_0_Addr_Counters[1].FDRE_I ),
        .O(S4_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
     \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(\n_0_Addr_Counters[2].XORCY_I ),
        .Q(\n_0_Addr_Counters[2].FDRE_I ),
        .R(I1));
LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
     \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\n_0_Addr_Counters[3].FDRE_I ),
        .I1(\n_0_Addr_Counters[1].FDRE_I ),
        .I2(\n_0_Addr_Counters[0].FDRE_I ),
        .I3(bram_addr_ld_en),
        .I4(\n_0_axi_bid_int[0]_i_2 ),
        .I5(\n_0_Addr_Counters[2].FDRE_I ),
        .O(S2_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
     \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(bid_fifo_not_empty),
        .D(\n_0_Addr_Counters[3].XORCY_I ),
        .Q(\n_0_Addr_Counters[3].FDRE_I ),
        .R(I1));
LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
     \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\n_0_Addr_Counters[2].FDRE_I ),
        .I1(\n_0_Addr_Counters[1].FDRE_I ),
        .I2(\n_0_Addr_Counters[0].FDRE_I ),
        .I3(bram_addr_ld_en),
        .I4(\n_0_axi_bid_int[0]_i_2 ),
        .I5(\n_0_Addr_Counters[3].FDRE_I ),
        .O(S));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "FDR" *) 
   FDRE #(
    .INIT(1'b0)) 
     Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_Data_Exists_DFF_i_1),
        .Q(bid_fifo_not_empty),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'hFE0A)) 
     Data_Exists_DFF_i_1
       (.I0(bram_addr_ld_en),
        .I1(n_0_Data_Exists_DFF_i_2),
        .I2(n_0_Data_Exists_DFF_i_3),
        .I3(bid_fifo_not_empty),
        .O(n_0_Data_Exists_DFF_i_1));
LUT6 #(
    .INIT(64'h000000000000F4F7)) 
     Data_Exists_DFF_i_2
       (.I0(n_0_Data_Exists_DFF_i_4),
        .I1(clr_bram_we_cmb7_out),
        .I2(n_0_bid_gets_fifo_load_d1_i_2),
        .I3(n_0_Data_Exists_DFF_i_5),
        .I4(O1),
        .I5(bid_gets_fifo_load_d1),
        .O(n_0_Data_Exists_DFF_i_2));
LUT4 #(
    .INIT(16'hFFFE)) 
     Data_Exists_DFF_i_3
       (.I0(\n_0_Addr_Counters[2].FDRE_I ),
        .I1(\n_0_Addr_Counters[3].FDRE_I ),
        .I2(\n_0_Addr_Counters[1].FDRE_I ),
        .I3(\n_0_Addr_Counters[0].FDRE_I ),
        .O(n_0_Data_Exists_DFF_i_3));
LUT6 #(
    .INIT(64'h0C0000000E0C0C0C)) 
     Data_Exists_DFF_i_4
       (.I0(axi_wdata_full_cmb116_out),
        .I1(out[0]),
        .I2(out[2]),
        .I3(s_axi_wlast),
        .I4(s_axi_wvalid),
        .I5(out[1]),
        .O(n_0_Data_Exists_DFF_i_4));
LUT6 #(
    .INIT(64'h0000888800000004)) 
     Data_Exists_DFF_i_5
       (.I0(out[0]),
        .I1(bvalid_cnt_inc12_out),
        .I2(O2),
        .I3(n_0_Data_Exists_DFF_i_6),
        .I4(out[2]),
        .I5(out[1]),
        .O(n_0_Data_Exists_DFF_i_5));
LUT3 #(
    .INIT(8'h15)) 
     Data_Exists_DFF_i_6
       (.I0(I3),
        .I1(I4),
        .I2(s_axi_awvalid),
        .O(n_0_Data_Exists_DFF_i_6));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* srl_bus_name = "U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM " *) 
   (* srl_name = "U0/\gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \FIFO_RAM[0].SRL16E_I 
       (.A0(\n_0_Addr_Counters[0].FDRE_I ),
        .A1(\n_0_Addr_Counters[1].FDRE_I ),
        .A2(\n_0_Addr_Counters[2].FDRE_I ),
        .A3(\n_0_Addr_Counters[3].FDRE_I ),
        .CE(\n_0_Addr_Counters[0].MUXCY_L_I_i_2 ),
        .CLK(s_axi_aclk),
        .D(bid_fifo_ld),
        .Q(bid_fifo_rd));
LUT3 #(
    .INIT(8'hB8)) 
     \FIFO_RAM[0].SRL16E_I_i_1 
       (.I0(axi_awid_pipe),
        .I1(axi_awaddr_full),
        .I2(s_axi_awid),
        .O(bid_fifo_ld));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_4 
       (.I0(bvalid_cnt[0]),
        .I1(bvalid_cnt[1]),
        .I2(bvalid_cnt[2]),
        .O(O2));
LUT6 #(
    .INIT(64'h7F7F7F7F7F000000)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_i_2 
       (.I0(bvalid_cnt[2]),
        .I1(bvalid_cnt[1]),
        .I2(bvalid_cnt[0]),
        .I3(s_axi_awvalid),
        .I4(I4),
        .I5(I3),
        .O(axi_wdata_full_cmb116_out));
LUT5 #(
    .INIT(32'hAACFAAC0)) 
     \axi_bid_int[0]_i_1 
       (.I0(bid_fifo_ld),
        .I1(bid_fifo_rd),
        .I2(\n_0_axi_bid_int[0]_i_2 ),
        .I3(bid_gets_fifo_load),
        .I4(s_axi_bid),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \axi_bid_int[0]_i_2 
       (.I0(bid_fifo_not_empty),
        .I1(n_0_Data_Exists_DFF_i_2),
        .O(\n_0_axi_bid_int[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'hFE000000)) 
     axi_bvalid_int_i_3
       (.I0(bvalid_cnt[0]),
        .I1(bvalid_cnt[1]),
        .I2(bvalid_cnt[2]),
        .I3(s_axi_bready),
        .I4(I6),
        .O(O1));
LUT6 #(
    .INIT(64'h00000000FFFF8880)) 
     axi_bvalid_int_i_4
       (.I0(axi_awaddr_full),
        .I1(axi_aresetn_d2),
        .I2(n_0_axi_bvalid_int_i_6),
        .I3(I2),
        .I4(axi_wdata_full_cmb116_out),
        .I5(axi_wr_burst),
        .O(clr_bram_we_cmb7_out));
LUT2 #(
    .INIT(4'h8)) 
     axi_bvalid_int_i_5
       (.I0(s_axi_wlast),
        .I1(s_axi_wvalid),
        .O(bvalid_cnt_inc12_out));
LUT5 #(
    .INIT(32'h00001110)) 
     axi_bvalid_int_i_6
       (.I0(O2),
        .I1(I3),
        .I2(axi_awaddr_full),
        .I3(s_axi_awvalid),
        .I4(wr_addr_sm_cs),
        .O(n_0_axi_bvalid_int_i_6));
LUT6 #(
    .INIT(64'h0808088808080808)) 
     bid_gets_fifo_load_d1_i_1
       (.I0(bram_addr_ld_en),
        .I1(bvalid_cnt_inc),
        .I2(n_0_bid_gets_fifo_load_d1_i_2),
        .I3(I5),
        .I4(bid_fifo_not_empty),
        .I5(O1),
        .O(bid_gets_fifo_load));
LUT3 #(
    .INIT(8'hFE)) 
     bid_gets_fifo_load_d1_i_2
       (.I0(bvalid_cnt[2]),
        .I1(bvalid_cnt[1]),
        .I2(bvalid_cnt[0]),
        .O(n_0_bid_gets_fifo_load_d1_i_2));
endmodule

(* ORIG_REF_NAME = "axi_bram_ctrl" *) (* C_BRAM_INST_MODE = "EXTERNAL" *) (* C_MEMORY_DEPTH = "2048" *) 
(* C_BRAM_ADDR_WIDTH = "11" *) (* C_S_AXI_ADDR_WIDTH = "13" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_ID_WIDTH = "1" *) (* C_S_AXI_PROTOCOL = "AXI4" *) (* C_S_AXI_SUPPORTS_NARROW_BURST = "1" *) 
(* C_SINGLE_PORT_BRAM = "0" *) (* C_FAMILY = "zynq" *) (* C_S_AXI_CTRL_ADDR_WIDTH = "32" *) 
(* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_ECC = "0" *) (* C_ECC_TYPE = "0" *) 
(* C_FAULT_INJECT = "0" *) (* C_ECC_ONOFF_RESET_VALUE = "0" *) (* downgradeipidentifiedwarnings = "yes" *) 
module bram32_axi_bram_ctrl_0_0_axi_bram_ctrl__parameterized0
   (s_axi_aclk,
    s_axi_aresetn,
    ecc_interrupt,
    ecc_ue,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_ctrl_awvalid,
    s_axi_ctrl_awready,
    s_axi_ctrl_awaddr,
    s_axi_ctrl_wdata,
    s_axi_ctrl_wvalid,
    s_axi_ctrl_wready,
    s_axi_ctrl_bresp,
    s_axi_ctrl_bvalid,
    s_axi_ctrl_bready,
    s_axi_ctrl_araddr,
    s_axi_ctrl_arvalid,
    s_axi_ctrl_arready,
    s_axi_ctrl_rdata,
    s_axi_ctrl_rresp,
    s_axi_ctrl_rvalid,
    s_axi_ctrl_rready,
    bram_rst_a,
    bram_clk_a,
    bram_en_a,
    bram_we_a,
    bram_addr_a,
    bram_wrdata_a,
    bram_rddata_a,
    bram_rst_b,
    bram_clk_b,
    bram_en_b,
    bram_we_b,
    bram_addr_b,
    bram_wrdata_b,
    bram_rddata_b);
  input s_axi_aclk;
  input s_axi_aresetn;
  output ecc_interrupt;
  output ecc_ue;
  input [0:0]s_axi_awid;
  input [12:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [0:0]s_axi_arid;
  input [12:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_ctrl_awvalid;
  output s_axi_ctrl_awready;
  input [31:0]s_axi_ctrl_awaddr;
  input [31:0]s_axi_ctrl_wdata;
  input s_axi_ctrl_wvalid;
  output s_axi_ctrl_wready;
  output [1:0]s_axi_ctrl_bresp;
  output s_axi_ctrl_bvalid;
  input s_axi_ctrl_bready;
  input [31:0]s_axi_ctrl_araddr;
  input s_axi_ctrl_arvalid;
  output s_axi_ctrl_arready;
  output [31:0]s_axi_ctrl_rdata;
  output [1:0]s_axi_ctrl_rresp;
  output s_axi_ctrl_rvalid;
  input s_axi_ctrl_rready;
  output bram_rst_a;
  output bram_clk_a;
  output bram_en_a;
  output [3:0]bram_we_a;
  output [12:0]bram_addr_a;
  output [31:0]bram_wrdata_a;
  input [31:0]bram_rddata_a;
  output bram_rst_b;
  output bram_clk_b;
  output bram_en_b;
  output [3:0]bram_we_b;
  output [12:0]bram_addr_b;
  output [31:0]bram_wrdata_b;
  input [31:0]bram_rddata_b;

  wire \<const0> ;
  wire [12:2]\^bram_addr_a ;
  wire [12:2]\^bram_addr_b ;
  wire bram_en_a;
  wire bram_en_b;
  wire [31:0]bram_rddata_a;
  wire [31:0]bram_rddata_b;
  wire bram_rst_a;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire s_axi_aresetn;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_ctrl_araddr;
  wire s_axi_ctrl_arvalid;
  wire [31:0]s_axi_ctrl_awaddr;
  wire s_axi_ctrl_awvalid;
  wire s_axi_ctrl_bready;
  wire s_axi_ctrl_rready;
  wire [31:0]s_axi_ctrl_wdata;
  wire s_axi_ctrl_wvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

  assign bram_addr_a[12:2] = \^bram_addr_a [12:2];
  assign bram_addr_a[1] = \<const0> ;
  assign bram_addr_a[0] = \<const0> ;
  assign bram_addr_b[12:2] = \^bram_addr_b [12:2];
  assign bram_addr_b[1] = \<const0> ;
  assign bram_addr_b[0] = \<const0> ;
  assign bram_clk_a = s_axi_aclk;
  assign bram_clk_b = s_axi_aclk;
  assign bram_rst_b = bram_rst_a;
  assign bram_we_b[3] = \<const0> ;
  assign bram_we_b[2] = \<const0> ;
  assign bram_we_b[1] = \<const0> ;
  assign bram_we_b[0] = \<const0> ;
  assign bram_wrdata_b[31] = \<const0> ;
  assign bram_wrdata_b[30] = \<const0> ;
  assign bram_wrdata_b[29] = \<const0> ;
  assign bram_wrdata_b[28] = \<const0> ;
  assign bram_wrdata_b[27] = \<const0> ;
  assign bram_wrdata_b[26] = \<const0> ;
  assign bram_wrdata_b[25] = \<const0> ;
  assign bram_wrdata_b[24] = \<const0> ;
  assign bram_wrdata_b[23] = \<const0> ;
  assign bram_wrdata_b[22] = \<const0> ;
  assign bram_wrdata_b[21] = \<const0> ;
  assign bram_wrdata_b[20] = \<const0> ;
  assign bram_wrdata_b[19] = \<const0> ;
  assign bram_wrdata_b[18] = \<const0> ;
  assign bram_wrdata_b[17] = \<const0> ;
  assign bram_wrdata_b[16] = \<const0> ;
  assign bram_wrdata_b[15] = \<const0> ;
  assign bram_wrdata_b[14] = \<const0> ;
  assign bram_wrdata_b[13] = \<const0> ;
  assign bram_wrdata_b[12] = \<const0> ;
  assign bram_wrdata_b[11] = \<const0> ;
  assign bram_wrdata_b[10] = \<const0> ;
  assign bram_wrdata_b[9] = \<const0> ;
  assign bram_wrdata_b[8] = \<const0> ;
  assign bram_wrdata_b[7] = \<const0> ;
  assign bram_wrdata_b[6] = \<const0> ;
  assign bram_wrdata_b[5] = \<const0> ;
  assign bram_wrdata_b[4] = \<const0> ;
  assign bram_wrdata_b[3] = \<const0> ;
  assign bram_wrdata_b[2] = \<const0> ;
  assign bram_wrdata_b[1] = \<const0> ;
  assign bram_wrdata_b[0] = \<const0> ;
  assign ecc_interrupt = \<const0> ;
  assign ecc_ue = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_ctrl_arready = \<const0> ;
  assign s_axi_ctrl_awready = \<const0> ;
  assign s_axi_ctrl_bresp[1] = \<const0> ;
  assign s_axi_ctrl_bresp[0] = \<const0> ;
  assign s_axi_ctrl_bvalid = \<const0> ;
  assign s_axi_ctrl_rdata[31] = \<const0> ;
  assign s_axi_ctrl_rdata[30] = \<const0> ;
  assign s_axi_ctrl_rdata[29] = \<const0> ;
  assign s_axi_ctrl_rdata[28] = \<const0> ;
  assign s_axi_ctrl_rdata[27] = \<const0> ;
  assign s_axi_ctrl_rdata[26] = \<const0> ;
  assign s_axi_ctrl_rdata[25] = \<const0> ;
  assign s_axi_ctrl_rdata[24] = \<const0> ;
  assign s_axi_ctrl_rdata[23] = \<const0> ;
  assign s_axi_ctrl_rdata[22] = \<const0> ;
  assign s_axi_ctrl_rdata[21] = \<const0> ;
  assign s_axi_ctrl_rdata[20] = \<const0> ;
  assign s_axi_ctrl_rdata[19] = \<const0> ;
  assign s_axi_ctrl_rdata[18] = \<const0> ;
  assign s_axi_ctrl_rdata[17] = \<const0> ;
  assign s_axi_ctrl_rdata[16] = \<const0> ;
  assign s_axi_ctrl_rdata[15] = \<const0> ;
  assign s_axi_ctrl_rdata[14] = \<const0> ;
  assign s_axi_ctrl_rdata[13] = \<const0> ;
  assign s_axi_ctrl_rdata[12] = \<const0> ;
  assign s_axi_ctrl_rdata[11] = \<const0> ;
  assign s_axi_ctrl_rdata[10] = \<const0> ;
  assign s_axi_ctrl_rdata[9] = \<const0> ;
  assign s_axi_ctrl_rdata[8] = \<const0> ;
  assign s_axi_ctrl_rdata[7] = \<const0> ;
  assign s_axi_ctrl_rdata[6] = \<const0> ;
  assign s_axi_ctrl_rdata[5] = \<const0> ;
  assign s_axi_ctrl_rdata[4] = \<const0> ;
  assign s_axi_ctrl_rdata[3] = \<const0> ;
  assign s_axi_ctrl_rdata[2] = \<const0> ;
  assign s_axi_ctrl_rdata[1] = \<const0> ;
  assign s_axi_ctrl_rdata[0] = \<const0> ;
  assign s_axi_ctrl_rresp[1] = \<const0> ;
  assign s_axi_ctrl_rresp[0] = \<const0> ;
  assign s_axi_ctrl_rvalid = \<const0> ;
  assign s_axi_ctrl_wready = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
GND GND
       (.G(\<const0> ));
bram32_axi_bram_ctrl_0_0_axi_bram_ctrl_top \gext_inst.abcv4_0_ext_inst 
       (.O1(s_axi_rlast),
        .O10(\^bram_addr_a [7]),
        .O11(\^bram_addr_a [8]),
        .O12(s_axi_bvalid),
        .O2(s_axi_rvalid),
        .O3(s_axi_awready),
        .O4(\^bram_addr_a [2]),
        .O5(\^bram_addr_a [4]),
        .O6(\^bram_addr_a [3]),
        .O7(bram_rst_a),
        .O8(\^bram_addr_a [5]),
        .O9(\^bram_addr_a [6]),
        .bram_addr_a(\^bram_addr_a [12:9]),
        .bram_addr_b(\^bram_addr_b ),
        .bram_en_a(bram_en_a),
        .bram_en_b(bram_en_b),
        .bram_rddata_b(bram_rddata_b),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_bram_ctrl_top" *) 
module bram32_axi_bram_ctrl_0_0_axi_bram_ctrl_top
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    bram_addr_a,
    O12,
    bram_en_a,
    bram_we_a,
    bram_wrdata_a,
    bram_addr_b,
    s_axi_rdata,
    s_axi_wready,
    s_axi_arready,
    s_axi_bid,
    bram_en_b,
    s_axi_rid,
    s_axi_awaddr,
    s_axi_awsize,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_aresetn,
    s_axi_araddr,
    s_axi_arsize,
    s_axi_rready,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_arlen,
    s_axi_awlen,
    s_axi_aclk,
    s_axi_awburst,
    s_axi_bready,
    s_axi_awid,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arburst,
    s_axi_arid,
    bram_rddata_b);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output [3:0]bram_addr_a;
  output O12;
  output bram_en_a;
  output [3:0]bram_we_a;
  output [31:0]bram_wrdata_a;
  output [10:0]bram_addr_b;
  output [31:0]s_axi_rdata;
  output s_axi_wready;
  output s_axi_arready;
  output [0:0]s_axi_bid;
  output bram_en_b;
  output [0:0]s_axi_rid;
  input [12:0]s_axi_awaddr;
  input [2:0]s_axi_awsize;
  input s_axi_wlast;
  input s_axi_wvalid;
  input s_axi_aresetn;
  input [12:0]s_axi_araddr;
  input [2:0]s_axi_arsize;
  input s_axi_rready;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input [7:0]s_axi_arlen;
  input [7:0]s_axi_awlen;
  input s_axi_aclk;
  input [1:0]s_axi_awburst;
  input s_axi_bready;
  input [0:0]s_axi_awid;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arid;
  input [31:0]bram_rddata_b;

  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]bram_addr_a;
  wire [10:0]bram_addr_b;
  wire bram_en_a;
  wire bram_en_b;
  wire [31:0]bram_rddata_b;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

bram32_axi_bram_ctrl_0_0_full_axi \GEN_AXI4.I_FULL_AXI 
       (.O1(O1),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .O9(O9),
        .bram_addr_a(bram_addr_a),
        .bram_addr_b(bram_addr_b),
        .bram_en_a(bram_en_a),
        .bram_en_b(bram_en_b),
        .bram_rddata_b(bram_rddata_b),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "full_axi" *) 
module bram32_axi_bram_ctrl_0_0_full_axi
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    bram_addr_a,
    O12,
    bram_en_a,
    bram_we_a,
    bram_wrdata_a,
    bram_addr_b,
    s_axi_rdata,
    s_axi_wready,
    s_axi_arready,
    s_axi_bid,
    bram_en_b,
    s_axi_rid,
    s_axi_awaddr,
    s_axi_awsize,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_aresetn,
    s_axi_araddr,
    s_axi_arsize,
    s_axi_rready,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_arlen,
    s_axi_awlen,
    s_axi_aclk,
    s_axi_awburst,
    s_axi_bready,
    s_axi_awid,
    s_axi_wstrb,
    s_axi_wdata,
    s_axi_arburst,
    s_axi_arid,
    bram_rddata_b);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output [3:0]bram_addr_a;
  output O12;
  output bram_en_a;
  output [3:0]bram_we_a;
  output [31:0]bram_wrdata_a;
  output [10:0]bram_addr_b;
  output [31:0]s_axi_rdata;
  output s_axi_wready;
  output s_axi_arready;
  output [0:0]s_axi_bid;
  output bram_en_b;
  output [0:0]s_axi_rid;
  input [12:0]s_axi_awaddr;
  input [2:0]s_axi_awsize;
  input s_axi_wlast;
  input s_axi_wvalid;
  input s_axi_aresetn;
  input [12:0]s_axi_araddr;
  input [2:0]s_axi_arsize;
  input s_axi_rready;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input [7:0]s_axi_arlen;
  input [7:0]s_axi_awlen;
  input s_axi_aclk;
  input [1:0]s_axi_awburst;
  input s_axi_bready;
  input [0:0]s_axi_awid;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arid;
  input [31:0]bram_rddata_b;

  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]bram_addr_a;
  wire [10:0]bram_addr_b;
  wire bram_en_a;
  wire bram_en_b;
  wire [31:0]bram_rddata_b;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rid;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;

bram32_axi_bram_ctrl_0_0_rd_chnl I_RD_CHNL
       (.O1(O7),
        .O2(O1),
        .O3(O2),
        .O4(bram_addr_b[1]),
        .O5(bram_addr_b[2]),
        .O6(bram_addr_b[0]),
        .bram_addr_b(bram_addr_b[10:3]),
        .bram_en_b(bram_en_b),
        .bram_rddata_b(bram_rddata_b),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(s_axi_rid),
        .s_axi_rready(s_axi_rready));
bram32_axi_bram_ctrl_0_0_wr_chnl I_WR_CHNL
       (.I1(O7),
        .O1(O12),
        .O2(O3),
        .O3(O4),
        .O4(O5),
        .O5(O6),
        .O6(O10),
        .O7(O9),
        .O8(O11),
        .O9(O8),
        .bram_addr_a(bram_addr_a),
        .bram_en_a(bram_en_a),
        .bram_we_a(bram_we_a),
        .bram_wrdata_a(bram_wrdata_a),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "rd_chnl" *) 
module bram32_axi_bram_ctrl_0_0_rd_chnl
   (O1,
    s_axi_rdata,
    O2,
    s_axi_rid,
    bram_en_b,
    O3,
    s_axi_arready,
    O4,
    O5,
    O6,
    bram_addr_b,
    s_axi_araddr,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_arid,
    s_axi_arsize,
    s_axi_rready,
    s_axi_arvalid,
    s_axi_arlen,
    s_axi_arburst,
    bram_rddata_b);
  output O1;
  output [31:0]s_axi_rdata;
  output O2;
  output [0:0]s_axi_rid;
  output bram_en_b;
  output O3;
  output s_axi_arready;
  output O4;
  output O5;
  output O6;
  output [7:0]bram_addr_b;
  input [12:0]s_axi_araddr;
  input s_axi_aclk;
  input s_axi_aresetn;
  input [0:0]s_axi_arid;
  input [2:0]s_axi_arsize;
  input s_axi_rready;
  input s_axi_arvalid;
  input [7:0]s_axi_arlen;
  input [1:0]s_axi_arburst;
  input [31:0]bram_rddata_b;

  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[10].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[11].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[3].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[4].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[5].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[6].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[7].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[8].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[9].axi_araddr_pipe_reg ;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire act_rd_burst;
  wire act_rd_burst_set;
  wire act_rd_burst_two;
  wire ar_active;
  wire araddr_pipe_ld46_out;
  wire axi_araddr_full;
  wire [1:0]axi_arburst_pipe;
  wire axi_aresetn_d1;
  wire axi_aresetn_d2;
  wire axi_aresetn_re;
  wire axi_aresetn_re_reg;
  wire axi_arid_pipe;
  wire [7:0]axi_arlen_pipe;
  wire axi_arlen_pipe_1_or_2;
  wire [2:0]axi_arsize_pipe;
  wire axi_b2b_brst;
  wire axi_early_arready_int;
  wire axi_rd_burst;
  wire axi_rd_burst0;
  wire axi_rd_burst_two;
  wire axi_rdata_en;
  wire axi_rid_temp;
  wire axi_rid_temp2;
  wire axi_rid_temp2_full;
  wire axi_rid_temp_full;
  wire axi_rid_temp_full_d1;
  wire axi_rvalid_clr_ok;
  wire axi_rvalid_set;
  wire axi_rvalid_set_cmb;
  wire [7:0]bram_addr_b;
  wire bram_addr_inc;
  wire bram_addr_inc8_out;
  wire bram_addr_ld_en;
  wire bram_en_b;
  wire [31:0]bram_rddata_b;
  wire brst_cnt_max9_out;
  wire brst_cnt_max_d1;
  wire brst_one;
  wire brst_one0;
  wire brst_zero;
  wire [1:0]curr_araddr_lsb;
  wire [7:0]curr_arlen;
  wire [2:0]curr_arsize;
  wire curr_fixed_burst;
  wire curr_narrow_burst;
  wire curr_wrap_burst;
  wire curr_wrap_burst_reg;
  wire disable_b2b_brst;
  wire disable_b2b_brst_cmb;
  wire end_brst_rd;
  wire end_brst_rd_clr;
  wire last_bram_addr;
  wire last_bram_addr0;
  wire \n_0_FSM_sequential_rlast_sm_cs[0]_i_1 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[0]_i_2 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[1]_i_1 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[1]_i_2 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[2]_i_1 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[2]_i_2 ;
  wire \n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ;
  wire \n_0_GEN_ARREADY.axi_arready_int_i_1 ;
  wire \n_0_GEN_ARREADY.axi_arready_int_i_2 ;
  wire \n_0_GEN_ARREADY.axi_arready_int_reg ;
  wire \n_0_GEN_ARREADY.axi_early_arready_int_i_2 ;
  wire \n_0_GEN_ARREADY.axi_early_arready_int_i_3 ;
  wire \n_0_GEN_ARREADY.axi_early_arready_int_i_4 ;
  wire \n_0_GEN_AR_DUAL.ar_active_i_1 ;
  wire \n_0_GEN_AR_DUAL.ar_active_i_2 ;
  wire \n_0_GEN_AR_DUAL.ar_active_i_3 ;
  wire \n_0_GEN_AR_DUAL.ar_active_i_4 ;
  wire \n_0_GEN_AR_DUAL.ar_active_i_5 ;
  wire \n_0_GEN_AR_DUAL.rd_addr_sm_cs_i_1 ;
  wire \n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[0].axi_araddr_pipe_reg[0] ;
  wire \n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[1].axi_araddr_pipe_reg[1] ;
  wire \n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_2 ;
  wire \n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_3 ;
  wire \n_0_GEN_AR_PIPE_DUAL.axi_araddr_full_i_1 ;
  wire \n_0_GEN_AR_PIPE_DUAL.axi_arburst_pipe_fixed_i_1 ;
  wire \n_0_GEN_AR_PIPE_DUAL.axi_arburst_pipe_fixed_reg ;
  wire \n_0_GEN_AR_PIPE_DUAL.axi_arlen_pipe_1_or_2_i_2 ;
  wire \n_0_GEN_BRST_MAX_W_NARROW.brst_cnt_max_i_1 ;
  wire \n_0_GEN_BRST_MAX_W_NARROW.brst_cnt_max_reg ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[10]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2__0 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3__0 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2__0 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[3]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[4]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_2__0 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[6]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[8]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_10__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_11__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_14__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_15 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_2__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_3__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_6__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_7__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_8__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_9__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_12 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_15__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_17 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_18__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_19__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_21 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_23__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_24__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_25 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_26__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_27 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_28__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_33 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_34 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_35__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_36 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_37 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_38__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_39__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_3__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_40 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_41 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_42 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_43__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_44__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_45__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_4__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_6__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_9__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[0]_i_1__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_1__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_32 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 ;
  wire \n_0_GEN_NARROW_EN.curr_narrow_burst_i_1 ;
  wire \n_0_GEN_NARROW_EN.curr_narrow_burst_i_2__0 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 ;
  wire \n_0_GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 ;
  wire \n_0_GEN_RID.axi_rid_int[0]_i_1 ;
  wire \n_0_GEN_RID.axi_rid_int[0]_i_2 ;
  wire \n_0_GEN_RID.axi_rid_temp2[0]_i_1 ;
  wire \n_0_GEN_RID.axi_rid_temp2_full_i_1 ;
  wire \n_0_GEN_RID.axi_rid_temp2_reg[0] ;
  wire \n_0_GEN_RID.axi_rid_temp[0]_i_1 ;
  wire \n_0_GEN_RID.axi_rid_temp[0]_i_3 ;
  wire \n_0_GEN_RID.axi_rid_temp_full_i_1 ;
  wire n_0_I_WRAP_BRST;
  wire n_0_act_rd_burst_i_1;
  wire n_0_act_rd_burst_i_3;
  wire n_0_act_rd_burst_i_4;
  wire n_0_act_rd_burst_i_5;
  wire n_0_act_rd_burst_i_6;
  wire n_0_act_rd_burst_two_i_1;
  wire n_0_axi_arsize_pipe_max_i_1;
  wire n_0_axi_arsize_pipe_max_reg;
  wire n_0_axi_b2b_brst_i_1;
  wire n_0_axi_b2b_brst_i_3;
  wire n_0_axi_rd_burst_i_1;
  wire n_0_axi_rd_burst_i_3;
  wire n_0_axi_rd_burst_two_i_1;
  wire n_0_axi_rd_burst_two_reg;
  wire n_0_axi_rlast_int_i_1;
  wire n_0_axi_rlast_int_i_2;
  wire n_0_axi_rvalid_clr_ok_i_1;
  wire n_0_axi_rvalid_clr_ok_i_2;
  wire n_0_axi_rvalid_clr_ok_i_3;
  wire n_0_axi_rvalid_int_i_1;
  wire n_0_bram_en_int_i_1;
  wire n_0_bram_en_int_i_10;
  wire n_0_bram_en_int_i_11;
  wire n_0_bram_en_int_i_12;
  wire n_0_bram_en_int_i_13;
  wire n_0_bram_en_int_i_2;
  wire n_0_bram_en_int_i_3;
  wire n_0_bram_en_int_i_4;
  wire n_0_bram_en_int_i_6;
  wire n_0_bram_en_int_i_7;
  wire n_0_bram_en_int_i_8;
  wire n_0_bram_en_int_i_9;
  wire \n_0_brst_cnt[0]_i_1 ;
  wire \n_0_brst_cnt[1]_i_1 ;
  wire \n_0_brst_cnt[2]_i_1 ;
  wire \n_0_brst_cnt[3]_i_1 ;
  wire \n_0_brst_cnt[3]_i_2 ;
  wire \n_0_brst_cnt[4]_i_1 ;
  wire \n_0_brst_cnt[4]_i_3 ;
  wire \n_0_brst_cnt[5]_i_1 ;
  wire \n_0_brst_cnt[5]_i_3 ;
  wire \n_0_brst_cnt[6]_i_1 ;
  wire \n_0_brst_cnt[7]_i_1 ;
  wire \n_0_brst_cnt[7]_i_3 ;
  wire \n_0_brst_cnt_reg[0] ;
  wire \n_0_brst_cnt_reg[1] ;
  wire \n_0_brst_cnt_reg[2] ;
  wire \n_0_brst_cnt_reg[3] ;
  wire \n_0_brst_cnt_reg[4] ;
  wire \n_0_brst_cnt_reg[5] ;
  wire \n_0_brst_cnt_reg[6] ;
  wire \n_0_brst_cnt_reg[7] ;
  wire n_0_brst_one_i_1;
  wire n_0_brst_one_i_3;
  wire n_0_brst_one_i_5;
  wire n_0_brst_zero_i_1;
  wire n_0_brst_zero_i_2;
  wire n_0_curr_fixed_burst_reg_reg;
  wire n_0_disable_b2b_brst_i_2;
  wire n_0_disable_b2b_brst_i_3;
  wire n_0_disable_b2b_brst_i_4;
  wire n_0_end_brst_rd_clr_i_1;
  wire n_0_end_brst_rd_i_1;
  wire n_0_last_bram_addr_i_2;
  wire n_0_last_bram_addr_i_3;
  wire n_0_last_bram_addr_i_4;
  wire n_0_no_ar_ack_i_1;
  wire n_0_pend_rd_op_i_1;
  wire n_0_pend_rd_op_i_2;
  wire n_0_pend_rd_op_i_3;
  wire n_0_pend_rd_op_i_4;
  wire n_0_pend_rd_op_i_5;
  wire n_0_pend_rd_op_i_6;
  wire n_0_pend_rd_op_i_7;
  wire n_0_pend_rd_op_i_8;
  wire n_0_pend_rd_op_i_9;
  wire n_0_pend_rd_op_reg;
  wire \n_0_rd_data_sm_cs[0]_i_1 ;
  wire \n_0_rd_data_sm_cs[0]_i_2 ;
  wire \n_0_rd_data_sm_cs[0]_i_3 ;
  wire \n_0_rd_data_sm_cs[1]_i_1 ;
  wire \n_0_rd_data_sm_cs[1]_i_2 ;
  wire \n_0_rd_data_sm_cs[1]_i_3 ;
  wire \n_0_rd_data_sm_cs[2]_i_1 ;
  wire \n_0_rd_data_sm_cs[2]_i_2 ;
  wire \n_0_rd_data_sm_cs[2]_i_3 ;
  wire \n_0_rd_data_sm_cs[3]_i_1 ;
  wire \n_0_rd_data_sm_cs[3]_i_2 ;
  wire \n_0_rd_data_sm_cs[3]_i_3 ;
  wire \n_0_rd_data_sm_cs[3]_i_4 ;
  wire \n_0_rd_data_sm_cs[3]_i_5 ;
  wire n_0_rddata_mux_sel_i_1;
  wire n_0_rddata_mux_sel_i_3;
  wire n_10_I_WRAP_BRST;
  wire n_11_I_WRAP_BRST;
  wire n_12_I_WRAP_BRST;
  wire n_13_I_WRAP_BRST;
  wire n_14_I_WRAP_BRST;
  wire n_15_I_WRAP_BRST;
  wire n_16_I_WRAP_BRST;
  wire n_17_I_WRAP_BRST;
  wire n_18_I_WRAP_BRST;
  wire n_19_I_WRAP_BRST;
  wire \n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 ;
  wire \n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 ;
  wire \n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 ;
  wire \n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 ;
  wire n_20_I_WRAP_BRST;
  wire n_22_I_WRAP_BRST;
  wire \n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 ;
  wire \n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 ;
  wire \n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 ;
  wire \n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 ;
  wire \n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 ;
  wire \n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 ;
  wire \n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 ;
  wire \n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 ;
  wire n_6_I_WRAP_BRST;
  wire n_7_I_WRAP_BRST;
  wire n_8_I_WRAP_BRST;
  wire n_9_I_WRAP_BRST;
  wire [1:0]narrow_addr_int;
  wire narrow_bram_addr_inc;
  wire narrow_bram_addr_inc_d1;
  wire [1:0]narrow_burst_cnt_ld_mod;
  wire [1:0]narrow_burst_cnt_ld_reg;
  wire no_ar_ack;
  wire p_15_out;
  wire p_1_out;
  wire p_2_out;
  wire p_4_out;
  wire p_57_out;
  wire rd_addr_sm_cs;
  wire rd_adv_buf79_out;
  wire [3:0]rd_data_sm_cs;
  wire [31:0]rd_skid_buf;
  wire rd_skid_buf_ld;
  wire rd_skid_buf_ld_cmb;
  wire rd_skid_buf_ld_reg;
  wire rddata_mux_sel;
  wire rddata_mux_sel_cmb;
(* RTL_KEEP = "yes" *)   wire [2:0]rlast_sm_cs;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire s_axi_aresetn;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rid;
  wire s_axi_rready;
  wire [3:0]\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0_O_UNCONNECTED ;

LUT5 #(
    .INIT(32'h10FF1000)) 
     \FSM_sequential_rlast_sm_cs[0]_i_1 
       (.I0(rlast_sm_cs[2]),
        .I1(rlast_sm_cs[0]),
        .I2(\n_0_FSM_sequential_rlast_sm_cs[0]_i_2 ),
        .I3(\n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ),
        .I4(rlast_sm_cs[0]),
        .O(\n_0_FSM_sequential_rlast_sm_cs[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAFEFEFEAFFFFFFF)) 
     \FSM_sequential_rlast_sm_cs[0]_i_2 
       (.I0(rlast_sm_cs[1]),
        .I1(act_rd_burst_two),
        .I2(n_0_axi_rd_burst_two_reg),
        .I3(s_axi_rready),
        .I4(O3),
        .I5(axi_rd_burst),
        .O(\n_0_FSM_sequential_rlast_sm_cs[0]_i_2 ));
LUT5 #(
    .INIT(32'h01FF0100)) 
     \FSM_sequential_rlast_sm_cs[1]_i_1 
       (.I0(rlast_sm_cs[1]),
        .I1(rlast_sm_cs[0]),
        .I2(\n_0_FSM_sequential_rlast_sm_cs[1]_i_2 ),
        .I3(\n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ),
        .I4(rlast_sm_cs[1]),
        .O(\n_0_FSM_sequential_rlast_sm_cs[1]_i_1 ));
LUT6 #(
    .INIT(64'h0011001300130013)) 
     \FSM_sequential_rlast_sm_cs[1]_i_2 
       (.I0(axi_rd_burst),
        .I1(rlast_sm_cs[2]),
        .I2(act_rd_burst_two),
        .I3(n_0_axi_rd_burst_two_reg),
        .I4(O3),
        .I5(s_axi_rready),
        .O(\n_0_FSM_sequential_rlast_sm_cs[1]_i_2 ));
LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
     \FSM_sequential_rlast_sm_cs[2]_i_1 
       (.I0(n_0_axi_rd_burst_two_reg),
        .I1(act_rd_burst_two),
        .I2(axi_rd_burst),
        .I3(\n_0_FSM_sequential_rlast_sm_cs[2]_i_2 ),
        .I4(\n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ),
        .I5(rlast_sm_cs[2]),
        .O(\n_0_FSM_sequential_rlast_sm_cs[2]_i_1 ));
LUT5 #(
    .INIT(32'h00010101)) 
     \FSM_sequential_rlast_sm_cs[2]_i_2 
       (.I0(rlast_sm_cs[0]),
        .I1(rlast_sm_cs[1]),
        .I2(rlast_sm_cs[2]),
        .I3(s_axi_rready),
        .I4(O3),
        .O(\n_0_FSM_sequential_rlast_sm_cs[2]_i_2 ));
LUT6 #(
    .INIT(64'h1000F1111000E000)) 
     \FSM_sequential_rlast_sm_cs[2]_i_3 
       (.I0(rlast_sm_cs[0]),
        .I1(rlast_sm_cs[1]),
        .I2(O3),
        .I3(s_axi_rready),
        .I4(rlast_sm_cs[2]),
        .I5(last_bram_addr),
        .O(\n_0_FSM_sequential_rlast_sm_cs[2]_i_3 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_rlast_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_rlast_sm_cs[0]_i_1 ),
        .Q(rlast_sm_cs[0]),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_rlast_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_rlast_sm_cs[1]_i_1 ),
        .Q(rlast_sm_cs[1]),
        .R(O1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_rlast_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_rlast_sm_cs[2]_i_1 ),
        .Q(rlast_sm_cs[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ARREADY.axi_aresetn_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_aresetn),
        .Q(axi_aresetn_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ARREADY.axi_aresetn_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_aresetn_d1),
        .Q(axi_aresetn_d2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_ARREADY.axi_aresetn_re_reg_i_1 
       (.I0(s_axi_aresetn),
        .I1(axi_aresetn_d1),
        .O(axi_aresetn_re));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ARREADY.axi_aresetn_re_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_aresetn_re),
        .Q(axi_aresetn_re_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h55555DDD00000000)) 
     \GEN_ARREADY.axi_arready_int_i_1 
       (.I0(\n_0_GEN_ARREADY.axi_arready_int_i_2 ),
        .I1(\n_0_GEN_ARREADY.axi_arready_int_reg ),
        .I2(s_axi_arvalid),
        .I3(axi_araddr_full),
        .I4(araddr_pipe_ld46_out),
        .I5(s_axi_aresetn),
        .O(\n_0_GEN_ARREADY.axi_arready_int_i_1 ));
LUT4 #(
    .INIT(16'h5515)) 
     \GEN_ARREADY.axi_arready_int_i_2 
       (.I0(axi_aresetn_re_reg),
        .I1(axi_araddr_full),
        .I2(bram_addr_ld_en),
        .I3(axi_early_arready_int),
        .O(\n_0_GEN_ARREADY.axi_arready_int_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ARREADY.axi_arready_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_ARREADY.axi_arready_int_i_1 ),
        .Q(\n_0_GEN_ARREADY.axi_arready_int_reg ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0F800F0000000000)) 
     \GEN_ARREADY.axi_early_arready_int_i_1 
       (.I0(\n_0_GEN_ARREADY.axi_early_arready_int_i_2 ),
        .I1(rd_adv_buf79_out),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(brst_one),
        .I5(\n_0_GEN_ARREADY.axi_early_arready_int_i_3 ),
        .O(p_57_out));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_ARREADY.axi_early_arready_int_i_2 
       (.I0(brst_zero),
        .I1(end_brst_rd),
        .O(\n_0_GEN_ARREADY.axi_early_arready_int_i_2 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \GEN_ARREADY.axi_early_arready_int_i_3 
       (.I0(\n_0_GEN_ARREADY.axi_arready_int_reg ),
        .I1(rd_data_sm_cs[3]),
        .I2(s_axi_arvalid),
        .I3(axi_araddr_full),
        .I4(\n_0_GEN_ARREADY.axi_early_arready_int_i_4 ),
        .I5(n_19_I_WRAP_BRST),
        .O(\n_0_GEN_ARREADY.axi_early_arready_int_i_3 ));
LUT6 #(
    .INIT(64'h8080000000F0FFFF)) 
     \GEN_ARREADY.axi_early_arready_int_i_4 
       (.I0(O3),
        .I1(s_axi_rready),
        .I2(brst_one),
        .I3(n_0_axi_rd_burst_two_reg),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[0]),
        .O(\n_0_GEN_ARREADY.axi_early_arready_int_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_ARREADY.axi_early_arready_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_57_out),
        .Q(axi_early_arready_int),
        .R(O1));
LUT5 #(
    .INIT(32'hF7005500)) 
     \GEN_AR_DUAL.ar_active_i_1 
       (.I0(\n_0_GEN_AR_DUAL.ar_active_i_2 ),
        .I1(\n_0_GEN_AR_DUAL.ar_active_i_3 ),
        .I2(rd_data_sm_cs[3]),
        .I3(axi_aresetn_d2),
        .I4(ar_active),
        .O(\n_0_GEN_AR_DUAL.ar_active_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'h0B)) 
     \GEN_AR_DUAL.ar_active_i_2 
       (.I0(n_19_I_WRAP_BRST),
        .I1(last_bram_addr),
        .I2(n_18_I_WRAP_BRST),
        .O(\n_0_GEN_AR_DUAL.ar_active_i_2 ));
LUT6 #(
    .INIT(64'h0F0F00000F4F0040)) 
     \GEN_AR_DUAL.ar_active_i_3 
       (.I0(\n_0_GEN_ARREADY.axi_early_arready_int_i_2 ),
        .I1(rd_adv_buf79_out),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(\n_0_GEN_AR_DUAL.ar_active_i_4 ),
        .I5(rd_data_sm_cs[0]),
        .O(\n_0_GEN_AR_DUAL.ar_active_i_3 ));
LUT6 #(
    .INIT(64'h10F0100010F01F00)) 
     \GEN_AR_DUAL.ar_active_i_4 
       (.I0(n_20_I_WRAP_BRST),
        .I1(\n_0_GEN_AR_DUAL.ar_active_i_5 ),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .I4(n_0_axi_rd_burst_two_reg),
        .I5(axi_rd_burst),
        .O(\n_0_GEN_AR_DUAL.ar_active_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'h23FFFFFF)) 
     \GEN_AR_DUAL.ar_active_i_5 
       (.I0(axi_b2b_brst),
        .I1(brst_zero),
        .I2(end_brst_rd),
        .I3(O3),
        .I4(s_axi_rready),
        .O(\n_0_GEN_AR_DUAL.ar_active_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_DUAL.ar_active_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AR_DUAL.ar_active_i_1 ),
        .Q(ar_active),
        .R(1'b0));
LUT6 #(
    .INIT(64'h88888888A0008800)) 
     \GEN_AR_DUAL.rd_addr_sm_cs_i_1 
       (.I0(axi_aresetn_d2),
        .I1(s_axi_arvalid),
        .I2(rd_addr_sm_cs),
        .I3(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_2 ),
        .I4(axi_araddr_full),
        .I5(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_3 ),
        .O(\n_0_GEN_AR_DUAL.rd_addr_sm_cs_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_DUAL.rd_addr_sm_cs_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AR_DUAL.rd_addr_sm_cs_i_1 ),
        .Q(rd_addr_sm_cs),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[0].axi_araddr_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[0]),
        .Q(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[0].axi_araddr_pipe_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[10].axi_araddr_pipe_reg[10] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[10]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[10].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[11].axi_araddr_pipe_reg[11] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[11]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[11].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg[12] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[12]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[1].axi_araddr_pipe_reg[1] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[1]),
        .Q(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[1].axi_araddr_pipe_reg[1] ),
        .R(1'b0));
LUT5 #(
    .INIT(32'hC0C00080)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_1 
       (.I0(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_2 ),
        .I1(s_axi_arvalid),
        .I2(axi_aresetn_d2),
        .I3(axi_araddr_full),
        .I4(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_3 ),
        .O(araddr_pipe_ld46_out));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'h5554)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_2 
       (.I0(rd_addr_sm_cs),
        .I1(ar_active),
        .I2(no_ar_ack),
        .I3(n_0_pend_rd_op_reg),
        .O(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_3 
       (.I0(last_bram_addr),
        .I1(n_19_I_WRAP_BRST),
        .O(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe_reg[2] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[2]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[3].axi_araddr_pipe_reg[3] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[3]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[3].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[4].axi_araddr_pipe_reg[4] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[4]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[4].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[5].axi_araddr_pipe_reg[5] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[5]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[5].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[6].axi_araddr_pipe_reg[6] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[6]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[6].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[7].axi_araddr_pipe_reg[7] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[7]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[7].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[8].axi_araddr_pipe_reg[8] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[8]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[8].axi_araddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.GEN_ARADDR[9].axi_araddr_pipe_reg[9] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_araddr[9]),
        .Q(\GEN_AR_PIPE_DUAL.GEN_ARADDR[9].axi_araddr_pipe_reg ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT4 #(
    .INIT(16'h8A88)) 
     \GEN_AR_PIPE_DUAL.axi_araddr_full_i_1 
       (.I0(s_axi_aresetn),
        .I1(araddr_pipe_ld46_out),
        .I2(bram_addr_ld_en),
        .I3(axi_araddr_full),
        .O(\n_0_GEN_AR_PIPE_DUAL.axi_araddr_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_araddr_full_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AR_PIPE_DUAL.axi_araddr_full_i_1 ),
        .Q(axi_araddr_full),
        .R(1'b0));
LUT4 #(
    .INIT(16'h03AA)) 
     \GEN_AR_PIPE_DUAL.axi_arburst_pipe_fixed_i_1 
       (.I0(\n_0_GEN_AR_PIPE_DUAL.axi_arburst_pipe_fixed_reg ),
        .I1(s_axi_arburst[1]),
        .I2(s_axi_arburst[0]),
        .I3(araddr_pipe_ld46_out),
        .O(\n_0_GEN_AR_PIPE_DUAL.axi_arburst_pipe_fixed_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arburst_pipe_fixed_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AR_PIPE_DUAL.axi_arburst_pipe_fixed_i_1 ),
        .Q(\n_0_GEN_AR_PIPE_DUAL.axi_arburst_pipe_fixed_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arburst_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arburst[0]),
        .Q(axi_arburst_pipe[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arburst_pipe_reg[1] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arburst[1]),
        .Q(axi_arburst_pipe[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arid_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arid),
        .Q(axi_arid_pipe),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_1_or_2_i_1 
       (.I0(\n_0_GEN_AR_PIPE_DUAL.axi_arlen_pipe_1_or_2_i_2 ),
        .I1(s_axi_arlen[5]),
        .O(p_15_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_1_or_2_i_2 
       (.I0(s_axi_arlen[6]),
        .I1(s_axi_arlen[4]),
        .I2(s_axi_arlen[3]),
        .I3(s_axi_arlen[2]),
        .I4(s_axi_arlen[7]),
        .I5(s_axi_arlen[1]),
        .O(\n_0_GEN_AR_PIPE_DUAL.axi_arlen_pipe_1_or_2_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_1_or_2_reg 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(p_15_out),
        .Q(axi_arlen_pipe_1_or_2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arlen[0]),
        .Q(axi_arlen_pipe[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_reg[1] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arlen[1]),
        .Q(axi_arlen_pipe[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_reg[2] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arlen[2]),
        .Q(axi_arlen_pipe[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_reg[3] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arlen[3]),
        .Q(axi_arlen_pipe[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_reg[4] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arlen[4]),
        .Q(axi_arlen_pipe[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_reg[5] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arlen[5]),
        .Q(axi_arlen_pipe[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_reg[6] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arlen[6]),
        .Q(axi_arlen_pipe[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arlen_pipe_reg[7] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arlen[7]),
        .Q(axi_arlen_pipe[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arsize[0]),
        .Q(axi_arsize_pipe[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[1] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arsize[1]),
        .Q(axi_arsize_pipe[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AR_PIPE_DUAL.axi_arsize_pipe_reg[2] 
       (.C(s_axi_aclk),
        .CE(araddr_pipe_ld46_out),
        .D(s_axi_arsize[2]),
        .Q(axi_arsize_pipe[2]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00000E00)) 
     \GEN_BRST_MAX_W_NARROW.brst_cnt_max_i_1 
       (.I0(\n_0_GEN_BRST_MAX_W_NARROW.brst_cnt_max_reg ),
        .I1(brst_cnt_max9_out),
        .I2(end_brst_rd_clr),
        .I3(s_axi_aresetn),
        .I4(bram_addr_ld_en),
        .O(\n_0_GEN_BRST_MAX_W_NARROW.brst_cnt_max_i_1 ));
LUT5 #(
    .INIT(32'h0000D000)) 
     \GEN_BRST_MAX_W_NARROW.brst_cnt_max_i_2 
       (.I0(curr_narrow_burst),
        .I1(narrow_bram_addr_inc),
        .I2(ar_active),
        .I3(brst_zero),
        .I4(n_0_pend_rd_op_reg),
        .O(brst_cnt_max9_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_BRST_MAX_W_NARROW.brst_cnt_max_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_BRST_MAX_W_NARROW.brst_cnt_max_i_1 ),
        .Q(\n_0_GEN_BRST_MAX_W_NARROW.brst_cnt_max_reg ),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFC5C0CAC)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[10]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2__0 ),
        .I1(n_7_I_WRAP_BRST),
        .I2(n_0_I_WRAP_BRST),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I4(bram_addr_b[5]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFF077F000F088F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2__0 ),
        .I1(bram_addr_b[5]),
        .I2(n_6_I_WRAP_BRST),
        .I3(n_0_I_WRAP_BRST),
        .I4(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I5(bram_addr_b[6]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2__0 
       (.I0(bram_addr_b[4]),
        .I1(bram_addr_b[2]),
        .I2(n_17_I_WRAP_BRST),
        .I3(bram_addr_b[1]),
        .I4(bram_addr_b[3]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2__0 ));
LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFAF)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 
       (.I0(n_0_curr_fixed_burst_reg_reg),
        .I1(curr_narrow_burst),
        .I2(bram_addr_inc),
        .I3(narrow_addr_int[1]),
        .I4(narrow_addr_int[0]),
        .I5(narrow_bram_addr_inc_d1),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ));
LUT5 #(
    .INIT(32'hFE32CE02)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_1 
       (.I0(bram_addr_b[7]),
        .I1(n_16_I_WRAP_BRST),
        .I2(bram_addr_ld_en),
        .I3(n_15_I_WRAP_BRST),
        .I4(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3__0 ),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3__0 
       (.I0(\GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg ),
        .I1(axi_araddr_full),
        .I2(s_axi_araddr[12]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3__0 ));
LUT5 #(
    .INIT(32'h0B08080B)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2__0 ),
        .I1(bram_addr_ld_en),
        .I2(n_16_I_WRAP_BRST),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I4(O6),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2__0 
       (.I0(\GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe_reg ),
        .I1(axi_araddr_full),
        .I2(s_axi_araddr[2]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'hFC5C0CAC)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[3]_i_1 
       (.I0(O6),
        .I1(n_14_I_WRAP_BRST),
        .I2(n_0_I_WRAP_BRST),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I4(O4),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFF077F000F088F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[4]_i_1 
       (.I0(O6),
        .I1(O4),
        .I2(n_13_I_WRAP_BRST),
        .I3(n_0_I_WRAP_BRST),
        .I4(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I5(O5),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFF077F000F088F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_2__0 ),
        .I1(O5),
        .I2(n_12_I_WRAP_BRST),
        .I3(n_0_I_WRAP_BRST),
        .I4(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I5(bram_addr_b[0]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_2__0 
       (.I0(O4),
        .I1(O6),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_2__0 ));
LUT5 #(
    .INIT(32'hFC5C0CAC)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[6]_i_1 
       (.I0(n_17_I_WRAP_BRST),
        .I1(n_11_I_WRAP_BRST),
        .I2(n_0_I_WRAP_BRST),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I4(bram_addr_b[1]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFF077F000F088F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_1 
       (.I0(n_17_I_WRAP_BRST),
        .I1(bram_addr_b[1]),
        .I2(n_10_I_WRAP_BRST),
        .I3(n_0_I_WRAP_BRST),
        .I4(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I5(bram_addr_b[2]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_1 ));
LUT5 #(
    .INIT(32'hFC5C0CAC)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[8]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2__0 ),
        .I1(n_9_I_WRAP_BRST),
        .I2(n_0_I_WRAP_BRST),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I4(bram_addr_b[3]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFF077F000F088F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2__0 ),
        .I1(bram_addr_b[3]),
        .I2(n_8_I_WRAP_BRST),
        .I3(n_0_I_WRAP_BRST),
        .I4(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_4 ),
        .I5(bram_addr_b[4]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2__0 
       (.I0(bram_addr_b[2]),
        .I1(bram_addr_b[0]),
        .I2(O4),
        .I3(O6),
        .I4(O5),
        .I5(bram_addr_b[1]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[10]_i_1 ),
        .Q(bram_addr_b[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 ),
        .Q(bram_addr_b[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_1 ),
        .Q(bram_addr_b[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_1 ),
        .Q(O6),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[3]_i_1 ),
        .Q(O4),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[4]_i_1 ),
        .Q(O5),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_1 ),
        .Q(bram_addr_b[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[6]_i_1 ),
        .Q(bram_addr_b[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_1 ),
        .Q(bram_addr_b[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[8]_i_1 ),
        .Q(bram_addr_b[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_1 ),
        .Q(bram_addr_b[4]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00440347FFFFFFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_10__0 
       (.I0(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[1].axi_araddr_pipe_reg[1] ),
        .I1(axi_araddr_full),
        .I2(s_axi_araddr[1]),
        .I3(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[0].axi_araddr_pipe_reg[0] ),
        .I4(s_axi_araddr[0]),
        .I5(axi_aresetn_d2),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_10__0 ));
LUT6 #(
    .INIT(64'h0000000030553000)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_11__0 
       (.I0(s_axi_arsize[2]),
        .I1(axi_arsize_pipe[2]),
        .I2(axi_arsize_pipe[1]),
        .I3(axi_araddr_full),
        .I4(s_axi_arsize[1]),
        .I5(curr_arsize[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_11__0 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_12 
       (.I0(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[0].axi_araddr_pipe_reg[0] ),
        .I1(axi_araddr_full),
        .I2(s_axi_araddr[0]),
        .O(curr_araddr_lsb[0]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_13__0 
       (.I0(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[1].axi_araddr_pipe_reg[1] ),
        .I1(axi_araddr_full),
        .I2(s_axi_araddr[1]),
        .O(curr_araddr_lsb[1]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_14__0 
       (.I0(axi_arlen_pipe[6]),
        .I1(s_axi_arlen[6]),
        .I2(curr_arsize[0]),
        .I3(axi_arlen_pipe[7]),
        .I4(axi_araddr_full),
        .I5(s_axi_arlen[7]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_14__0 ));
LUT6 #(
    .INIT(64'hB8B80000FF000000)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_15 
       (.I0(curr_arlen[2]),
        .I1(curr_arsize[0]),
        .I2(curr_arlen[3]),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31__0 ),
        .I4(curr_arsize[2]),
        .I5(curr_arsize[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_15 ));
LUT6 #(
    .INIT(64'h00FF1010FF001010)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_2__0 
       (.I0(p_2_out),
        .I1(p_1_out),
        .I2(narrow_burst_cnt_ld_mod[0]),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7__0 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8__0 ),
        .I5(narrow_addr_int[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_2__0 ));
LUT6 #(
    .INIT(64'h00FF8B8BFF008B8B)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_3__0 
       (.I0(narrow_burst_cnt_ld_mod[0]),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_6__0 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_7__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7__0 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8__0 ),
        .I5(narrow_addr_int[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_3__0 ));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_4__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_8__0 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_9__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14__0 ),
        .I4(curr_wrap_burst),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11 ),
        .O(p_2_out));
LUT6 #(
    .INIT(64'h0000000000004440)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_5__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_12 ),
        .I2(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_3 ),
        .I3(n_18_I_WRAP_BRST),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_10__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_11__0 ),
        .O(p_1_out));
LUT6 #(
    .INIT(64'hEBEBEBEBEBEBEBFB)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_6__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_12 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14__0 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_15__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h11540054)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_7__0 
       (.I0(curr_arsize[2]),
        .I1(curr_arsize[1]),
        .I2(curr_araddr_lsb[0]),
        .I3(curr_arsize[0]),
        .I4(curr_araddr_lsb[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_7__0 ));
LUT6 #(
    .INIT(64'h02AB02A8FFFFFFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_8__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_21 ),
        .I1(curr_arsize[1]),
        .I2(curr_arsize[0]),
        .I3(curr_arsize[2]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_27 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_8__0 ));
LUT6 #(
    .INIT(64'hFFFCFFFC00FC004C)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_9__0 
       (.I0(curr_arsize[0]),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_25 ),
        .I2(curr_arsize[1]),
        .I3(curr_arsize[2]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_14__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_15 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_9__0 ));
LUT6 #(
    .INIT(64'hABFFABFFABFFFFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_11 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_11__0 ),
        .I1(curr_araddr_lsb[1]),
        .I2(curr_araddr_lsb[0]),
        .I3(axi_aresetn_d2),
        .I4(n_18_I_WRAP_BRST),
        .I5(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_3 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_12 
       (.I0(axi_arburst_pipe[0]),
        .I1(axi_araddr_full),
        .I2(s_axi_arburst[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_13 
       (.I0(axi_arburst_pipe[1]),
        .I1(axi_araddr_full),
        .I2(s_axi_arburst[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13 ));
LUT6 #(
    .INIT(64'hFFFFFFFFABFCA800)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_14__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_21 ),
        .I1(curr_arsize[0]),
        .I2(curr_arsize[1]),
        .I3(curr_arsize[2]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_23__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14__0 ));
LUT5 #(
    .INIT(32'hFFFF5DFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_15__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_24__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_25 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_26__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_27 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_28__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_15__0 ));
LUT6 #(
    .INIT(64'h3030FFFF3030BB88)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_16__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29 ),
        .I1(curr_arsize[1]),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31__0 ),
        .I4(curr_arsize[2]),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_32 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16__0 ));
LUT5 #(
    .INIT(32'hFFF1FFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_17 
       (.I0(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[2].axi_araddr_pipe[2]_i_3 ),
        .I1(n_18_I_WRAP_BRST),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_10__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_11__0 ),
        .I4(curr_wrap_burst),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_17 ));
LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_18__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_33 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_34 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_28__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_27 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_35__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_24__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_18__0 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT4 #(
    .INIT(16'h1514)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_19__0 
       (.I0(curr_arsize[2]),
        .I1(curr_arsize[1]),
        .I2(curr_arsize[0]),
        .I3(curr_araddr_lsb[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_19__0 ));
LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_21 
       (.I0(curr_arlen[3]),
        .I1(curr_arlen[2]),
        .I2(curr_arsize[0]),
        .I3(curr_arsize[1]),
        .I4(curr_arlen[1]),
        .I5(curr_arlen[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_21 ));
LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_22__0 
       (.I0(curr_arlen[7]),
        .I1(curr_arlen[6]),
        .I2(curr_arsize[0]),
        .I3(curr_arsize[1]),
        .I4(curr_arlen[5]),
        .I5(curr_arlen[4]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22__0 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'hFF7FEA00)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_23__0 
       (.I0(curr_arsize[2]),
        .I1(curr_arsize[0]),
        .I2(curr_arsize[1]),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_40 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_41 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_23__0 ));
LUT5 #(
    .INIT(32'h550F33FF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_24__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31__0 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_14__0 ),
        .I3(curr_arsize[2]),
        .I4(curr_arsize[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_24__0 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'hEBBB2888)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_25 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_41 ),
        .I1(curr_arsize[2]),
        .I2(curr_arsize[1]),
        .I3(curr_arsize[0]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_40 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_25 ));
LUT6 #(
    .INIT(64'hFFFFAF0FF8F8A808)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_26__0 
       (.I0(curr_arsize[0]),
        .I1(s_axi_arsize[1]),
        .I2(axi_araddr_full),
        .I3(axi_arsize_pipe[1]),
        .I4(axi_arsize_pipe[2]),
        .I5(s_axi_arsize[2]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_26__0 ));
LUT6 #(
    .INIT(64'h5030503F5F305F3F)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_27 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29 ),
        .I2(curr_arsize[2]),
        .I3(curr_arsize[1]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_14__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_27 ));
LUT5 #(
    .INIT(32'h333E0002)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_28__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22__0 ),
        .I1(curr_arsize[2]),
        .I2(curr_arsize[0]),
        .I3(curr_arsize[1]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_21 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_28__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_29 
       (.I0(axi_arlen_pipe[2]),
        .I1(s_axi_arlen[2]),
        .I2(curr_arsize[0]),
        .I3(axi_arlen_pipe[3]),
        .I4(axi_araddr_full),
        .I5(s_axi_arlen[3]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_30__0 
       (.I0(axi_arlen_pipe[0]),
        .I1(s_axi_arlen[0]),
        .I2(curr_arsize[0]),
        .I3(axi_arlen_pipe[1]),
        .I4(axi_araddr_full),
        .I5(s_axi_arlen[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_31__0 
       (.I0(axi_arlen_pipe[4]),
        .I1(s_axi_arlen[4]),
        .I2(curr_arsize[0]),
        .I3(axi_arlen_pipe[5]),
        .I4(axi_araddr_full),
        .I5(s_axi_arlen[5]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31__0 ));
LUT4 #(
    .INIT(16'h4700)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_33 
       (.I0(axi_arsize_pipe[2]),
        .I1(axi_araddr_full),
        .I2(s_axi_arsize[2]),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_42 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_33 ));
LUT5 #(
    .INIT(32'h0FCA00CA)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_34 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30__0 ),
        .I2(curr_arsize[2]),
        .I3(curr_arsize[1]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_34 ));
LUT4 #(
    .INIT(16'h0222)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_35__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_40 ),
        .I1(curr_arsize[2]),
        .I2(curr_arsize[1]),
        .I3(curr_arsize[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_35__0 ));
LUT5 #(
    .INIT(32'h8A888AAA)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_36 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_44__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_45__0 ),
        .I2(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[1].axi_araddr_pipe_reg[1] ),
        .I3(axi_araddr_full),
        .I4(s_axi_araddr[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_36 ));
LUT6 #(
    .INIT(64'h0000000202020002)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_37 
       (.I0(curr_arsize[0]),
        .I1(curr_arsize[1]),
        .I2(curr_arsize[2]),
        .I3(s_axi_araddr[1]),
        .I4(axi_araddr_full),
        .I5(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[1].axi_araddr_pipe_reg[1] ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_37 ));
LUT5 #(
    .INIT(32'h4540FFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_38__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_45__0 ),
        .I1(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[1].axi_araddr_pipe_reg[1] ),
        .I2(axi_araddr_full),
        .I3(s_axi_araddr[1]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_44__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_38__0 ));
LUT5 #(
    .INIT(32'h000033A8)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_39__0 
       (.I0(curr_araddr_lsb[1]),
        .I1(curr_arsize[0]),
        .I2(curr_araddr_lsb[0]),
        .I3(curr_arsize[1]),
        .I4(curr_arsize[2]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_39__0 ));
LUT6 #(
    .INIT(64'hAAFFC0C05500C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_3__0 
       (.I0(narrow_addr_int[0]),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_6__0 ),
        .I2(narrow_burst_cnt_ld_mod[1]),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7__0 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8__0 ),
        .I5(narrow_addr_int[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_3__0 ));
LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_40 
       (.I0(curr_arlen[1]),
        .I1(curr_arlen[0]),
        .I2(curr_arsize[0]),
        .I3(curr_arsize[1]),
        .I4(curr_arlen[3]),
        .I5(curr_arlen[2]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_40 ));
LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_41 
       (.I0(curr_arlen[5]),
        .I1(curr_arlen[4]),
        .I2(curr_arsize[0]),
        .I3(curr_arsize[1]),
        .I4(curr_arlen[7]),
        .I5(curr_arlen[6]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_41 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_42 
       (.I0(curr_arlen[0]),
        .I1(curr_arlen[1]),
        .I2(curr_arsize[1]),
        .I3(curr_arlen[2]),
        .I4(curr_arsize[0]),
        .I5(curr_arlen[3]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_42 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_43__0 
       (.I0(curr_arlen[4]),
        .I1(curr_arlen[5]),
        .I2(curr_arsize[1]),
        .I3(curr_arlen[6]),
        .I4(curr_arsize[0]),
        .I5(curr_arlen[7]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_43__0 ));
LUT6 #(
    .INIT(64'h0000000000440347)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_44__0 
       (.I0(axi_arsize_pipe[1]),
        .I1(axi_araddr_full),
        .I2(s_axi_arsize[1]),
        .I3(axi_arsize_pipe[0]),
        .I4(s_axi_arsize[0]),
        .I5(curr_arsize[2]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_44__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF47)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_45__0 
       (.I0(\n_0_GEN_AR_PIPE_DUAL.GEN_ARADDR[0].axi_araddr_pipe_reg[0] ),
        .I1(axi_araddr_full),
        .I2(s_axi_araddr[0]),
        .I3(curr_arsize[2]),
        .I4(curr_arsize[0]),
        .I5(curr_arsize[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_45__0 ));
LUT6 #(
    .INIT(64'hAFFFCCCC5000CCCC)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_4__0 
       (.I0(narrow_addr_int[0]),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_9__0 ),
        .I2(curr_narrow_burst),
        .I3(bram_addr_inc),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8__0 ),
        .I5(narrow_addr_int[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_4__0 ));
LUT6 #(
    .INIT(64'hEBEBEBEBEBEBEBFB)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_6__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_12 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14__0 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_15__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_6__0 ));
LUT2 #(
    .INIT(4'h8)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_7__0 
       (.I0(bram_addr_inc),
        .I1(curr_narrow_burst),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7__0 ));
LUT6 #(
    .INIT(64'h000000B0BBBBBBBB)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_8__0 
       (.I0(narrow_bram_addr_inc_d1),
        .I1(narrow_bram_addr_inc),
        .I2(curr_arsize[1]),
        .I3(curr_arsize[0]),
        .I4(curr_arsize[2]),
        .I5(bram_addr_ld_en),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8__0 ));
LUT6 #(
    .INIT(64'h20202022EFEFEFEE)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_9__0 
       (.I0(narrow_burst_cnt_ld_mod[1]),
        .I1(p_1_out),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_17 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14__0 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_18__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_19__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_9__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT.narrow_addr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[0]_i_1__0 ),
        .Q(narrow_addr_int[0]),
        .R(O1));
MUXF7 \GEN_NARROW_CNT.narrow_addr_int_reg[0]_i_1__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_2__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_3__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[0]_i_1__0 ),
        .S(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT.narrow_addr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_1__0 ),
        .Q(narrow_addr_int[1]),
        .R(O1));
CARRY4 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 
       (.CI(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 ),
        .CO({\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 ,\n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 ,\n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 ,\n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
MUXF7 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_1__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_3__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_4__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_1__0 ),
        .S(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 ));
CARRY4 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 
       (.CI(1'b0),
        .CO({\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 ,\n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 ,\n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 ,\n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_36 ,\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_37 }),
        .O(\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_20_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_38__0 ,\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_39__0 }));
CARRY4 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 
       (.CI(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 ),
        .CO({\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 ,\n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 ,\n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 ,\n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
MUXF7 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_32 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_42 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_43__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_32 ),
        .S(curr_arsize[2]));
CARRY4 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 
       (.CI(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10__0 ),
        .CO({\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 ,\n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 ,\n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 ,\n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5__0_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT.narrow_bram_addr_inc_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(narrow_bram_addr_inc),
        .Q(narrow_bram_addr_inc_d1),
        .R(O1));
LUT4 #(
    .INIT(16'h1F10)) 
     \GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg[0]_i_1__0 
       (.I0(curr_arsize[1]),
        .I1(curr_arsize[2]),
        .I2(bram_addr_ld_en),
        .I3(narrow_burst_cnt_ld_reg[0]),
        .O(narrow_burst_cnt_ld_mod[0]));
LUT5 #(
    .INIT(32'h01FF0100)) 
     \GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg[1]_i_1__0 
       (.I0(curr_arsize[0]),
        .I1(curr_arsize[1]),
        .I2(curr_arsize[2]),
        .I3(bram_addr_ld_en),
        .I4(narrow_burst_cnt_ld_reg[1]),
        .O(narrow_burst_cnt_ld_mod[1]));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(narrow_burst_cnt_ld_mod[0]),
        .Q(narrow_burst_cnt_ld_reg[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(narrow_burst_cnt_ld_mod[1]),
        .Q(narrow_burst_cnt_ld_reg[1]),
        .R(O1));
LUT5 #(
    .INIT(32'h88888808)) 
     \GEN_NARROW_EN.curr_narrow_burst_i_1 
       (.I0(\n_0_GEN_NARROW_EN.curr_narrow_burst_i_2__0 ),
        .I1(s_axi_aresetn),
        .I2(n_0_axi_rlast_int_i_2),
        .I3(bram_addr_ld_en),
        .I4(n_0_pend_rd_op_reg),
        .O(\n_0_GEN_NARROW_EN.curr_narrow_burst_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFFF0000EF00)) 
     \GEN_NARROW_EN.curr_narrow_burst_i_2__0 
       (.I0(curr_arsize[2]),
        .I1(curr_arsize[0]),
        .I2(curr_arsize[1]),
        .I3(n_0_brst_zero_i_2),
        .I4(curr_fixed_burst),
        .I5(curr_narrow_burst),
        .O(\n_0_GEN_NARROW_EN.curr_narrow_burst_i_2__0 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_EN.curr_narrow_burst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NARROW_EN.curr_narrow_burst_i_1 ),
        .Q(curr_narrow_burst),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 
       (.I0(rd_skid_buf[0]),
        .I1(bram_rddata_b[0]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[0].axi_rdata_int[0]_i_1 ),
        .Q(s_axi_rdata[0]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 
       (.I0(rd_skid_buf[10]),
        .I1(bram_rddata_b[10]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1 ),
        .Q(s_axi_rdata[10]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 
       (.I0(rd_skid_buf[11]),
        .I1(bram_rddata_b[11]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[11].axi_rdata_int[11]_i_1 ),
        .Q(s_axi_rdata[11]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 
       (.I0(rd_skid_buf[12]),
        .I1(bram_rddata_b[12]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int[12]_i_1 ),
        .Q(s_axi_rdata[12]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 
       (.I0(rd_skid_buf[13]),
        .I1(bram_rddata_b[13]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[13].axi_rdata_int[13]_i_1 ),
        .Q(s_axi_rdata[13]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 
       (.I0(rd_skid_buf[14]),
        .I1(bram_rddata_b[14]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1 ),
        .Q(s_axi_rdata[14]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 
       (.I0(rd_skid_buf[15]),
        .I1(bram_rddata_b[15]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1 ),
        .Q(s_axi_rdata[15]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 
       (.I0(rd_skid_buf[16]),
        .I1(bram_rddata_b[16]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[16].axi_rdata_int[16]_i_1 ),
        .Q(s_axi_rdata[16]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 
       (.I0(rd_skid_buf[17]),
        .I1(bram_rddata_b[17]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int[17]_i_1 ),
        .Q(s_axi_rdata[17]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 
       (.I0(rd_skid_buf[18]),
        .I1(bram_rddata_b[18]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int[18]_i_1 ),
        .Q(s_axi_rdata[18]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 
       (.I0(rd_skid_buf[19]),
        .I1(bram_rddata_b[19]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[19].axi_rdata_int[19]_i_1 ),
        .Q(s_axi_rdata[19]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 
       (.I0(rd_skid_buf[1]),
        .I1(bram_rddata_b[1]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[1].axi_rdata_int[1]_i_1 ),
        .Q(s_axi_rdata[1]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 
       (.I0(rd_skid_buf[20]),
        .I1(bram_rddata_b[20]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[20].axi_rdata_int[20]_i_1 ),
        .Q(s_axi_rdata[20]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 
       (.I0(rd_skid_buf[21]),
        .I1(bram_rddata_b[21]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[21].axi_rdata_int[21]_i_1 ),
        .Q(s_axi_rdata[21]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 
       (.I0(rd_skid_buf[22]),
        .I1(bram_rddata_b[22]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1 ),
        .Q(s_axi_rdata[22]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 
       (.I0(rd_skid_buf[23]),
        .I1(bram_rddata_b[23]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[23].axi_rdata_int[23]_i_1 ),
        .Q(s_axi_rdata[23]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 
       (.I0(rd_skid_buf[24]),
        .I1(bram_rddata_b[24]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[24].axi_rdata_int[24]_i_1 ),
        .Q(s_axi_rdata[24]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 
       (.I0(rd_skid_buf[25]),
        .I1(bram_rddata_b[25]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[25].axi_rdata_int[25]_i_1 ),
        .Q(s_axi_rdata[25]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 
       (.I0(rd_skid_buf[26]),
        .I1(bram_rddata_b[26]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[26].axi_rdata_int[26]_i_1 ),
        .Q(s_axi_rdata[26]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 
       (.I0(rd_skid_buf[27]),
        .I1(bram_rddata_b[27]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[27].axi_rdata_int[27]_i_1 ),
        .Q(s_axi_rdata[27]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 
       (.I0(rd_skid_buf[28]),
        .I1(bram_rddata_b[28]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[28].axi_rdata_int[28]_i_1 ),
        .Q(s_axi_rdata[28]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 
       (.I0(rd_skid_buf[29]),
        .I1(bram_rddata_b[29]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[29].axi_rdata_int[29]_i_1 ),
        .Q(s_axi_rdata[29]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 
       (.I0(rd_skid_buf[2]),
        .I1(bram_rddata_b[2]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[2].axi_rdata_int[2]_i_1 ),
        .Q(s_axi_rdata[2]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 
       (.I0(rd_skid_buf[30]),
        .I1(bram_rddata_b[30]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[30].axi_rdata_int[30]_i_1 ),
        .Q(s_axi_rdata[30]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
LUT4 #(
    .INIT(16'h40FF)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 
       (.I0(axi_b2b_brst),
        .I1(s_axi_rready),
        .I2(O2),
        .I3(s_axi_aresetn),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
LUT6 #(
    .INIT(64'h000C0E000C0F0C00)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_2 
       (.I0(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 ),
        .I1(rd_adv_buf79_out),
        .I2(rd_data_sm_cs[3]),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[0]),
        .O(axi_rdata_en));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 
       (.I0(rd_skid_buf[31]),
        .I1(bram_rddata_b[31]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 
       (.I0(act_rd_burst),
        .I1(act_rd_burst_two),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_3 ),
        .Q(s_axi_rdata[31]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 
       (.I0(rd_skid_buf[3]),
        .I1(bram_rddata_b[3]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[3].axi_rdata_int[3]_i_1 ),
        .Q(s_axi_rdata[3]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 
       (.I0(rd_skid_buf[4]),
        .I1(bram_rddata_b[4]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1 ),
        .Q(s_axi_rdata[4]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 
       (.I0(rd_skid_buf[5]),
        .I1(bram_rddata_b[5]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[5].axi_rdata_int[5]_i_1 ),
        .Q(s_axi_rdata[5]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 
       (.I0(rd_skid_buf[6]),
        .I1(bram_rddata_b[6]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[6].axi_rdata_int[6]_i_1 ),
        .Q(s_axi_rdata[6]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 
       (.I0(rd_skid_buf[7]),
        .I1(bram_rddata_b[7]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[7].axi_rdata_int[7]_i_1 ),
        .Q(s_axi_rdata[7]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 
       (.I0(rd_skid_buf[8]),
        .I1(bram_rddata_b[8]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[8].axi_rdata_int[8]_i_1 ),
        .Q(s_axi_rdata[8]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 
       (.I0(rd_skid_buf[9]),
        .I1(bram_rddata_b[9]),
        .I2(rddata_mux_sel),
        .O(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(axi_rdata_en),
        .D(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[9].axi_rdata_int[9]_i_1 ),
        .Q(s_axi_rdata[9]),
        .R(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf[31]_i_1 
       (.I0(rd_skid_buf_ld_reg),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_adv_buf79_out),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[3]),
        .O(rd_skid_buf_ld));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[0] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[0]),
        .Q(rd_skid_buf[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[10] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[10]),
        .Q(rd_skid_buf[10]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[11] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[11]),
        .Q(rd_skid_buf[11]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[12] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[12]),
        .Q(rd_skid_buf[12]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[13] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[13]),
        .Q(rd_skid_buf[13]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[14] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[14]),
        .Q(rd_skid_buf[14]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[15] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[15]),
        .Q(rd_skid_buf[15]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[16] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[16]),
        .Q(rd_skid_buf[16]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[17] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[17]),
        .Q(rd_skid_buf[17]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[18] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[18]),
        .Q(rd_skid_buf[18]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[19] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[19]),
        .Q(rd_skid_buf[19]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[1] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[1]),
        .Q(rd_skid_buf[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[20] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[20]),
        .Q(rd_skid_buf[20]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[21] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[21]),
        .Q(rd_skid_buf[21]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[22] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[22]),
        .Q(rd_skid_buf[22]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[23] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[23]),
        .Q(rd_skid_buf[23]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[24] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[24]),
        .Q(rd_skid_buf[24]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[25] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[25]),
        .Q(rd_skid_buf[25]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[26] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[26]),
        .Q(rd_skid_buf[26]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[27] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[27]),
        .Q(rd_skid_buf[27]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[28] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[28]),
        .Q(rd_skid_buf[28]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[29] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[29]),
        .Q(rd_skid_buf[29]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[2] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[2]),
        .Q(rd_skid_buf[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[30] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[30]),
        .Q(rd_skid_buf[30]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[31] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[31]),
        .Q(rd_skid_buf[31]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[3] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[3]),
        .Q(rd_skid_buf[3]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[4] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[4]),
        .Q(rd_skid_buf[4]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[5] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[5]),
        .Q(rd_skid_buf[5]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[6] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[6]),
        .Q(rd_skid_buf[6]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[7] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[7]),
        .Q(rd_skid_buf[7]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[8] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[8]),
        .Q(rd_skid_buf[8]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RDATA_NO_ECC.rd_skid_buf_reg[9] 
       (.C(s_axi_aclk),
        .CE(rd_skid_buf_ld),
        .D(bram_rddata_b[9]),
        .Q(rd_skid_buf[9]),
        .R(O1));
LUT6 #(
    .INIT(64'hF000E2000000E200)) 
     \GEN_RID.axi_rid_int[0]_i_1 
       (.I0(s_axi_rid),
        .I1(axi_rvalid_set),
        .I2(axi_rid_temp),
        .I3(s_axi_aresetn),
        .I4(\n_0_GEN_RID.axi_rid_int[0]_i_2 ),
        .I5(axi_b2b_brst),
        .O(\n_0_GEN_RID.axi_rid_int[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_RID.axi_rid_int[0]_i_2 
       (.I0(s_axi_rready),
        .I1(O2),
        .O(\n_0_GEN_RID.axi_rid_int[0]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID.axi_rid_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_RID.axi_rid_int[0]_i_1 ),
        .Q(s_axi_rid),
        .R(1'b0));
LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
     \GEN_RID.axi_rid_temp2[0]_i_1 
       (.I0(axi_arid_pipe),
        .I1(axi_araddr_full),
        .I2(s_axi_arid),
        .I3(axi_rid_temp_full),
        .I4(bram_addr_ld_en),
        .I5(\n_0_GEN_RID.axi_rid_temp2_reg[0] ),
        .O(\n_0_GEN_RID.axi_rid_temp2[0]_i_1 ));
LUT6 #(
    .INIT(64'h08C8000008C800C0)) 
     \GEN_RID.axi_rid_temp2_full_i_1 
       (.I0(bram_addr_ld_en),
        .I1(s_axi_aresetn),
        .I2(axi_rid_temp2_full),
        .I3(p_4_out),
        .I4(axi_rid_temp_full),
        .I5(axi_rid_temp_full_d1),
        .O(\n_0_GEN_RID.axi_rid_temp2_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID.axi_rid_temp2_full_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_RID.axi_rid_temp2_full_i_1 ),
        .Q(axi_rid_temp2_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID.axi_rid_temp2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_RID.axi_rid_temp2[0]_i_1 ),
        .Q(\n_0_GEN_RID.axi_rid_temp2_reg[0] ),
        .R(O1));
LUT6 #(
    .INIT(64'hCFAACFCFC0AAC0C0)) 
     \GEN_RID.axi_rid_temp[0]_i_1 
       (.I0(axi_rid_temp2),
        .I1(\n_0_GEN_RID.axi_rid_temp2_reg[0] ),
        .I2(\n_0_GEN_RID.axi_rid_temp[0]_i_3 ),
        .I3(axi_rid_temp_full),
        .I4(bram_addr_ld_en),
        .I5(axi_rid_temp),
        .O(\n_0_GEN_RID.axi_rid_temp[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_RID.axi_rid_temp[0]_i_2 
       (.I0(axi_arid_pipe),
        .I1(axi_araddr_full),
        .I2(s_axi_arid),
        .O(axi_rid_temp2));
LUT6 #(
    .INIT(64'hA888AAAAA888A888)) 
     \GEN_RID.axi_rid_temp[0]_i_3 
       (.I0(axi_rid_temp2_full),
        .I1(axi_rvalid_set),
        .I2(\n_0_GEN_RID.axi_rid_int[0]_i_2 ),
        .I3(axi_b2b_brst),
        .I4(axi_rid_temp_full),
        .I5(axi_rid_temp_full_d1),
        .O(\n_0_GEN_RID.axi_rid_temp[0]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID.axi_rid_temp_full_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rid_temp_full),
        .Q(axi_rid_temp_full_d1),
        .R(O1));
LUT6 #(
    .INIT(64'hF0F0F0E000F0C0C0)) 
     \GEN_RID.axi_rid_temp_full_i_1 
       (.I0(axi_rid_temp_full_d1),
        .I1(bram_addr_ld_en),
        .I2(s_axi_aresetn),
        .I3(p_4_out),
        .I4(axi_rid_temp_full),
        .I5(axi_rid_temp2_full),
        .O(\n_0_GEN_RID.axi_rid_temp_full_i_1 ));
LUT4 #(
    .INIT(16'hEAAA)) 
     \GEN_RID.axi_rid_temp_full_i_2 
       (.I0(axi_rvalid_set),
        .I1(s_axi_rready),
        .I2(O2),
        .I3(axi_b2b_brst),
        .O(p_4_out));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID.axi_rid_temp_full_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_RID.axi_rid_temp_full_i_1 ),
        .Q(axi_rid_temp_full),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_RID.axi_rid_temp_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_RID.axi_rid_temp[0]_i_1 ),
        .Q(axi_rid_temp),
        .R(O1));
bram32_axi_bram_ctrl_0_0_wrap_brst_0 I_WRAP_BRST
       (.D({n_6_I_WRAP_BRST,n_7_I_WRAP_BRST,n_8_I_WRAP_BRST,n_9_I_WRAP_BRST,n_10_I_WRAP_BRST,n_11_I_WRAP_BRST,n_12_I_WRAP_BRST,n_13_I_WRAP_BRST,n_14_I_WRAP_BRST}),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[10].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[10].axi_araddr_pipe_reg ),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[11].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[11].axi_araddr_pipe_reg ),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg ),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[3].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[3].axi_araddr_pipe_reg ),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[4].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[4].axi_araddr_pipe_reg ),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[5].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[5].axi_araddr_pipe_reg ),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[6].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[6].axi_araddr_pipe_reg ),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[7].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[7].axi_araddr_pipe_reg ),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[8].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[8].axi_araddr_pipe_reg ),
        .\GEN_AR_PIPE_DUAL.GEN_ARADDR[9].axi_araddr_pipe_reg (\GEN_AR_PIPE_DUAL.GEN_ARADDR[9].axi_araddr_pipe_reg ),
        .I1(n_0_axi_rd_burst_two_reg),
        .I10(O6),
        .I11(bram_addr_b[0]),
        .I2(O3),
        .I3(n_0_pend_rd_op_reg),
        .I4(\n_0_GEN_AR_PIPE_DUAL.axi_arburst_pipe_fixed_reg ),
        .I5(n_0_axi_arsize_pipe_max_reg),
        .I6(axi_arlen_pipe[3:0]),
        .I7(axi_arsize_pipe),
        .I8(O4),
        .I9(O5),
        .O1(n_0_I_WRAP_BRST),
        .O2(n_15_I_WRAP_BRST),
        .O3(n_16_I_WRAP_BRST),
        .O4(n_17_I_WRAP_BRST),
        .O5(n_18_I_WRAP_BRST),
        .O6(n_19_I_WRAP_BRST),
        .O7(n_20_I_WRAP_BRST),
        .O8(n_22_I_WRAP_BRST),
        .Q(rd_data_sm_cs),
        .SR(O1),
        .ar_active(ar_active),
        .axi_araddr_full(axi_araddr_full),
        .axi_aresetn_d2(axi_aresetn_d2),
        .axi_arlen_pipe_1_or_2(axi_arlen_pipe_1_or_2),
        .axi_b2b_brst(axi_b2b_brst),
        .axi_rd_burst(axi_rd_burst),
        .bram_addr_inc(bram_addr_inc),
        .bram_addr_inc8_out(bram_addr_inc8_out),
        .bram_addr_ld_en(bram_addr_ld_en),
        .brst_zero(brst_zero),
        .curr_arlen(curr_arlen[3:0]),
        .curr_arsize(curr_arsize),
        .curr_narrow_burst(curr_narrow_burst),
        .curr_wrap_burst_reg(curr_wrap_burst_reg),
        .disable_b2b_brst(disable_b2b_brst),
        .end_brst_rd(end_brst_rd),
        .last_bram_addr(last_bram_addr),
        .narrow_addr_int(narrow_addr_int),
        .narrow_bram_addr_inc(narrow_bram_addr_inc),
        .narrow_bram_addr_inc_d1(narrow_bram_addr_inc_d1),
        .no_ar_ack(no_ar_ack),
        .rd_addr_sm_cs(rd_addr_sm_cs),
        .rd_adv_buf79_out(rd_adv_buf79_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[12:3]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arlen(s_axi_arlen[3:0]),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rready(s_axi_rready));
LUT6 #(
    .INIT(64'h0000000022E2EEE2)) 
     act_rd_burst_i_1
       (.I0(act_rd_burst),
        .I1(act_rd_burst_set),
        .I2(axi_rd_burst),
        .I3(bram_addr_ld_en),
        .I4(axi_rd_burst_two),
        .I5(n_0_act_rd_burst_i_3),
        .O(n_0_act_rd_burst_i_1));
LUT6 #(
    .INIT(64'h22000AAA22000A00)) 
     act_rd_burst_i_2
       (.I0(n_0_act_rd_burst_i_4),
        .I1(n_0_bram_en_int_i_11),
        .I2(n_0_act_rd_burst_i_5),
        .I3(rd_data_sm_cs[0]),
        .I4(rd_data_sm_cs[1]),
        .I5(n_0_brst_zero_i_2),
        .O(act_rd_burst_set));
LUT6 #(
    .INIT(64'h04000002FFFFFFFF)) 
     act_rd_burst_i_3
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .I2(n_0_act_rd_burst_i_6),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(s_axi_aresetn),
        .O(n_0_act_rd_burst_i_3));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h1)) 
     act_rd_burst_i_4
       (.I0(rd_data_sm_cs[2]),
        .I1(rd_data_sm_cs[3]),
        .O(n_0_act_rd_burst_i_4));
LUT2 #(
    .INIT(4'h1)) 
     act_rd_burst_i_5
       (.I0(axi_rd_burst),
        .I1(n_0_axi_rd_burst_two_reg),
        .O(n_0_act_rd_burst_i_5));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'h1FFF)) 
     act_rd_burst_i_6
       (.I0(act_rd_burst_two),
        .I1(act_rd_burst),
        .I2(s_axi_rready),
        .I3(O3),
        .O(n_0_act_rd_burst_i_6));
FDRE #(
    .INIT(1'b0)) 
     act_rd_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_act_rd_burst_i_1),
        .Q(act_rd_burst),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
     act_rd_burst_two_i_1
       (.I0(act_rd_burst_two),
        .I1(act_rd_burst_set),
        .I2(n_0_axi_rd_burst_two_reg),
        .I3(bram_addr_ld_en),
        .I4(axi_rd_burst_two),
        .I5(n_0_act_rd_burst_i_3),
        .O(n_0_act_rd_burst_two_i_1));
FDRE #(
    .INIT(1'b0)) 
     act_rd_burst_two_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_act_rd_burst_two_i_1),
        .Q(act_rd_burst_two),
        .R(1'b0));
LUT6 #(
    .INIT(64'h10FF000010000000)) 
     axi_arsize_pipe_max_i_1
       (.I0(s_axi_arsize[0]),
        .I1(s_axi_arsize[2]),
        .I2(s_axi_arsize[1]),
        .I3(araddr_pipe_ld46_out),
        .I4(s_axi_aresetn),
        .I5(n_0_axi_arsize_pipe_max_reg),
        .O(n_0_axi_arsize_pipe_max_i_1));
FDRE #(
    .INIT(1'b0)) 
     axi_arsize_pipe_max_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_arsize_pipe_max_i_1),
        .Q(n_0_axi_arsize_pipe_max_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     axi_b2b_brst_i_1
       (.I0(n_20_I_WRAP_BRST),
        .I1(rd_data_sm_cs[2]),
        .I2(n_0_axi_b2b_brst_i_3),
        .I3(axi_b2b_brst),
        .O(n_0_axi_b2b_brst_i_1));
LUT6 #(
    .INIT(64'h0000200000002808)) 
     axi_b2b_brst_i_3
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .I3(axi_b2b_brst),
        .I4(rd_data_sm_cs[3]),
        .I5(n_0_bram_en_int_i_11),
        .O(n_0_axi_b2b_brst_i_3));
FDRE #(
    .INIT(1'b0)) 
     axi_b2b_brst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_b2b_brst_i_1),
        .Q(axi_b2b_brst),
        .R(O1));
LUT5 #(
    .INIT(32'hC0C000A0)) 
     axi_rd_burst_i_1
       (.I0(axi_rd_burst),
        .I1(axi_rd_burst0),
        .I2(s_axi_aresetn),
        .I3(brst_zero),
        .I4(bram_addr_ld_en),
        .O(n_0_axi_rd_burst_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     axi_rd_burst_i_2
       (.I0(n_0_axi_rd_burst_i_3),
        .I1(curr_arlen[5]),
        .I2(curr_arlen[3]),
        .I3(curr_arlen[2]),
        .I4(curr_arlen[7]),
        .I5(curr_arlen[1]),
        .O(axi_rd_burst0));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT5 #(
    .INIT(32'hFFFACCFA)) 
     axi_rd_burst_i_3
       (.I0(s_axi_arlen[4]),
        .I1(axi_arlen_pipe[4]),
        .I2(s_axi_arlen[6]),
        .I3(axi_araddr_full),
        .I4(axi_arlen_pipe[6]),
        .O(n_0_axi_rd_burst_i_3));
FDRE #(
    .INIT(1'b0)) 
     axi_rd_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rd_burst_i_1),
        .Q(axi_rd_burst),
        .R(1'b0));
LUT5 #(
    .INIT(32'hC0C000A0)) 
     axi_rd_burst_two_i_1
       (.I0(n_0_axi_rd_burst_two_reg),
        .I1(axi_rd_burst_two),
        .I2(s_axi_aresetn),
        .I3(brst_zero),
        .I4(bram_addr_ld_en),
        .O(n_0_axi_rd_burst_two_i_1));
FDRE #(
    .INIT(1'b0)) 
     axi_rd_burst_two_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rd_burst_two_i_1),
        .Q(n_0_axi_rd_burst_two_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'hAA08)) 
     axi_rlast_int_i_1
       (.I0(s_axi_aresetn),
        .I1(O2),
        .I2(s_axi_rready),
        .I3(n_0_axi_rlast_int_i_2),
        .O(n_0_axi_rlast_int_i_1));
LUT6 #(
    .INIT(64'h00000000F4040404)) 
     axi_rlast_int_i_2
       (.I0(O2),
        .I1(rlast_sm_cs[0]),
        .I2(rlast_sm_cs[1]),
        .I3(s_axi_rready),
        .I4(O3),
        .I5(rlast_sm_cs[2]),
        .O(n_0_axi_rlast_int_i_2));
FDRE #(
    .INIT(1'b0)) 
     axi_rlast_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rlast_int_i_1),
        .Q(O2),
        .R(1'b0));
LUT5 #(
    .INIT(32'hE0E000E0)) 
     axi_rvalid_clr_ok_i_1
       (.I0(axi_rvalid_clr_ok),
        .I1(n_0_axi_rvalid_clr_ok_i_2),
        .I2(s_axi_aresetn),
        .I3(bram_addr_ld_en),
        .I4(n_19_I_WRAP_BRST),
        .O(n_0_axi_rvalid_clr_ok_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
     axi_rvalid_clr_ok_i_2
       (.I0(axi_rvalid_clr_ok),
        .I1(last_bram_addr),
        .I2(disable_b2b_brst),
        .I3(n_0_disable_b2b_brst_i_2),
        .I4(n_0_axi_rvalid_clr_ok_i_3),
        .I5(bram_addr_ld_en),
        .O(n_0_axi_rvalid_clr_ok_i_2));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     axi_rvalid_clr_ok_i_3
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .O(n_0_axi_rvalid_clr_ok_i_3));
FDRE #(
    .INIT(1'b0)) 
     axi_rvalid_clr_ok_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rvalid_clr_ok_i_1),
        .Q(axi_rvalid_clr_ok),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00E0E0E0E0E0E0E0)) 
     axi_rvalid_int_i_1
       (.I0(O3),
        .I1(axi_rvalid_set),
        .I2(s_axi_aresetn),
        .I3(axi_rvalid_clr_ok),
        .I4(O2),
        .I5(s_axi_rready),
        .O(n_0_axi_rvalid_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     axi_rvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_rvalid_int_i_1),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h0100)) 
     axi_rvalid_set_i_1
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .O(axi_rvalid_set_cmb));
FDRE #(
    .INIT(1'b0)) 
     axi_rvalid_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_set_cmb),
        .Q(axi_rvalid_set),
        .R(O1));
LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
     bram_en_int_i_1
       (.I0(n_0_bram_en_int_i_2),
        .I1(n_0_bram_en_int_i_3),
        .I2(rd_data_sm_cs[2]),
        .I3(n_0_bram_en_int_i_4),
        .I4(rd_data_sm_cs[3]),
        .I5(bram_en_b),
        .O(n_0_bram_en_int_i_1));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'h0111)) 
     bram_en_int_i_10
       (.I0(end_brst_rd),
        .I1(brst_zero),
        .I2(s_axi_rready),
        .I3(O3),
        .O(n_0_bram_en_int_i_10));
LUT6 #(
    .INIT(64'h77FF777FFFFFFFFF)) 
     bram_en_int_i_11
       (.I0(s_axi_rready),
        .I1(O3),
        .I2(end_brst_rd),
        .I3(brst_zero),
        .I4(axi_b2b_brst),
        .I5(n_20_I_WRAP_BRST),
        .O(n_0_bram_en_int_i_11));
LUT6 #(
    .INIT(64'h57FFFFFFFFFFFFFF)) 
     bram_en_int_i_12
       (.I0(bram_addr_ld_en),
        .I1(act_rd_burst),
        .I2(act_rd_burst_two),
        .I3(O3),
        .I4(s_axi_rready),
        .I5(rd_data_sm_cs[0]),
        .O(n_0_bram_en_int_i_12));
LUT6 #(
    .INIT(64'h080F0000080FFFFF)) 
     bram_en_int_i_13
       (.I0(axi_b2b_brst),
        .I1(rd_adv_buf79_out),
        .I2(brst_zero),
        .I3(end_brst_rd),
        .I4(rd_data_sm_cs[0]),
        .I5(n_0_axi_rd_burst_two_reg),
        .O(n_0_bram_en_int_i_13));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     bram_en_int_i_2
       (.I0(bram_addr_inc8_out),
        .I1(bram_addr_ld_en),
        .I2(n_0_bram_en_int_i_6),
        .I3(n_0_bram_en_int_i_7),
        .I4(n_0_bram_en_int_i_8),
        .I5(n_0_bram_en_int_i_9),
        .O(n_0_bram_en_int_i_2));
LUT6 #(
    .INIT(64'h70FFFFFF70FFFF00)) 
     bram_en_int_i_3
       (.I0(brst_one),
        .I1(n_0_bram_en_int_i_10),
        .I2(n_0_bram_en_int_i_11),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(bram_addr_ld_en),
        .O(n_0_bram_en_int_i_3));
LUT6 #(
    .INIT(64'h8B8B8B8B33330333)) 
     bram_en_int_i_4
       (.I0(n_0_bram_en_int_i_7),
        .I1(rd_data_sm_cs[1]),
        .I2(n_0_bram_en_int_i_12),
        .I3(\n_0_GEN_ARREADY.axi_early_arready_int_i_2 ),
        .I4(rd_adv_buf79_out),
        .I5(rd_data_sm_cs[0]),
        .O(n_0_bram_en_int_i_4));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT2 #(
    .INIT(4'h2)) 
     bram_en_int_i_6
       (.I0(rd_data_sm_cs[2]),
        .I1(rd_data_sm_cs[1]),
        .O(n_0_bram_en_int_i_6));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT4 #(
    .INIT(16'hFF80)) 
     bram_en_int_i_7
       (.I0(n_0_pend_rd_op_reg),
        .I1(O3),
        .I2(s_axi_rready),
        .I3(bram_addr_ld_en),
        .O(n_0_bram_en_int_i_7));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     bram_en_int_i_8
       (.I0(rd_data_sm_cs[2]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[0]),
        .O(n_0_bram_en_int_i_8));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     bram_en_int_i_9
       (.I0(n_0_bram_en_int_i_13),
        .I1(rd_data_sm_cs[1]),
        .I2(n_0_axi_rd_burst_two_reg),
        .I3(axi_rd_burst),
        .I4(rd_data_sm_cs[0]),
        .I5(bram_addr_ld_en),
        .O(n_0_bram_en_int_i_9));
FDRE #(
    .INIT(1'b0)) 
     bram_en_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_bram_en_int_i_1),
        .Q(bram_en_b),
        .R(O1));
LUT6 #(
    .INIT(64'hB8B800FFB8B8FF00)) 
     \brst_cnt[0]_i_1 
       (.I0(axi_arlen_pipe[0]),
        .I1(axi_araddr_full),
        .I2(s_axi_arlen[0]),
        .I3(bram_addr_inc),
        .I4(bram_addr_ld_en),
        .I5(\n_0_brst_cnt_reg[0] ),
        .O(\n_0_brst_cnt[0]_i_1 ));
LUT5 #(
    .INIT(32'hAACFAA30)) 
     \brst_cnt[1]_i_1 
       (.I0(curr_arlen[1]),
        .I1(\n_0_brst_cnt_reg[0] ),
        .I2(bram_addr_inc),
        .I3(bram_addr_ld_en),
        .I4(\n_0_brst_cnt_reg[1] ),
        .O(\n_0_brst_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAFCFFAAAA0300)) 
     \brst_cnt[2]_i_1 
       (.I0(curr_arlen[2]),
        .I1(\n_0_brst_cnt_reg[0] ),
        .I2(\n_0_brst_cnt_reg[1] ),
        .I3(bram_addr_inc),
        .I4(bram_addr_ld_en),
        .I5(\n_0_brst_cnt_reg[2] ),
        .O(\n_0_brst_cnt[2]_i_1 ));
LUT5 #(
    .INIT(32'hAA3FAAC0)) 
     \brst_cnt[3]_i_1 
       (.I0(curr_arlen[3]),
        .I1(\n_0_brst_cnt[3]_i_2 ),
        .I2(bram_addr_inc),
        .I3(bram_addr_ld_en),
        .I4(\n_0_brst_cnt_reg[3] ),
        .O(\n_0_brst_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \brst_cnt[3]_i_2 
       (.I0(\n_0_brst_cnt_reg[0] ),
        .I1(\n_0_brst_cnt_reg[1] ),
        .I2(\n_0_brst_cnt_reg[2] ),
        .O(\n_0_brst_cnt[3]_i_2 ));
LUT5 #(
    .INIT(32'hAA3FAAC0)) 
     \brst_cnt[4]_i_1 
       (.I0(curr_arlen[4]),
        .I1(\n_0_brst_cnt[4]_i_3 ),
        .I2(bram_addr_inc),
        .I3(bram_addr_ld_en),
        .I4(\n_0_brst_cnt_reg[4] ),
        .O(\n_0_brst_cnt[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \brst_cnt[4]_i_2 
       (.I0(axi_arlen_pipe[4]),
        .I1(axi_araddr_full),
        .I2(s_axi_arlen[4]),
        .O(curr_arlen[4]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \brst_cnt[4]_i_3 
       (.I0(\n_0_brst_cnt_reg[2] ),
        .I1(\n_0_brst_cnt_reg[1] ),
        .I2(\n_0_brst_cnt_reg[0] ),
        .I3(\n_0_brst_cnt_reg[3] ),
        .O(\n_0_brst_cnt[4]_i_3 ));
LUT5 #(
    .INIT(32'hAA3FAAC0)) 
     \brst_cnt[5]_i_1 
       (.I0(curr_arlen[5]),
        .I1(\n_0_brst_cnt[5]_i_3 ),
        .I2(bram_addr_inc),
        .I3(bram_addr_ld_en),
        .I4(\n_0_brst_cnt_reg[5] ),
        .O(\n_0_brst_cnt[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \brst_cnt[5]_i_2 
       (.I0(axi_arlen_pipe[5]),
        .I1(axi_araddr_full),
        .I2(s_axi_arlen[5]),
        .O(curr_arlen[5]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \brst_cnt[5]_i_3 
       (.I0(\n_0_brst_cnt_reg[3] ),
        .I1(\n_0_brst_cnt_reg[0] ),
        .I2(\n_0_brst_cnt_reg[1] ),
        .I3(\n_0_brst_cnt_reg[2] ),
        .I4(\n_0_brst_cnt_reg[4] ),
        .O(\n_0_brst_cnt[5]_i_3 ));
LUT5 #(
    .INIT(32'hAA3FAAC0)) 
     \brst_cnt[6]_i_1 
       (.I0(curr_arlen[6]),
        .I1(\n_0_brst_cnt[7]_i_3 ),
        .I2(bram_addr_inc),
        .I3(bram_addr_ld_en),
        .I4(\n_0_brst_cnt_reg[6] ),
        .O(\n_0_brst_cnt[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \brst_cnt[6]_i_2 
       (.I0(axi_arlen_pipe[6]),
        .I1(axi_araddr_full),
        .I2(s_axi_arlen[6]),
        .O(curr_arlen[6]));
LUT6 #(
    .INIT(64'hAAAACFFFAAAA3000)) 
     \brst_cnt[7]_i_1 
       (.I0(curr_arlen[7]),
        .I1(\n_0_brst_cnt_reg[6] ),
        .I2(\n_0_brst_cnt[7]_i_3 ),
        .I3(bram_addr_inc),
        .I4(bram_addr_ld_en),
        .I5(\n_0_brst_cnt_reg[7] ),
        .O(\n_0_brst_cnt[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \brst_cnt[7]_i_2 
       (.I0(axi_arlen_pipe[7]),
        .I1(axi_araddr_full),
        .I2(s_axi_arlen[7]),
        .O(curr_arlen[7]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \brst_cnt[7]_i_3 
       (.I0(\n_0_brst_cnt_reg[4] ),
        .I1(\n_0_brst_cnt_reg[2] ),
        .I2(\n_0_brst_cnt_reg[1] ),
        .I3(\n_0_brst_cnt_reg[0] ),
        .I4(\n_0_brst_cnt_reg[3] ),
        .I5(\n_0_brst_cnt_reg[5] ),
        .O(\n_0_brst_cnt[7]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     brst_cnt_max_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_BRST_MAX_W_NARROW.brst_cnt_max_reg ),
        .Q(brst_cnt_max_d1),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[0]_i_1 ),
        .Q(\n_0_brst_cnt_reg[0] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[1]_i_1 ),
        .Q(\n_0_brst_cnt_reg[1] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[2]_i_1 ),
        .Q(\n_0_brst_cnt_reg[2] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[3]_i_1 ),
        .Q(\n_0_brst_cnt_reg[3] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[4]_i_1 ),
        .Q(\n_0_brst_cnt_reg[4] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[5]_i_1 ),
        .Q(\n_0_brst_cnt_reg[5] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[6]_i_1 ),
        .Q(\n_0_brst_cnt_reg[6] ),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \brst_cnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_brst_cnt[7]_i_1 ),
        .Q(\n_0_brst_cnt_reg[7] ),
        .R(O1));
LUT6 #(
    .INIT(64'h0E000E0000000E00)) 
     brst_one_i_1
       (.I0(brst_one),
        .I1(brst_one0),
        .I2(n_0_brst_one_i_3),
        .I3(s_axi_aresetn),
        .I4(bram_addr_ld_en),
        .I5(axi_rd_burst_two),
        .O(n_0_brst_one_i_1));
LUT6 #(
    .INIT(64'hF000F888F000F000)) 
     brst_one_i_2
       (.I0(bram_addr_inc),
        .I1(n_0_brst_one_i_5),
        .I2(axi_rd_burst_two),
        .I3(bram_addr_ld_en),
        .I4(\n_0_brst_cnt_reg[0] ),
        .I5(\n_0_brst_cnt_reg[1] ),
        .O(brst_one0));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     brst_one_i_3
       (.I0(bram_addr_inc),
        .I1(n_0_brst_one_i_5),
        .I2(\n_0_brst_cnt_reg[0] ),
        .I3(\n_0_brst_cnt_reg[1] ),
        .O(n_0_brst_one_i_3));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     brst_one_i_4
       (.I0(s_axi_arlen[0]),
        .I1(axi_araddr_full),
        .I2(axi_arlen_pipe[0]),
        .I3(axi_rd_burst0),
        .O(axi_rd_burst_two));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     brst_one_i_5
       (.I0(\n_0_brst_cnt_reg[2] ),
        .I1(\n_0_brst_cnt_reg[3] ),
        .I2(\n_0_brst_cnt_reg[6] ),
        .I3(\n_0_brst_cnt_reg[7] ),
        .I4(\n_0_brst_cnt_reg[5] ),
        .I5(\n_0_brst_cnt_reg[4] ),
        .O(n_0_brst_one_i_5));
FDRE #(
    .INIT(1'b0)) 
     brst_one_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_brst_one_i_1),
        .Q(brst_one),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     brst_zero_i_1
       (.I0(brst_zero),
        .I1(n_0_brst_one_i_3),
        .I2(s_axi_aresetn),
        .I3(n_0_brst_zero_i_2),
        .O(n_0_brst_zero_i_1));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hA8AAA888)) 
     brst_zero_i_2
       (.I0(bram_addr_ld_en),
        .I1(axi_rd_burst0),
        .I2(axi_arlen_pipe[0]),
        .I3(axi_araddr_full),
        .I4(s_axi_arlen[0]),
        .O(n_0_brst_zero_i_2));
FDRE #(
    .INIT(1'b0)) 
     brst_zero_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_brst_zero_i_1),
        .Q(brst_zero),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'h00053305)) 
     curr_fixed_burst_reg_i_1
       (.I0(s_axi_arburst[1]),
        .I1(axi_arburst_pipe[1]),
        .I2(s_axi_arburst[0]),
        .I3(axi_araddr_full),
        .I4(axi_arburst_pipe[0]),
        .O(curr_fixed_burst));
FDRE #(
    .INIT(1'b0)) 
     curr_fixed_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(curr_fixed_burst),
        .Q(n_0_curr_fixed_burst_reg_reg),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'h000ACC0A)) 
     curr_wrap_burst_reg_i_1
       (.I0(s_axi_arburst[1]),
        .I1(axi_arburst_pipe[1]),
        .I2(s_axi_arburst[0]),
        .I3(axi_araddr_full),
        .I4(axi_arburst_pipe[0]),
        .O(curr_wrap_burst));
FDRE #(
    .INIT(1'b0)) 
     curr_wrap_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(curr_wrap_burst),
        .Q(curr_wrap_burst_reg),
        .R(O1));
LUT6 #(
    .INIT(64'hEEEAAEAAEEEAEEEE)) 
     disable_b2b_brst_i_1
       (.I0(n_0_disable_b2b_brst_i_2),
        .I1(disable_b2b_brst),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[3]),
        .I5(rd_data_sm_cs[0]),
        .O(disable_b2b_brst_cmb));
LUT6 #(
    .INIT(64'h0002220200000000)) 
     disable_b2b_brst_i_2
       (.I0(n_0_disable_b2b_brst_i_3),
        .I1(n_0_disable_b2b_brst_i_4),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[3]),
        .I5(rd_data_sm_cs[0]),
        .O(n_0_disable_b2b_brst_i_2));
LUT6 #(
    .INIT(64'h0000AAAA0000FFCF)) 
     disable_b2b_brst_i_3
       (.I0(disable_b2b_brst),
        .I1(rd_data_sm_cs[1]),
        .I2(axi_rd_burst),
        .I3(n_0_axi_rd_burst_two_reg),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_data_sm_cs[3]),
        .O(n_0_disable_b2b_brst_i_3));
LUT6 #(
    .INIT(64'h00000000FF010000)) 
     disable_b2b_brst_i_4
       (.I0(end_brst_rd),
        .I1(brst_zero),
        .I2(brst_one),
        .I3(rd_adv_buf79_out),
        .I4(rd_data_sm_cs[1]),
        .I5(disable_b2b_brst),
        .O(n_0_disable_b2b_brst_i_4));
FDRE #(
    .INIT(1'b0)) 
     disable_b2b_brst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(disable_b2b_brst_cmb),
        .Q(disable_b2b_brst),
        .R(O1));
LUT6 #(
    .INIT(64'hFFEEFFEF11000000)) 
     end_brst_rd_clr_i_1
       (.I0(rd_data_sm_cs[3]),
        .I1(rd_data_sm_cs[1]),
        .I2(bram_addr_ld_en),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[0]),
        .I5(end_brst_rd_clr),
        .O(n_0_end_brst_rd_clr_i_1));
FDRE #(
    .INIT(1'b0)) 
     end_brst_rd_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_end_brst_rd_clr_i_1),
        .Q(end_brst_rd_clr),
        .R(O1));
LUT5 #(
    .INIT(32'h0040F040)) 
     end_brst_rd_i_1
       (.I0(brst_cnt_max_d1),
        .I1(\n_0_GEN_BRST_MAX_W_NARROW.brst_cnt_max_reg ),
        .I2(s_axi_aresetn),
        .I3(end_brst_rd),
        .I4(end_brst_rd_clr),
        .O(n_0_end_brst_rd_i_1));
FDRE #(
    .INIT(1'b0)) 
     end_brst_rd_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_end_brst_rd_i_1),
        .Q(end_brst_rd),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFBAAAAAAAAAAAAFB)) 
     last_bram_addr_i_1
       (.I0(n_0_brst_one_i_3),
        .I1(n_0_last_bram_addr_i_2),
        .I2(n_0_last_bram_addr_i_3),
        .I3(rd_data_sm_cs[2]),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[0]),
        .O(last_bram_addr0));
LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
     last_bram_addr_i_2
       (.I0(axi_rd_burst),
        .I1(n_0_axi_rd_burst_two_reg),
        .I2(O3),
        .I3(s_axi_rready),
        .I4(rd_data_sm_cs[3]),
        .I5(rd_data_sm_cs[2]),
        .O(n_0_last_bram_addr_i_2));
LUT6 #(
    .INIT(64'h2222222200020000)) 
     last_bram_addr_i_3
       (.I0(n_0_last_bram_addr_i_4),
        .I1(n_0_brst_zero_i_2),
        .I2(axi_rd_burst),
        .I3(n_0_axi_rd_burst_two_reg),
        .I4(n_0_pend_rd_op_reg),
        .I5(bram_addr_ld_en),
        .O(n_0_last_bram_addr_i_3));
LUT6 #(
    .INIT(64'h3111200031110000)) 
     last_bram_addr_i_4
       (.I0(rd_data_sm_cs[2]),
        .I1(rd_data_sm_cs[3]),
        .I2(s_axi_rready),
        .I3(O3),
        .I4(bram_addr_ld_en),
        .I5(n_0_pend_rd_op_reg),
        .O(n_0_last_bram_addr_i_4));
FDRE #(
    .INIT(1'b0)) 
     last_bram_addr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(last_bram_addr0),
        .Q(last_bram_addr),
        .R(O1));
LUT6 #(
    .INIT(64'hAA2AAA2AEA2AAA2A)) 
     no_ar_ack_i_1
       (.I0(no_ar_ack),
        .I1(n_22_I_WRAP_BRST),
        .I2(rd_data_sm_cs[0]),
        .I3(rd_data_sm_cs[1]),
        .I4(bram_addr_ld_en),
        .I5(rd_adv_buf79_out),
        .O(n_0_no_ar_ack_i_1));
FDRE #(
    .INIT(1'b0)) 
     no_ar_ack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_no_ar_ack_i_1),
        .Q(no_ar_ack),
        .R(O1));
LUT6 #(
    .INIT(64'hFFFFBBAB000088A8)) 
     pend_rd_op_i_1
       (.I0(n_0_pend_rd_op_i_2),
        .I1(n_0_pend_rd_op_i_3),
        .I2(rd_data_sm_cs[2]),
        .I3(n_0_pend_rd_op_i_4),
        .I4(rd_data_sm_cs[3]),
        .I5(n_0_pend_rd_op_reg),
        .O(n_0_pend_rd_op_i_1));
LUT6 #(
    .INIT(64'h3FFF20803FF02080)) 
     pend_rd_op_i_2
       (.I0(n_0_pend_rd_op_i_5),
        .I1(rd_data_sm_cs[0]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(bram_addr_ld_en),
        .I5(n_0_act_rd_burst_i_5),
        .O(n_0_pend_rd_op_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFF88888000)) 
     pend_rd_op_i_3
       (.I0(n_0_pend_rd_op_i_6),
        .I1(rd_data_sm_cs[0]),
        .I2(bram_addr_ld_en),
        .I3(n_0_act_rd_burst_i_5),
        .I4(n_0_pend_rd_op_reg),
        .I5(n_0_pend_rd_op_i_7),
        .O(n_0_pend_rd_op_i_3));
LUT6 #(
    .INIT(64'h0FFFAAAAAAAACCCC)) 
     pend_rd_op_i_4
       (.I0(n_0_pend_rd_op_i_8),
        .I1(n_0_pend_rd_op_i_9),
        .I2(n_0_pend_rd_op_reg),
        .I3(rd_adv_buf79_out),
        .I4(rd_data_sm_cs[1]),
        .I5(rd_data_sm_cs[0]),
        .O(n_0_pend_rd_op_i_4));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'h8)) 
     pend_rd_op_i_5
       (.I0(ar_active),
        .I1(end_brst_rd),
        .O(n_0_pend_rd_op_i_5));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h1)) 
     pend_rd_op_i_6
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[2]),
        .O(n_0_pend_rd_op_i_6));
LUT6 #(
    .INIT(64'h0C080C000C000C00)) 
     pend_rd_op_i_7
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[2]),
        .I3(bram_addr_ld_en),
        .I4(O2),
        .I5(n_0_pend_rd_op_reg),
        .O(n_0_pend_rd_op_i_7));
LUT3 #(
    .INIT(8'h07)) 
     pend_rd_op_i_8
       (.I0(end_brst_rd),
        .I1(ar_active),
        .I2(bram_addr_ld_en),
        .O(n_0_pend_rd_op_i_8));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'h15)) 
     pend_rd_op_i_9
       (.I0(bram_addr_ld_en),
        .I1(O2),
        .I2(n_0_pend_rd_op_reg),
        .O(n_0_pend_rd_op_i_9));
FDRE #(
    .INIT(1'b0)) 
     pend_rd_op_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_pend_rd_op_i_1),
        .Q(n_0_pend_rd_op_reg),
        .R(O1));
LUT6 #(
    .INIT(64'h0F001F1F0F001010)) 
     \rd_data_sm_cs[0]_i_1 
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_data_sm_cs[3]),
        .I3(\n_0_rd_data_sm_cs[0]_i_2 ),
        .I4(rd_data_sm_cs[2]),
        .I5(\n_0_rd_data_sm_cs[0]_i_3 ),
        .O(\n_0_rd_data_sm_cs[0]_i_1 ));
LUT6 #(
    .INIT(64'hF3C0B3B0FFFFFFFF)) 
     \rd_data_sm_cs[0]_i_2 
       (.I0(n_0_pend_rd_op_reg),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_adv_buf79_out),
        .I3(\n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4 ),
        .I4(bram_addr_ld_en),
        .I5(rd_data_sm_cs[0]),
        .O(\n_0_rd_data_sm_cs[0]_i_2 ));
LUT6 #(
    .INIT(64'h8080808FFFFFFFFF)) 
     \rd_data_sm_cs[0]_i_3 
       (.I0(s_axi_rready),
        .I1(O3),
        .I2(rd_data_sm_cs[1]),
        .I3(n_0_axi_rd_burst_two_reg),
        .I4(axi_rd_burst),
        .I5(rd_data_sm_cs[0]),
        .O(\n_0_rd_data_sm_cs[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000000022E2EEE2)) 
     \rd_data_sm_cs[1]_i_1 
       (.I0(\n_0_rd_data_sm_cs[1]_i_2 ),
        .I1(rd_data_sm_cs[2]),
        .I2(\n_0_rd_data_sm_cs[1]_i_3 ),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[3]),
        .O(\n_0_rd_data_sm_cs[1]_i_1 ));
LUT6 #(
    .INIT(64'h8F008FF08F0080F0)) 
     \rd_data_sm_cs[1]_i_2 
       (.I0(n_20_I_WRAP_BRST),
        .I1(rd_adv_buf79_out),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .I4(n_0_axi_rd_burst_two_reg),
        .I5(axi_rd_burst),
        .O(\n_0_rd_data_sm_cs[1]_i_2 ));
LUT6 #(
    .INIT(64'h57FF57FFFFFF0000)) 
     \rd_data_sm_cs[1]_i_3 
       (.I0(rd_adv_buf79_out),
        .I1(act_rd_burst_two),
        .I2(act_rd_burst),
        .I3(bram_addr_ld_en),
        .I4(\n_0_GEN_ARREADY.axi_early_arready_int_i_2 ),
        .I5(rd_data_sm_cs[0]),
        .O(\n_0_rd_data_sm_cs[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000022E2EEE2)) 
     \rd_data_sm_cs[2]_i_1 
       (.I0(\n_0_rd_data_sm_cs[2]_i_2 ),
        .I1(rd_data_sm_cs[2]),
        .I2(\n_0_rd_data_sm_cs[2]_i_3 ),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(rd_data_sm_cs[3]),
        .O(\n_0_rd_data_sm_cs[2]_i_1 ));
LUT6 #(
    .INIT(64'h70F0700070F07F00)) 
     \rd_data_sm_cs[2]_i_2 
       (.I0(n_20_I_WRAP_BRST),
        .I1(rd_adv_buf79_out),
        .I2(rd_data_sm_cs[1]),
        .I3(rd_data_sm_cs[0]),
        .I4(n_0_axi_rd_burst_two_reg),
        .I5(axi_rd_burst),
        .O(\n_0_rd_data_sm_cs[2]_i_2 ));
LUT6 #(
    .INIT(64'h57FF000057FFFFFF)) 
     \rd_data_sm_cs[2]_i_3 
       (.I0(rd_adv_buf79_out),
        .I1(act_rd_burst_two),
        .I2(act_rd_burst),
        .I3(bram_addr_ld_en),
        .I4(rd_data_sm_cs[0]),
        .I5(\n_0_GEN_ARREADY.axi_early_arready_int_i_2 ),
        .O(\n_0_rd_data_sm_cs[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
     \rd_data_sm_cs[3]_i_1 
       (.I0(rd_adv_buf79_out),
        .I1(rd_data_sm_cs[0]),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[3]),
        .I5(\n_0_rd_data_sm_cs[3]_i_3 ),
        .O(\n_0_rd_data_sm_cs[3]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     \rd_data_sm_cs[3]_i_2 
       (.I0(\n_0_rd_data_sm_cs[3]_i_4 ),
        .I1(rd_data_sm_cs[2]),
        .I2(rd_data_sm_cs[3]),
        .O(\n_0_rd_data_sm_cs[3]_i_2 ));
LUT6 #(
    .INIT(64'hFCFFB8BBB8FFB888)) 
     \rd_data_sm_cs[3]_i_3 
       (.I0(rd_adv_buf79_out),
        .I1(rd_data_sm_cs[2]),
        .I2(\n_0_rd_data_sm_cs[3]_i_5 ),
        .I3(rd_data_sm_cs[1]),
        .I4(rd_data_sm_cs[0]),
        .I5(bram_addr_ld_en),
        .O(\n_0_rd_data_sm_cs[3]_i_3 ));
LUT6 #(
    .INIT(64'h4440888800008888)) 
     \rd_data_sm_cs[3]_i_4 
       (.I0(rd_data_sm_cs[1]),
        .I1(rd_data_sm_cs[0]),
        .I2(act_rd_burst_two),
        .I3(act_rd_burst),
        .I4(rd_adv_buf79_out),
        .I5(bram_addr_ld_en),
        .O(\n_0_rd_data_sm_cs[3]_i_4 ));
LUT6 #(
    .INIT(64'hFF77FFF7FFFFFFFF)) 
     \rd_data_sm_cs[3]_i_5 
       (.I0(O3),
        .I1(s_axi_rready),
        .I2(end_brst_rd),
        .I3(brst_zero),
        .I4(axi_b2b_brst),
        .I5(rd_data_sm_cs[0]),
        .O(\n_0_rd_data_sm_cs[3]_i_5 ));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(\n_0_rd_data_sm_cs[3]_i_1 ),
        .D(\n_0_rd_data_sm_cs[0]_i_1 ),
        .Q(rd_data_sm_cs[0]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(\n_0_rd_data_sm_cs[3]_i_1 ),
        .D(\n_0_rd_data_sm_cs[1]_i_1 ),
        .Q(rd_data_sm_cs[1]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(\n_0_rd_data_sm_cs[3]_i_1 ),
        .D(\n_0_rd_data_sm_cs[2]_i_1 ),
        .Q(rd_data_sm_cs[2]),
        .R(O1));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_sm_cs_reg[3] 
       (.C(s_axi_aclk),
        .CE(\n_0_rd_data_sm_cs[3]_i_1 ),
        .D(\n_0_rd_data_sm_cs[3]_i_2 ),
        .Q(rd_data_sm_cs[3]),
        .R(O1));
LUT6 #(
    .INIT(64'h000000000000E666)) 
     rd_skid_buf_ld_reg_i_1
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(O3),
        .I3(s_axi_rready),
        .I4(rd_data_sm_cs[2]),
        .I5(rd_data_sm_cs[3]),
        .O(rd_skid_buf_ld_cmb));
FDRE #(
    .INIT(1'b0)) 
     rd_skid_buf_ld_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_skid_buf_ld_cmb),
        .Q(rd_skid_buf_ld_reg),
        .R(O1));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'hFE02)) 
     rddata_mux_sel_i_1
       (.I0(rddata_mux_sel_cmb),
        .I1(rd_data_sm_cs[3]),
        .I2(n_0_rddata_mux_sel_i_3),
        .I3(rddata_mux_sel),
        .O(n_0_rddata_mux_sel_i_1));
LUT6 #(
    .INIT(64'hD208D208D208F208)) 
     rddata_mux_sel_i_2
       (.I0(rd_data_sm_cs[0]),
        .I1(rd_data_sm_cs[1]),
        .I2(rd_adv_buf79_out),
        .I3(rd_data_sm_cs[2]),
        .I4(act_rd_burst),
        .I5(act_rd_burst_two),
        .O(rddata_mux_sel_cmb));
LUT6 #(
    .INIT(64'hF000F000707F7F7F)) 
     rddata_mux_sel_i_3
       (.I0(s_axi_rready),
        .I1(O3),
        .I2(rd_data_sm_cs[2]),
        .I3(rd_data_sm_cs[1]),
        .I4(n_0_axi_rd_burst_two_reg),
        .I5(rd_data_sm_cs[0]),
        .O(n_0_rddata_mux_sel_i_3));
FDRE #(
    .INIT(1'b0)) 
     rddata_mux_sel_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_rddata_mux_sel_i_1),
        .Q(rddata_mux_sel),
        .R(O1));
LUT4 #(
    .INIT(16'hEAAA)) 
     s_axi_arready_INST_0
       (.I0(\n_0_GEN_ARREADY.axi_arready_int_reg ),
        .I1(O3),
        .I2(s_axi_rready),
        .I3(axi_early_arready_int),
        .O(s_axi_arready));
endmodule

(* ORIG_REF_NAME = "wr_chnl" *) 
module bram32_axi_bram_ctrl_0_0_wr_chnl
   (bram_en_a,
    bram_wrdata_a,
    O1,
    s_axi_wready,
    O2,
    s_axi_bid,
    O3,
    O4,
    O5,
    bram_addr_a,
    O6,
    O7,
    O8,
    O9,
    bram_we_a,
    I1,
    s_axi_aclk,
    s_axi_awaddr,
    s_axi_aresetn,
    s_axi_awid,
    s_axi_wdata,
    s_axi_awsize,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_awlen,
    s_axi_bready,
    s_axi_awburst,
    s_axi_wstrb);
  output bram_en_a;
  output [31:0]bram_wrdata_a;
  output O1;
  output s_axi_wready;
  output O2;
  output [0:0]s_axi_bid;
  output O3;
  output O4;
  output O5;
  output [3:0]bram_addr_a;
  output O6;
  output O7;
  output O8;
  output O9;
  output [3:0]bram_we_a;
  input I1;
  input s_axi_aclk;
  input [12:0]s_axi_awaddr;
  input s_axi_aresetn;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_wdata;
  input [2:0]s_axi_awsize;
  input s_axi_wlast;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [7:0]s_axi_awlen;
  input s_axi_bready;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_wstrb;

  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[10].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[11].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[12].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[4].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[5].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[6].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[7].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[8].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[9].axi_awaddr_pipe_reg ;
  wire I1;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire axi_aresetn_d1;
  wire axi_aresetn_d2;
  wire axi_aresetn_re;
  wire axi_aresetn_re_reg;
  wire axi_awaddr_full;
  wire [1:0]axi_awburst_pipe;
  wire axi_awid_pipe;
  wire [7:0]axi_awlen_pipe;
  wire axi_awlen_pipe_1_or_2;
  wire [2:0]axi_awsize_pipe;
  wire [0:0]axi_byte_div_curr_awsize;
  wire axi_wdata_full_cmb;
  wire axi_wdata_full_cmb116_out;
  wire axi_wdata_full_reg;
  wire axi_wlast_d1;
  wire axi_wr_burst;
  wire axi_wr_burst_cmb;
  wire axi_wr_burst_cmb0;
  wire bid_gets_fifo_load;
  wire bid_gets_fifo_load_d1;
  wire [3:0]bram_addr_a;
  wire bram_addr_inc;
  wire [10:1]bram_addr_ld;
  wire bram_addr_ld_en;
  wire bram_en_a;
  wire bram_en_cmb;
  wire [3:0]bram_we_a;
  wire [31:0]bram_wrdata_a;
  wire [2:0]bvalid_cnt;
  wire bvalid_cnt_inc;
  wire bvalid_cnt_inc12_out;
  wire clr_bram_we;
  wire clr_bram_we_cmb;
  wire clr_bram_we_cmb7_out;
  wire [1:0]curr_awaddr_lsb;
  wire [7:0]curr_awlen;
  wire curr_awlen_reg_1_or_2;
  wire curr_awlen_reg_1_or_20;
  wire [2:0]curr_awsize;
  wire curr_fixed_burst;
  wire curr_fixed_burst_reg;
  wire curr_narrow_burst;
  wire curr_narrow_burst_en;
  wire curr_wrap_burst;
  wire curr_wrap_burst_reg;
  wire delay_aw_active_clr;
  wire delay_aw_active_clr_cmb;
  wire last_data_ack_mod;
  wire \n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_1 ;
  wire \n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_2 ;
  wire \n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_3 ;
  wire \n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[1]_i_1 ;
  wire \n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[1]_i_2 ;
  wire \n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1 ;
  wire \n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_3 ;
  wire \n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_4 ;
  wire \n_0_GEN_AWREADY.axi_awready_int_i_1 ;
  wire \n_0_GEN_AWREADY.axi_awready_int_i_2 ;
  wire \n_0_GEN_AW_DUAL.aw_active_i_1 ;
  wire \n_0_GEN_AW_DUAL.aw_active_i_2 ;
  wire \n_0_GEN_AW_DUAL.aw_active_i_3 ;
  wire \n_0_GEN_AW_DUAL.aw_active_reg ;
  wire \n_0_GEN_AW_DUAL.wr_addr_sm_cs_i_1 ;
  wire \n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[0].axi_awaddr_pipe_reg[0] ;
  wire \n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[1].axi_awaddr_pipe_reg[1] ;
  wire \n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ;
  wire \n_0_GEN_AW_PIPE_DUAL.axi_awaddr_full_i_1 ;
  wire \n_0_GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_i_1 ;
  wire \n_0_GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_reg ;
  wire \n_0_GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_i_2 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[10]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_2 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_3 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[3]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[4]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_2 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[6]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[8]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_1 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_10 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_11 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_12__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_13 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_14 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_2 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_3 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_6 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_7 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_12__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_15 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_17__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_18 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_19 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_20 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_23 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_24 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_25__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_26 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_27__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_28 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_3 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_32 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_34__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_35 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_36__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_37__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_38 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_39 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_4 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_40__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_43 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_44 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_45 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_46 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_47 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_48 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_6 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_9 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[0]_i_1 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_1 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_33 ;
  wire \n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 ;
  wire \n_0_GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[0] ;
  wire \n_0_GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[1] ;
  wire \n_0_GEN_NARROW_EN.curr_narrow_burst_i_1__0 ;
  wire \n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_i_2 ;
  wire \n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_i_3 ;
  wire \n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_i_3 ;
  wire \n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.clr_bram_we_i_2 ;
  wire \n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_i_1 ;
  wire \n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_i_3 ;
  wire \n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ;
  wire n_0_I_WRAP_BRST;
  wire n_0_axi_bvalid_int_i_1;
  wire n_0_axi_wr_burst_i_1;
  wire n_0_axi_wr_burst_i_3;
  wire n_0_axi_wready_int_mod_i_1;
  wire n_0_bid_gets_fifo_load_d1_i_3;
  wire \n_0_bvalid_cnt[0]_i_1 ;
  wire \n_0_bvalid_cnt[1]_i_1 ;
  wire \n_0_bvalid_cnt[2]_i_1 ;
  wire n_0_curr_awlen_reg_1_or_2_i_3;
  wire n_14_I_WRAP_BRST;
  wire n_16_I_WRAP_BRST;
  wire n_17_I_WRAP_BRST;
  wire n_1_BID_FIFO;
  wire \n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 ;
  wire \n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 ;
  wire \n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 ;
  wire \n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 ;
  wire n_1_I_WRAP_BRST;
  wire n_26_I_WRAP_BRST;
  wire n_27_I_WRAP_BRST;
  wire \n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 ;
  wire \n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 ;
  wire \n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 ;
  wire \n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 ;
  wire n_2_I_WRAP_BRST;
  wire \n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 ;
  wire \n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 ;
  wire \n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 ;
  wire \n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 ;
  wire n_4_BID_FIFO;
  wire n_6_BID_FIFO;
  wire [1:0]narrow_addr_int;
  wire narrow_bram_addr_inc;
  wire narrow_bram_addr_inc_d1;
  wire [1:0]narrow_burst_cnt_ld_reg;
  wire p_1_out;
  wire p_26_in;
  wire p_2_out;
  wire p_9_out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [12:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire wr_addr_sm_cs;
(* RTL_KEEP = "yes" *)   wire [2:0]wr_data_sm_cs;
  wire wrdata_reg_ld;
  wire [3:0]\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5_O_UNCONNECTED ;

bram32_axi_bram_ctrl_0_0_SRL_FIFO BID_FIFO
       (.I1(I1),
        .I2(n_16_I_WRAP_BRST),
        .I3(\n_0_GEN_AW_DUAL.aw_active_reg ),
        .I4(O2),
        .I5(n_0_bid_gets_fifo_load_d1_i_3),
        .I6(O1),
        .O1(n_1_BID_FIFO),
        .O2(n_4_BID_FIFO),
        .O3(n_6_BID_FIFO),
        .axi_aresetn_d2(axi_aresetn_d2),
        .axi_awaddr_full(axi_awaddr_full),
        .axi_awid_pipe(axi_awid_pipe),
        .axi_wdata_full_cmb116_out(axi_wdata_full_cmb116_out),
        .axi_wr_burst(axi_wr_burst),
        .bid_gets_fifo_load(bid_gets_fifo_load),
        .bid_gets_fifo_load_d1(bid_gets_fifo_load_d1),
        .bram_addr_ld_en(bram_addr_ld_en),
        .bvalid_cnt(bvalid_cnt),
        .bvalid_cnt_inc(bvalid_cnt_inc),
        .bvalid_cnt_inc12_out(bvalid_cnt_inc12_out),
        .clr_bram_we_cmb7_out(clr_bram_we_cmb7_out),
        .out(wr_data_sm_cs),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_awid(s_axi_awid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_addr_sm_cs(wr_addr_sm_cs));
LUT6 #(
    .INIT(64'h00F7FFFF00F70000)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_1 
       (.I0(s_axi_wlast),
        .I1(axi_wdata_full_cmb116_out),
        .I2(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_2 ),
        .I3(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_3 ),
        .I4(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_3 ),
        .I5(wr_data_sm_cs[0]),
        .O(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_1 ));
LUT3 #(
    .INIT(8'hFE)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_2 
       (.I0(wr_data_sm_cs[1]),
        .I1(wr_data_sm_cs[2]),
        .I2(wr_data_sm_cs[0]),
        .O(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_2 ));
LUT5 #(
    .INIT(32'hFFF3F500)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_3 
       (.I0(axi_wr_burst),
        .I1(s_axi_wvalid),
        .I2(wr_data_sm_cs[2]),
        .I3(wr_data_sm_cs[0]),
        .I4(wr_data_sm_cs[1]),
        .O(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[1]_i_1 
       (.I0(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[1]_i_2 ),
        .I1(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_3 ),
        .I2(wr_data_sm_cs[1]),
        .O(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[1]_i_1 ));
LUT5 #(
    .INIT(32'h03034F4C)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[1]_i_2 
       (.I0(axi_wr_burst_cmb0),
        .I1(wr_data_sm_cs[0]),
        .I2(wr_data_sm_cs[1]),
        .I3(axi_wdata_full_cmb116_out),
        .I4(wr_data_sm_cs[2]),
        .O(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[1]_i_2 ));
LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1 
       (.I0(wr_data_sm_cs[1]),
        .I1(axi_wr_burst_cmb0),
        .I2(wr_data_sm_cs[2]),
        .I3(wr_data_sm_cs[0]),
        .I4(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_3 ),
        .I5(wr_data_sm_cs[2]),
        .O(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h5515)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_2 
       (.I0(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_4 ),
        .I1(bvalid_cnt[2]),
        .I2(bvalid_cnt[1]),
        .I3(bvalid_cnt[0]),
        .O(axi_wr_burst_cmb0));
LUT6 #(
    .INIT(64'hFFFFFFFF40007744)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_3 
       (.I0(wr_data_sm_cs[2]),
        .I1(wr_data_sm_cs[1]),
        .I2(s_axi_wlast),
        .I3(s_axi_wvalid),
        .I4(wr_data_sm_cs[0]),
        .I5(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_i_3 ),
        .O(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_3 ));
LUT4 #(
    .INIT(16'hFFFD)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_4 
       (.I0(axi_awaddr_full),
        .I1(\n_0_GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_reg ),
        .I2(axi_awlen_pipe_1_or_2),
        .I3(curr_awlen_reg_1_or_2),
        .O(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_4 ));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[0]_i_1 ),
        .Q(wr_data_sm_cs[0]),
        .R(I1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[1]_i_1 ),
        .Q(wr_data_sm_cs[1]),
        .R(I1));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1 ),
        .Q(wr_data_sm_cs[2]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AWREADY.axi_aresetn_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_aresetn),
        .Q(axi_aresetn_d1),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AWREADY.axi_aresetn_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_aresetn_d1),
        .Q(axi_aresetn_d2),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_AWREADY.axi_aresetn_re_reg_i_1 
       (.I0(s_axi_aresetn),
        .I1(axi_aresetn_d1),
        .O(axi_aresetn_re));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AWREADY.axi_aresetn_re_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_aresetn_re),
        .Q(axi_aresetn_re_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'hAA8AAA88)) 
     \GEN_AWREADY.axi_awready_int_i_1 
       (.I0(s_axi_aresetn),
        .I1(\n_0_GEN_AWREADY.axi_awready_int_i_2 ),
        .I2(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .I3(axi_aresetn_re_reg),
        .I4(O2),
        .O(\n_0_GEN_AWREADY.axi_awready_int_i_1 ));
LUT5 #(
    .INIT(32'hAE000000)) 
     \GEN_AWREADY.axi_awready_int_i_2 
       (.I0(n_16_I_WRAP_BRST),
        .I1(n_2_I_WRAP_BRST),
        .I2(wr_addr_sm_cs),
        .I3(axi_awaddr_full),
        .I4(axi_aresetn_d2),
        .O(\n_0_GEN_AWREADY.axi_awready_int_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AWREADY.axi_awready_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AWREADY.axi_awready_int_i_1 ),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFD000055550000)) 
     \GEN_AW_DUAL.aw_active_i_1 
       (.I0(\n_0_GEN_AW_DUAL.aw_active_i_2 ),
        .I1(wr_data_sm_cs[2]),
        .I2(wr_data_sm_cs[0]),
        .I3(\n_0_GEN_AW_DUAL.aw_active_i_3 ),
        .I4(axi_aresetn_d2),
        .I5(\n_0_GEN_AW_DUAL.aw_active_reg ),
        .O(\n_0_GEN_AW_DUAL.aw_active_i_1 ));
LUT6 #(
    .INIT(64'h5555555555554445)) 
     \GEN_AW_DUAL.aw_active_i_2 
       (.I0(n_16_I_WRAP_BRST),
        .I1(wr_addr_sm_cs),
        .I2(s_axi_awvalid),
        .I3(axi_awaddr_full),
        .I4(\n_0_GEN_AW_DUAL.aw_active_reg ),
        .I5(n_4_BID_FIFO),
        .O(\n_0_GEN_AW_DUAL.aw_active_i_2 ));
LUT2 #(
    .INIT(4'h7)) 
     \GEN_AW_DUAL.aw_active_i_3 
       (.I0(wr_data_sm_cs[1]),
        .I1(delay_aw_active_clr),
        .O(\n_0_GEN_AW_DUAL.aw_active_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_DUAL.aw_active_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AW_DUAL.aw_active_i_1 ),
        .Q(\n_0_GEN_AW_DUAL.aw_active_reg ),
        .R(1'b0));
LUT3 #(
    .INIT(8'h80)) 
     \GEN_AW_DUAL.last_data_ack_mod_i_1 
       (.I0(s_axi_wready),
        .I1(s_axi_wvalid),
        .I2(s_axi_wlast),
        .O(p_26_in));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_DUAL.last_data_ack_mod_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_26_in),
        .Q(last_data_ack_mod),
        .R(I1));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \GEN_AW_DUAL.wr_addr_sm_cs_i_1 
       (.I0(axi_aresetn_d2),
        .I1(s_axi_awvalid),
        .I2(n_2_I_WRAP_BRST),
        .I3(axi_awaddr_full),
        .I4(wr_addr_sm_cs),
        .I5(n_16_I_WRAP_BRST),
        .O(\n_0_GEN_AW_DUAL.wr_addr_sm_cs_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_DUAL.wr_addr_sm_cs_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AW_DUAL.wr_addr_sm_cs_i_1 ),
        .Q(wr_addr_sm_cs),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[0].axi_awaddr_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[0]),
        .Q(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[0].axi_awaddr_pipe_reg[0] ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[10].axi_awaddr_pipe_reg[10] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[10]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[10].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[11].axi_awaddr_pipe_reg[11] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[11]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[11].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[12].axi_awaddr_pipe_reg[12] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[12]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[12].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[1].axi_awaddr_pipe_reg[1] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[1]),
        .Q(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[1].axi_awaddr_pipe_reg[1] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 
       (.I0(axi_awaddr_full),
        .I1(n_16_I_WRAP_BRST),
        .I2(wr_addr_sm_cs),
        .I3(s_axi_awvalid),
        .I4(n_2_I_WRAP_BRST),
        .I5(axi_aresetn_d2),
        .O(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe_reg[2] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[2]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe_reg[3] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[3]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[4].axi_awaddr_pipe_reg[4] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[4]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[4].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[5].axi_awaddr_pipe_reg[5] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[5]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[5].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[6].axi_awaddr_pipe_reg[6] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[6]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[6].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[7].axi_awaddr_pipe_reg[7] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[7]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[7].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[8].axi_awaddr_pipe_reg[8] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[8]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[8].axi_awaddr_pipe_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[9].axi_awaddr_pipe_reg[9] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awaddr[9]),
        .Q(\GEN_AW_PIPE_DUAL.GEN_AWADDR[9].axi_awaddr_pipe_reg ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \GEN_AW_PIPE_DUAL.axi_awaddr_full_i_1 
       (.I0(axi_awaddr_full),
        .I1(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .I2(s_axi_aresetn),
        .I3(\n_0_GEN_AWREADY.axi_awready_int_i_2 ),
        .O(\n_0_GEN_AW_PIPE_DUAL.axi_awaddr_full_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awaddr_full_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AW_PIPE_DUAL.axi_awaddr_full_i_1 ),
        .Q(axi_awaddr_full),
        .R(1'b0));
LUT4 #(
    .INIT(16'h03AA)) 
     \GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_i_1 
       (.I0(\n_0_GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_reg ),
        .I1(s_axi_awburst[1]),
        .I2(s_axi_awburst[0]),
        .I3(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .O(\n_0_GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_i_1 ),
        .Q(\n_0_GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_reg ),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awburst_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awburst[0]),
        .Q(axi_awburst_pipe[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awburst_pipe_reg[1] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awburst[1]),
        .Q(axi_awburst_pipe[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awid_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awid),
        .Q(axi_awid_pipe),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_i_1 
       (.I0(\n_0_GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_i_2 ),
        .I1(s_axi_awlen[4]),
        .O(p_9_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_i_2 
       (.I0(s_axi_awlen[6]),
        .I1(s_axi_awlen[5]),
        .I2(s_axi_awlen[2]),
        .I3(s_axi_awlen[1]),
        .I4(s_axi_awlen[7]),
        .I5(s_axi_awlen[3]),
        .O(\n_0_GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_reg 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(p_9_out),
        .Q(axi_awlen_pipe_1_or_2),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awlen[0]),
        .Q(axi_awlen_pipe[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_reg[1] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awlen[1]),
        .Q(axi_awlen_pipe[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_reg[2] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awlen[2]),
        .Q(axi_awlen_pipe[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_reg[3] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awlen[3]),
        .Q(axi_awlen_pipe[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_reg[4] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awlen[4]),
        .Q(axi_awlen_pipe[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_reg[5] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awlen[5]),
        .Q(axi_awlen_pipe[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_reg[6] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awlen[6]),
        .Q(axi_awlen_pipe[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awlen_pipe_reg[7] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awlen[7]),
        .Q(axi_awlen_pipe[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[0] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awsize[0]),
        .Q(axi_awsize_pipe[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[1] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awsize[1]),
        .Q(axi_awsize_pipe[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_AW_PIPE_DUAL.axi_awsize_pipe_reg[2] 
       (.C(s_axi_aclk),
        .CE(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_1 ),
        .D(s_axi_awsize[2]),
        .Q(axi_awsize_pipe[2]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h5FCCA0CC)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[10]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2 ),
        .I1(bram_addr_ld[8]),
        .I2(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I3(n_1_I_WRAP_BRST),
        .I4(bram_addr_a[1]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[10]_i_1 ));
LUT6 #(
    .INIT(64'h77FFF0F08800F0F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2 ),
        .I1(bram_addr_a[1]),
        .I2(bram_addr_ld[9]),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I4(n_1_I_WRAP_BRST),
        .I5(bram_addr_a[2]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2 
       (.I0(bram_addr_a[0]),
        .I1(O6),
        .I2(n_17_I_WRAP_BRST),
        .I3(O7),
        .I4(O8),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_2 
       (.I0(bram_addr_a[3]),
        .I1(n_1_I_WRAP_BRST),
        .I2(bram_addr_ld[10]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_2 ));
LUT6 #(
    .INIT(64'h1010101010101050)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 
       (.I0(curr_fixed_burst_reg),
        .I1(curr_narrow_burst),
        .I2(bram_addr_inc),
        .I3(narrow_addr_int[1]),
        .I4(narrow_addr_int[0]),
        .I5(narrow_bram_addr_inc_d1),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5 
       (.I0(wr_data_sm_cs[1]),
        .I1(wr_data_sm_cs[2]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_3 
       (.I0(\GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe_reg ),
        .I1(axi_awaddr_full),
        .I2(s_axi_awaddr[2]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'h5FCCA0CC)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[3]_i_1 
       (.I0(O3),
        .I1(bram_addr_ld[1]),
        .I2(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I3(n_1_I_WRAP_BRST),
        .I4(O5),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[3]_i_1 ));
LUT6 #(
    .INIT(64'h77FFF0F08800F0F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[4]_i_1 
       (.I0(O3),
        .I1(O5),
        .I2(bram_addr_ld[2]),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I4(n_1_I_WRAP_BRST),
        .I5(O4),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[4]_i_1 ));
LUT6 #(
    .INIT(64'h77FFF0F08800F0F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_2 ),
        .I1(O4),
        .I2(bram_addr_ld[3]),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I4(n_1_I_WRAP_BRST),
        .I5(O9),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_2 
       (.I0(O5),
        .I1(O3),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_2 ));
LUT5 #(
    .INIT(32'h5FCCA0CC)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[6]_i_1 
       (.I0(n_17_I_WRAP_BRST),
        .I1(bram_addr_ld[4]),
        .I2(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I3(n_1_I_WRAP_BRST),
        .I4(O7),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[6]_i_1 ));
LUT6 #(
    .INIT(64'h77FFF0F08800F0F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_1 
       (.I0(n_17_I_WRAP_BRST),
        .I1(O7),
        .I2(bram_addr_ld[5]),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I4(n_1_I_WRAP_BRST),
        .I5(O6),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_1 ));
LUT5 #(
    .INIT(32'h5FCCA0CC)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[8]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2 ),
        .I1(bram_addr_ld[6]),
        .I2(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I3(n_1_I_WRAP_BRST),
        .I4(O8),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[8]_i_1 ));
LUT6 #(
    .INIT(64'h77FFF0F08800F0F0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_1 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2 ),
        .I1(O8),
        .I2(bram_addr_ld[7]),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I4(n_1_I_WRAP_BRST),
        .I5(bram_addr_a[0]),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2 
       (.I0(O6),
        .I1(O9),
        .I2(O5),
        .I3(O3),
        .I4(O4),
        .I5(O7),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[10]_i_1 ),
        .Q(bram_addr_a[1]),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1 ),
        .Q(bram_addr_a[2]),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_2 ),
        .Q(bram_addr_a[3]),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_14_I_WRAP_BRST),
        .Q(O3),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[3]_i_1 ),
        .Q(O5),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[4]_i_1 ),
        .Q(O4),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[5]_i_1 ),
        .Q(O9),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[6]_i_1 ),
        .Q(O7),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_1 ),
        .Q(O6),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[8]_i_1 ),
        .Q(O8),
        .R(n_0_I_WRAP_BRST));
FDRE #(
    .INIT(1'b0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[9]_i_1 ),
        .Q(bram_addr_a[0]),
        .R(n_0_I_WRAP_BRST));
LUT6 #(
    .INIT(64'h0000000030553000)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_10 
       (.I0(s_axi_awsize[2]),
        .I1(axi_awsize_pipe[2]),
        .I2(axi_awsize_pipe[1]),
        .I3(axi_awaddr_full),
        .I4(s_axi_awsize[1]),
        .I5(curr_awsize[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_10 ));
LUT6 #(
    .INIT(64'h02AB02A8FFFFFFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_11 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22 ),
        .I1(curr_awsize[1]),
        .I2(curr_awsize[0]),
        .I3(curr_awsize[2]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_23 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_28 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_11 ));
LUT6 #(
    .INIT(64'hFFFCFFFC00FC004C)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_12__0 
       (.I0(curr_awsize[0]),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_26 ),
        .I2(curr_awsize[1]),
        .I3(curr_awsize[2]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_13 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_14 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_12__0 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_13 
       (.I0(axi_awlen_pipe[6]),
        .I1(s_axi_awlen[6]),
        .I2(curr_awsize[0]),
        .I3(axi_awlen_pipe[7]),
        .I4(axi_awaddr_full),
        .I5(s_axi_awlen[7]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_13 ));
LUT6 #(
    .INIT(64'hB8B80000FF000000)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_14 
       (.I0(curr_awlen[2]),
        .I1(curr_awsize[0]),
        .I2(curr_awlen[3]),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_32 ),
        .I4(curr_awsize[2]),
        .I5(curr_awsize[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_14 ));
LUT6 #(
    .INIT(64'h020200FF0202FF00)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_2 
       (.I0(narrow_burst_cnt_ld_reg[0]),
        .I1(p_1_out),
        .I2(p_2_out),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8 ),
        .I5(narrow_addr_int[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_2 ));
LUT6 #(
    .INIT(64'h8B8B00FF8B8BFF00)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_3 
       (.I0(narrow_burst_cnt_ld_reg[0]),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_6 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_7 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8 ),
        .I5(narrow_addr_int[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000000044400000)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_4 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_15 ),
        .I2(curr_awaddr_lsb[1]),
        .I3(curr_awaddr_lsb[0]),
        .I4(bram_addr_ld_en),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_10 ),
        .O(p_1_out));
LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_5 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_11 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_12__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11__0 ),
        .I4(curr_wrap_burst),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14 ),
        .O(p_2_out));
LUT6 #(
    .INIT(64'hFFFFFF01FF00FFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_6 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_12__0 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_15 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT5 #(
    .INIT(32'h11540054)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_7 
       (.I0(curr_awsize[2]),
        .I1(curr_awsize[1]),
        .I2(curr_awaddr_lsb[0]),
        .I3(curr_awsize[0]),
        .I4(curr_awaddr_lsb[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_8 
       (.I0(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[1].axi_awaddr_pipe_reg[1] ),
        .I1(axi_awaddr_full),
        .I2(s_axi_awaddr[1]),
        .O(curr_awaddr_lsb[1]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[0]_i_9 
       (.I0(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[0].axi_awaddr_pipe_reg[0] ),
        .I1(axi_awaddr_full),
        .I2(s_axi_awaddr[0]),
        .O(curr_awaddr_lsb[0]));
LUT6 #(
    .INIT(64'hFFFFFFFFABFCA800)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_11__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22 ),
        .I1(curr_awsize[0]),
        .I2(curr_awsize[1]),
        .I3(curr_awsize[2]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_23 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_24 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11__0 ));
LUT5 #(
    .INIT(32'hFFFF5DFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_12__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_25__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_26 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_27__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_28 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_12__0 ));
LUT6 #(
    .INIT(64'h3030FFFF3030BB88)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_13__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30 ),
        .I1(curr_awsize[1]),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_32 ),
        .I4(curr_awsize[2]),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_33 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13__0 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBFFFBF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_14 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_10 ),
        .I1(bram_addr_ld_en),
        .I2(s_axi_awaddr[0]),
        .I3(axi_awaddr_full),
        .I4(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[0].axi_awaddr_pipe_reg[0] ),
        .I5(curr_awaddr_lsb[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_15 
       (.I0(axi_awburst_pipe[0]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awburst[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_16 
       (.I0(axi_awburst_pipe[1]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awburst[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16 ));
LUT6 #(
    .INIT(64'hA8AAA8A8A8AAAAAA)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_17__0 
       (.I0(bram_addr_ld_en),
        .I1(curr_awsize[2]),
        .I2(curr_awsize[0]),
        .I3(axi_awsize_pipe[1]),
        .I4(axi_awaddr_full),
        .I5(s_axi_awsize[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_17__0 ));
LUT5 #(
    .INIT(32'hFF1FFFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_18 
       (.I0(curr_awaddr_lsb[1]),
        .I1(curr_awaddr_lsb[0]),
        .I2(bram_addr_ld_en),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_10 ),
        .I4(curr_wrap_burst),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_18 ));
LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_19 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_34__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_35 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_28 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_36__0 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_25__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_19 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'h1514)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_20 
       (.I0(curr_awsize[2]),
        .I1(curr_awsize[1]),
        .I2(curr_awsize[0]),
        .I3(curr_awaddr_lsb[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_20 ));
LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_22 
       (.I0(curr_awlen[3]),
        .I1(curr_awlen[2]),
        .I2(curr_awsize[0]),
        .I3(curr_awsize[1]),
        .I4(curr_awlen[1]),
        .I5(curr_awlen[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22 ));
LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_23 
       (.I0(curr_awlen[7]),
        .I1(curr_awlen[6]),
        .I2(curr_awsize[0]),
        .I3(curr_awsize[1]),
        .I4(curr_awlen[5]),
        .I5(curr_awlen[4]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_23 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'hFF7FEA00)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_24 
       (.I0(curr_awsize[2]),
        .I1(curr_awsize[0]),
        .I2(curr_awsize[1]),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_43 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_44 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_24 ));
LUT5 #(
    .INIT(32'h550F33FF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_25__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_32 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_13 ),
        .I3(curr_awsize[2]),
        .I4(curr_awsize[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_25__0 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'hEBBB2888)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_26 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_44 ),
        .I1(curr_awsize[2]),
        .I2(curr_awsize[1]),
        .I3(curr_awsize[0]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_43 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_26 ));
LUT6 #(
    .INIT(64'hFFFFAF0FF8F8A808)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_27__0 
       (.I0(curr_awsize[0]),
        .I1(s_axi_awsize[1]),
        .I2(axi_awaddr_full),
        .I3(axi_awsize_pipe[1]),
        .I4(axi_awsize_pipe[2]),
        .I5(s_axi_awsize[2]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_27__0 ));
LUT6 #(
    .INIT(64'h5030503F5F305F3F)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_28 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30 ),
        .I2(curr_awsize[2]),
        .I3(curr_awsize[1]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_13 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_32 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_28 ));
LUT5 #(
    .INIT(32'h333E0002)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_29__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_23 ),
        .I1(curr_awsize[2]),
        .I2(curr_awsize[0]),
        .I3(curr_awsize[1]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_22 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_29__0 ));
LUT6 #(
    .INIT(64'h2222F0FF22220F00)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_3 
       (.I0(narrow_burst_cnt_ld_reg[1]),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_6 ),
        .I2(narrow_addr_int[0]),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8 ),
        .I5(narrow_addr_int[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_3 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_30 
       (.I0(axi_awlen_pipe[2]),
        .I1(s_axi_awlen[2]),
        .I2(curr_awsize[0]),
        .I3(axi_awlen_pipe[3]),
        .I4(axi_awaddr_full),
        .I5(s_axi_awlen[3]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_31 
       (.I0(axi_awlen_pipe[0]),
        .I1(s_axi_awlen[0]),
        .I2(curr_awsize[0]),
        .I3(axi_awlen_pipe[1]),
        .I4(axi_awaddr_full),
        .I5(s_axi_awlen[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_32 
       (.I0(axi_awlen_pipe[4]),
        .I1(s_axi_awlen[4]),
        .I2(curr_awsize[0]),
        .I3(axi_awlen_pipe[5]),
        .I4(axi_awaddr_full),
        .I5(s_axi_awlen[5]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_32 ));
LUT4 #(
    .INIT(16'h4700)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_34__0 
       (.I0(axi_awsize_pipe[2]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awsize[2]),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_45 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_34__0 ));
LUT5 #(
    .INIT(32'h0FCA00CA)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_35 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_32 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_31 ),
        .I2(curr_awsize[2]),
        .I3(curr_awsize[1]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_30 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_35 ));
LUT4 #(
    .INIT(16'h0222)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_36__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_43 ),
        .I1(curr_awsize[2]),
        .I2(curr_awsize[1]),
        .I3(curr_awsize[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_36__0 ));
LUT5 #(
    .INIT(32'h8A888AAA)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_37__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_47 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_48 ),
        .I2(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[1].axi_awaddr_pipe_reg[1] ),
        .I3(axi_awaddr_full),
        .I4(s_axi_awaddr[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_37__0 ));
LUT6 #(
    .INIT(64'h0000000202020002)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_38 
       (.I0(curr_awsize[0]),
        .I1(curr_awsize[1]),
        .I2(curr_awsize[2]),
        .I3(s_axi_awaddr[1]),
        .I4(axi_awaddr_full),
        .I5(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[1].axi_awaddr_pipe_reg[1] ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_38 ));
LUT5 #(
    .INIT(32'h4540FFFF)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_39 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_48 ),
        .I1(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[1].axi_awaddr_pipe_reg[1] ),
        .I2(axi_awaddr_full),
        .I3(s_axi_awaddr[1]),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_47 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_39 ));
LUT6 #(
    .INIT(64'hAAAACFFFAAAA3000)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_4 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_9 ),
        .I1(narrow_addr_int[0]),
        .I2(bram_addr_inc),
        .I3(curr_narrow_burst),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8 ),
        .I5(narrow_addr_int[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_4 ));
LUT5 #(
    .INIT(32'h000033A8)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_40__0 
       (.I0(curr_awaddr_lsb[1]),
        .I1(curr_awsize[0]),
        .I2(curr_awaddr_lsb[0]),
        .I3(curr_awsize[1]),
        .I4(curr_awsize[2]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_40__0 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_41__0 
       (.I0(axi_awlen_pipe[7]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awlen[7]),
        .O(curr_awlen[7]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_42__0 
       (.I0(axi_awlen_pipe[5]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awlen[5]),
        .O(curr_awlen[5]));
LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_43 
       (.I0(curr_awlen[1]),
        .I1(curr_awlen[0]),
        .I2(curr_awsize[0]),
        .I3(curr_awsize[1]),
        .I4(curr_awlen[3]),
        .I5(curr_awlen[2]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_43 ));
LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_44 
       (.I0(curr_awlen[5]),
        .I1(curr_awlen[4]),
        .I2(curr_awsize[0]),
        .I3(curr_awsize[1]),
        .I4(curr_awlen[7]),
        .I5(curr_awlen[6]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_44 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_45 
       (.I0(curr_awlen[0]),
        .I1(curr_awlen[1]),
        .I2(curr_awsize[1]),
        .I3(curr_awlen[2]),
        .I4(curr_awsize[0]),
        .I5(curr_awlen[3]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_45 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_46 
       (.I0(curr_awlen[4]),
        .I1(curr_awlen[5]),
        .I2(curr_awsize[1]),
        .I3(curr_awlen[6]),
        .I4(curr_awsize[0]),
        .I5(curr_awlen[7]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_46 ));
LUT6 #(
    .INIT(64'h0000000000440347)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_47 
       (.I0(axi_awsize_pipe[1]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awsize[1]),
        .I3(axi_awsize_pipe[0]),
        .I4(s_axi_awsize[0]),
        .I5(curr_awsize[2]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_47 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF47)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_48 
       (.I0(\n_0_GEN_AW_PIPE_DUAL.GEN_AWADDR[0].axi_awaddr_pipe_reg[0] ),
        .I1(axi_awaddr_full),
        .I2(s_axi_awaddr[0]),
        .I3(curr_awsize[2]),
        .I4(curr_awsize[0]),
        .I5(curr_awsize[1]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_48 ));
LUT6 #(
    .INIT(64'h000000FE00FF0000)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_6 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11__0 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_12__0 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_13__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_14 ),
        .I4(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_15 ),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_6 ));
LUT5 #(
    .INIT(32'h08000000)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_7 
       (.I0(curr_narrow_burst),
        .I1(s_axi_wvalid),
        .I2(wr_data_sm_cs[2]),
        .I3(wr_data_sm_cs[1]),
        .I4(wr_data_sm_cs[0]),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_8 
       (.I0(narrow_bram_addr_inc_d1),
        .I1(narrow_addr_int[0]),
        .I2(narrow_addr_int[1]),
        .I3(bram_addr_inc),
        .I4(curr_narrow_burst),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_17__0 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_8 ));
LUT6 #(
    .INIT(64'h0000888AFFFFBBBA)) 
     \GEN_NARROW_CNT.narrow_addr_int[1]_i_9 
       (.I0(narrow_burst_cnt_ld_reg[1]),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_18 ),
        .I2(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_11__0 ),
        .I3(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_19 ),
        .I4(p_1_out),
        .I5(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_20 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_9 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT.narrow_addr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[0]_i_1 ),
        .Q(narrow_addr_int[0]),
        .R(I1));
MUXF7 \GEN_NARROW_CNT.narrow_addr_int_reg[0]_i_1 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_2 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[0]_i_3 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[0]_i_1 ),
        .S(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT.narrow_addr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_1 ),
        .Q(narrow_addr_int[1]),
        .R(I1));
MUXF7 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_1 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_3 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_4 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_1 ),
        .S(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 ));
CARRY4 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 
       (.CI(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 ),
        .CO({\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 ,\n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 ,\n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 ,\n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 
       (.CI(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 ),
        .CO({\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 ,\n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 ,\n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 ,\n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
CARRY4 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 
       (.CI(1'b0),
        .CO({\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 ,\n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 ,\n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 ,\n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_37__0 ,\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_38 }),
        .O(\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_21_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_39 ,\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_40__0 }));
MUXF7 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_33 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_45 ),
        .I1(\n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_46 ),
        .O(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_33 ),
        .S(curr_awsize[2]));
CARRY4 \GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 
       (.CI(\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_10 ),
        .CO({\n_0_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 ,\n_1_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 ,\n_2_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 ,\n_3_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_NARROW_CNT.narrow_addr_int_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b1,1'b1,1'b1,1'b1}));
LUT4 #(
    .INIT(16'h1000)) 
     \GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1 
       (.I0(narrow_addr_int[0]),
        .I1(narrow_addr_int[1]),
        .I2(bram_addr_inc),
        .I3(curr_narrow_burst),
        .O(narrow_bram_addr_inc));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT.narrow_bram_addr_inc_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(narrow_bram_addr_inc),
        .Q(narrow_bram_addr_inc_d1),
        .R(I1));
LUT4 #(
    .INIT(16'h1F10)) 
     \GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg[0]_i_1 
       (.I0(curr_awsize[2]),
        .I1(curr_awsize[1]),
        .I2(bram_addr_ld_en),
        .I3(\n_0_GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[0] ),
        .O(narrow_burst_cnt_ld_reg[0]));
LUT5 #(
    .INIT(32'h01FF0100)) 
     \GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg[1]_i_1 
       (.I0(curr_awsize[0]),
        .I1(curr_awsize[2]),
        .I2(curr_awsize[1]),
        .I3(bram_addr_ld_en),
        .I4(\n_0_GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[1] ),
        .O(narrow_burst_cnt_ld_reg[1]));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(narrow_burst_cnt_ld_reg[0]),
        .Q(\n_0_GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[0] ),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(narrow_burst_cnt_ld_reg[1]),
        .Q(\n_0_GEN_NARROW_CNT_LD.narrow_burst_cnt_ld_reg_reg[1] ),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_EN.axi_wlast_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_26_in),
        .Q(axi_wlast_d1),
        .R(I1));
LUT6 #(
    .INIT(64'h30303030A000A0A0)) 
     \GEN_NARROW_EN.curr_narrow_burst_i_1__0 
       (.I0(curr_narrow_burst),
        .I1(axi_byte_div_curr_awsize),
        .I2(s_axi_aresetn),
        .I3(axi_wlast_d1),
        .I4(p_26_in),
        .I5(curr_narrow_burst_en),
        .O(\n_0_GEN_NARROW_EN.curr_narrow_burst_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000B8FF0000)) 
     \GEN_NARROW_EN.curr_narrow_burst_i_2 
       (.I0(axi_awlen_pipe[0]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awlen[0]),
        .I3(curr_awlen_reg_1_or_20),
        .I4(bram_addr_ld_en),
        .I5(curr_fixed_burst),
        .O(curr_narrow_burst_en));
FDRE #(
    .INIT(1'b0)) 
     \GEN_NARROW_EN.curr_narrow_burst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_NARROW_EN.curr_narrow_burst_i_1__0 ),
        .Q(curr_narrow_burst),
        .R(1'b0));
LUT5 #(
    .INIT(32'h72737070)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_i_2 
       (.I0(wr_data_sm_cs[1]),
        .I1(wr_data_sm_cs[2]),
        .I2(axi_wdata_full_reg),
        .I3(axi_wdata_full_cmb116_out),
        .I4(s_axi_wvalid),
        .O(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_i_2 ));
LUT5 #(
    .INIT(32'h0000F101)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_i_3 
       (.I0(axi_wdata_full_cmb116_out),
        .I1(\n_0_GEN_AWREADY.axi_awready_int_i_2 ),
        .I2(wr_data_sm_cs[1]),
        .I3(axi_wdata_full_reg),
        .I4(wr_data_sm_cs[2]),
        .O(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_wdata_full_cmb),
        .Q(axi_wdata_full_reg),
        .R(I1));
MUXF7 \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_reg_i_1 
       (.I0(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_i_2 ),
        .I1(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.axi_wdata_full_reg_i_3 ),
        .O(axi_wdata_full_cmb),
        .S(wr_data_sm_cs[0]));
LUT6 #(
    .INIT(64'hCCCFFCCECCCCCCCC)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_i_1 
       (.I0(axi_wdata_full_cmb116_out),
        .I1(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_i_3 ),
        .I2(wr_data_sm_cs[0]),
        .I3(wr_data_sm_cs[1]),
        .I4(wr_data_sm_cs[2]),
        .I5(s_axi_wvalid),
        .O(bram_en_cmb));
LUT5 #(
    .INIT(32'h000000E0)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_i_3 
       (.I0(axi_wdata_full_cmb116_out),
        .I1(\n_0_GEN_AWREADY.axi_awready_int_i_2 ),
        .I2(wr_data_sm_cs[0]),
        .I3(wr_data_sm_cs[2]),
        .I4(wr_data_sm_cs[1]),
        .O(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bram_en_cmb),
        .Q(bram_en_a),
        .R(I1));
LUT3 #(
    .INIT(8'h02)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.clr_bram_we_i_1 
       (.I0(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.clr_bram_we_i_2 ),
        .I1(wr_data_sm_cs[2]),
        .I2(wr_data_sm_cs[1]),
        .O(clr_bram_we_cmb));
LUT5 #(
    .INIT(32'hB8888888)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.clr_bram_we_i_2 
       (.I0(clr_bram_we_cmb7_out),
        .I1(wr_data_sm_cs[0]),
        .I2(axi_wdata_full_cmb116_out),
        .I3(s_axi_wvalid),
        .I4(s_axi_wlast),
        .O(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.clr_bram_we_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.clr_bram_we_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clr_bram_we_cmb),
        .Q(clr_bram_we),
        .R(I1));
LUT6 #(
    .INIT(64'hFFFDFFCC02003300)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_i_1 
       (.I0(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.clr_bram_we_i_2 ),
        .I1(wr_data_sm_cs[2]),
        .I2(wr_data_sm_cs[1]),
        .I3(delay_aw_active_clr_cmb),
        .I4(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_i_3 ),
        .I5(delay_aw_active_clr),
        .O(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_i_1 ));
LUT5 #(
    .INIT(32'hAAAAEBAA)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_i_2 
       (.I0(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.bram_en_int_i_3 ),
        .I1(wr_data_sm_cs[1]),
        .I2(wr_data_sm_cs[0]),
        .I3(s_axi_wlast),
        .I4(wr_data_sm_cs[2]),
        .O(delay_aw_active_clr_cmb));
LUT6 #(
    .INIT(64'hF7F7F7F737F7F7F7)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_i_3 
       (.I0(delay_aw_active_clr),
        .I1(wr_data_sm_cs[1]),
        .I2(wr_data_sm_cs[0]),
        .I3(s_axi_wvalid),
        .I4(s_axi_wlast),
        .I5(axi_wr_burst_cmb0),
        .O(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.delay_aw_active_clr_i_1 ),
        .Q(delay_aw_active_clr),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[0].bram_wrdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[0]),
        .Q(bram_wrdata_a[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[10].bram_wrdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[10]),
        .Q(bram_wrdata_a[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[11].bram_wrdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[11]),
        .Q(bram_wrdata_a[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[12].bram_wrdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[12]),
        .Q(bram_wrdata_a[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[13].bram_wrdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[13]),
        .Q(bram_wrdata_a[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[14].bram_wrdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[14]),
        .Q(bram_wrdata_a[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[15].bram_wrdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[15]),
        .Q(bram_wrdata_a[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[16].bram_wrdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[16]),
        .Q(bram_wrdata_a[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[17].bram_wrdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[17]),
        .Q(bram_wrdata_a[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[18].bram_wrdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[18]),
        .Q(bram_wrdata_a[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[19].bram_wrdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[19]),
        .Q(bram_wrdata_a[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[1].bram_wrdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[1]),
        .Q(bram_wrdata_a[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[20].bram_wrdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[20]),
        .Q(bram_wrdata_a[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[21].bram_wrdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[21]),
        .Q(bram_wrdata_a[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[22].bram_wrdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[22]),
        .Q(bram_wrdata_a[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[23].bram_wrdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[23]),
        .Q(bram_wrdata_a[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[24].bram_wrdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[24]),
        .Q(bram_wrdata_a[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[25].bram_wrdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[25]),
        .Q(bram_wrdata_a[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[26].bram_wrdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[26]),
        .Q(bram_wrdata_a[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[27].bram_wrdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[27]),
        .Q(bram_wrdata_a[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[28].bram_wrdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[28]),
        .Q(bram_wrdata_a[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[29].bram_wrdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[29]),
        .Q(bram_wrdata_a[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[2].bram_wrdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[2]),
        .Q(bram_wrdata_a[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[30].bram_wrdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[30]),
        .Q(bram_wrdata_a[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[31].bram_wrdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[31]),
        .Q(bram_wrdata_a[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[3].bram_wrdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[3]),
        .Q(bram_wrdata_a[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[4].bram_wrdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[4]),
        .Q(bram_wrdata_a[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[5].bram_wrdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[5]),
        .Q(bram_wrdata_a[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[6].bram_wrdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[6]),
        .Q(bram_wrdata_a[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[7].bram_wrdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[7]),
        .Q(bram_wrdata_a[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[8].bram_wrdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[8]),
        .Q(bram_wrdata_a[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WRDATA[9].bram_wrdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wdata[9]),
        .Q(bram_wrdata_a[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hE2FF0000FFFFFFFF)) 
     \GEN_WR_NO_ECC.bram_we_int[3]_i_1 
       (.I0(wr_data_sm_cs[0]),
        .I1(wr_data_sm_cs[1]),
        .I2(wr_data_sm_cs[2]),
        .I3(s_axi_wvalid),
        .I4(clr_bram_we),
        .I5(s_axi_aresetn),
        .O(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
LUT4 #(
    .INIT(16'h1D00)) 
     \GEN_WR_NO_ECC.bram_we_int[3]_i_2 
       (.I0(wr_data_sm_cs[0]),
        .I1(wr_data_sm_cs[1]),
        .I2(wr_data_sm_cs[2]),
        .I3(s_axi_wvalid),
        .O(wrdata_reg_ld));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WR_NO_ECC.bram_we_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[0]),
        .Q(bram_we_a[0]),
        .R(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WR_NO_ECC.bram_we_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[1]),
        .Q(bram_we_a[1]),
        .R(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WR_NO_ECC.bram_we_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[2]),
        .Q(bram_we_a[2]),
        .R(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \GEN_WR_NO_ECC.bram_we_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(wrdata_reg_ld),
        .D(s_axi_wstrb[3]),
        .Q(bram_we_a[3]),
        .R(\n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1 ));
bram32_axi_bram_ctrl_0_0_wrap_brst I_WRAP_BRST
       (.D(bram_addr_ld),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[10].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[10].axi_awaddr_pipe_reg ),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[11].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[11].axi_awaddr_pipe_reg ),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[12].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[12].axi_awaddr_pipe_reg ),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe_reg ),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[4].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[4].axi_awaddr_pipe_reg ),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[5].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[5].axi_awaddr_pipe_reg ),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[6].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[6].axi_awaddr_pipe_reg ),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[7].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[7].axi_awaddr_pipe_reg ),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[8].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[8].axi_awaddr_pipe_reg ),
        .\GEN_AW_PIPE_DUAL.GEN_AWADDR[9].axi_awaddr_pipe_reg (\GEN_AW_PIPE_DUAL.GEN_AWADDR[9].axi_awaddr_pipe_reg ),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_3 ),
        .I10(O9),
        .I11(axi_awlen_pipe[3:0]),
        .I12(I1),
        .I2(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5 ),
        .I3(\n_0_GEN_AW_DUAL.aw_active_reg ),
        .I4(O3),
        .I5(O4),
        .I6(O5),
        .I7(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_3 ),
        .I8(n_4_BID_FIFO),
        .I9(\n_0_GEN_AW_PIPE_DUAL.axi_awburst_pipe_fixed_reg ),
        .O1(n_0_I_WRAP_BRST),
        .O2(n_1_I_WRAP_BRST),
        .O3(n_2_I_WRAP_BRST),
        .O4(n_14_I_WRAP_BRST),
        .O5(n_16_I_WRAP_BRST),
        .O6(n_17_I_WRAP_BRST),
        .O7(n_26_I_WRAP_BRST),
        .O8(n_27_I_WRAP_BRST),
        .Q(axi_awsize_pipe),
        .axi_aresetn_d2(axi_aresetn_d2),
        .axi_awaddr_full(axi_awaddr_full),
        .axi_awlen_pipe_1_or_2(axi_awlen_pipe_1_or_2),
        .axi_byte_div_curr_awsize(axi_byte_div_curr_awsize),
        .bram_addr_inc(bram_addr_inc),
        .bram_addr_ld_en(bram_addr_ld_en),
        .bvalid_cnt(bvalid_cnt),
        .curr_awlen(curr_awlen[3:0]),
        .curr_awlen_reg_1_or_2(curr_awlen_reg_1_or_2),
        .curr_awsize(curr_awsize),
        .curr_fixed_burst(curr_fixed_burst),
        .curr_fixed_burst_reg(curr_fixed_burst_reg),
        .curr_narrow_burst(curr_narrow_burst),
        .curr_wrap_burst(curr_wrap_burst),
        .curr_wrap_burst_reg(curr_wrap_burst_reg),
        .last_data_ack_mod(last_data_ack_mod),
        .narrow_addr_int(narrow_addr_int),
        .narrow_bram_addr_inc_d1(narrow_bram_addr_inc_d1),
        .out(wr_data_sm_cs),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_awaddr(s_axi_awaddr[12:3]),
        .s_axi_awlen(s_axi_awlen[3:0]),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_addr_sm_cs(wr_addr_sm_cs));
FDRE #(
    .INIT(1'b0)) 
     \axi_bid_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_6_BID_FIFO),
        .Q(s_axi_bid),
        .R(I1));
LUT6 #(
    .INIT(64'hAAAAAAAAAA8AAA88)) 
     axi_bvalid_int_i_1
       (.I0(s_axi_aresetn),
        .I1(bvalid_cnt_inc),
        .I2(n_1_BID_FIFO),
        .I3(bvalid_cnt[1]),
        .I4(bvalid_cnt[0]),
        .I5(bvalid_cnt[2]),
        .O(n_0_axi_bvalid_int_i_1));
LUT6 #(
    .INIT(64'h0000CC000000B888)) 
     axi_bvalid_int_i_2
       (.I0(clr_bram_we_cmb7_out),
        .I1(wr_data_sm_cs[0]),
        .I2(axi_wdata_full_cmb116_out),
        .I3(bvalid_cnt_inc12_out),
        .I4(wr_data_sm_cs[2]),
        .I5(wr_data_sm_cs[1]),
        .O(bvalid_cnt_inc));
FDRE #(
    .INIT(1'b0)) 
     axi_bvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_bvalid_int_i_1),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     axi_wr_burst_i_1
       (.I0(axi_wr_burst_cmb),
        .I1(n_0_axi_wr_burst_i_3),
        .I2(axi_wr_burst),
        .O(n_0_axi_wr_burst_i_1));
LUT6 #(
    .INIT(64'h00FF220F0000220F)) 
     axi_wr_burst_i_2
       (.I0(s_axi_wvalid),
        .I1(wr_data_sm_cs[1]),
        .I2(s_axi_wlast),
        .I3(wr_data_sm_cs[2]),
        .I4(wr_data_sm_cs[0]),
        .I5(axi_wr_burst_cmb0),
        .O(axi_wr_burst_cmb));
LUT6 #(
    .INIT(64'h220A020A020A020A)) 
     axi_wr_burst_i_3
       (.I0(s_axi_wvalid),
        .I1(wr_data_sm_cs[2]),
        .I2(wr_data_sm_cs[0]),
        .I3(wr_data_sm_cs[1]),
        .I4(s_axi_wlast),
        .I5(axi_wr_burst_cmb0),
        .O(n_0_axi_wr_burst_i_3));
FDRE #(
    .INIT(1'b0)) 
     axi_wr_burst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_wr_burst_i_1),
        .Q(axi_wr_burst),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'h2)) 
     axi_wready_int_mod_i_1
       (.I0(s_axi_aresetn),
        .I1(axi_wdata_full_cmb),
        .O(n_0_axi_wready_int_mod_i_1));
FDRE #(
    .INIT(1'b0)) 
     axi_wready_int_mod_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_0_axi_wready_int_mod_i_1),
        .Q(s_axi_wready),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     bid_gets_fifo_load_d1_i_3
       (.I0(bvalid_cnt[2]),
        .I1(bvalid_cnt[0]),
        .I2(bvalid_cnt[1]),
        .O(n_0_bid_gets_fifo_load_d1_i_3));
FDRE #(
    .INIT(1'b0)) 
     bid_gets_fifo_load_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bid_gets_fifo_load),
        .Q(bid_gets_fifo_load_d1),
        .R(I1));
LUT6 #(
    .INIT(64'h959595956A6A6AAA)) 
     \bvalid_cnt[0]_i_1 
       (.I0(bvalid_cnt_inc),
        .I1(O1),
        .I2(s_axi_bready),
        .I3(bvalid_cnt[2]),
        .I4(bvalid_cnt[1]),
        .I5(bvalid_cnt[0]),
        .O(\n_0_bvalid_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'hD5D52A2ABFBF4000)) 
     \bvalid_cnt[1]_i_1 
       (.I0(bvalid_cnt_inc),
        .I1(O1),
        .I2(s_axi_bready),
        .I3(bvalid_cnt[2]),
        .I4(bvalid_cnt[1]),
        .I5(bvalid_cnt[0]),
        .O(\n_0_bvalid_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hD52AFF00FF00BF00)) 
     \bvalid_cnt[2]_i_1 
       (.I0(bvalid_cnt_inc),
        .I1(O1),
        .I2(s_axi_bready),
        .I3(bvalid_cnt[2]),
        .I4(bvalid_cnt[1]),
        .I5(bvalid_cnt[0]),
        .O(\n_0_bvalid_cnt[2]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \bvalid_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_bvalid_cnt[0]_i_1 ),
        .Q(bvalid_cnt[0]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \bvalid_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_bvalid_cnt[1]_i_1 ),
        .Q(bvalid_cnt[1]),
        .R(I1));
FDRE #(
    .INIT(1'b0)) 
     \bvalid_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\n_0_bvalid_cnt[2]_i_1 ),
        .Q(bvalid_cnt[2]),
        .R(I1));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     curr_awlen_reg_1_or_2_i_1
       (.I0(curr_awlen[4]),
        .I1(n_0_curr_awlen_reg_1_or_2_i_3),
        .I2(curr_awlen[2]),
        .I3(curr_awlen[1]),
        .I4(curr_awlen[6]),
        .I5(curr_awlen[3]),
        .O(curr_awlen_reg_1_or_20));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     curr_awlen_reg_1_or_2_i_2
       (.I0(axi_awlen_pipe[4]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awlen[4]),
        .O(curr_awlen[4]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'h00053305)) 
     curr_awlen_reg_1_or_2_i_3
       (.I0(s_axi_awlen[5]),
        .I1(axi_awlen_pipe[5]),
        .I2(s_axi_awlen[7]),
        .I3(axi_awaddr_full),
        .I4(axi_awlen_pipe[7]),
        .O(n_0_curr_awlen_reg_1_or_2_i_3));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     curr_awlen_reg_1_or_2_i_4
       (.I0(axi_awlen_pipe[6]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awlen[6]),
        .O(curr_awlen[6]));
FDRE #(
    .INIT(1'b0)) 
     curr_awlen_reg_1_or_2_reg
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(curr_awlen_reg_1_or_20),
        .Q(curr_awlen_reg_1_or_2),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h00053305)) 
     curr_fixed_burst_reg_i_2
       (.I0(s_axi_awburst[1]),
        .I1(axi_awburst_pipe[1]),
        .I2(s_axi_awburst[0]),
        .I3(axi_awaddr_full),
        .I4(axi_awburst_pipe[0]),
        .O(curr_fixed_burst));
FDRE #(
    .INIT(1'b0)) 
     curr_fixed_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_27_I_WRAP_BRST),
        .Q(curr_fixed_burst_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT5 #(
    .INIT(32'h000ACC0A)) 
     curr_wrap_burst_reg_i_2
       (.I0(s_axi_awburst[1]),
        .I1(axi_awburst_pipe[1]),
        .I2(s_axi_awburst[0]),
        .I3(axi_awaddr_full),
        .I4(axi_awburst_pipe[0]),
        .O(curr_wrap_burst));
FDRE #(
    .INIT(1'b0)) 
     curr_wrap_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(n_26_I_WRAP_BRST),
        .Q(curr_wrap_burst_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wrap_brst" *) 
module bram32_axi_bram_ctrl_0_0_wrap_brst
   (O1,
    O2,
    O3,
    D,
    bram_addr_ld_en,
    O4,
    bram_addr_inc,
    O5,
    O6,
    axi_byte_div_curr_awsize,
    curr_awlen,
    curr_awsize,
    O7,
    O8,
    I1,
    I2,
    s_axi_wvalid,
    out,
    s_axi_aresetn,
    I3,
    bvalid_cnt,
    I4,
    I5,
    I6,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[12].axi_awaddr_pipe_reg ,
    axi_awaddr_full,
    s_axi_awaddr,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[11].axi_awaddr_pipe_reg ,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[10].axi_awaddr_pipe_reg ,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[9].axi_awaddr_pipe_reg ,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[8].axi_awaddr_pipe_reg ,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[7].axi_awaddr_pipe_reg ,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[6].axi_awaddr_pipe_reg ,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[5].axi_awaddr_pipe_reg ,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[4].axi_awaddr_pipe_reg ,
    \GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe_reg ,
    I7,
    curr_narrow_burst,
    narrow_addr_int,
    narrow_bram_addr_inc_d1,
    axi_aresetn_d2,
    s_axi_awvalid,
    wr_addr_sm_cs,
    I8,
    last_data_ack_mod,
    I9,
    axi_awlen_pipe_1_or_2,
    curr_awlen_reg_1_or_2,
    curr_wrap_burst_reg,
    I10,
    s_axi_awsize,
    Q,
    s_axi_awlen,
    I11,
    curr_wrap_burst,
    curr_fixed_burst_reg,
    curr_fixed_burst,
    I12,
    s_axi_aclk);
  output O1;
  output O2;
  output O3;
  output [9:0]D;
  output bram_addr_ld_en;
  output O4;
  output bram_addr_inc;
  output O5;
  output O6;
  output [0:0]axi_byte_div_curr_awsize;
  output [3:0]curr_awlen;
  output [2:0]curr_awsize;
  output O7;
  output O8;
  input I1;
  input I2;
  input s_axi_wvalid;
  input [2:0]out;
  input s_axi_aresetn;
  input I3;
  input [2:0]bvalid_cnt;
  input I4;
  input I5;
  input I6;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[12].axi_awaddr_pipe_reg ;
  input axi_awaddr_full;
  input [9:0]s_axi_awaddr;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[11].axi_awaddr_pipe_reg ;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[10].axi_awaddr_pipe_reg ;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[9].axi_awaddr_pipe_reg ;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[8].axi_awaddr_pipe_reg ;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[7].axi_awaddr_pipe_reg ;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[6].axi_awaddr_pipe_reg ;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[5].axi_awaddr_pipe_reg ;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[4].axi_awaddr_pipe_reg ;
  input \GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe_reg ;
  input I7;
  input curr_narrow_burst;
  input [1:0]narrow_addr_int;
  input narrow_bram_addr_inc_d1;
  input axi_aresetn_d2;
  input s_axi_awvalid;
  input wr_addr_sm_cs;
  input I8;
  input last_data_ack_mod;
  input I9;
  input axi_awlen_pipe_1_or_2;
  input curr_awlen_reg_1_or_2;
  input curr_wrap_burst_reg;
  input I10;
  input [2:0]s_axi_awsize;
  input [2:0]Q;
  input [3:0]s_axi_awlen;
  input [3:0]I11;
  input curr_wrap_burst;
  input curr_fixed_burst_reg;
  input curr_fixed_burst;
  input I12;
  input s_axi_aclk;

  wire [9:0]D;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[10].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[11].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[12].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[4].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[5].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[6].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[7].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[8].axi_awaddr_pipe_reg ;
  wire \GEN_AW_PIPE_DUAL.GEN_AWADDR[9].axi_awaddr_pipe_reg ;
  wire I1;
  wire I10;
  wire [3:0]I11;
  wire I12;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [2:0]Q;
  wire axi_aresetn_d2;
  wire axi_awaddr_full;
  wire axi_awlen_pipe_1_or_2;
  wire [0:0]axi_byte_div_curr_awsize;
  wire bram_addr_inc;
  wire bram_addr_ld_en;
  wire [2:0]bvalid_cnt;
  wire [3:0]curr_awlen;
  wire curr_awlen_reg_1_or_2;
  wire [2:0]curr_awsize;
  wire curr_fixed_burst;
  wire curr_fixed_burst_reg;
  wire curr_narrow_burst;
  wire curr_wrap_burst;
  wire curr_wrap_burst_reg;
  wire last_data_ack_mod;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_4 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_5 ;
  wire n_0_curr_fixed_burst_reg_i_3;
  wire \n_0_save_init_bram_addr_ld[3]_i_2 ;
  wire \n_0_save_init_bram_addr_ld[4]_i_2 ;
  wire \n_0_save_init_bram_addr_ld[5]_i_2__0 ;
  wire \n_0_wrap_burst_total[0]_i_2__0 ;
  wire \n_0_wrap_burst_total[1]_i_4 ;
  wire [1:0]narrow_addr_int;
  wire narrow_bram_addr_inc_d1;
  wire [2:0]out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [9:0]s_axi_awaddr;
  wire [3:0]s_axi_awlen;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_wvalid;
  wire [12:3]save_init_bram_addr_ld;
  wire wr_addr_sm_cs;
  wire [2:0]wrap_burst_total;
  wire [2:0]wrap_burst_total_cmb;

LUT6 #(
    .INIT(64'h0000000000000040)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_2 
       (.I0(I8),
        .I1(last_data_ack_mod),
        .I2(axi_awaddr_full),
        .I3(I9),
        .I4(axi_awlen_pipe_1_or_2),
        .I5(curr_awlen_reg_1_or_2),
        .O(O5));
LUT4 #(
    .INIT(16'h1555)) 
     \GEN_AW_PIPE_DUAL.GEN_AWADDR[2].axi_awaddr_pipe[2]_i_3 
       (.I0(I3),
        .I1(bvalid_cnt[2]),
        .I2(bvalid_cnt[1]),
        .I3(bvalid_cnt[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h00000040FFFFFFFF)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_1 
       (.I0(I1),
        .I1(O2),
        .I2(I2),
        .I3(s_axi_wvalid),
        .I4(out[0]),
        .I5(s_axi_aresetn),
        .O(O1));
LUT6 #(
    .INIT(64'h5555455555555555)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_4 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(s_axi_wvalid),
        .O(O2));
LUT6 #(
    .INIT(64'h00FFE0E0FF00E0E0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_1 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(I7),
        .I3(I1),
        .I4(O2),
        .I5(I4),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA2)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 
       (.I0(curr_narrow_burst),
        .I1(bram_addr_inc),
        .I2(narrow_addr_int[1]),
        .I3(narrow_addr_int[0]),
        .I4(narrow_bram_addr_inc_d1),
        .I5(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_4 ),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ));
LUT6 #(
    .INIT(64'h7F7775777F777F77)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_4 
       (.I0(curr_wrap_burst_reg),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_5 ),
        .I2(wrap_burst_total[1]),
        .I3(wrap_burst_total[2]),
        .I4(wrap_burst_total[0]),
        .I5(O6),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_4 ));
LUT6 #(
    .INIT(64'h44C004C000C000C0)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_5 
       (.I0(wrap_burst_total[2]),
        .I1(I4),
        .I2(wrap_burst_total[0]),
        .I3(wrap_burst_total[1]),
        .I4(I5),
        .I5(I6),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_5 ));
LUT4 #(
    .INIT(16'h8000)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_2 
       (.I0(I10),
        .I1(I6),
        .I2(I4),
        .I3(I5),
        .O(O6));
LUT4 #(
    .INIT(16'h0800)) 
     \GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(s_axi_wvalid),
        .O(bram_addr_inc));
LUT5 #(
    .INIT(32'h0000E200)) 
     curr_fixed_burst_reg_i_1__0
       (.I0(curr_fixed_burst_reg),
        .I1(bram_addr_ld_en),
        .I2(curr_fixed_burst),
        .I3(s_axi_aresetn),
        .I4(n_0_curr_fixed_burst_reg_i_3),
        .O(O8));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     curr_fixed_burst_reg_i_3
       (.I0(out[0]),
        .I1(s_axi_wvalid),
        .I2(out[1]),
        .I3(out[2]),
        .I4(O2),
        .I5(I1),
        .O(n_0_curr_fixed_burst_reg_i_3));
LUT5 #(
    .INIT(32'h0000E200)) 
     curr_wrap_burst_reg_i_1__0
       (.I0(curr_wrap_burst_reg),
        .I1(bram_addr_ld_en),
        .I2(curr_wrap_burst),
        .I3(s_axi_aresetn),
        .I4(n_0_curr_fixed_burst_reg_i_3),
        .O(O7));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[10]_i_1__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(save_init_bram_addr_ld[10]),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[10].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[7]),
        .O(D[7]));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[11]_i_1__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(save_init_bram_addr_ld[11]),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[11].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[8]),
        .O(D[8]));
LUT6 #(
    .INIT(64'hAAAAAAAA00008880)) 
     \save_init_bram_addr_ld[12]_i_1 
       (.I0(axi_aresetn_d2),
        .I1(O3),
        .I2(axi_awaddr_full),
        .I3(s_axi_awvalid),
        .I4(wr_addr_sm_cs),
        .I5(O5),
        .O(bram_addr_ld_en));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[12]_i_2__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(save_init_bram_addr_ld[12]),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[12].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[9]),
        .O(D[9]));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[3]_i_1__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[3]_i_2 ),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[3].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[0]),
        .O(D[0]));
LUT4 #(
    .INIT(16'hC0B0)) 
     \save_init_bram_addr_ld[3]_i_2 
       (.I0(wrap_burst_total[0]),
        .I1(wrap_burst_total[2]),
        .I2(save_init_bram_addr_ld[3]),
        .I3(wrap_burst_total[1]),
        .O(\n_0_save_init_bram_addr_ld[3]_i_2 ));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[4]_i_1__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[4]_i_2 ),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[4].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[1]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT4 #(
    .INIT(16'hBD00)) 
     \save_init_bram_addr_ld[4]_i_2 
       (.I0(wrap_burst_total[2]),
        .I1(wrap_burst_total[0]),
        .I2(wrap_burst_total[1]),
        .I3(save_init_bram_addr_ld[4]),
        .O(\n_0_save_init_bram_addr_ld[4]_i_2 ));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[5]_i_1__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[5]_i_2__0 ),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[5].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[2]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT4 #(
    .INIT(16'hFB00)) 
     \save_init_bram_addr_ld[5]_i_2__0 
       (.I0(wrap_burst_total[0]),
        .I1(wrap_burst_total[2]),
        .I2(wrap_burst_total[1]),
        .I3(save_init_bram_addr_ld[5]),
        .O(\n_0_save_init_bram_addr_ld[5]_i_2__0 ));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[6]_i_1__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(save_init_bram_addr_ld[6]),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[6].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[3]),
        .O(D[3]));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[7]_i_1__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(save_init_bram_addr_ld[7]),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[7].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[4]),
        .O(D[4]));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[8]_i_1__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(save_init_bram_addr_ld[8]),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[8].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[5]),
        .O(D[5]));
LUT6 #(
    .INIT(64'hFE10FEFEFE101010)) 
     \save_init_bram_addr_ld[9]_i_1__0 
       (.I0(bram_addr_ld_en),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[2]_i_2 ),
        .I2(save_init_bram_addr_ld[9]),
        .I3(\GEN_AW_PIPE_DUAL.GEN_AWADDR[9].axi_awaddr_pipe_reg ),
        .I4(axi_awaddr_full),
        .I5(s_axi_awaddr[6]),
        .O(D[6]));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[10] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[7]),
        .Q(save_init_bram_addr_ld[10]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[11] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[8]),
        .Q(save_init_bram_addr_ld[11]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[12] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[9]),
        .Q(save_init_bram_addr_ld[12]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[3] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[0]),
        .Q(save_init_bram_addr_ld[3]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[4] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[1]),
        .Q(save_init_bram_addr_ld[4]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[5] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[2]),
        .Q(save_init_bram_addr_ld[5]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[6] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[3]),
        .Q(save_init_bram_addr_ld[6]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[7] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[4]),
        .Q(save_init_bram_addr_ld[7]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[8] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[5]),
        .Q(save_init_bram_addr_ld[8]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[9] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[6]),
        .Q(save_init_bram_addr_ld[9]),
        .R(I12));
LUT6 #(
    .INIT(64'h0109000200000100)) 
     \wrap_burst_total[0]_i_1__0 
       (.I0(curr_awsize[0]),
        .I1(curr_awlen[3]),
        .I2(\n_0_wrap_burst_total[0]_i_2__0 ),
        .I3(curr_awsize[1]),
        .I4(curr_awlen[2]),
        .I5(curr_awlen[1]),
        .O(wrap_burst_total_cmb[0]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     \wrap_burst_total[0]_i_2__0 
       (.I0(s_axi_awsize[2]),
        .I1(Q[2]),
        .I2(s_axi_awlen[0]),
        .I3(axi_awaddr_full),
        .I4(I11[0]),
        .O(\n_0_wrap_burst_total[0]_i_2__0 ));
LUT6 #(
    .INIT(64'h000000000000444A)) 
     \wrap_burst_total[1]_i_1__0 
       (.I0(curr_awsize[1]),
        .I1(curr_awlen[2]),
        .I2(curr_awlen[3]),
        .I3(curr_awsize[0]),
        .I4(\n_0_wrap_burst_total[1]_i_4 ),
        .I5(curr_awsize[2]),
        .O(wrap_burst_total_cmb[1]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[1]_i_2__0 
       (.I0(Q[1]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awsize[1]),
        .O(curr_awsize[1]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[1]_i_3 
       (.I0(Q[0]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awsize[0]),
        .O(curr_awsize[0]));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'h335FFF5F)) 
     \wrap_burst_total[1]_i_4 
       (.I0(s_axi_awlen[1]),
        .I1(I11[1]),
        .I2(s_axi_awlen[0]),
        .I3(axi_awaddr_full),
        .I4(I11[0]),
        .O(\n_0_wrap_burst_total[1]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[1]_i_5 
       (.I0(Q[2]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awsize[2]),
        .O(curr_awsize[2]));
LUT5 #(
    .INIT(32'h80000000)) 
     \wrap_burst_total[2]_i_1__0 
       (.I0(axi_byte_div_curr_awsize),
        .I1(curr_awlen[1]),
        .I2(curr_awlen[0]),
        .I3(curr_awlen[3]),
        .I4(curr_awlen[2]),
        .O(wrap_burst_total_cmb[2]));
LUT6 #(
    .INIT(64'h000C0000000C0A0A)) 
     \wrap_burst_total[2]_i_2 
       (.I0(s_axi_awsize[1]),
        .I1(Q[1]),
        .I2(curr_awsize[0]),
        .I3(Q[2]),
        .I4(axi_awaddr_full),
        .I5(s_axi_awsize[2]),
        .O(axi_byte_div_curr_awsize));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[2]_i_3__0 
       (.I0(I11[1]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awlen[1]),
        .O(curr_awlen[1]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[2]_i_4__0 
       (.I0(I11[0]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awlen[0]),
        .O(curr_awlen[0]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[2]_i_5__0 
       (.I0(I11[3]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awlen[3]),
        .O(curr_awlen[3]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[2]_i_6__0 
       (.I0(I11[2]),
        .I1(axi_awaddr_full),
        .I2(s_axi_awlen[2]),
        .O(curr_awlen[2]));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[0] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(wrap_burst_total_cmb[0]),
        .Q(wrap_burst_total[0]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[1] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(wrap_burst_total_cmb[1]),
        .Q(wrap_burst_total[1]),
        .R(I12));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[2] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(wrap_burst_total_cmb[2]),
        .Q(wrap_burst_total[2]),
        .R(I12));
endmodule

(* ORIG_REF_NAME = "wrap_brst" *) 
module bram32_axi_bram_ctrl_0_0_wrap_brst_0
   (O1,
    narrow_bram_addr_inc,
    bram_addr_ld_en,
    bram_addr_inc,
    bram_addr_inc8_out,
    SR,
    D,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    rd_adv_buf79_out,
    O8,
    curr_arlen,
    curr_arsize,
    narrow_bram_addr_inc_d1,
    curr_narrow_burst,
    narrow_addr_int,
    Q,
    axi_rd_burst,
    I1,
    brst_zero,
    end_brst_rd,
    axi_b2b_brst,
    I2,
    s_axi_rready,
    s_axi_aresetn,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[3].axi_araddr_pipe_reg ,
    axi_araddr_full,
    s_axi_araddr,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[4].axi_araddr_pipe_reg ,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[5].axi_araddr_pipe_reg ,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[6].axi_araddr_pipe_reg ,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[7].axi_araddr_pipe_reg ,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[8].axi_araddr_pipe_reg ,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[9].axi_araddr_pipe_reg ,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[10].axi_araddr_pipe_reg ,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[11].axi_araddr_pipe_reg ,
    \GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg ,
    curr_wrap_burst_reg,
    axi_aresetn_d2,
    last_bram_addr,
    ar_active,
    no_ar_ack,
    I3,
    s_axi_arvalid,
    rd_addr_sm_cs,
    disable_b2b_brst,
    axi_arlen_pipe_1_or_2,
    I4,
    I5,
    I6,
    s_axi_arlen,
    s_axi_arsize,
    I7,
    I8,
    I9,
    I10,
    I11,
    s_axi_aclk);
  output O1;
  output narrow_bram_addr_inc;
  output bram_addr_ld_en;
  output bram_addr_inc;
  output bram_addr_inc8_out;
  output [0:0]SR;
  output [8:0]D;
  output [0:0]O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output rd_adv_buf79_out;
  output O8;
  output [3:0]curr_arlen;
  output [2:0]curr_arsize;
  input narrow_bram_addr_inc_d1;
  input curr_narrow_burst;
  input [1:0]narrow_addr_int;
  input [3:0]Q;
  input axi_rd_burst;
  input I1;
  input brst_zero;
  input end_brst_rd;
  input axi_b2b_brst;
  input I2;
  input s_axi_rready;
  input s_axi_aresetn;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[3].axi_araddr_pipe_reg ;
  input axi_araddr_full;
  input [9:0]s_axi_araddr;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[4].axi_araddr_pipe_reg ;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[5].axi_araddr_pipe_reg ;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[6].axi_araddr_pipe_reg ;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[7].axi_araddr_pipe_reg ;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[8].axi_araddr_pipe_reg ;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[9].axi_araddr_pipe_reg ;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[10].axi_araddr_pipe_reg ;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[11].axi_araddr_pipe_reg ;
  input \GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg ;
  input curr_wrap_burst_reg;
  input axi_aresetn_d2;
  input last_bram_addr;
  input ar_active;
  input no_ar_ack;
  input I3;
  input s_axi_arvalid;
  input rd_addr_sm_cs;
  input disable_b2b_brst;
  input axi_arlen_pipe_1_or_2;
  input I4;
  input I5;
  input [3:0]I6;
  input [3:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [2:0]I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input s_axi_aclk;

  wire [8:0]D;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[10].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[11].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[3].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[4].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[5].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[6].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[7].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[8].axi_araddr_pipe_reg ;
  wire \GEN_AR_PIPE_DUAL.GEN_ARADDR[9].axi_araddr_pipe_reg ;
  wire I1;
  wire I10;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire [2:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ar_active;
  wire axi_araddr_full;
  wire axi_aresetn_d2;
  wire axi_arlen_pipe_1_or_2;
  wire axi_b2b_brst;
  wire [0:0]axi_byte_div_curr_arsize;
  wire axi_rd_burst;
  wire bram_addr_inc;
  wire bram_addr_inc8_out;
  wire bram_addr_ld_en;
  wire brst_zero;
  wire [3:0]curr_arlen;
  wire [2:0]curr_arsize;
  wire curr_narrow_burst;
  wire curr_wrap_burst_reg;
  wire disable_b2b_brst;
  wire end_brst_rd;
  wire last_bram_addr;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_4__0 ;
  wire \n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5__0 ;
  wire \n_0_GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_3 ;
  wire \n_0_GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_4 ;
  wire \n_0_save_init_bram_addr_ld[11]_i_2 ;
  wire \n_0_save_init_bram_addr_ld[11]_i_3 ;
  wire \n_0_save_init_bram_addr_ld[11]_i_4 ;
  wire \n_0_save_init_bram_addr_ld[11]_i_5 ;
  wire \n_0_save_init_bram_addr_ld[12]_i_2 ;
  wire \n_0_save_init_bram_addr_ld[3]_i_2__0 ;
  wire \n_0_save_init_bram_addr_ld[4]_i_2__0 ;
  wire \n_0_save_init_bram_addr_ld[5]_i_2 ;
  wire \n_0_save_init_bram_addr_ld_reg[10] ;
  wire \n_0_save_init_bram_addr_ld_reg[11] ;
  wire \n_0_save_init_bram_addr_ld_reg[3] ;
  wire \n_0_save_init_bram_addr_ld_reg[4] ;
  wire \n_0_save_init_bram_addr_ld_reg[5] ;
  wire \n_0_save_init_bram_addr_ld_reg[6] ;
  wire \n_0_save_init_bram_addr_ld_reg[7] ;
  wire \n_0_save_init_bram_addr_ld_reg[8] ;
  wire \n_0_save_init_bram_addr_ld_reg[9] ;
  wire \n_0_wrap_burst_total[0]_i_2 ;
  wire \n_0_wrap_burst_total[1]_i_2 ;
  wire \n_0_wrap_burst_total_reg[0] ;
  wire \n_0_wrap_burst_total_reg[1] ;
  wire \n_0_wrap_burst_total_reg[2] ;
  wire [1:0]narrow_addr_int;
  wire narrow_bram_addr_inc;
  wire narrow_bram_addr_inc_d1;
  wire no_ar_ack;
  wire rd_addr_sm_cs;
  wire rd_adv_buf79_out;
  wire s_axi_aclk;
  wire [9:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arlen;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire s_axi_rready;
  wire [2:0]wrap_burst_total_cmb;

LUT6 #(
    .INIT(64'h00000000FEFFEEEE)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_3 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5__0 ),
        .I1(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_4__0 ),
        .I2(narrow_bram_addr_inc_d1),
        .I3(narrow_bram_addr_inc),
        .I4(curr_narrow_burst),
        .I5(bram_addr_ld_en),
        .O(O1));
LUT5 #(
    .INIT(32'h0000005D)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_2 
       (.I0(curr_narrow_burst),
        .I1(narrow_bram_addr_inc),
        .I2(narrow_bram_addr_inc_d1),
        .I3(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_4__0 ),
        .I4(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5__0 ),
        .O(O3));
LUT6 #(
    .INIT(64'h3100FFFFFFFFFFFF)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_4__0 
       (.I0(O4),
        .I1(\n_0_wrap_burst_total_reg[1] ),
        .I2(\n_0_wrap_burst_total_reg[0] ),
        .I3(\n_0_wrap_burst_total_reg[2] ),
        .I4(curr_wrap_burst_reg),
        .I5(bram_addr_inc),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFF000075FF0FFF)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5__0 
       (.I0(I8),
        .I1(I9),
        .I2(\n_0_wrap_burst_total_reg[0] ),
        .I3(I10),
        .I4(\n_0_wrap_burst_total_reg[1] ),
        .I5(\n_0_wrap_burst_total_reg[2] ),
        .O(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5__0 ));
LUT4 #(
    .INIT(16'h8000)) 
     \GEN_DUAL_ADDR_CNT.bram_addr_int[7]_i_2__0 
       (.I0(I11),
        .I1(I8),
        .I2(I10),
        .I3(I9),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_1__0 
       (.I0(narrow_addr_int[0]),
        .I1(narrow_addr_int[1]),
        .I2(curr_narrow_burst),
        .I3(bram_addr_inc),
        .O(narrow_bram_addr_inc));
LUT6 #(
    .INIT(64'h000000008A8ABA8A)) 
     \GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_2__0 
       (.I0(\n_0_GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_3 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(bram_addr_inc8_out),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(bram_addr_inc));
LUT6 #(
    .INIT(64'h0000EE00F0F3EE00)) 
     \GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_3 
       (.I0(axi_rd_burst),
        .I1(I1),
        .I2(\n_0_GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_4 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\n_0_GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_3 ));
LUT6 #(
    .INIT(64'h5100000000000000)) 
     \GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_4 
       (.I0(brst_zero),
        .I1(end_brst_rd),
        .I2(axi_b2b_brst),
        .I3(Q[0]),
        .I4(I2),
        .I5(s_axi_rready),
        .O(\n_0_GEN_NARROW_CNT.narrow_bram_addr_inc_d1_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_5 
       (.I0(I2),
        .I1(s_axi_rready),
        .O(rd_adv_buf79_out));
LUT5 #(
    .INIT(32'h00040000)) 
     axi_b2b_brst_i_2
       (.I0(disable_b2b_brst),
        .I1(axi_araddr_full),
        .I2(axi_arlen_pipe_1_or_2),
        .I3(I4),
        .I4(I5),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     bram_en_int_i_5
       (.I0(s_axi_rready),
        .I1(I2),
        .I2(end_brst_rd),
        .I3(brst_zero),
        .O(bram_addr_inc8_out));
LUT1 #(
    .INIT(2'h1)) 
     bram_rst_b_INST_0
       (.I0(s_axi_aresetn),
        .O(SR));
LUT2 #(
    .INIT(4'h2)) 
     no_ar_ack_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(O8));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \save_init_bram_addr_ld[10]_i_1 
       (.I0(\n_0_save_init_bram_addr_ld_reg[10] ),
        .I1(\n_0_save_init_bram_addr_ld[11]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[11]_i_3 ),
        .I3(\GEN_AR_PIPE_DUAL.GEN_ARADDR[10].axi_araddr_pipe_reg ),
        .I4(axi_araddr_full),
        .I5(s_axi_araddr[7]),
        .O(D[7]));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \save_init_bram_addr_ld[11]_i_1 
       (.I0(\n_0_save_init_bram_addr_ld_reg[11] ),
        .I1(\n_0_save_init_bram_addr_ld[11]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[11]_i_3 ),
        .I3(\GEN_AR_PIPE_DUAL.GEN_ARADDR[11].axi_araddr_pipe_reg ),
        .I4(axi_araddr_full),
        .I5(s_axi_araddr[8]),
        .O(D[8]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h0100FFFF)) 
     \save_init_bram_addr_ld[11]_i_2 
       (.I0(narrow_bram_addr_inc_d1),
        .I1(narrow_addr_int[0]),
        .I2(narrow_addr_int[1]),
        .I3(bram_addr_inc),
        .I4(curr_narrow_burst),
        .O(\n_0_save_init_bram_addr_ld[11]_i_2 ));
LUT6 #(
    .INIT(64'hFFBFBFBFFFBFFFBF)) 
     \save_init_bram_addr_ld[11]_i_3 
       (.I0(\n_0_GEN_DUAL_ADDR_CNT.bram_addr_int[12]_i_5__0 ),
        .I1(bram_addr_inc),
        .I2(curr_wrap_burst_reg),
        .I3(\n_0_save_init_bram_addr_ld[11]_i_4 ),
        .I4(\n_0_save_init_bram_addr_ld[11]_i_5 ),
        .I5(O4),
        .O(\n_0_save_init_bram_addr_ld[11]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \save_init_bram_addr_ld[11]_i_4 
       (.I0(\n_0_wrap_burst_total_reg[2] ),
        .I1(\n_0_wrap_burst_total_reg[1] ),
        .O(\n_0_save_init_bram_addr_ld[11]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT3 #(
    .INIT(8'h5D)) 
     \save_init_bram_addr_ld[11]_i_5 
       (.I0(\n_0_wrap_burst_total_reg[2] ),
        .I1(\n_0_wrap_burst_total_reg[0] ),
        .I2(\n_0_wrap_burst_total_reg[1] ),
        .O(\n_0_save_init_bram_addr_ld[11]_i_5 ));
LUT4 #(
    .INIT(16'h88A8)) 
     \save_init_bram_addr_ld[12]_i_1__0 
       (.I0(axi_aresetn_d2),
        .I1(O5),
        .I2(last_bram_addr),
        .I3(O6),
        .O(bram_addr_ld_en));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \save_init_bram_addr_ld[12]_i_2 
       (.I0(O2),
        .I1(O3),
        .I2(\GEN_AR_PIPE_DUAL.GEN_ARADDR[12].axi_araddr_pipe_reg ),
        .I3(axi_araddr_full),
        .I4(s_axi_araddr[9]),
        .O(\n_0_save_init_bram_addr_ld[12]_i_2 ));
LUT6 #(
    .INIT(64'h0000000001010100)) 
     \save_init_bram_addr_ld[12]_i_3 
       (.I0(ar_active),
        .I1(no_ar_ack),
        .I2(I3),
        .I3(axi_araddr_full),
        .I4(s_axi_arvalid),
        .I5(rd_addr_sm_cs),
        .O(O5));
LUT6 #(
    .INIT(64'h5D5DFF5D5D5D5D5D)) 
     \save_init_bram_addr_ld[12]_i_4 
       (.I0(O7),
        .I1(brst_zero),
        .I2(rd_adv_buf79_out),
        .I3(O8),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(O6));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \save_init_bram_addr_ld[3]_i_1 
       (.I0(\n_0_save_init_bram_addr_ld[3]_i_2__0 ),
        .I1(\n_0_save_init_bram_addr_ld[11]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[11]_i_3 ),
        .I3(\GEN_AR_PIPE_DUAL.GEN_ARADDR[3].axi_araddr_pipe_reg ),
        .I4(axi_araddr_full),
        .I5(s_axi_araddr[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'hC0B0)) 
     \save_init_bram_addr_ld[3]_i_2__0 
       (.I0(\n_0_wrap_burst_total_reg[0] ),
        .I1(\n_0_wrap_burst_total_reg[2] ),
        .I2(\n_0_save_init_bram_addr_ld_reg[3] ),
        .I3(\n_0_wrap_burst_total_reg[1] ),
        .O(\n_0_save_init_bram_addr_ld[3]_i_2__0 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \save_init_bram_addr_ld[4]_i_1 
       (.I0(\n_0_save_init_bram_addr_ld[4]_i_2__0 ),
        .I1(\n_0_save_init_bram_addr_ld[11]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[11]_i_3 ),
        .I3(\GEN_AR_PIPE_DUAL.GEN_ARADDR[4].axi_araddr_pipe_reg ),
        .I4(axi_araddr_full),
        .I5(s_axi_araddr[1]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'hBD00)) 
     \save_init_bram_addr_ld[4]_i_2__0 
       (.I0(\n_0_wrap_burst_total_reg[2] ),
        .I1(\n_0_wrap_burst_total_reg[0] ),
        .I2(\n_0_wrap_burst_total_reg[1] ),
        .I3(\n_0_save_init_bram_addr_ld_reg[4] ),
        .O(\n_0_save_init_bram_addr_ld[4]_i_2__0 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \save_init_bram_addr_ld[5]_i_1 
       (.I0(\n_0_save_init_bram_addr_ld[5]_i_2 ),
        .I1(\n_0_save_init_bram_addr_ld[11]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[11]_i_3 ),
        .I3(\GEN_AR_PIPE_DUAL.GEN_ARADDR[5].axi_araddr_pipe_reg ),
        .I4(axi_araddr_full),
        .I5(s_axi_araddr[2]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'hFB00)) 
     \save_init_bram_addr_ld[5]_i_2 
       (.I0(\n_0_wrap_burst_total_reg[0] ),
        .I1(\n_0_wrap_burst_total_reg[2] ),
        .I2(\n_0_wrap_burst_total_reg[1] ),
        .I3(\n_0_save_init_bram_addr_ld_reg[5] ),
        .O(\n_0_save_init_bram_addr_ld[5]_i_2 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \save_init_bram_addr_ld[6]_i_1 
       (.I0(\n_0_save_init_bram_addr_ld_reg[6] ),
        .I1(\n_0_save_init_bram_addr_ld[11]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[11]_i_3 ),
        .I3(\GEN_AR_PIPE_DUAL.GEN_ARADDR[6].axi_araddr_pipe_reg ),
        .I4(axi_araddr_full),
        .I5(s_axi_araddr[3]),
        .O(D[3]));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \save_init_bram_addr_ld[7]_i_1 
       (.I0(\n_0_save_init_bram_addr_ld_reg[7] ),
        .I1(\n_0_save_init_bram_addr_ld[11]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[11]_i_3 ),
        .I3(\GEN_AR_PIPE_DUAL.GEN_ARADDR[7].axi_araddr_pipe_reg ),
        .I4(axi_araddr_full),
        .I5(s_axi_araddr[4]),
        .O(D[4]));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \save_init_bram_addr_ld[8]_i_1 
       (.I0(\n_0_save_init_bram_addr_ld_reg[8] ),
        .I1(\n_0_save_init_bram_addr_ld[11]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[11]_i_3 ),
        .I3(\GEN_AR_PIPE_DUAL.GEN_ARADDR[8].axi_araddr_pipe_reg ),
        .I4(axi_araddr_full),
        .I5(s_axi_araddr[5]),
        .O(D[5]));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \save_init_bram_addr_ld[9]_i_1 
       (.I0(\n_0_save_init_bram_addr_ld_reg[9] ),
        .I1(\n_0_save_init_bram_addr_ld[11]_i_2 ),
        .I2(\n_0_save_init_bram_addr_ld[11]_i_3 ),
        .I3(\GEN_AR_PIPE_DUAL.GEN_ARADDR[9].axi_araddr_pipe_reg ),
        .I4(axi_araddr_full),
        .I5(s_axi_araddr[6]),
        .O(D[6]));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[10] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[7]),
        .Q(\n_0_save_init_bram_addr_ld_reg[10] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[11] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[8]),
        .Q(\n_0_save_init_bram_addr_ld_reg[11] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[12] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(\n_0_save_init_bram_addr_ld[12]_i_2 ),
        .Q(O2),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[3] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[0]),
        .Q(\n_0_save_init_bram_addr_ld_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[4] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[1]),
        .Q(\n_0_save_init_bram_addr_ld_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[5] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[2]),
        .Q(\n_0_save_init_bram_addr_ld_reg[5] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[6] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[3]),
        .Q(\n_0_save_init_bram_addr_ld_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[7] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[4]),
        .Q(\n_0_save_init_bram_addr_ld_reg[7] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[8] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[5]),
        .Q(\n_0_save_init_bram_addr_ld_reg[8] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \save_init_bram_addr_ld_reg[9] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(D[6]),
        .Q(\n_0_save_init_bram_addr_ld_reg[9] ),
        .R(SR));
LUT6 #(
    .INIT(64'h0109000200000100)) 
     \wrap_burst_total[0]_i_1 
       (.I0(curr_arsize[0]),
        .I1(curr_arlen[3]),
        .I2(\n_0_wrap_burst_total[0]_i_2 ),
        .I3(curr_arsize[1]),
        .I4(curr_arlen[2]),
        .I5(curr_arlen[1]),
        .O(wrap_burst_total_cmb[0]));
LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     \wrap_burst_total[0]_i_2 
       (.I0(s_axi_arsize[2]),
        .I1(I7[2]),
        .I2(s_axi_arlen[0]),
        .I3(axi_araddr_full),
        .I4(I6[0]),
        .O(\n_0_wrap_burst_total[0]_i_2 ));
LUT6 #(
    .INIT(64'h0000000001015400)) 
     \wrap_burst_total[1]_i_1 
       (.I0(\n_0_wrap_burst_total[1]_i_2 ),
        .I1(curr_arlen[3]),
        .I2(curr_arsize[0]),
        .I3(curr_arlen[2]),
        .I4(curr_arsize[1]),
        .I5(curr_arsize[2]),
        .O(wrap_burst_total_cmb[1]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h335FFF5F)) 
     \wrap_burst_total[1]_i_2 
       (.I0(s_axi_arlen[0]),
        .I1(I6[0]),
        .I2(s_axi_arlen[1]),
        .I3(axi_araddr_full),
        .I4(I6[1]),
        .O(\n_0_wrap_burst_total[1]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[1]_i_3__0 
       (.I0(I7[0]),
        .I1(axi_araddr_full),
        .I2(s_axi_arsize[0]),
        .O(curr_arsize[0]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[1]_i_4__0 
       (.I0(I7[1]),
        .I1(axi_araddr_full),
        .I2(s_axi_arsize[1]),
        .O(curr_arsize[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[1]_i_5__0 
       (.I0(I7[2]),
        .I1(axi_araddr_full),
        .I2(s_axi_arsize[2]),
        .O(curr_arsize[2]));
LUT5 #(
    .INIT(32'h80000000)) 
     \wrap_burst_total[2]_i_1 
       (.I0(axi_byte_div_curr_arsize),
        .I1(curr_arlen[0]),
        .I2(curr_arlen[1]),
        .I3(curr_arlen[3]),
        .I4(curr_arlen[2]),
        .O(wrap_burst_total_cmb[2]));
LUT6 #(
    .INIT(64'h000C0000000C0A0A)) 
     \wrap_burst_total[2]_i_2__0 
       (.I0(s_axi_arsize[1]),
        .I1(I7[1]),
        .I2(curr_arsize[0]),
        .I3(I7[2]),
        .I4(axi_araddr_full),
        .I5(s_axi_arsize[2]),
        .O(axi_byte_div_curr_arsize));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[2]_i_3 
       (.I0(I6[0]),
        .I1(axi_araddr_full),
        .I2(s_axi_arlen[0]),
        .O(curr_arlen[0]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[2]_i_4 
       (.I0(I6[1]),
        .I1(axi_araddr_full),
        .I2(s_axi_arlen[1]),
        .O(curr_arlen[1]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[2]_i_5 
       (.I0(I6[3]),
        .I1(axi_araddr_full),
        .I2(s_axi_arlen[3]),
        .O(curr_arlen[3]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \wrap_burst_total[2]_i_6 
       (.I0(I6[2]),
        .I1(axi_araddr_full),
        .I2(s_axi_arlen[2]),
        .O(curr_arlen[2]));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[0] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(wrap_burst_total_cmb[0]),
        .Q(\n_0_wrap_burst_total_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[1] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(wrap_burst_total_cmb[1]),
        .Q(\n_0_wrap_burst_total_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \wrap_burst_total_reg[2] 
       (.C(s_axi_aclk),
        .CE(bram_addr_ld_en),
        .D(wrap_burst_total_cmb[2]),
        .Q(\n_0_wrap_burst_total_reg[2] ),
        .R(SR));
endmodule

(* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_2,Vivado 2014.4" *) (* CHECK_LICENSE_TYPE = "bram32_blk_mem_gen_0_0,blk_mem_gen_v8_2,{}" *) 
(* core_generation_info = "bram32_blk_mem_gen_0_0,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=3,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_XDEVICEFAMILY=zynq,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=1,C_ENABLE_32BIT_ADDRESS=1,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=2,C_BYTE_SIZE=8,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=0,C_INIT_FILE_NAME=no_coe_file_loaded,C_INIT_FILE=NONE,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=1,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=1,C_WEA_WIDTH=4,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=32,C_READ_WIDTH_A=32,C_WRITE_DEPTH_A=2048,C_READ_DEPTH_A=2048,C_ADDRA_WIDTH=32,C_HAS_RSTB=1,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=1,C_WEB_WIDTH=4,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=32,C_READ_WIDTH_B=32,C_WRITE_DEPTH_B=2048,C_READ_DEPTH_B=2048,C_ADDRB_WIDTH=32,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=2,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     10.7492 mW}" *) 
module bram32_blk_mem_gen_0_0
   (clka,
    rsta,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA RST" *) input rsta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  input [3:0]wea;
  input [31:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB RST" *) input rstb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  input [3:0]web;
  input [31:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;

  wire [31:0]addra;
  wire [31:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire [3:0]wea;
  wire [3:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

(* C_ADDRA_WIDTH = "32" *) 
   (* C_ADDRB_WIDTH = "32" *) 
   (* C_ALGORITHM = "1" *) 
   (* C_AXI_ID_WIDTH = "4" *) 
   (* C_AXI_SLAVE_TYPE = "0" *) 
   (* C_AXI_TYPE = "1" *) 
   (* C_BYTE_SIZE = "8" *) 
   (* C_COMMON_CLK = "0" *) 
   (* C_COUNT_18K_BRAM = "0" *) 
   (* C_COUNT_36K_BRAM = "2" *) 
   (* C_CTRL_ECC_ALGO = "NONE" *) 
   (* C_DEFAULT_DATA = "0" *) 
   (* C_DISABLE_WARN_BHV_COLL = "0" *) 
   (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
   (* C_ELABORATION_DIR = "./" *) 
   (* C_ENABLE_32BIT_ADDRESS = "1" *) 
   (* C_EN_ECC_PIPE = "0" *) 
   (* C_EN_SLEEP_PIN = "0" *) 
   (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     10.7492 mW" *) 
   (* C_FAMILY = "zynq" *) 
   (* C_HAS_AXI_ID = "0" *) 
   (* C_HAS_ENA = "1" *) 
   (* C_HAS_ENB = "1" *) 
   (* C_HAS_INJECTERR = "0" *) 
   (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
   (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
   (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
   (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
   (* C_HAS_REGCEA = "0" *) 
   (* C_HAS_REGCEB = "0" *) 
   (* C_HAS_RSTA = "1" *) 
   (* C_HAS_RSTB = "1" *) 
   (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
   (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
   (* C_INITA_VAL = "0" *) 
   (* C_INITB_VAL = "0" *) 
   (* C_INIT_FILE = "NONE" *) 
   (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
   (* C_INTERFACE_TYPE = "0" *) 
   (* C_LOAD_INIT_FILE = "0" *) 
   (* C_MEM_TYPE = "2" *) 
   (* C_MUX_PIPELINE_STAGES = "0" *) 
   (* C_PRIM_TYPE = "1" *) 
   (* C_READ_DEPTH_A = "2048" *) 
   (* C_READ_DEPTH_B = "2048" *) 
   (* C_READ_WIDTH_A = "32" *) 
   (* C_READ_WIDTH_B = "32" *) 
   (* C_RSTRAM_A = "0" *) 
   (* C_RSTRAM_B = "0" *) 
   (* C_RST_PRIORITY_A = "CE" *) 
   (* C_RST_PRIORITY_B = "CE" *) 
   (* C_SIM_COLLISION_CHECK = "ALL" *) 
   (* C_USE_BRAM_BLOCK = "1" *) 
   (* C_USE_BYTE_WEA = "1" *) 
   (* C_USE_BYTE_WEB = "1" *) 
   (* C_USE_DEFAULT_DATA = "0" *) 
   (* C_USE_ECC = "0" *) 
   (* C_USE_SOFTECC = "0" *) 
   (* C_WEA_WIDTH = "4" *) 
   (* C_WEB_WIDTH = "4" *) 
   (* C_WRITE_DEPTH_A = "2048" *) 
   (* C_WRITE_DEPTH_B = "2048" *) 
   (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
   (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
   (* C_WRITE_WIDTH_A = "32" *) 
   (* C_WRITE_WIDTH_B = "32" *) 
   (* C_XDEVICEFAMILY = "zynq" *) 
   (* DONT_TOUCH *) 
   (* downgradeipidentifiedwarnings = "yes" *) 
   bram32_blk_mem_gen_0_0_blk_mem_gen_v8_2__parameterized0 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[31:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(rstb),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[31:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module bram32_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    ena,
    clka,
    rsta,
    enb,
    clkb,
    rstb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [31:0]douta;
  output [31:0]doutb;
  input ena;
  input clka;
  input rsta;
  input enb;
  input clkb;
  input rstb;
  input [10:0]addra;
  input [10:0]addrb;
  input [31:0]dina;
  input [31:0]dinb;
  input [3:0]wea;
  input [3:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire [3:0]wea;
  wire [3:0]web;

bram32_blk_mem_gen_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[15:0]),
        .dinb(dinb[15:0]),
        .douta(douta[15:0]),
        .doutb(doutb[15:0]),
        .ena(ena),
        .enb(enb),
        .rsta(rsta),
        .rstb(rstb),
        .wea(wea[1:0]),
        .web(web[1:0]));
bram32_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:16]),
        .dinb(dinb[31:16]),
        .douta(douta[31:16]),
        .doutb(doutb[31:16]),
        .ena(ena),
        .enb(enb),
        .rsta(rsta),
        .rstb(rstb),
        .wea(wea[3:2]),
        .web(web[3:2]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bram32_blk_mem_gen_0_0_blk_mem_gen_prim_width
   (douta,
    doutb,
    ena,
    clka,
    rsta,
    enb,
    clkb,
    rstb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input ena;
  input clka;
  input rsta;
  input enb;
  input clkb;
  input rstb;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [1:0]wea;
  input [1:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire [1:0]wea;
  wire [1:0]web;

bram32_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .rsta(rsta),
        .rstb(rstb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module bram32_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0
   (douta,
    doutb,
    ena,
    clka,
    rsta,
    enb,
    clkb,
    rstb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input ena;
  input clka;
  input rsta;
  input enb;
  input clkb;
  input rstb;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [1:0]wea;
  input [1:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire [1:0]wea;
  wire [1:0]web;

bram32_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .rsta(rsta),
        .rstb(rstb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bram32_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
   (douta,
    doutb,
    ena,
    clka,
    rsta,
    enb,
    clkb,
    rstb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input ena;
  input clka;
  input rsta;
  input enb;
  input clkb;
  input rstb;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [1:0]wea;
  input [1:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire \n_70_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ;
  wire \n_71_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ;
  wire \n_74_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ;
  wire \n_75_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ;
  wire rsta;
  wire rstb;
  wire [1:0]wea;
  wire [1:0]web;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* bmm_info_memory_device = "[15:0][0:2047]" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED [31:16],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED [31:16],doutb}),
        .DOPADOP({\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED [3:2],\n_70_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ,\n_71_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED [3:2],\n_74_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ,\n_75_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module bram32_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (douta,
    doutb,
    ena,
    clka,
    rsta,
    enb,
    clkb,
    rstb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input ena;
  input clka;
  input rsta;
  input enb;
  input clkb;
  input rstb;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [1:0]wea;
  input [1:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire \n_70_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ;
  wire \n_71_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ;
  wire \n_74_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ;
  wire \n_75_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ;
  wire rsta;
  wire rstb;
  wire [1:0]wea;
  wire [1:0]web;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* bmm_info_memory_device = "[31:16][0:2047]" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
     \DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOADO_UNCONNECTED [31:16],douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOBDO_UNCONNECTED [31:16],doutb}),
        .DOPADOP({\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPADOP_UNCONNECTED [3:2],\n_70_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ,\n_71_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_DOPBDOP_UNCONNECTED [3:2],\n_74_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram ,\n_75_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module bram32_blk_mem_gen_0_0_blk_mem_gen_top
   (douta,
    doutb,
    ena,
    clka,
    rsta,
    enb,
    clkb,
    rstb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [31:0]douta;
  output [31:0]doutb;
  input ena;
  input clka;
  input rsta;
  input enb;
  input clkb;
  input rstb;
  input [10:0]addra;
  input [10:0]addrb;
  input [31:0]dina;
  input [31:0]dinb;
  input [3:0]wea;
  input [3:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire [3:0]wea;
  wire [3:0]web;

bram32_blk_mem_gen_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .rsta(rsta),
        .rstb(rstb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) (* C_FAMILY = "zynq" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* C_ELABORATION_DIR = "./" *) (* C_INTERFACE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_SLAVE_TYPE = "0" *) (* C_USE_BRAM_BLOCK = "1" *) (* C_ENABLE_32BIT_ADDRESS = "1" *) 
(* C_CTRL_ECC_ALGO = "NONE" *) (* C_HAS_AXI_ID = "0" *) (* C_AXI_ID_WIDTH = "4" *) 
(* C_MEM_TYPE = "2" *) (* C_BYTE_SIZE = "8" *) (* C_ALGORITHM = "1" *) 
(* C_PRIM_TYPE = "1" *) (* C_LOAD_INIT_FILE = "0" *) (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
(* C_INIT_FILE = "NONE" *) (* C_USE_DEFAULT_DATA = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_HAS_RSTA = "1" *) (* C_RST_PRIORITY_A = "CE" *) (* C_RSTRAM_A = "0" *) 
(* C_INITA_VAL = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_REGCEA = "0" *) 
(* C_USE_BYTE_WEA = "1" *) (* C_WEA_WIDTH = "4" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_READ_WIDTH_A = "32" *) (* C_WRITE_DEPTH_A = "2048" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_ADDRA_WIDTH = "32" *) (* C_HAS_RSTB = "1" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_RSTRAM_B = "0" *) (* C_INITB_VAL = "0" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_REGCEB = "0" *) (* C_USE_BYTE_WEB = "1" *) 
(* C_WEB_WIDTH = "4" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_B = "32" *) 
(* C_READ_WIDTH_B = "32" *) (* C_WRITE_DEPTH_B = "2048" *) (* C_READ_DEPTH_B = "2048" *) 
(* C_ADDRB_WIDTH = "32" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_ECC = "0" *) (* C_EN_ECC_PIPE = "0" *) (* C_HAS_INJECTERR = "0" *) 
(* C_SIM_COLLISION_CHECK = "ALL" *) (* C_COMMON_CLK = "0" *) (* C_DISABLE_WARN_BHV_COLL = "0" *) 
(* C_EN_SLEEP_PIN = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_COUNT_36K_BRAM = "2" *) 
(* C_COUNT_18K_BRAM = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     10.7492 mW" *) (* downgradeipidentifiedwarnings = "yes" *) 
module bram32_blk_mem_gen_0_0_blk_mem_gen_v8_2__parameterized0
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [3:0]wea;
  input [31:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [3:0]web;
  input [31:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [31:0]rdaddrecc;
  input sleep;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [31:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [31:0]addra;
  wire [31:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire eccpipece;
  wire ena;
  wire enb;
  wire injectdbiterr;
  wire injectsbiterr;
  wire regcea;
  wire regceb;
  wire rsta;
  wire rstb;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_injectdbiterr;
  wire s_axi_injectsbiterr;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wlast;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sleep;
  wire [3:0]wea;
  wire [3:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[31] = \<const0> ;
  assign rdaddrecc[30] = \<const0> ;
  assign rdaddrecc[29] = \<const0> ;
  assign rdaddrecc[28] = \<const0> ;
  assign rdaddrecc[27] = \<const0> ;
  assign rdaddrecc[26] = \<const0> ;
  assign rdaddrecc[25] = \<const0> ;
  assign rdaddrecc[24] = \<const0> ;
  assign rdaddrecc[23] = \<const0> ;
  assign rdaddrecc[22] = \<const0> ;
  assign rdaddrecc[21] = \<const0> ;
  assign rdaddrecc[20] = \<const0> ;
  assign rdaddrecc[19] = \<const0> ;
  assign rdaddrecc[18] = \<const0> ;
  assign rdaddrecc[17] = \<const0> ;
  assign rdaddrecc[16] = \<const0> ;
  assign rdaddrecc[15] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[31] = \<const0> ;
  assign s_axi_rdaddrecc[30] = \<const0> ;
  assign s_axi_rdaddrecc[29] = \<const0> ;
  assign s_axi_rdaddrecc[28] = \<const0> ;
  assign s_axi_rdaddrecc[27] = \<const0> ;
  assign s_axi_rdaddrecc[26] = \<const0> ;
  assign s_axi_rdaddrecc[25] = \<const0> ;
  assign s_axi_rdaddrecc[24] = \<const0> ;
  assign s_axi_rdaddrecc[23] = \<const0> ;
  assign s_axi_rdaddrecc[22] = \<const0> ;
  assign s_axi_rdaddrecc[21] = \<const0> ;
  assign s_axi_rdaddrecc[20] = \<const0> ;
  assign s_axi_rdaddrecc[19] = \<const0> ;
  assign s_axi_rdaddrecc[18] = \<const0> ;
  assign s_axi_rdaddrecc[17] = \<const0> ;
  assign s_axi_rdaddrecc[16] = \<const0> ;
  assign s_axi_rdaddrecc[15] = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
GND GND
       (.G(\<const0> ));
bram32_blk_mem_gen_0_0_blk_mem_gen_v8_2_synth inst_blk_mem_gen
       (.addra(addra[12:2]),
        .addrb(addrb[12:2]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .rsta(rsta),
        .rstb(rstb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module bram32_blk_mem_gen_0_0_blk_mem_gen_v8_2_synth
   (douta,
    doutb,
    ena,
    clka,
    rsta,
    enb,
    clkb,
    rstb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [31:0]douta;
  output [31:0]doutb;
  input ena;
  input clka;
  input rsta;
  input enb;
  input clkb;
  input rstb;
  input [10:0]addra;
  input [10:0]addrb;
  input [31:0]dina;
  input [31:0]dinb;
  input [3:0]wea;
  input [3:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire rstb;
  wire [3:0]wea;
  wire [3:0]web;

bram32_blk_mem_gen_0_0_blk_mem_gen_top \gnative_mem_map_bmg.native_mem_map_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .rsta(rsta),
        .rstb(rstb),
        .wea(wea),
        .web(web));
endmodule

module bram32_wrapper
   (E,
    O1,
    O2,
    O3,
    D,
    m_axi_full_bram_wvalid9_out,
    O4,
    O5,
    s_axi_full_arlen,
    O6,
    O7,
    s_axi_full_rdata,
    out,
    p_0_in37_in,
    I1,
    I2,
    CO,
    I3,
    I4,
    I5,
    I6,
    I7,
    p_0_in10_in,
    I8,
    I9,
    Q,
    p_1_in,
    s_axi_full_bready,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    CLK,
    s_axi_aresetn_IBUF,
    s_axi_full_awaddr,
    s_axi_full_wdata,
    s_axi_full_araddr,
    s_axi_full_arvalid);
  output [0:0]E;
  output [0:0]O1;
  output [0:0]O2;
  output [0:0]O3;
  output [8:0]D;
  output m_axi_full_bram_wvalid9_out;
  output [0:0]O4;
  output O5;
  output [7:0]s_axi_full_arlen;
  output [8:0]O6;
  output [0:0]O7;
  output [31:0]s_axi_full_rdata;
  input [8:0]out;
  input p_0_in37_in;
  input I1;
  input I2;
  input [0:0]CO;
  input I3;
  input I4;
  input I5;
  input I6;
  input [0:0]I7;
  input p_0_in10_in;
  input I8;
  input [0:0]I9;
  input [2:0]Q;
  input p_1_in;
  input s_axi_full_bready;
  input I10;
  input [7:0]I11;
  input [8:0]I12;
  input [0:0]I13;
  input I14;
  input I15;
  input I16;
  input CLK;
  input s_axi_aresetn_IBUF;
  input [12:0]s_axi_full_awaddr;
  input [31:0]s_axi_full_wdata;
  input [12:0]s_axi_full_araddr;
  input s_axi_full_arvalid;

  wire CLK;
  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [7:0]I11;
  wire [8:0]I12;
  wire [0:0]I13;
  wire I14;
  wire I15;
  wire I16;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire I8;
  wire [0:0]I9;
  wire [0:0]O1;
  wire [0:0]O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire O5;
  wire [8:0]O6;
  wire [0:0]O7;
  wire [2:0]Q;
  wire m_axi_full_bram_wvalid9_out;
  wire [8:0]out;
  wire p_0_in10_in;
  wire p_0_in37_in;
  wire p_1_in;
  wire s_axi_aresetn_IBUF;
  wire [12:0]s_axi_full_araddr;
  wire [7:0]s_axi_full_arlen;
  wire s_axi_full_arvalid;
  wire [12:0]s_axi_full_awaddr;
  wire s_axi_full_bready;
  wire [31:0]s_axi_full_rdata;
  wire [31:0]s_axi_full_wdata;

bram32 bram32_i
       (.CLK(CLK),
        .CO(CO),
        .D(D),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .m_axi_full_bram_wvalid9_out(m_axi_full_bram_wvalid9_out),
        .out(out),
        .p_0_in10_in(p_0_in10_in),
        .p_0_in37_in(p_0_in37_in),
        .p_1_in(p_1_in),
        .s_axi_aresetn_IBUF(s_axi_aresetn_IBUF),
        .s_axi_full_araddr(s_axi_full_araddr),
        .s_axi_full_arlen(s_axi_full_arlen),
        .s_axi_full_arvalid(s_axi_full_arvalid),
        .s_axi_full_awaddr(s_axi_full_awaddr),
        .s_axi_full_bready(s_axi_full_bready),
        .s_axi_full_rdata(s_axi_full_rdata),
        .s_axi_full_wdata(s_axi_full_wdata));
endmodule

(* C_bram_size = "8192" *) (* C_fsm_width = "8" *) (* C_buffer_size = "4" *) 
(* C_s_axi_lite_registers_DATA_WIDTH = "32" *) (* C_s_axi_lite_registers_ADDR_WIDTH = "8" *) (* C_m_axi_full_data_ID = "0" *) 
(* C_m_axi_full_data_ID_WIDTH = "1" *) (* C_m_axi_full_data_ADDR_WIDTH = "32" *) (* C_m_axi_full_data_DATA_WIDTH = "32" *) 
(* C_m_axi_full_data_AWUSER_WIDTH = "1" *) (* C_m_axi_full_data_ARUSER_WIDTH = "1" *) (* C_m_axi_full_data_WUSER_WIDTH = "0" *) 
(* C_m_axi_full_data_RUSER_WIDTH = "0" *) (* C_m_axi_full_data_BUSER_WIDTH = "0" *) (* C_sync_state_width = "8" *) 
(* C_sync_WAIT_FOR_ENABLE = "0" *) (* C_sync_CHECK = "1" *) (* C_sync_CHECK_SEPARATED = "2" *) 
(* C_sync_CHECK_MIXED = "4" *) (* C_sync_CHECK_FULLY_MIX = "6" *) (* C_sync_READY = "8" *) 
(* C_m_axi_full_data_w_WAIT_FOR_ENABLE = "0" *) (* C_m_axi_full_data_w_SEND_ADDRESS = "1" *) (* C_m_axi_full_data_w_TRANSFER_BURST = "2" *) 
(* C_m_axi_full_data_w_CHECK = "4" *) (* C_m_axi_full_data_w_READY = "5" *) (* C_m_axi_full_data_r_WAIT_FOR_ENABLE = "0" *) 
(* C_m_axi_full_data_r_SEND_ADDRESS = "1" *) (* C_m_axi_full_data_r_RECEIVE_BURST = "2" *) (* C_m_axi_full_data_r_READY = "5" *) 
(* C_m_axi_full_data_largest_burst_size = "256" *) (* C_m_axi_full_data_burst_counter_width = "9" *) (* C_m_axi_full_data_state_width = "8" *) 
(* C_s_axi_lite_registers_w_RECEIVE_ADDRESS = "0" *) (* C_s_axi_lite_registers_w_RECEIVE_WORD = "1" *) (* C_s_axi_lite_registers_w_CHECK = "2" *) 
(* C_s_axi_lite_registers_r_RECEIVE_ADDRESS = "0" *) (* C_s_axi_lite_registers_r_TRANSFER_WORD = "1" *) (* C_s_axi_lite_registers_state_width = "8" *) 
(* C_buffer_state_width = "8" *) (* C_axi_to_bram_WAIT_FOR_ENABLE = "0" *) (* C_axi_to_bram_SEND_ADDRESS = "1" *) 
(* C_axi_to_bram_TRANSFER_BURST = "2" *) (* C_axi_to_bram_CHECK = "4" *) (* C_axi_to_bram_READY = "5" *) 
(* C_bram_to_axi_WAIT_FOR_ENABLE = "0" *) (* C_bram_to_axi_SEND_ADDRESS = "1" *) (* C_bram_to_axi_RECEIVE_BURST = "2" *) 
(* C_bram_to_axi_READY = "5" *) (* C_ha_operation_mode_SEPARATE = "0" *) (* C_ha_operation_mode_MIX = "1" *) 
(* C_ha_operation_mode_FULLY_MIX = "2" *) (* C_ha_s_axi_lite_registers_addr_OPERATION_MODE = "0" *) (* C_ha_s_axi_lite_registers_addr_BURST_SIZE = "4" *) 
(* C_ha_s_axi_lite_registers_addr_TRANSFER_SIZE = "8" *) (* C_ha_s_axi_lite_registers_addr_WRITE_ADDRESS = "12" *) (* C_ha_s_axi_lite_registers_addr_READ_ADDRESS = "16" *) 
(* C_ha_WRITE = "1" *) (* C_ha_READ = "0" *) 
(* NotValidForBitStream *)
module hardware_accelerator_v1_0
   (s_axi_aclk,
    s_axi_aresetn,
    enable,
    ready,
    s_axi_lite_registers_awaddr,
    s_axi_lite_registers_awprot,
    s_axi_lite_registers_awvalid,
    s_axi_lite_registers_awready,
    s_axi_lite_registers_wdata,
    s_axi_lite_registers_wstrb,
    s_axi_lite_registers_wvalid,
    s_axi_lite_registers_wready,
    s_axi_lite_registers_bresp,
    s_axi_lite_registers_bvalid,
    s_axi_lite_registers_bready,
    s_axi_lite_registers_araddr,
    s_axi_lite_registers_arprot,
    s_axi_lite_registers_arvalid,
    s_axi_lite_registers_arready,
    s_axi_lite_registers_rdata,
    s_axi_lite_registers_rresp,
    s_axi_lite_registers_rvalid,
    s_axi_lite_registers_rready,
    m_axi_full_data_awid,
    m_axi_full_data_awaddr_wire,
    m_axi_full_data_awlen,
    m_axi_full_data_awsize,
    m_axi_full_data_awburst,
    m_axi_full_data_awlock,
    m_axi_full_data_awcache,
    m_axi_full_data_awprot,
    m_axi_full_data_awqos,
    m_axi_full_data_awuser,
    m_axi_full_data_awvalid,
    m_axi_full_data_awready,
    m_axi_full_data_wdata,
    m_axi_full_data_wstrb,
    m_axi_full_data_wlast,
    m_axi_full_data_wuser,
    m_axi_full_data_wvalid,
    m_axi_full_data_wready,
    m_axi_full_data_bid,
    m_axi_full_data_bresp,
    m_axi_full_data_buser,
    m_axi_full_data_bvalid,
    m_axi_full_data_bready,
    m_axi_full_data_arid,
    m_axi_full_data_araddr_wire,
    m_axi_full_data_arlen,
    m_axi_full_data_arsize,
    m_axi_full_data_arburst,
    m_axi_full_data_arlock,
    m_axi_full_data_arcache,
    m_axi_full_data_arprot,
    m_axi_full_data_arqos,
    m_axi_full_data_aruser,
    m_axi_full_data_arvalid,
    m_axi_full_data_arready,
    m_axi_full_data_rid,
    m_axi_full_data_rdata,
    m_axi_full_data_rresp,
    m_axi_full_data_rlast,
    m_axi_full_data_ruser,
    m_axi_full_data_rvalid,
    m_axi_full_data_rready);
  input s_axi_aclk;
  input s_axi_aresetn;
  input enable;
  output ready;
  input [7:0]s_axi_lite_registers_awaddr;
  input [2:0]s_axi_lite_registers_awprot;
  input s_axi_lite_registers_awvalid;
  output s_axi_lite_registers_awready;
  input [31:0]s_axi_lite_registers_wdata;
  input [3:0]s_axi_lite_registers_wstrb;
  input s_axi_lite_registers_wvalid;
  output s_axi_lite_registers_wready;
  output [1:0]s_axi_lite_registers_bresp;
  output s_axi_lite_registers_bvalid;
  input s_axi_lite_registers_bready;
  input [7:0]s_axi_lite_registers_araddr;
  input [2:0]s_axi_lite_registers_arprot;
  input s_axi_lite_registers_arvalid;
  output s_axi_lite_registers_arready;
  output [31:0]s_axi_lite_registers_rdata;
  output [1:0]s_axi_lite_registers_rresp;
  output s_axi_lite_registers_rvalid;
  input s_axi_lite_registers_rready;
  output [0:0]m_axi_full_data_awid;
  output [31:0]m_axi_full_data_awaddr_wire;
  output [7:0]m_axi_full_data_awlen;
  output [2:0]m_axi_full_data_awsize;
  output [1:0]m_axi_full_data_awburst;
  output m_axi_full_data_awlock;
  output [3:0]m_axi_full_data_awcache;
  output [2:0]m_axi_full_data_awprot;
  output [3:0]m_axi_full_data_awqos;
  output [0:0]m_axi_full_data_awuser;
  output m_axi_full_data_awvalid;
  input m_axi_full_data_awready;
  output [31:0]m_axi_full_data_wdata;
  output [3:0]m_axi_full_data_wstrb;
  output m_axi_full_data_wlast;
  output [-1:0]m_axi_full_data_wuser;
  output m_axi_full_data_wvalid;
  input m_axi_full_data_wready;
  input [0:0]m_axi_full_data_bid;
  input [1:0]m_axi_full_data_bresp;
  input [-1:0]m_axi_full_data_buser;
  input m_axi_full_data_bvalid;
  output m_axi_full_data_bready;
  output [0:0]m_axi_full_data_arid;
  output [31:0]m_axi_full_data_araddr_wire;
  output [7:0]m_axi_full_data_arlen;
  output [2:0]m_axi_full_data_arsize;
  output [1:0]m_axi_full_data_arburst;
  output m_axi_full_data_arlock;
  output [3:0]m_axi_full_data_arcache;
  output [2:0]m_axi_full_data_arprot;
  output [3:0]m_axi_full_data_arqos;
  output [0:0]m_axi_full_data_aruser;
  output m_axi_full_data_arvalid;
  input m_axi_full_data_arready;
  input [0:0]m_axi_full_data_rid;
  input [31:0]m_axi_full_data_rdata;
  input [1:0]m_axi_full_data_rresp;
  input m_axi_full_data_rlast;
  input [-1:0]m_axi_full_data_ruser;
  input m_axi_full_data_rvalid;
  output m_axi_full_data_rready;

  wire [31:0]\axi_to_axi_buffer_reg[0]__0 ;
  wire [31:0]\axi_to_axi_buffer_reg[1]__0 ;
  wire [31:0]\axi_to_axi_buffer_reg[2]__0 ;
  wire [31:0]\axi_to_axi_buffer_reg[3]__0 ;
(* DONT_TOUCH *)   wire [8:0]axi_to_bram_burst_counter;
(* DONT_TOUCH *)   wire axi_to_bram_enable;
  wire axi_to_bram_enable__0;
  wire [12:1]axi_to_bram_next_address;
(* DONT_TOUCH *)   wire axi_to_bram_ready;
(* DONT_TOUCH *)   wire [8:0]bram_to_axi_burst_counter;
  wire bram_to_axi_burst_counter1;
(* DONT_TOUCH *)   wire bram_to_axi_enable;
  wire bram_to_axi_enable__0;
(* DONT_TOUCH *)   wire bram_to_axi_ready;
  wire enable;
  wire enable_IBUF;
  wire ha_axi_to_bram_axi_full_r_eq;
  wire ha_bram_to_axi_axi_full_w_eq;
  wire [9:0]ha_bram_to_axi_buffer_avail0;
(* DONT_TOUCH *)   wire [31:0]ha_operation_mode;
(* DONT_TOUCH *)   wire [31:0]ha_read_address;
  wire ha_read_is_finished;
  wire [31:1]ha_read_next_address;
(* DONT_TOUCH *)   wire [31:0]ha_transfer_size;
  wire ha_w_r_burst_counter_eq;
(* DONT_TOUCH *)   wire [31:0]ha_write_address;
  wire ha_write_is_finished;
  wire [31:1]ha_write_next_address;
(* DONT_TOUCH *)   wire ha_write_read_flag;
  wire ha_write_read_flag__0;
(* DONT_TOUCH *)   wire [12:0]m_axi_full_bram_araddr;
(* DONT_TOUCH *)   wire m_axi_full_bram_arvalid;
  wire m_axi_full_bram_arvalid19_out;
(* DONT_TOUCH *)   wire [12:0]m_axi_full_bram_awaddr;
(* DONT_TOUCH *)   wire m_axi_full_bram_awvalid;
(* DONT_TOUCH *)   wire m_axi_full_bram_bready;
  wire [31:0]m_axi_full_bram_rdata;
(* DONT_TOUCH *)   wire m_axi_full_bram_rready;
(* DONT_TOUCH *)   wire [31:0]m_axi_full_bram_wdata;
(* DONT_TOUCH *)   wire m_axi_full_bram_wlast;
  wire m_axi_full_bram_wlast13_out;
(* DONT_TOUCH *)   wire m_axi_full_bram_wvalid;
  wire m_axi_full_bram_wvalid9_out;
(* DONT_TOUCH *)   wire [31:0]m_axi_full_data_araddr;
  wire [31:0]m_axi_full_data_araddr_wire;
  wire [31:0]m_axi_full_data_araddr_wire_OBUF;
  wire [1:0]m_axi_full_data_arburst;
  wire [3:0]m_axi_full_data_arcache;
  wire [0:0]m_axi_full_data_arid;
  wire [7:0]m_axi_full_data_arlen;
  wire [7:0]m_axi_full_data_arlen_OBUF;
  wire m_axi_full_data_arlock;
  wire [2:0]m_axi_full_data_arprot;
  wire [3:0]m_axi_full_data_arqos;
  wire m_axi_full_data_arready;
  wire m_axi_full_data_arready_IBUF;
  wire [2:0]m_axi_full_data_arsize;
  wire [0:0]m_axi_full_data_aruser;
  wire m_axi_full_data_arvalid;
  wire m_axi_full_data_arvalid_OBUF;
(* DONT_TOUCH *)   wire [31:0]m_axi_full_data_awaddr;
  wire [31:0]m_axi_full_data_awaddr_wire;
  wire [31:0]m_axi_full_data_awaddr_wire_OBUF;
  wire [1:0]m_axi_full_data_awburst;
  wire [3:0]m_axi_full_data_awcache;
  wire [0:0]m_axi_full_data_awid;
  wire [7:0]m_axi_full_data_awlen;
  wire m_axi_full_data_awlock;
  wire [2:0]m_axi_full_data_awprot;
  wire [3:0]m_axi_full_data_awqos;
  wire m_axi_full_data_awready;
  wire m_axi_full_data_awready_IBUF;
  wire [2:0]m_axi_full_data_awsize;
  wire [0:0]m_axi_full_data_awuser;
  wire m_axi_full_data_awvalid;
  wire m_axi_full_data_awvalid_OBUF;
  wire m_axi_full_data_bready;
  wire m_axi_full_data_bready_OBUF;
(* DONT_TOUCH *)   wire [31:0]m_axi_full_data_burst_len;
  wire m_axi_full_data_bvalid;
  wire m_axi_full_data_bvalid_IBUF;
(* DONT_TOUCH *)   wire m_axi_full_data_r_enable;
  wire m_axi_full_data_r_enable__0;
(* DONT_TOUCH *)   wire m_axi_full_data_r_ready;
(* DONT_TOUCH *)   wire [7:0]m_axi_full_data_r_state;
  wire [31:0]m_axi_full_data_rdata;
  wire [31:0]m_axi_full_data_rdata_IBUF;
  wire m_axi_full_data_rlast;
  wire m_axi_full_data_rlast_IBUF;
  wire m_axi_full_data_rready;
  wire m_axi_full_data_rready_OBUF;
  wire m_axi_full_data_rvalid;
  wire m_axi_full_data_rvalid_IBUF;
(* DONT_TOUCH *)   wire m_axi_full_data_w_enable;
  wire m_axi_full_data_w_enable__0;
(* DONT_TOUCH *)   wire m_axi_full_data_w_ready;
(* DONT_TOUCH *)   wire [7:0]m_axi_full_data_w_state;
  wire [31:0]m_axi_full_data_wdata;
  wire [31:0]m_axi_full_data_wdata_OBUF;
  wire m_axi_full_data_wlast;
  wire m_axi_full_data_wlast_OBUF;
  wire m_axi_full_data_wready;
  wire m_axi_full_data_wready_IBUF;
  wire [3:0]m_axi_full_data_wstrb;
  wire [-1:0]m_axi_full_data_wuser;
  wire m_axi_full_data_wvalid;
  wire m_axi_full_data_wvalid_OBUF;
(* DONT_TOUCH *)   wire [8:0]m_axi_full_r_burst_counter;
  wire m_axi_full_r_burst_counter1;
  wire [31:1]m_axi_full_r_burst_counter2;
(* DONT_TOUCH *)   wire [8:0]m_axi_full_w_burst_counter;
  wire m_axi_full_w_burst_counter1;
  wire \n_0_axi_to_axi_buffer[0][31]_i_1 ;
  wire \n_0_axi_to_axi_buffer[1][31]_i_1 ;
  wire \n_0_axi_to_axi_buffer[2][31]_i_1 ;
  wire \n_0_axi_to_axi_buffer[3][31]_i_1 ;
  wire \n_0_axi_to_bram_buffer[0][31]_i_1 ;
  wire \n_0_axi_to_bram_buffer[1][31]_i_1 ;
  wire \n_0_axi_to_bram_buffer[2][31]_i_1 ;
  wire \n_0_axi_to_bram_buffer[3][31]_i_1 ;
  wire \n_0_axi_to_bram_buffer_reg[0][0] ;
  wire \n_0_axi_to_bram_buffer_reg[0][10] ;
  wire \n_0_axi_to_bram_buffer_reg[0][11] ;
  wire \n_0_axi_to_bram_buffer_reg[0][12] ;
  wire \n_0_axi_to_bram_buffer_reg[0][13] ;
  wire \n_0_axi_to_bram_buffer_reg[0][14] ;
  wire \n_0_axi_to_bram_buffer_reg[0][15] ;
  wire \n_0_axi_to_bram_buffer_reg[0][16] ;
  wire \n_0_axi_to_bram_buffer_reg[0][17] ;
  wire \n_0_axi_to_bram_buffer_reg[0][18] ;
  wire \n_0_axi_to_bram_buffer_reg[0][19] ;
  wire \n_0_axi_to_bram_buffer_reg[0][1] ;
  wire \n_0_axi_to_bram_buffer_reg[0][20] ;
  wire \n_0_axi_to_bram_buffer_reg[0][21] ;
  wire \n_0_axi_to_bram_buffer_reg[0][22] ;
  wire \n_0_axi_to_bram_buffer_reg[0][23] ;
  wire \n_0_axi_to_bram_buffer_reg[0][24] ;
  wire \n_0_axi_to_bram_buffer_reg[0][25] ;
  wire \n_0_axi_to_bram_buffer_reg[0][26] ;
  wire \n_0_axi_to_bram_buffer_reg[0][27] ;
  wire \n_0_axi_to_bram_buffer_reg[0][28] ;
  wire \n_0_axi_to_bram_buffer_reg[0][29] ;
  wire \n_0_axi_to_bram_buffer_reg[0][2] ;
  wire \n_0_axi_to_bram_buffer_reg[0][30] ;
  wire \n_0_axi_to_bram_buffer_reg[0][31] ;
  wire \n_0_axi_to_bram_buffer_reg[0][3] ;
  wire \n_0_axi_to_bram_buffer_reg[0][4] ;
  wire \n_0_axi_to_bram_buffer_reg[0][5] ;
  wire \n_0_axi_to_bram_buffer_reg[0][6] ;
  wire \n_0_axi_to_bram_buffer_reg[0][7] ;
  wire \n_0_axi_to_bram_buffer_reg[0][8] ;
  wire \n_0_axi_to_bram_buffer_reg[0][9] ;
  wire \n_0_axi_to_bram_buffer_reg[1][0] ;
  wire \n_0_axi_to_bram_buffer_reg[1][10] ;
  wire \n_0_axi_to_bram_buffer_reg[1][11] ;
  wire \n_0_axi_to_bram_buffer_reg[1][12] ;
  wire \n_0_axi_to_bram_buffer_reg[1][13] ;
  wire \n_0_axi_to_bram_buffer_reg[1][14] ;
  wire \n_0_axi_to_bram_buffer_reg[1][15] ;
  wire \n_0_axi_to_bram_buffer_reg[1][16] ;
  wire \n_0_axi_to_bram_buffer_reg[1][17] ;
  wire \n_0_axi_to_bram_buffer_reg[1][18] ;
  wire \n_0_axi_to_bram_buffer_reg[1][19] ;
  wire \n_0_axi_to_bram_buffer_reg[1][1] ;
  wire \n_0_axi_to_bram_buffer_reg[1][20] ;
  wire \n_0_axi_to_bram_buffer_reg[1][21] ;
  wire \n_0_axi_to_bram_buffer_reg[1][22] ;
  wire \n_0_axi_to_bram_buffer_reg[1][23] ;
  wire \n_0_axi_to_bram_buffer_reg[1][24] ;
  wire \n_0_axi_to_bram_buffer_reg[1][25] ;
  wire \n_0_axi_to_bram_buffer_reg[1][26] ;
  wire \n_0_axi_to_bram_buffer_reg[1][27] ;
  wire \n_0_axi_to_bram_buffer_reg[1][28] ;
  wire \n_0_axi_to_bram_buffer_reg[1][29] ;
  wire \n_0_axi_to_bram_buffer_reg[1][2] ;
  wire \n_0_axi_to_bram_buffer_reg[1][30] ;
  wire \n_0_axi_to_bram_buffer_reg[1][31] ;
  wire \n_0_axi_to_bram_buffer_reg[1][3] ;
  wire \n_0_axi_to_bram_buffer_reg[1][4] ;
  wire \n_0_axi_to_bram_buffer_reg[1][5] ;
  wire \n_0_axi_to_bram_buffer_reg[1][6] ;
  wire \n_0_axi_to_bram_buffer_reg[1][7] ;
  wire \n_0_axi_to_bram_buffer_reg[1][8] ;
  wire \n_0_axi_to_bram_buffer_reg[1][9] ;
  wire \n_0_axi_to_bram_buffer_reg[2][0] ;
  wire \n_0_axi_to_bram_buffer_reg[2][10] ;
  wire \n_0_axi_to_bram_buffer_reg[2][11] ;
  wire \n_0_axi_to_bram_buffer_reg[2][12] ;
  wire \n_0_axi_to_bram_buffer_reg[2][13] ;
  wire \n_0_axi_to_bram_buffer_reg[2][14] ;
  wire \n_0_axi_to_bram_buffer_reg[2][15] ;
  wire \n_0_axi_to_bram_buffer_reg[2][16] ;
  wire \n_0_axi_to_bram_buffer_reg[2][17] ;
  wire \n_0_axi_to_bram_buffer_reg[2][18] ;
  wire \n_0_axi_to_bram_buffer_reg[2][19] ;
  wire \n_0_axi_to_bram_buffer_reg[2][1] ;
  wire \n_0_axi_to_bram_buffer_reg[2][20] ;
  wire \n_0_axi_to_bram_buffer_reg[2][21] ;
  wire \n_0_axi_to_bram_buffer_reg[2][22] ;
  wire \n_0_axi_to_bram_buffer_reg[2][23] ;
  wire \n_0_axi_to_bram_buffer_reg[2][24] ;
  wire \n_0_axi_to_bram_buffer_reg[2][25] ;
  wire \n_0_axi_to_bram_buffer_reg[2][26] ;
  wire \n_0_axi_to_bram_buffer_reg[2][27] ;
  wire \n_0_axi_to_bram_buffer_reg[2][28] ;
  wire \n_0_axi_to_bram_buffer_reg[2][29] ;
  wire \n_0_axi_to_bram_buffer_reg[2][2] ;
  wire \n_0_axi_to_bram_buffer_reg[2][30] ;
  wire \n_0_axi_to_bram_buffer_reg[2][31] ;
  wire \n_0_axi_to_bram_buffer_reg[2][3] ;
  wire \n_0_axi_to_bram_buffer_reg[2][4] ;
  wire \n_0_axi_to_bram_buffer_reg[2][5] ;
  wire \n_0_axi_to_bram_buffer_reg[2][6] ;
  wire \n_0_axi_to_bram_buffer_reg[2][7] ;
  wire \n_0_axi_to_bram_buffer_reg[2][8] ;
  wire \n_0_axi_to_bram_buffer_reg[2][9] ;
  wire \n_0_axi_to_bram_buffer_reg[3][0] ;
  wire \n_0_axi_to_bram_buffer_reg[3][10] ;
  wire \n_0_axi_to_bram_buffer_reg[3][11] ;
  wire \n_0_axi_to_bram_buffer_reg[3][12] ;
  wire \n_0_axi_to_bram_buffer_reg[3][13] ;
  wire \n_0_axi_to_bram_buffer_reg[3][14] ;
  wire \n_0_axi_to_bram_buffer_reg[3][15] ;
  wire \n_0_axi_to_bram_buffer_reg[3][16] ;
  wire \n_0_axi_to_bram_buffer_reg[3][17] ;
  wire \n_0_axi_to_bram_buffer_reg[3][18] ;
  wire \n_0_axi_to_bram_buffer_reg[3][19] ;
  wire \n_0_axi_to_bram_buffer_reg[3][1] ;
  wire \n_0_axi_to_bram_buffer_reg[3][20] ;
  wire \n_0_axi_to_bram_buffer_reg[3][21] ;
  wire \n_0_axi_to_bram_buffer_reg[3][22] ;
  wire \n_0_axi_to_bram_buffer_reg[3][23] ;
  wire \n_0_axi_to_bram_buffer_reg[3][24] ;
  wire \n_0_axi_to_bram_buffer_reg[3][25] ;
  wire \n_0_axi_to_bram_buffer_reg[3][26] ;
  wire \n_0_axi_to_bram_buffer_reg[3][27] ;
  wire \n_0_axi_to_bram_buffer_reg[3][28] ;
  wire \n_0_axi_to_bram_buffer_reg[3][29] ;
  wire \n_0_axi_to_bram_buffer_reg[3][2] ;
  wire \n_0_axi_to_bram_buffer_reg[3][30] ;
  wire \n_0_axi_to_bram_buffer_reg[3][31] ;
  wire \n_0_axi_to_bram_buffer_reg[3][3] ;
  wire \n_0_axi_to_bram_buffer_reg[3][4] ;
  wire \n_0_axi_to_bram_buffer_reg[3][5] ;
  wire \n_0_axi_to_bram_buffer_reg[3][6] ;
  wire \n_0_axi_to_bram_buffer_reg[3][7] ;
  wire \n_0_axi_to_bram_buffer_reg[3][8] ;
  wire \n_0_axi_to_bram_buffer_reg[3][9] ;
  wire \n_0_axi_to_bram_burst_counter[4]_i_2 ;
  wire \n_0_axi_to_bram_burst_counter[5]_i_2 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_10 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_11 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_12 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_13 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_14 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_15 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_16 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_17 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_4 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_6 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_7 ;
  wire \n_0_axi_to_bram_burst_counter[8]_i_8 ;
  wire \n_0_axi_to_bram_burst_counter_reg[8]_i_5 ;
  wire \n_0_axi_to_bram_burst_counter_reg[8]_i_9 ;
  wire n_0_axi_to_bram_enable_i_1;
  wire n_0_axi_to_bram_enable_i_3;
  wire n_0_axi_to_bram_ready_i_1;
  wire n_0_axi_to_bram_ready_i_2;
  wire \n_0_axi_to_bram_state[0]_i_1 ;
  wire \n_0_axi_to_bram_state[1]_i_1 ;
  wire \n_0_axi_to_bram_state[2]_i_1 ;
  wire \n_0_axi_to_bram_state[7]_i_2 ;
  wire \n_0_axi_to_bram_state[7]_i_4 ;
  wire \n_0_axi_to_bram_state_reg[0] ;
  wire \n_0_axi_to_bram_state_reg[1] ;
  wire \n_0_axi_to_bram_state_reg[2] ;
  wire \n_0_axi_to_bram_state_reg[3] ;
  wire \n_0_axi_to_bram_state_reg[4] ;
  wire \n_0_axi_to_bram_state_reg[5] ;
  wire \n_0_axi_to_bram_state_reg[6] ;
  wire \n_0_axi_to_bram_state_reg[7] ;
  wire n_0_bram_block_design_inst;
  wire \n_0_bram_to_axi_buffer_reg[0][0] ;
  wire \n_0_bram_to_axi_buffer_reg[0][10] ;
  wire \n_0_bram_to_axi_buffer_reg[0][11] ;
  wire \n_0_bram_to_axi_buffer_reg[0][12] ;
  wire \n_0_bram_to_axi_buffer_reg[0][13] ;
  wire \n_0_bram_to_axi_buffer_reg[0][14] ;
  wire \n_0_bram_to_axi_buffer_reg[0][15] ;
  wire \n_0_bram_to_axi_buffer_reg[0][16] ;
  wire \n_0_bram_to_axi_buffer_reg[0][17] ;
  wire \n_0_bram_to_axi_buffer_reg[0][18] ;
  wire \n_0_bram_to_axi_buffer_reg[0][19] ;
  wire \n_0_bram_to_axi_buffer_reg[0][1] ;
  wire \n_0_bram_to_axi_buffer_reg[0][20] ;
  wire \n_0_bram_to_axi_buffer_reg[0][21] ;
  wire \n_0_bram_to_axi_buffer_reg[0][22] ;
  wire \n_0_bram_to_axi_buffer_reg[0][23] ;
  wire \n_0_bram_to_axi_buffer_reg[0][24] ;
  wire \n_0_bram_to_axi_buffer_reg[0][25] ;
  wire \n_0_bram_to_axi_buffer_reg[0][26] ;
  wire \n_0_bram_to_axi_buffer_reg[0][27] ;
  wire \n_0_bram_to_axi_buffer_reg[0][28] ;
  wire \n_0_bram_to_axi_buffer_reg[0][29] ;
  wire \n_0_bram_to_axi_buffer_reg[0][2] ;
  wire \n_0_bram_to_axi_buffer_reg[0][30] ;
  wire \n_0_bram_to_axi_buffer_reg[0][31] ;
  wire \n_0_bram_to_axi_buffer_reg[0][3] ;
  wire \n_0_bram_to_axi_buffer_reg[0][4] ;
  wire \n_0_bram_to_axi_buffer_reg[0][5] ;
  wire \n_0_bram_to_axi_buffer_reg[0][6] ;
  wire \n_0_bram_to_axi_buffer_reg[0][7] ;
  wire \n_0_bram_to_axi_buffer_reg[0][8] ;
  wire \n_0_bram_to_axi_buffer_reg[0][9] ;
  wire \n_0_bram_to_axi_buffer_reg[1][0] ;
  wire \n_0_bram_to_axi_buffer_reg[1][10] ;
  wire \n_0_bram_to_axi_buffer_reg[1][11] ;
  wire \n_0_bram_to_axi_buffer_reg[1][12] ;
  wire \n_0_bram_to_axi_buffer_reg[1][13] ;
  wire \n_0_bram_to_axi_buffer_reg[1][14] ;
  wire \n_0_bram_to_axi_buffer_reg[1][15] ;
  wire \n_0_bram_to_axi_buffer_reg[1][16] ;
  wire \n_0_bram_to_axi_buffer_reg[1][17] ;
  wire \n_0_bram_to_axi_buffer_reg[1][18] ;
  wire \n_0_bram_to_axi_buffer_reg[1][19] ;
  wire \n_0_bram_to_axi_buffer_reg[1][1] ;
  wire \n_0_bram_to_axi_buffer_reg[1][20] ;
  wire \n_0_bram_to_axi_buffer_reg[1][21] ;
  wire \n_0_bram_to_axi_buffer_reg[1][22] ;
  wire \n_0_bram_to_axi_buffer_reg[1][23] ;
  wire \n_0_bram_to_axi_buffer_reg[1][24] ;
  wire \n_0_bram_to_axi_buffer_reg[1][25] ;
  wire \n_0_bram_to_axi_buffer_reg[1][26] ;
  wire \n_0_bram_to_axi_buffer_reg[1][27] ;
  wire \n_0_bram_to_axi_buffer_reg[1][28] ;
  wire \n_0_bram_to_axi_buffer_reg[1][29] ;
  wire \n_0_bram_to_axi_buffer_reg[1][2] ;
  wire \n_0_bram_to_axi_buffer_reg[1][30] ;
  wire \n_0_bram_to_axi_buffer_reg[1][31] ;
  wire \n_0_bram_to_axi_buffer_reg[1][3] ;
  wire \n_0_bram_to_axi_buffer_reg[1][4] ;
  wire \n_0_bram_to_axi_buffer_reg[1][5] ;
  wire \n_0_bram_to_axi_buffer_reg[1][6] ;
  wire \n_0_bram_to_axi_buffer_reg[1][7] ;
  wire \n_0_bram_to_axi_buffer_reg[1][8] ;
  wire \n_0_bram_to_axi_buffer_reg[1][9] ;
  wire \n_0_bram_to_axi_buffer_reg[2][0] ;
  wire \n_0_bram_to_axi_buffer_reg[2][10] ;
  wire \n_0_bram_to_axi_buffer_reg[2][11] ;
  wire \n_0_bram_to_axi_buffer_reg[2][12] ;
  wire \n_0_bram_to_axi_buffer_reg[2][13] ;
  wire \n_0_bram_to_axi_buffer_reg[2][14] ;
  wire \n_0_bram_to_axi_buffer_reg[2][15] ;
  wire \n_0_bram_to_axi_buffer_reg[2][16] ;
  wire \n_0_bram_to_axi_buffer_reg[2][17] ;
  wire \n_0_bram_to_axi_buffer_reg[2][18] ;
  wire \n_0_bram_to_axi_buffer_reg[2][19] ;
  wire \n_0_bram_to_axi_buffer_reg[2][1] ;
  wire \n_0_bram_to_axi_buffer_reg[2][20] ;
  wire \n_0_bram_to_axi_buffer_reg[2][21] ;
  wire \n_0_bram_to_axi_buffer_reg[2][22] ;
  wire \n_0_bram_to_axi_buffer_reg[2][23] ;
  wire \n_0_bram_to_axi_buffer_reg[2][24] ;
  wire \n_0_bram_to_axi_buffer_reg[2][25] ;
  wire \n_0_bram_to_axi_buffer_reg[2][26] ;
  wire \n_0_bram_to_axi_buffer_reg[2][27] ;
  wire \n_0_bram_to_axi_buffer_reg[2][28] ;
  wire \n_0_bram_to_axi_buffer_reg[2][29] ;
  wire \n_0_bram_to_axi_buffer_reg[2][2] ;
  wire \n_0_bram_to_axi_buffer_reg[2][30] ;
  wire \n_0_bram_to_axi_buffer_reg[2][31] ;
  wire \n_0_bram_to_axi_buffer_reg[2][3] ;
  wire \n_0_bram_to_axi_buffer_reg[2][4] ;
  wire \n_0_bram_to_axi_buffer_reg[2][5] ;
  wire \n_0_bram_to_axi_buffer_reg[2][6] ;
  wire \n_0_bram_to_axi_buffer_reg[2][7] ;
  wire \n_0_bram_to_axi_buffer_reg[2][8] ;
  wire \n_0_bram_to_axi_buffer_reg[2][9] ;
  wire \n_0_bram_to_axi_buffer_reg[3][0] ;
  wire \n_0_bram_to_axi_buffer_reg[3][10] ;
  wire \n_0_bram_to_axi_buffer_reg[3][11] ;
  wire \n_0_bram_to_axi_buffer_reg[3][12] ;
  wire \n_0_bram_to_axi_buffer_reg[3][13] ;
  wire \n_0_bram_to_axi_buffer_reg[3][14] ;
  wire \n_0_bram_to_axi_buffer_reg[3][15] ;
  wire \n_0_bram_to_axi_buffer_reg[3][16] ;
  wire \n_0_bram_to_axi_buffer_reg[3][17] ;
  wire \n_0_bram_to_axi_buffer_reg[3][18] ;
  wire \n_0_bram_to_axi_buffer_reg[3][19] ;
  wire \n_0_bram_to_axi_buffer_reg[3][1] ;
  wire \n_0_bram_to_axi_buffer_reg[3][20] ;
  wire \n_0_bram_to_axi_buffer_reg[3][21] ;
  wire \n_0_bram_to_axi_buffer_reg[3][22] ;
  wire \n_0_bram_to_axi_buffer_reg[3][23] ;
  wire \n_0_bram_to_axi_buffer_reg[3][24] ;
  wire \n_0_bram_to_axi_buffer_reg[3][25] ;
  wire \n_0_bram_to_axi_buffer_reg[3][26] ;
  wire \n_0_bram_to_axi_buffer_reg[3][27] ;
  wire \n_0_bram_to_axi_buffer_reg[3][28] ;
  wire \n_0_bram_to_axi_buffer_reg[3][29] ;
  wire \n_0_bram_to_axi_buffer_reg[3][2] ;
  wire \n_0_bram_to_axi_buffer_reg[3][30] ;
  wire \n_0_bram_to_axi_buffer_reg[3][31] ;
  wire \n_0_bram_to_axi_buffer_reg[3][3] ;
  wire \n_0_bram_to_axi_buffer_reg[3][4] ;
  wire \n_0_bram_to_axi_buffer_reg[3][5] ;
  wire \n_0_bram_to_axi_buffer_reg[3][6] ;
  wire \n_0_bram_to_axi_buffer_reg[3][7] ;
  wire \n_0_bram_to_axi_buffer_reg[3][8] ;
  wire \n_0_bram_to_axi_buffer_reg[3][9] ;
  wire \n_0_bram_to_axi_burst_counter[4]_i_2 ;
  wire \n_0_bram_to_axi_burst_counter[5]_i_2 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_1 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_10 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_12 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_13 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_14 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_15 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_19 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_20 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_21 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_22 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_26 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_27 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_28 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_29 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_3 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_30 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_31 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_32 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_33 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_34 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_35 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_36 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_39 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_40 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_41 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_42 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_43 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_44 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_45 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_46 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_47 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_48 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_49 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_50 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_51 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_52 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_53 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_54 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_55 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_56 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_57 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_58 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_6 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_8 ;
  wire \n_0_bram_to_axi_burst_counter[8]_i_9 ;
  wire \n_0_bram_to_axi_burst_counter_reg[8]_i_11 ;
  wire \n_0_bram_to_axi_burst_counter_reg[8]_i_17 ;
  wire \n_0_bram_to_axi_burst_counter_reg[8]_i_18 ;
  wire \n_0_bram_to_axi_burst_counter_reg[8]_i_23 ;
  wire \n_0_bram_to_axi_burst_counter_reg[8]_i_24 ;
  wire \n_0_bram_to_axi_burst_counter_reg[8]_i_25 ;
  wire \n_0_bram_to_axi_burst_counter_reg[8]_i_37 ;
  wire \n_0_bram_to_axi_burst_counter_reg[8]_i_38 ;
  wire \n_0_bram_to_axi_burst_counter_reg[8]_i_7 ;
  wire n_0_bram_to_axi_enable_i_1;
  wire n_0_bram_to_axi_enable_i_3;
  wire n_0_bram_to_axi_ready_i_1;
  wire \n_0_bram_to_axi_state[0]_i_1 ;
  wire \n_0_bram_to_axi_state[1]_i_1 ;
  wire \n_0_bram_to_axi_state[2]_i_1 ;
  wire \n_0_bram_to_axi_state[7]_i_2 ;
  wire \n_0_bram_to_axi_state[7]_i_3 ;
  wire \n_0_bram_to_axi_state_reg[0] ;
  wire \n_0_bram_to_axi_state_reg[1] ;
  wire \n_0_bram_to_axi_state_reg[2] ;
  wire \n_0_bram_to_axi_state_reg[3] ;
  wire \n_0_bram_to_axi_state_reg[4] ;
  wire \n_0_bram_to_axi_state_reg[5] ;
  wire \n_0_bram_to_axi_state_reg[6] ;
  wire \n_0_bram_to_axi_state_reg[7] ;
  wire \n_0_ha_operation_mode[0]_i_1 ;
  wire \n_0_ha_operation_mode[10]_i_1 ;
  wire \n_0_ha_operation_mode[11]_i_1 ;
  wire \n_0_ha_operation_mode[12]_i_1 ;
  wire \n_0_ha_operation_mode[13]_i_1 ;
  wire \n_0_ha_operation_mode[14]_i_1 ;
  wire \n_0_ha_operation_mode[15]_i_1 ;
  wire \n_0_ha_operation_mode[16]_i_1 ;
  wire \n_0_ha_operation_mode[17]_i_1 ;
  wire \n_0_ha_operation_mode[18]_i_1 ;
  wire \n_0_ha_operation_mode[19]_i_1 ;
  wire \n_0_ha_operation_mode[1]_i_1 ;
  wire \n_0_ha_operation_mode[20]_i_1 ;
  wire \n_0_ha_operation_mode[21]_i_1 ;
  wire \n_0_ha_operation_mode[22]_i_1 ;
  wire \n_0_ha_operation_mode[23]_i_1 ;
  wire \n_0_ha_operation_mode[24]_i_1 ;
  wire \n_0_ha_operation_mode[25]_i_1 ;
  wire \n_0_ha_operation_mode[26]_i_1 ;
  wire \n_0_ha_operation_mode[27]_i_1 ;
  wire \n_0_ha_operation_mode[28]_i_1 ;
  wire \n_0_ha_operation_mode[29]_i_1 ;
  wire \n_0_ha_operation_mode[2]_i_1 ;
  wire \n_0_ha_operation_mode[30]_i_1 ;
  wire \n_0_ha_operation_mode[31]_i_1 ;
  wire \n_0_ha_operation_mode[31]_i_2 ;
  wire \n_0_ha_operation_mode[31]_i_3 ;
  wire \n_0_ha_operation_mode[31]_i_4 ;
  wire \n_0_ha_operation_mode[3]_i_1 ;
  wire \n_0_ha_operation_mode[4]_i_1 ;
  wire \n_0_ha_operation_mode[5]_i_1 ;
  wire \n_0_ha_operation_mode[6]_i_1 ;
  wire \n_0_ha_operation_mode[7]_i_1 ;
  wire \n_0_ha_operation_mode[8]_i_1 ;
  wire \n_0_ha_operation_mode[9]_i_1 ;
  wire \n_0_ha_read_address[0]_i_1 ;
  wire \n_0_ha_read_address[10]_i_1 ;
  wire \n_0_ha_read_address[11]_i_1 ;
  wire \n_0_ha_read_address[12]_i_1 ;
  wire \n_0_ha_read_address[13]_i_1 ;
  wire \n_0_ha_read_address[14]_i_1 ;
  wire \n_0_ha_read_address[15]_i_1 ;
  wire \n_0_ha_read_address[16]_i_1 ;
  wire \n_0_ha_read_address[17]_i_1 ;
  wire \n_0_ha_read_address[18]_i_1 ;
  wire \n_0_ha_read_address[19]_i_1 ;
  wire \n_0_ha_read_address[1]_i_1 ;
  wire \n_0_ha_read_address[20]_i_1 ;
  wire \n_0_ha_read_address[21]_i_1 ;
  wire \n_0_ha_read_address[22]_i_1 ;
  wire \n_0_ha_read_address[23]_i_1 ;
  wire \n_0_ha_read_address[24]_i_1 ;
  wire \n_0_ha_read_address[25]_i_1 ;
  wire \n_0_ha_read_address[26]_i_1 ;
  wire \n_0_ha_read_address[27]_i_1 ;
  wire \n_0_ha_read_address[28]_i_1 ;
  wire \n_0_ha_read_address[29]_i_1 ;
  wire \n_0_ha_read_address[2]_i_1 ;
  wire \n_0_ha_read_address[30]_i_1 ;
  wire \n_0_ha_read_address[31]_i_1 ;
  wire \n_0_ha_read_address[31]_i_2 ;
  wire \n_0_ha_read_address[31]_i_3 ;
  wire \n_0_ha_read_address[3]_i_1 ;
  wire \n_0_ha_read_address[4]_i_1 ;
  wire \n_0_ha_read_address[5]_i_1 ;
  wire \n_0_ha_read_address[6]_i_1 ;
  wire \n_0_ha_read_address[7]_i_1 ;
  wire \n_0_ha_read_address[8]_i_1 ;
  wire \n_0_ha_read_address[9]_i_1 ;
  wire \n_0_ha_transfer_size[0]_i_1 ;
  wire \n_0_ha_transfer_size[10]_i_1 ;
  wire \n_0_ha_transfer_size[11]_i_1 ;
  wire \n_0_ha_transfer_size[12]_i_1 ;
  wire \n_0_ha_transfer_size[13]_i_1 ;
  wire \n_0_ha_transfer_size[14]_i_1 ;
  wire \n_0_ha_transfer_size[15]_i_1 ;
  wire \n_0_ha_transfer_size[16]_i_1 ;
  wire \n_0_ha_transfer_size[17]_i_1 ;
  wire \n_0_ha_transfer_size[18]_i_1 ;
  wire \n_0_ha_transfer_size[19]_i_1 ;
  wire \n_0_ha_transfer_size[1]_i_1 ;
  wire \n_0_ha_transfer_size[20]_i_1 ;
  wire \n_0_ha_transfer_size[21]_i_1 ;
  wire \n_0_ha_transfer_size[22]_i_1 ;
  wire \n_0_ha_transfer_size[23]_i_1 ;
  wire \n_0_ha_transfer_size[24]_i_1 ;
  wire \n_0_ha_transfer_size[25]_i_1 ;
  wire \n_0_ha_transfer_size[26]_i_1 ;
  wire \n_0_ha_transfer_size[27]_i_1 ;
  wire \n_0_ha_transfer_size[28]_i_1 ;
  wire \n_0_ha_transfer_size[29]_i_1 ;
  wire \n_0_ha_transfer_size[2]_i_1 ;
  wire \n_0_ha_transfer_size[30]_i_1 ;
  wire \n_0_ha_transfer_size[31]_i_1 ;
  wire \n_0_ha_transfer_size[31]_i_2 ;
  wire \n_0_ha_transfer_size[3]_i_1 ;
  wire \n_0_ha_transfer_size[4]_i_1 ;
  wire \n_0_ha_transfer_size[5]_i_1 ;
  wire \n_0_ha_transfer_size[6]_i_1 ;
  wire \n_0_ha_transfer_size[7]_i_1 ;
  wire \n_0_ha_transfer_size[8]_i_1 ;
  wire \n_0_ha_transfer_size[9]_i_1 ;
  wire \n_0_ha_write_address[0]_i_1 ;
  wire \n_0_ha_write_address[10]_i_1 ;
  wire \n_0_ha_write_address[11]_i_1 ;
  wire \n_0_ha_write_address[12]_i_1 ;
  wire \n_0_ha_write_address[13]_i_1 ;
  wire \n_0_ha_write_address[14]_i_1 ;
  wire \n_0_ha_write_address[15]_i_1 ;
  wire \n_0_ha_write_address[16]_i_1 ;
  wire \n_0_ha_write_address[17]_i_1 ;
  wire \n_0_ha_write_address[18]_i_1 ;
  wire \n_0_ha_write_address[19]_i_1 ;
  wire \n_0_ha_write_address[1]_i_1 ;
  wire \n_0_ha_write_address[20]_i_1 ;
  wire \n_0_ha_write_address[21]_i_1 ;
  wire \n_0_ha_write_address[22]_i_1 ;
  wire \n_0_ha_write_address[23]_i_1 ;
  wire \n_0_ha_write_address[24]_i_1 ;
  wire \n_0_ha_write_address[25]_i_1 ;
  wire \n_0_ha_write_address[26]_i_1 ;
  wire \n_0_ha_write_address[27]_i_1 ;
  wire \n_0_ha_write_address[28]_i_1 ;
  wire \n_0_ha_write_address[29]_i_1 ;
  wire \n_0_ha_write_address[2]_i_1 ;
  wire \n_0_ha_write_address[30]_i_1 ;
  wire \n_0_ha_write_address[31]_i_1 ;
  wire \n_0_ha_write_address[31]_i_2 ;
  wire \n_0_ha_write_address[3]_i_1 ;
  wire \n_0_ha_write_address[4]_i_1 ;
  wire \n_0_ha_write_address[5]_i_1 ;
  wire \n_0_ha_write_address[6]_i_1 ;
  wire \n_0_ha_write_address[7]_i_1 ;
  wire \n_0_ha_write_address[8]_i_1 ;
  wire \n_0_ha_write_address[9]_i_1 ;
  wire n_0_ha_write_read_flag_i_1;
  wire n_0_ha_write_read_flag_i_3;
  wire \n_0_m_axi_full_bram_araddr[0]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[10]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[11]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[12]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[12]_i_2 ;
  wire \n_0_m_axi_full_bram_araddr[12]_i_4 ;
  wire \n_0_m_axi_full_bram_araddr[12]_i_5 ;
  wire \n_0_m_axi_full_bram_araddr[12]_i_6 ;
  wire \n_0_m_axi_full_bram_araddr[12]_i_7 ;
  wire \n_0_m_axi_full_bram_araddr[1]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[2]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[3]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[4]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[4]_i_3 ;
  wire \n_0_m_axi_full_bram_araddr[4]_i_4 ;
  wire \n_0_m_axi_full_bram_araddr[4]_i_5 ;
  wire \n_0_m_axi_full_bram_araddr[4]_i_6 ;
  wire \n_0_m_axi_full_bram_araddr[5]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[6]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[7]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[8]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr[8]_i_3 ;
  wire \n_0_m_axi_full_bram_araddr[8]_i_4 ;
  wire \n_0_m_axi_full_bram_araddr[8]_i_5 ;
  wire \n_0_m_axi_full_bram_araddr[8]_i_6 ;
  wire \n_0_m_axi_full_bram_araddr[9]_i_1 ;
  wire \n_0_m_axi_full_bram_araddr_reg[4]_i_2 ;
  wire \n_0_m_axi_full_bram_araddr_reg[8]_i_2 ;
  wire n_0_m_axi_full_bram_arvalid_i_1;
  wire n_0_m_axi_full_bram_arvalid_i_3;
  wire \n_0_m_axi_full_bram_awaddr[0]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[10]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[11]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[12]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[12]_i_3 ;
  wire \n_0_m_axi_full_bram_awaddr[12]_i_4 ;
  wire \n_0_m_axi_full_bram_awaddr[12]_i_5 ;
  wire \n_0_m_axi_full_bram_awaddr[12]_i_6 ;
  wire \n_0_m_axi_full_bram_awaddr[1]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[2]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[3]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[4]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[4]_i_3 ;
  wire \n_0_m_axi_full_bram_awaddr[4]_i_4 ;
  wire \n_0_m_axi_full_bram_awaddr[4]_i_5 ;
  wire \n_0_m_axi_full_bram_awaddr[4]_i_6 ;
  wire \n_0_m_axi_full_bram_awaddr[5]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[6]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[7]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[8]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr[8]_i_3 ;
  wire \n_0_m_axi_full_bram_awaddr[8]_i_4 ;
  wire \n_0_m_axi_full_bram_awaddr[8]_i_5 ;
  wire \n_0_m_axi_full_bram_awaddr[8]_i_6 ;
  wire \n_0_m_axi_full_bram_awaddr[9]_i_1 ;
  wire \n_0_m_axi_full_bram_awaddr_reg[4]_i_2 ;
  wire \n_0_m_axi_full_bram_awaddr_reg[8]_i_2 ;
  wire n_0_m_axi_full_bram_awvalid_i_1;
  wire n_0_m_axi_full_bram_awvalid_i_2;
  wire n_0_m_axi_full_bram_bready_i_1;
  wire n_0_m_axi_full_bram_rready_i_1;
  wire n_0_m_axi_full_bram_rready_i_10;
  wire n_0_m_axi_full_bram_rready_i_11;
  wire n_0_m_axi_full_bram_rready_i_12;
  wire n_0_m_axi_full_bram_rready_i_13;
  wire n_0_m_axi_full_bram_rready_i_14;
  wire n_0_m_axi_full_bram_rready_i_15;
  wire n_0_m_axi_full_bram_rready_i_2;
  wire n_0_m_axi_full_bram_rready_i_3;
  wire n_0_m_axi_full_bram_rready_i_7;
  wire n_0_m_axi_full_bram_rready_i_8;
  wire n_0_m_axi_full_bram_rready_i_9;
  wire n_0_m_axi_full_bram_rready_reg_i_5;
  wire n_0_m_axi_full_bram_rready_reg_i_6;
  wire \n_0_m_axi_full_bram_wdata[0]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[0]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[10]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[10]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[11]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[11]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[12]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[12]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[13]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[13]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[14]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[14]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[15]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[15]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[16]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[16]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[17]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[17]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[18]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[18]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[19]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[19]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[1]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[1]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[20]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[20]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[21]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[21]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[22]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[22]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[23]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[23]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[24]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[24]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[25]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[25]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[26]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[26]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[27]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[27]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[28]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[28]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[29]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[29]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[2]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[2]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[30]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[30]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[31]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[31]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[31]_i_3 ;
  wire \n_0_m_axi_full_bram_wdata[31]_i_4 ;
  wire \n_0_m_axi_full_bram_wdata[3]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[3]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[4]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[4]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[5]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[5]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[6]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[6]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[7]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[7]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[8]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[8]_i_2 ;
  wire \n_0_m_axi_full_bram_wdata[9]_i_1 ;
  wire \n_0_m_axi_full_bram_wdata[9]_i_2 ;
  wire n_0_m_axi_full_bram_wvalid_i_1;
  wire n_0_m_axi_full_bram_wvalid_i_4;
  wire n_0_m_axi_full_bram_wvalid_i_5;
  wire n_0_m_axi_full_bram_wvalid_i_6;
  wire \n_0_m_axi_full_data_araddr[0]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[10]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[10]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[11]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[11]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[12]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[12]_i_3 ;
  wire \n_0_m_axi_full_data_araddr[12]_i_4 ;
  wire \n_0_m_axi_full_data_araddr[12]_i_5 ;
  wire \n_0_m_axi_full_data_araddr[12]_i_6 ;
  wire \n_0_m_axi_full_data_araddr[12]_i_7 ;
  wire \n_0_m_axi_full_data_araddr[13]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[13]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[14]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[14]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[15]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[15]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[16]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[16]_i_3 ;
  wire \n_0_m_axi_full_data_araddr[16]_i_4 ;
  wire \n_0_m_axi_full_data_araddr[16]_i_5 ;
  wire \n_0_m_axi_full_data_araddr[16]_i_6 ;
  wire \n_0_m_axi_full_data_araddr[16]_i_7 ;
  wire \n_0_m_axi_full_data_araddr[17]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[17]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[18]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[18]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[19]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[19]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[1]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[1]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[20]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[20]_i_3 ;
  wire \n_0_m_axi_full_data_araddr[20]_i_4 ;
  wire \n_0_m_axi_full_data_araddr[20]_i_5 ;
  wire \n_0_m_axi_full_data_araddr[20]_i_6 ;
  wire \n_0_m_axi_full_data_araddr[20]_i_7 ;
  wire \n_0_m_axi_full_data_araddr[21]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[21]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[22]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[22]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[23]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[23]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[24]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[24]_i_3 ;
  wire \n_0_m_axi_full_data_araddr[24]_i_4 ;
  wire \n_0_m_axi_full_data_araddr[24]_i_5 ;
  wire \n_0_m_axi_full_data_araddr[24]_i_6 ;
  wire \n_0_m_axi_full_data_araddr[24]_i_7 ;
  wire \n_0_m_axi_full_data_araddr[25]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[25]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[26]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[26]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[27]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[27]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[28]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[28]_i_3 ;
  wire \n_0_m_axi_full_data_araddr[28]_i_4 ;
  wire \n_0_m_axi_full_data_araddr[28]_i_5 ;
  wire \n_0_m_axi_full_data_araddr[28]_i_6 ;
  wire \n_0_m_axi_full_data_araddr[28]_i_7 ;
  wire \n_0_m_axi_full_data_araddr[29]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[29]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[2]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[2]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[30]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[30]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[31]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[31]_i_3 ;
  wire \n_0_m_axi_full_data_araddr[31]_i_4 ;
  wire \n_0_m_axi_full_data_araddr[31]_i_5 ;
  wire \n_0_m_axi_full_data_araddr[31]_i_6 ;
  wire \n_0_m_axi_full_data_araddr[3]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[3]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[4]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[4]_i_3 ;
  wire \n_0_m_axi_full_data_araddr[4]_i_4 ;
  wire \n_0_m_axi_full_data_araddr[4]_i_5 ;
  wire \n_0_m_axi_full_data_araddr[4]_i_6 ;
  wire \n_0_m_axi_full_data_araddr[4]_i_7 ;
  wire \n_0_m_axi_full_data_araddr[5]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[5]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[6]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[6]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[7]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[7]_i_2 ;
  wire \n_0_m_axi_full_data_araddr[8]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[8]_i_3 ;
  wire \n_0_m_axi_full_data_araddr[8]_i_4 ;
  wire \n_0_m_axi_full_data_araddr[8]_i_5 ;
  wire \n_0_m_axi_full_data_araddr[8]_i_6 ;
  wire \n_0_m_axi_full_data_araddr[8]_i_7 ;
  wire \n_0_m_axi_full_data_araddr[9]_i_1 ;
  wire \n_0_m_axi_full_data_araddr[9]_i_2 ;
  wire \n_0_m_axi_full_data_araddr_reg[12]_i_2 ;
  wire \n_0_m_axi_full_data_araddr_reg[16]_i_2 ;
  wire \n_0_m_axi_full_data_araddr_reg[20]_i_2 ;
  wire \n_0_m_axi_full_data_araddr_reg[24]_i_2 ;
  wire \n_0_m_axi_full_data_araddr_reg[28]_i_2 ;
  wire \n_0_m_axi_full_data_araddr_reg[4]_i_2 ;
  wire \n_0_m_axi_full_data_araddr_reg[8]_i_2 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_2 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_3 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_4 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_5 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_2 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_3 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_4 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_5 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_2 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_3 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_4 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_5 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_2 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_3 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_4 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_5 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_2 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_3 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_4 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_5 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_2 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_3 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_4 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_5 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_2 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_3 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_4 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_5 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_2 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_3 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_4 ;
  wire \n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_5 ;
  wire n_0_m_axi_full_data_arvalid_i_1;
  wire \n_0_m_axi_full_data_awaddr[0]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[10]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[11]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[12]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[12]_i_3 ;
  wire \n_0_m_axi_full_data_awaddr[12]_i_4 ;
  wire \n_0_m_axi_full_data_awaddr[12]_i_5 ;
  wire \n_0_m_axi_full_data_awaddr[12]_i_6 ;
  wire \n_0_m_axi_full_data_awaddr[13]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[14]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[15]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[16]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[16]_i_3 ;
  wire \n_0_m_axi_full_data_awaddr[16]_i_4 ;
  wire \n_0_m_axi_full_data_awaddr[16]_i_5 ;
  wire \n_0_m_axi_full_data_awaddr[16]_i_6 ;
  wire \n_0_m_axi_full_data_awaddr[17]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[18]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[19]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[1]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[20]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[20]_i_3 ;
  wire \n_0_m_axi_full_data_awaddr[20]_i_4 ;
  wire \n_0_m_axi_full_data_awaddr[20]_i_5 ;
  wire \n_0_m_axi_full_data_awaddr[20]_i_6 ;
  wire \n_0_m_axi_full_data_awaddr[21]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[22]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[23]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[24]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[24]_i_3 ;
  wire \n_0_m_axi_full_data_awaddr[24]_i_4 ;
  wire \n_0_m_axi_full_data_awaddr[24]_i_5 ;
  wire \n_0_m_axi_full_data_awaddr[24]_i_6 ;
  wire \n_0_m_axi_full_data_awaddr[25]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[26]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[27]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[28]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[28]_i_3 ;
  wire \n_0_m_axi_full_data_awaddr[28]_i_4 ;
  wire \n_0_m_axi_full_data_awaddr[28]_i_5 ;
  wire \n_0_m_axi_full_data_awaddr[28]_i_6 ;
  wire \n_0_m_axi_full_data_awaddr[29]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[2]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[30]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[31]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[31]_i_2 ;
  wire \n_0_m_axi_full_data_awaddr[31]_i_4 ;
  wire \n_0_m_axi_full_data_awaddr[31]_i_5 ;
  wire \n_0_m_axi_full_data_awaddr[31]_i_6 ;
  wire \n_0_m_axi_full_data_awaddr[31]_i_7 ;
  wire \n_0_m_axi_full_data_awaddr[3]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[4]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[4]_i_3 ;
  wire \n_0_m_axi_full_data_awaddr[4]_i_4 ;
  wire \n_0_m_axi_full_data_awaddr[4]_i_5 ;
  wire \n_0_m_axi_full_data_awaddr[4]_i_6 ;
  wire \n_0_m_axi_full_data_awaddr[5]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[6]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[7]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[8]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr[8]_i_3 ;
  wire \n_0_m_axi_full_data_awaddr[8]_i_4 ;
  wire \n_0_m_axi_full_data_awaddr[8]_i_5 ;
  wire \n_0_m_axi_full_data_awaddr[8]_i_6 ;
  wire \n_0_m_axi_full_data_awaddr[9]_i_1 ;
  wire \n_0_m_axi_full_data_awaddr_reg[12]_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_reg[16]_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_reg[20]_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_reg[24]_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_reg[28]_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_reg[4]_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_reg[8]_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_3 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_4 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_5 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_3 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_4 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_5 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_3 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_4 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_5 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_3 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_4 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_5 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_3 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_4 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_5 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_3 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_4 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_5 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_3 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_4 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_5 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_2 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_3 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_4 ;
  wire \n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_5 ;
  wire n_0_m_axi_full_data_awvalid_i_1;
  wire n_0_m_axi_full_data_bready_i_1;
  wire \n_0_m_axi_full_data_burst_len[0]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[10]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[11]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[12]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[13]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[14]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[15]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[16]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[17]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[18]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[19]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[1]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[20]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[21]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[22]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[23]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[24]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[25]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[26]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[27]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[28]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[29]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[2]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[30]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[31]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[31]_i_2 ;
  wire \n_0_m_axi_full_data_burst_len[3]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[4]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[5]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[6]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[7]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[8]_i_1 ;
  wire \n_0_m_axi_full_data_burst_len[9]_i_1 ;
  wire n_0_m_axi_full_data_r_enable_i_1;
  wire n_0_m_axi_full_data_r_enable_i_3;
  wire n_0_m_axi_full_data_r_enable_i_4;
  wire n_0_m_axi_full_data_r_ready_i_1;
  wire n_0_m_axi_full_data_r_ready_i_2;
  wire \n_0_m_axi_full_data_r_state[0]_i_1 ;
  wire \n_0_m_axi_full_data_r_state[1]_i_1 ;
  wire \n_0_m_axi_full_data_r_state[1]_i_2 ;
  wire \n_0_m_axi_full_data_r_state[2]_i_1 ;
  wire \n_0_m_axi_full_data_r_state[2]_i_2 ;
  wire \n_0_m_axi_full_data_r_state[3]_i_1 ;
  wire \n_0_m_axi_full_data_r_state[4]_i_1 ;
  wire \n_0_m_axi_full_data_r_state[5]_i_1 ;
  wire \n_0_m_axi_full_data_r_state[6]_i_1 ;
  wire \n_0_m_axi_full_data_r_state[7]_i_1 ;
  wire \n_0_m_axi_full_data_r_state[7]_i_2 ;
  wire \n_0_m_axi_full_data_r_state[7]_i_3 ;
  wire \n_0_m_axi_full_data_r_state[7]_i_4 ;
  wire n_0_m_axi_full_data_rready_i_1;
  wire n_0_m_axi_full_data_rready_i_10;
  wire n_0_m_axi_full_data_rready_i_11;
  wire n_0_m_axi_full_data_rready_i_12;
  wire n_0_m_axi_full_data_rready_i_13;
  wire n_0_m_axi_full_data_rready_i_14;
  wire n_0_m_axi_full_data_rready_i_17;
  wire n_0_m_axi_full_data_rready_i_18;
  wire n_0_m_axi_full_data_rready_i_19;
  wire n_0_m_axi_full_data_rready_i_2;
  wire n_0_m_axi_full_data_rready_i_20;
  wire n_0_m_axi_full_data_rready_i_21;
  wire n_0_m_axi_full_data_rready_i_23;
  wire n_0_m_axi_full_data_rready_i_24;
  wire n_0_m_axi_full_data_rready_i_25;
  wire n_0_m_axi_full_data_rready_i_26;
  wire n_0_m_axi_full_data_rready_i_27;
  wire n_0_m_axi_full_data_rready_i_28;
  wire n_0_m_axi_full_data_rready_i_29;
  wire n_0_m_axi_full_data_rready_i_3;
  wire n_0_m_axi_full_data_rready_i_30;
  wire n_0_m_axi_full_data_rready_i_31;
  wire n_0_m_axi_full_data_rready_i_4;
  wire n_0_m_axi_full_data_rready_i_7;
  wire n_0_m_axi_full_data_rready_i_8;
  wire n_0_m_axi_full_data_rready_reg_i_15;
  wire n_0_m_axi_full_data_rready_reg_i_22;
  wire n_0_m_axi_full_data_rready_reg_i_5;
  wire n_0_m_axi_full_data_rready_reg_i_9;
  wire n_0_m_axi_full_data_w_enable_i_1;
  wire n_0_m_axi_full_data_w_enable_i_10;
  wire n_0_m_axi_full_data_w_enable_i_11;
  wire n_0_m_axi_full_data_w_enable_i_12;
  wire n_0_m_axi_full_data_w_enable_i_13;
  wire n_0_m_axi_full_data_w_enable_i_15;
  wire n_0_m_axi_full_data_w_enable_i_16;
  wire n_0_m_axi_full_data_w_enable_i_17;
  wire n_0_m_axi_full_data_w_enable_i_18;
  wire n_0_m_axi_full_data_w_enable_i_19;
  wire n_0_m_axi_full_data_w_enable_i_20;
  wire n_0_m_axi_full_data_w_enable_i_21;
  wire n_0_m_axi_full_data_w_enable_i_22;
  wire n_0_m_axi_full_data_w_enable_i_3;
  wire n_0_m_axi_full_data_w_enable_i_4;
  wire n_0_m_axi_full_data_w_enable_i_5;
  wire n_0_m_axi_full_data_w_enable_i_6;
  wire n_0_m_axi_full_data_w_enable_i_8;
  wire n_0_m_axi_full_data_w_enable_reg_i_14;
  wire n_0_m_axi_full_data_w_enable_reg_i_9;
  wire n_0_m_axi_full_data_w_ready_i_1;
  wire n_0_m_axi_full_data_w_ready_i_2;
  wire \n_0_m_axi_full_data_w_state[0]_i_1 ;
  wire \n_0_m_axi_full_data_w_state[0]_i_2 ;
  wire \n_0_m_axi_full_data_w_state[1]_i_1 ;
  wire \n_0_m_axi_full_data_w_state[2]_i_1 ;
  wire \n_0_m_axi_full_data_w_state[3]_i_1 ;
  wire \n_0_m_axi_full_data_w_state[4]_i_1 ;
  wire \n_0_m_axi_full_data_w_state[5]_i_1 ;
  wire \n_0_m_axi_full_data_w_state[6]_i_1 ;
  wire \n_0_m_axi_full_data_w_state[7]_i_1 ;
  wire \n_0_m_axi_full_data_w_state[7]_i_2 ;
  wire \n_0_m_axi_full_data_w_state[7]_i_3 ;
  wire \n_0_m_axi_full_data_w_state[7]_i_4 ;
  wire \n_0_m_axi_full_data_w_state[7]_i_5 ;
  wire \n_0_m_axi_full_data_wdata[0]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[0]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[0]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[10]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[10]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[10]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[11]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[11]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[11]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[12]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[12]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[12]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[13]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[13]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[13]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[14]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[14]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[14]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[15]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[15]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[15]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[16]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[16]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[16]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[17]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[17]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[17]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[18]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[18]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[18]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[19]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[19]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[19]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[1]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[1]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[1]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[20]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[20]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[20]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[21]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[21]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[21]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[22]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[22]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[22]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[23]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[23]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[23]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[24]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[24]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[24]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[25]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[25]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[25]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[26]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[26]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[26]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[27]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[27]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[27]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[28]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[28]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[28]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[29]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[29]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[29]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[2]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[2]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[2]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[30]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[30]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[30]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_10 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_12 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_13 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_14 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_15 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_4 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_5 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_6 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_7 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_8 ;
  wire \n_0_m_axi_full_data_wdata[31]_i_9 ;
  wire \n_0_m_axi_full_data_wdata[3]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[3]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[3]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[4]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[4]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[4]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[5]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[5]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[5]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[6]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[6]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[6]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[7]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[7]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[7]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[8]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[8]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[8]_i_3 ;
  wire \n_0_m_axi_full_data_wdata[9]_i_1 ;
  wire \n_0_m_axi_full_data_wdata[9]_i_2 ;
  wire \n_0_m_axi_full_data_wdata[9]_i_3 ;
  wire n_0_m_axi_full_data_wlast_i_1;
  wire n_0_m_axi_full_data_wlast_i_2;
  wire n_0_m_axi_full_data_wlast_i_3;
  wire n_0_m_axi_full_data_wlast_i_4;
  wire n_0_m_axi_full_data_wvalid_i_1;
  wire \n_0_m_axi_full_r_burst_counter[0]_i_1 ;
  wire \n_0_m_axi_full_r_burst_counter[1]_i_1 ;
  wire \n_0_m_axi_full_r_burst_counter[2]_i_1 ;
  wire \n_0_m_axi_full_r_burst_counter[3]_i_1 ;
  wire \n_0_m_axi_full_r_burst_counter[4]_i_1 ;
  wire \n_0_m_axi_full_r_burst_counter[4]_i_2 ;
  wire \n_0_m_axi_full_r_burst_counter[5]_i_1 ;
  wire \n_0_m_axi_full_r_burst_counter[5]_i_2 ;
  wire \n_0_m_axi_full_r_burst_counter[6]_i_1 ;
  wire \n_0_m_axi_full_r_burst_counter[7]_i_1 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_1 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_10 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_11 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_12 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_13 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_14 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_15 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_16 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_17 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_2 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_4 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_6 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_7 ;
  wire \n_0_m_axi_full_r_burst_counter[8]_i_8 ;
  wire \n_0_m_axi_full_r_burst_counter_reg[8]_i_5 ;
  wire \n_0_m_axi_full_r_burst_counter_reg[8]_i_9 ;
  wire \n_0_m_axi_full_w_burst_counter[0]_i_1 ;
  wire \n_0_m_axi_full_w_burst_counter[1]_i_1 ;
  wire \n_0_m_axi_full_w_burst_counter[2]_i_1 ;
  wire \n_0_m_axi_full_w_burst_counter[3]_i_1 ;
  wire \n_0_m_axi_full_w_burst_counter[4]_i_1 ;
  wire \n_0_m_axi_full_w_burst_counter[4]_i_2 ;
  wire \n_0_m_axi_full_w_burst_counter[5]_i_1 ;
  wire \n_0_m_axi_full_w_burst_counter[5]_i_2 ;
  wire \n_0_m_axi_full_w_burst_counter[6]_i_1 ;
  wire \n_0_m_axi_full_w_burst_counter[7]_i_1 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_1 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_11 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_12 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_13 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_14 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_15 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_16 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_17 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_18 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_2 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_3 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_5 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_7 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_8 ;
  wire \n_0_m_axi_full_w_burst_counter[8]_i_9 ;
  wire \n_0_m_axi_full_w_burst_counter_reg[8]_i_10 ;
  wire \n_0_m_axi_full_w_burst_counter_reg[8]_i_6 ;
  wire n_0_ready_i_1;
  wire n_0_ready_i_2;
  wire n_0_ready_i_3;
  wire \n_0_s_axi_lite_registers_araddr_reg[0]_i_1 ;
  wire \n_0_s_axi_lite_registers_araddr_reg[1]_i_1 ;
  wire \n_0_s_axi_lite_registers_araddr_reg[2]_i_1 ;
  wire \n_0_s_axi_lite_registers_araddr_reg[3]_i_1 ;
  wire \n_0_s_axi_lite_registers_araddr_reg[4]_i_1 ;
  wire \n_0_s_axi_lite_registers_araddr_reg[5]_i_1 ;
  wire \n_0_s_axi_lite_registers_araddr_reg[6]_i_1 ;
  wire \n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ;
  wire \n_0_s_axi_lite_registers_araddr_reg[7]_i_2 ;
  wire n_0_s_axi_lite_registers_arready_i_1;
  wire \n_0_s_axi_lite_registers_awaddr_reg[0]_i_1 ;
  wire \n_0_s_axi_lite_registers_awaddr_reg[1]_i_1 ;
  wire \n_0_s_axi_lite_registers_awaddr_reg[2]_i_1 ;
  wire \n_0_s_axi_lite_registers_awaddr_reg[3]_i_1 ;
  wire \n_0_s_axi_lite_registers_awaddr_reg[4]_i_1 ;
  wire \n_0_s_axi_lite_registers_awaddr_reg[5]_i_1 ;
  wire \n_0_s_axi_lite_registers_awaddr_reg[6]_i_1 ;
  wire \n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ;
  wire \n_0_s_axi_lite_registers_awaddr_reg[7]_i_2 ;
  wire n_0_s_axi_lite_registers_awready_i_1;
  wire n_0_s_axi_lite_registers_bvalid_i_1;
  wire \n_0_s_axi_lite_registers_r_state[0]_i_1 ;
  wire \n_0_s_axi_lite_registers_r_state_reg[0] ;
  wire \n_0_s_axi_lite_registers_rdata[0]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[0]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[10]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[10]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[11]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[11]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[12]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[12]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[13]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[13]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[14]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[14]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[15]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[15]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[16]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[16]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[17]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[17]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[18]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[18]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[19]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[19]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[1]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[1]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[20]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[20]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[21]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[21]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[22]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[22]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[23]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[23]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[24]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[24]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[25]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[25]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[26]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[26]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[27]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[27]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[28]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[28]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[29]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[29]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[2]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[2]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[30]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[30]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[31]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[31]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[31]_i_3 ;
  wire \n_0_s_axi_lite_registers_rdata[31]_i_4 ;
  wire \n_0_s_axi_lite_registers_rdata[31]_i_5 ;
  wire \n_0_s_axi_lite_registers_rdata[3]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[3]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[4]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[4]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[5]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[5]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[6]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[6]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[7]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[7]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[8]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[8]_i_2 ;
  wire \n_0_s_axi_lite_registers_rdata[9]_i_1 ;
  wire \n_0_s_axi_lite_registers_rdata[9]_i_2 ;
  wire n_0_s_axi_lite_registers_rvalid_i_1;
  wire \n_0_s_axi_lite_registers_w_state[0]_i_1 ;
  wire \n_0_s_axi_lite_registers_w_state[1]_i_1 ;
  wire \n_0_s_axi_lite_registers_w_state[1]_i_2 ;
  wire \n_0_s_axi_lite_registers_w_state_reg[0] ;
  wire \n_0_s_axi_lite_registers_w_state_reg[1] ;
  wire n_0_s_axi_lite_registers_wready_i_1;
  wire \n_0_sync_state[0]_i_1 ;
  wire \n_0_sync_state[0]_i_2 ;
  wire \n_0_sync_state[0]_i_3 ;
  wire \n_0_sync_state[1]_i_1 ;
  wire \n_0_sync_state[1]_i_2 ;
  wire \n_0_sync_state[1]_i_3 ;
  wire \n_0_sync_state[1]_i_4 ;
  wire \n_0_sync_state[1]_i_5 ;
  wire \n_0_sync_state[2]_i_1 ;
  wire \n_0_sync_state[2]_i_2 ;
  wire \n_0_sync_state[2]_i_3 ;
  wire \n_0_sync_state[2]_i_4 ;
  wire \n_0_sync_state[3]_i_1 ;
  wire \n_0_sync_state[3]_i_11 ;
  wire \n_0_sync_state[3]_i_12 ;
  wire \n_0_sync_state[3]_i_13 ;
  wire \n_0_sync_state[3]_i_14 ;
  wire \n_0_sync_state[3]_i_15 ;
  wire \n_0_sync_state[3]_i_16 ;
  wire \n_0_sync_state[3]_i_17 ;
  wire \n_0_sync_state[3]_i_18 ;
  wire \n_0_sync_state[3]_i_3 ;
  wire \n_0_sync_state[3]_i_4 ;
  wire \n_0_sync_state[3]_i_5 ;
  wire \n_0_sync_state[3]_i_7 ;
  wire \n_0_sync_state[3]_i_8 ;
  wire \n_0_sync_state[3]_i_9 ;
  wire \n_0_sync_state[7]_i_1 ;
  wire \n_0_sync_state[7]_i_10 ;
  wire \n_0_sync_state[7]_i_11 ;
  wire \n_0_sync_state[7]_i_12 ;
  wire \n_0_sync_state[7]_i_13 ;
  wire \n_0_sync_state[7]_i_14 ;
  wire \n_0_sync_state[7]_i_15 ;
  wire \n_0_sync_state[7]_i_16 ;
  wire \n_0_sync_state[7]_i_2 ;
  wire \n_0_sync_state[7]_i_3 ;
  wire \n_0_sync_state[7]_i_4 ;
  wire \n_0_sync_state[7]_i_5 ;
  wire \n_0_sync_state[7]_i_6 ;
  wire \n_0_sync_state[7]_i_7 ;
  wire \n_0_sync_state[7]_i_8 ;
  wire \n_0_sync_state[7]_i_9 ;
  wire \n_0_sync_state_reg[0] ;
  wire \n_0_sync_state_reg[1] ;
  wire \n_0_sync_state_reg[2] ;
  wire \n_0_sync_state_reg[3] ;
  wire \n_0_sync_state_reg[3]_i_10 ;
  wire \n_0_sync_state_reg[3]_i_6 ;
  wire \n_0_sync_state_reg[4] ;
  wire \n_0_sync_state_reg[5] ;
  wire \n_0_sync_state_reg[6] ;
  wire \n_0_sync_state_reg[7] ;
  wire n_10_bram_block_design_inst;
  wire n_11_bram_block_design_inst;
  wire n_12_bram_block_design_inst;
  wire n_14_bram_block_design_inst;
  wire n_15_bram_block_design_inst;
  wire \n_1_axi_to_bram_burst_counter_reg[8]_i_3 ;
  wire \n_1_axi_to_bram_burst_counter_reg[8]_i_5 ;
  wire \n_1_axi_to_bram_burst_counter_reg[8]_i_9 ;
  wire n_1_bram_block_design_inst;
  wire \n_1_bram_to_axi_burst_counter_reg[8]_i_11 ;
  wire \n_1_bram_to_axi_burst_counter_reg[8]_i_17 ;
  wire \n_1_bram_to_axi_burst_counter_reg[8]_i_18 ;
  wire \n_1_bram_to_axi_burst_counter_reg[8]_i_23 ;
  wire \n_1_bram_to_axi_burst_counter_reg[8]_i_24 ;
  wire \n_1_bram_to_axi_burst_counter_reg[8]_i_25 ;
  wire \n_1_bram_to_axi_burst_counter_reg[8]_i_37 ;
  wire \n_1_bram_to_axi_burst_counter_reg[8]_i_38 ;
  wire \n_1_bram_to_axi_burst_counter_reg[8]_i_7 ;
  wire \n_1_m_axi_full_bram_araddr_reg[12]_i_3 ;
  wire \n_1_m_axi_full_bram_araddr_reg[4]_i_2 ;
  wire \n_1_m_axi_full_bram_araddr_reg[8]_i_2 ;
  wire \n_1_m_axi_full_bram_awaddr_reg[12]_i_2 ;
  wire \n_1_m_axi_full_bram_awaddr_reg[4]_i_2 ;
  wire \n_1_m_axi_full_bram_awaddr_reg[8]_i_2 ;
  wire n_1_m_axi_full_bram_rready_reg_i_5;
  wire n_1_m_axi_full_bram_rready_reg_i_6;
  wire \n_1_m_axi_full_data_araddr_reg[12]_i_2 ;
  wire \n_1_m_axi_full_data_araddr_reg[16]_i_2 ;
  wire \n_1_m_axi_full_data_araddr_reg[20]_i_2 ;
  wire \n_1_m_axi_full_data_araddr_reg[24]_i_2 ;
  wire \n_1_m_axi_full_data_araddr_reg[28]_i_2 ;
  wire \n_1_m_axi_full_data_araddr_reg[4]_i_2 ;
  wire \n_1_m_axi_full_data_araddr_reg[8]_i_2 ;
  wire \n_1_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 ;
  wire \n_1_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 ;
  wire \n_1_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 ;
  wire \n_1_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 ;
  wire \n_1_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 ;
  wire \n_1_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_1 ;
  wire \n_1_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 ;
  wire \n_1_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 ;
  wire \n_1_m_axi_full_data_awaddr_reg[12]_i_2 ;
  wire \n_1_m_axi_full_data_awaddr_reg[16]_i_2 ;
  wire \n_1_m_axi_full_data_awaddr_reg[20]_i_2 ;
  wire \n_1_m_axi_full_data_awaddr_reg[24]_i_2 ;
  wire \n_1_m_axi_full_data_awaddr_reg[28]_i_2 ;
  wire \n_1_m_axi_full_data_awaddr_reg[4]_i_2 ;
  wire \n_1_m_axi_full_data_awaddr_reg[8]_i_2 ;
  wire \n_1_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 ;
  wire \n_1_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 ;
  wire \n_1_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 ;
  wire \n_1_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 ;
  wire \n_1_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 ;
  wire \n_1_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_1 ;
  wire \n_1_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 ;
  wire \n_1_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 ;
  wire n_1_m_axi_full_data_rready_reg_i_15;
  wire n_1_m_axi_full_data_rready_reg_i_22;
  wire n_1_m_axi_full_data_rready_reg_i_5;
  wire n_1_m_axi_full_data_rready_reg_i_9;
  wire n_1_m_axi_full_data_w_enable_reg_i_14;
  wire n_1_m_axi_full_data_w_enable_reg_i_9;
  wire \n_1_m_axi_full_r_burst_counter_reg[8]_i_5 ;
  wire \n_1_m_axi_full_r_burst_counter_reg[8]_i_9 ;
  wire \n_1_m_axi_full_w_burst_counter_reg[8]_i_10 ;
  wire \n_1_m_axi_full_w_burst_counter_reg[8]_i_6 ;
  wire \n_1_sync_state_reg[3]_i_10 ;
  wire \n_1_sync_state_reg[3]_i_6 ;
  wire n_24_bram_block_design_inst;
  wire n_25_bram_block_design_inst;
  wire n_26_bram_block_design_inst;
  wire n_27_bram_block_design_inst;
  wire n_28_bram_block_design_inst;
  wire n_29_bram_block_design_inst;
  wire \n_2_axi_to_bram_burst_counter_reg[8]_i_3 ;
  wire \n_2_axi_to_bram_burst_counter_reg[8]_i_5 ;
  wire \n_2_axi_to_bram_burst_counter_reg[8]_i_9 ;
  wire n_2_bram_block_design_inst;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_11 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_16 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_17 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_18 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_23 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_24 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_25 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_37 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_38 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_5 ;
  wire \n_2_bram_to_axi_burst_counter_reg[8]_i_7 ;
  wire \n_2_m_axi_full_bram_araddr_reg[12]_i_3 ;
  wire \n_2_m_axi_full_bram_araddr_reg[4]_i_2 ;
  wire \n_2_m_axi_full_bram_araddr_reg[8]_i_2 ;
  wire \n_2_m_axi_full_bram_awaddr_reg[12]_i_2 ;
  wire \n_2_m_axi_full_bram_awaddr_reg[4]_i_2 ;
  wire \n_2_m_axi_full_bram_awaddr_reg[8]_i_2 ;
  wire n_2_m_axi_full_bram_rready_reg_i_5;
  wire n_2_m_axi_full_bram_rready_reg_i_6;
  wire n_2_m_axi_full_bram_wvalid_reg_i_3;
  wire \n_2_m_axi_full_data_araddr_reg[12]_i_2 ;
  wire \n_2_m_axi_full_data_araddr_reg[16]_i_2 ;
  wire \n_2_m_axi_full_data_araddr_reg[20]_i_2 ;
  wire \n_2_m_axi_full_data_araddr_reg[24]_i_2 ;
  wire \n_2_m_axi_full_data_araddr_reg[28]_i_2 ;
  wire \n_2_m_axi_full_data_araddr_reg[31]_i_2 ;
  wire \n_2_m_axi_full_data_araddr_reg[4]_i_2 ;
  wire \n_2_m_axi_full_data_araddr_reg[8]_i_2 ;
  wire \n_2_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 ;
  wire \n_2_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 ;
  wire \n_2_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 ;
  wire \n_2_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 ;
  wire \n_2_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 ;
  wire \n_2_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_1 ;
  wire \n_2_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 ;
  wire \n_2_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 ;
  wire \n_2_m_axi_full_data_awaddr_reg[12]_i_2 ;
  wire \n_2_m_axi_full_data_awaddr_reg[16]_i_2 ;
  wire \n_2_m_axi_full_data_awaddr_reg[20]_i_2 ;
  wire \n_2_m_axi_full_data_awaddr_reg[24]_i_2 ;
  wire \n_2_m_axi_full_data_awaddr_reg[28]_i_2 ;
  wire \n_2_m_axi_full_data_awaddr_reg[31]_i_3 ;
  wire \n_2_m_axi_full_data_awaddr_reg[4]_i_2 ;
  wire \n_2_m_axi_full_data_awaddr_reg[8]_i_2 ;
  wire \n_2_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 ;
  wire \n_2_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 ;
  wire \n_2_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 ;
  wire \n_2_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 ;
  wire \n_2_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 ;
  wire \n_2_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_1 ;
  wire \n_2_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 ;
  wire \n_2_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 ;
  wire n_2_m_axi_full_data_rready_reg_i_15;
  wire n_2_m_axi_full_data_rready_reg_i_22;
  wire n_2_m_axi_full_data_rready_reg_i_5;
  wire n_2_m_axi_full_data_rready_reg_i_9;
  wire n_2_m_axi_full_data_w_enable_reg_i_14;
  wire n_2_m_axi_full_data_w_enable_reg_i_7;
  wire n_2_m_axi_full_data_w_enable_reg_i_9;
  wire \n_2_m_axi_full_data_wdata_reg[31]_i_11 ;
  wire \n_2_m_axi_full_data_wdata_reg[31]_i_3 ;
  wire \n_2_m_axi_full_r_burst_counter_reg[8]_i_3 ;
  wire \n_2_m_axi_full_r_burst_counter_reg[8]_i_5 ;
  wire \n_2_m_axi_full_r_burst_counter_reg[8]_i_9 ;
  wire \n_2_m_axi_full_w_burst_counter_reg[8]_i_10 ;
  wire \n_2_m_axi_full_w_burst_counter_reg[8]_i_4 ;
  wire \n_2_m_axi_full_w_burst_counter_reg[8]_i_6 ;
  wire \n_2_sync_state_reg[3]_i_10 ;
  wire \n_2_sync_state_reg[3]_i_2 ;
  wire \n_2_sync_state_reg[3]_i_6 ;
  wire n_30_bram_block_design_inst;
  wire n_31_bram_block_design_inst;
  wire n_32_bram_block_design_inst;
  wire n_33_bram_block_design_inst;
  wire \n_3_axi_to_bram_burst_counter_reg[8]_i_3 ;
  wire \n_3_axi_to_bram_burst_counter_reg[8]_i_5 ;
  wire \n_3_axi_to_bram_burst_counter_reg[8]_i_9 ;
  wire n_3_bram_block_design_inst;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_11 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_16 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_17 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_18 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_23 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_24 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_25 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_37 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_38 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_5 ;
  wire \n_3_bram_to_axi_burst_counter_reg[8]_i_7 ;
  wire \n_3_m_axi_full_bram_araddr_reg[12]_i_3 ;
  wire \n_3_m_axi_full_bram_araddr_reg[4]_i_2 ;
  wire \n_3_m_axi_full_bram_araddr_reg[8]_i_2 ;
  wire \n_3_m_axi_full_bram_awaddr_reg[12]_i_2 ;
  wire \n_3_m_axi_full_bram_awaddr_reg[4]_i_2 ;
  wire \n_3_m_axi_full_bram_awaddr_reg[8]_i_2 ;
  wire n_3_m_axi_full_bram_rready_reg_i_4;
  wire n_3_m_axi_full_bram_rready_reg_i_5;
  wire n_3_m_axi_full_bram_rready_reg_i_6;
  wire n_3_m_axi_full_bram_wvalid_reg_i_3;
  wire \n_3_m_axi_full_data_araddr_reg[12]_i_2 ;
  wire \n_3_m_axi_full_data_araddr_reg[16]_i_2 ;
  wire \n_3_m_axi_full_data_araddr_reg[20]_i_2 ;
  wire \n_3_m_axi_full_data_araddr_reg[24]_i_2 ;
  wire \n_3_m_axi_full_data_araddr_reg[28]_i_2 ;
  wire \n_3_m_axi_full_data_araddr_reg[31]_i_2 ;
  wire \n_3_m_axi_full_data_araddr_reg[4]_i_2 ;
  wire \n_3_m_axi_full_data_araddr_reg[8]_i_2 ;
  wire \n_3_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 ;
  wire \n_3_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 ;
  wire \n_3_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 ;
  wire \n_3_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 ;
  wire \n_3_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 ;
  wire \n_3_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_1 ;
  wire \n_3_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 ;
  wire \n_3_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 ;
  wire \n_3_m_axi_full_data_awaddr_reg[12]_i_2 ;
  wire \n_3_m_axi_full_data_awaddr_reg[16]_i_2 ;
  wire \n_3_m_axi_full_data_awaddr_reg[20]_i_2 ;
  wire \n_3_m_axi_full_data_awaddr_reg[24]_i_2 ;
  wire \n_3_m_axi_full_data_awaddr_reg[28]_i_2 ;
  wire \n_3_m_axi_full_data_awaddr_reg[31]_i_3 ;
  wire \n_3_m_axi_full_data_awaddr_reg[4]_i_2 ;
  wire \n_3_m_axi_full_data_awaddr_reg[8]_i_2 ;
  wire \n_3_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 ;
  wire \n_3_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 ;
  wire \n_3_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 ;
  wire \n_3_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 ;
  wire \n_3_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 ;
  wire \n_3_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_1 ;
  wire \n_3_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 ;
  wire \n_3_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 ;
  wire n_3_m_axi_full_data_rready_reg_i_15;
  wire n_3_m_axi_full_data_rready_reg_i_16;
  wire n_3_m_axi_full_data_rready_reg_i_22;
  wire n_3_m_axi_full_data_rready_reg_i_5;
  wire n_3_m_axi_full_data_rready_reg_i_6;
  wire n_3_m_axi_full_data_rready_reg_i_9;
  wire n_3_m_axi_full_data_w_enable_reg_i_14;
  wire n_3_m_axi_full_data_w_enable_reg_i_7;
  wire n_3_m_axi_full_data_w_enable_reg_i_9;
  wire \n_3_m_axi_full_data_wdata_reg[31]_i_11 ;
  wire \n_3_m_axi_full_data_wdata_reg[31]_i_3 ;
  wire \n_3_m_axi_full_r_burst_counter_reg[8]_i_3 ;
  wire \n_3_m_axi_full_r_burst_counter_reg[8]_i_5 ;
  wire \n_3_m_axi_full_r_burst_counter_reg[8]_i_9 ;
  wire \n_3_m_axi_full_w_burst_counter_reg[8]_i_10 ;
  wire \n_3_m_axi_full_w_burst_counter_reg[8]_i_4 ;
  wire \n_3_m_axi_full_w_burst_counter_reg[8]_i_6 ;
  wire \n_3_sync_state_reg[3]_i_10 ;
  wire \n_3_sync_state_reg[3]_i_2 ;
  wire \n_3_sync_state_reg[3]_i_6 ;
  wire n_4_bram_block_design_inst;
  wire \n_4_m_axi_full_bram_araddr_reg[12]_i_3 ;
  wire \n_4_m_axi_full_bram_araddr_reg[4]_i_2 ;
  wire \n_4_m_axi_full_bram_araddr_reg[8]_i_2 ;
  wire n_4_m_axi_full_data_rready_reg_i_15;
  wire n_4_m_axi_full_data_rready_reg_i_22;
  wire n_4_m_axi_full_data_rready_reg_i_5;
  wire n_4_m_axi_full_data_rready_reg_i_9;
  wire n_5_bram_block_design_inst;
  wire \n_5_m_axi_full_bram_araddr_reg[12]_i_3 ;
  wire \n_5_m_axi_full_bram_araddr_reg[4]_i_2 ;
  wire \n_5_m_axi_full_bram_araddr_reg[8]_i_2 ;
  wire n_5_m_axi_full_data_rready_reg_i_15;
  wire n_5_m_axi_full_data_rready_reg_i_22;
  wire n_5_m_axi_full_data_rready_reg_i_5;
  wire n_5_m_axi_full_data_rready_reg_i_9;
  wire n_6_bram_block_design_inst;
  wire \n_6_m_axi_full_bram_araddr_reg[12]_i_3 ;
  wire \n_6_m_axi_full_bram_araddr_reg[4]_i_2 ;
  wire \n_6_m_axi_full_bram_araddr_reg[8]_i_2 ;
  wire n_6_m_axi_full_data_rready_reg_i_15;
  wire n_6_m_axi_full_data_rready_reg_i_16;
  wire n_6_m_axi_full_data_rready_reg_i_22;
  wire n_6_m_axi_full_data_rready_reg_i_5;
  wire n_6_m_axi_full_data_rready_reg_i_6;
  wire n_6_m_axi_full_data_rready_reg_i_9;
  wire n_7_bram_block_design_inst;
  wire \n_7_m_axi_full_bram_araddr_reg[12]_i_3 ;
  wire \n_7_m_axi_full_bram_araddr_reg[4]_i_2 ;
  wire \n_7_m_axi_full_bram_araddr_reg[8]_i_2 ;
  wire n_7_m_axi_full_data_rready_reg_i_15;
  wire n_7_m_axi_full_data_rready_reg_i_16;
  wire n_7_m_axi_full_data_rready_reg_i_22;
  wire n_7_m_axi_full_data_rready_reg_i_5;
  wire n_7_m_axi_full_data_rready_reg_i_6;
  wire n_7_m_axi_full_data_rready_reg_i_9;
  wire n_8_bram_block_design_inst;
  wire n_9_bram_block_design_inst;
  wire ready;
  wire ready_OBUF;
  wire s_axi_aclk;
  wire s_axi_aclk_IBUF;
  wire s_axi_aclk_IBUF_BUFG;
  wire s_axi_aresetn;
  wire s_axi_aresetn_IBUF;
  wire [7:0]s_axi_lite_registers_araddr;
  wire [7:0]s_axi_lite_registers_araddr_IBUF;
(* DONT_TOUCH *)   wire [7:0]s_axi_lite_registers_araddr_reg;
  wire s_axi_lite_registers_arready;
  wire s_axi_lite_registers_arready_OBUF;
  wire s_axi_lite_registers_arvalid;
  wire s_axi_lite_registers_arvalid_IBUF;
  wire [7:0]s_axi_lite_registers_awaddr;
  wire [7:0]s_axi_lite_registers_awaddr_IBUF;
(* DONT_TOUCH *)   wire [7:0]s_axi_lite_registers_awaddr_reg;
  wire s_axi_lite_registers_awready;
  wire s_axi_lite_registers_awready_OBUF;
  wire s_axi_lite_registers_awvalid;
  wire s_axi_lite_registers_awvalid_IBUF;
  wire s_axi_lite_registers_bready;
  wire s_axi_lite_registers_bready_IBUF;
  wire [1:0]s_axi_lite_registers_bresp;
  wire s_axi_lite_registers_bvalid;
  wire s_axi_lite_registers_bvalid_OBUF;
  wire [31:0]s_axi_lite_registers_rdata;
  wire [31:0]s_axi_lite_registers_rdata_OBUF;
  wire s_axi_lite_registers_rready;
  wire s_axi_lite_registers_rready_IBUF;
  wire [1:0]s_axi_lite_registers_rresp;
  wire s_axi_lite_registers_rvalid;
  wire s_axi_lite_registers_rvalid_OBUF;
  wire [31:0]s_axi_lite_registers_wdata;
  wire [31:0]s_axi_lite_registers_wdata_IBUF;
  wire s_axi_lite_registers_wready;
  wire s_axi_lite_registers_wready_OBUF;
  wire s_axi_lite_registers_wvalid;
  wire s_axi_lite_registers_wvalid_IBUF;
  wire [3:3]\NLW_axi_to_bram_burst_counter_reg[8]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_to_bram_burst_counter_reg[8]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_to_bram_burst_counter_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_to_bram_burst_counter_reg[8]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_bram_to_axi_burst_counter_reg[8]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_bram_to_axi_burst_counter_reg[8]_i_16_CO_UNCONNECTED ;
  wire [3:3]\NLW_bram_to_axi_burst_counter_reg[8]_i_16_O_UNCONNECTED ;
  wire [3:3]\NLW_bram_to_axi_burst_counter_reg[8]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_bram_to_axi_burst_counter_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_bram_to_axi_burst_counter_reg[8]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_m_axi_full_bram_araddr_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_axi_full_bram_awaddr_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:1]NLW_m_axi_full_bram_rready_reg_i_4_CO_UNCONNECTED;
  wire [3:2]NLW_m_axi_full_bram_rready_reg_i_4_O_UNCONNECTED;
  wire [3:3]NLW_m_axi_full_bram_wvalid_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_m_axi_full_bram_wvalid_reg_i_3_O_UNCONNECTED;
  wire [3:2]\NLW_m_axi_full_data_araddr_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_axi_full_data_araddr_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_m_axi_full_data_awaddr_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_m_axi_full_data_awaddr_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_m_axi_full_data_rready_reg_i_16_CO_UNCONNECTED;
  wire [3:2]NLW_m_axi_full_data_rready_reg_i_16_O_UNCONNECTED;
  wire [3:1]NLW_m_axi_full_data_rready_reg_i_6_CO_UNCONNECTED;
  wire [3:2]NLW_m_axi_full_data_rready_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_m_axi_full_data_w_enable_reg_i_14_O_UNCONNECTED;
  wire [3:3]NLW_m_axi_full_data_w_enable_reg_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_m_axi_full_data_w_enable_reg_i_7_O_UNCONNECTED;
  wire [3:0]NLW_m_axi_full_data_w_enable_reg_i_9_O_UNCONNECTED;
  wire [3:3]\NLW_m_axi_full_data_wdata_reg[31]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_axi_full_data_wdata_reg[31]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_m_axi_full_data_wdata_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_axi_full_data_wdata_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_m_axi_full_r_burst_counter_reg[8]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_axi_full_r_burst_counter_reg[8]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_m_axi_full_r_burst_counter_reg[8]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_m_axi_full_r_burst_counter_reg[8]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_m_axi_full_w_burst_counter_reg[8]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_m_axi_full_w_burst_counter_reg[8]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_axi_full_w_burst_counter_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_m_axi_full_w_burst_counter_reg[8]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_sync_state_reg[3]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_sync_state_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sync_state_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sync_state_reg[3]_i_6_O_UNCONNECTED ;

LUT6 #(
    .INIT(64'h0004000000000000)) 
     \axi_to_axi_buffer[0][31]_i_1 
       (.I0(\n_0_sync_state[7]_i_7 ),
        .I1(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .I2(m_axi_full_r_burst_counter[0]),
        .I3(m_axi_full_r_burst_counter[1]),
        .I4(m_axi_full_data_rvalid_IBUF),
        .I5(m_axi_full_data_rready_OBUF),
        .O(\n_0_axi_to_axi_buffer[0][31]_i_1 ));
LUT6 #(
    .INIT(64'h0400000000000000)) 
     \axi_to_axi_buffer[1][31]_i_1 
       (.I0(\n_0_sync_state[7]_i_7 ),
        .I1(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .I2(m_axi_full_r_burst_counter[1]),
        .I3(m_axi_full_r_burst_counter[0]),
        .I4(m_axi_full_data_rready_OBUF),
        .I5(m_axi_full_data_rvalid_IBUF),
        .O(\n_0_axi_to_axi_buffer[1][31]_i_1 ));
LUT6 #(
    .INIT(64'h0400000000000000)) 
     \axi_to_axi_buffer[2][31]_i_1 
       (.I0(\n_0_sync_state[7]_i_7 ),
        .I1(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .I2(m_axi_full_r_burst_counter[0]),
        .I3(m_axi_full_r_burst_counter[1]),
        .I4(m_axi_full_data_rvalid_IBUF),
        .I5(m_axi_full_data_rready_OBUF),
        .O(\n_0_axi_to_axi_buffer[2][31]_i_1 ));
LUT6 #(
    .INIT(64'h0000800000000000)) 
     \axi_to_axi_buffer[3][31]_i_1 
       (.I0(m_axi_full_r_burst_counter[1]),
        .I1(m_axi_full_r_burst_counter[0]),
        .I2(m_axi_full_data_rready_OBUF),
        .I3(m_axi_full_data_rvalid_IBUF),
        .I4(\n_0_sync_state[7]_i_7 ),
        .I5(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .O(\n_0_axi_to_axi_buffer[3][31]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[0]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[10]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[11]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[12]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[13]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[14]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[15]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[16]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[17]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[18]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[19]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[1]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[20]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[21]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[22]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[23]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[24]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[25]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[26]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[27]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[28]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[29]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[2]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[30]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[31]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[3]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[4]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[5]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[6]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[7]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[8]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[0][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[9]),
        .Q(\axi_to_axi_buffer_reg[0]__0 [9]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[0]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[10]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[11]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[12]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[13]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[14]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[15]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[16]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[17]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[18]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[19]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[1]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[20]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[21]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[22]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[23]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[24]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[25]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[26]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[27]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[28]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[29]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[2]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[30]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[31]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[3]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[4]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[5]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[6]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[7]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[8]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[1][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[9]),
        .Q(\axi_to_axi_buffer_reg[1]__0 [9]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[0]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[10]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[11]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[12]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[13]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[14]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[15]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[16]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[17]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[18]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[19]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[1]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[20]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[21]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[22]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[23]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[24]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[25]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[26]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[27]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[28]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[29]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[2]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[30]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[31]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[3]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[4]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[5]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[6]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[7]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[8]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[2][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[9]),
        .Q(\axi_to_axi_buffer_reg[2]__0 [9]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[0]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[10]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[11]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[12]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[13]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[14]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[15]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[16]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[17]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[18]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[19]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[1]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[20]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[21]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[22]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[23]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[24]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[25]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[26]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[27]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[28]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[29]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[2]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[30]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[31]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[3]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[4]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[5]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[6]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[7]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[8]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_axi_buffer_reg[3][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_axi_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[9]),
        .Q(\axi_to_axi_buffer_reg[3]__0 [9]),
        .R(\n_0_sync_state[7]_i_1 ));
LUT6 #(
    .INIT(64'h1000000000000000)) 
     \axi_to_bram_buffer[0][31]_i_1 
       (.I0(m_axi_full_r_burst_counter[0]),
        .I1(m_axi_full_r_burst_counter[1]),
        .I2(m_axi_full_data_rvalid_IBUF),
        .I3(m_axi_full_data_rready_OBUF),
        .I4(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .I5(\n_0_sync_state[7]_i_8 ),
        .O(\n_0_axi_to_bram_buffer[0][31]_i_1 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \axi_to_bram_buffer[1][31]_i_1 
       (.I0(m_axi_full_r_burst_counter[1]),
        .I1(m_axi_full_r_burst_counter[0]),
        .I2(m_axi_full_data_rready_OBUF),
        .I3(m_axi_full_data_rvalid_IBUF),
        .I4(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .I5(\n_0_sync_state[7]_i_8 ),
        .O(\n_0_axi_to_bram_buffer[1][31]_i_1 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \axi_to_bram_buffer[2][31]_i_1 
       (.I0(m_axi_full_r_burst_counter[0]),
        .I1(m_axi_full_r_burst_counter[1]),
        .I2(m_axi_full_data_rvalid_IBUF),
        .I3(m_axi_full_data_rready_OBUF),
        .I4(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .I5(\n_0_sync_state[7]_i_8 ),
        .O(\n_0_axi_to_bram_buffer[2][31]_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \axi_to_bram_buffer[3][31]_i_1 
       (.I0(m_axi_full_r_burst_counter[1]),
        .I1(m_axi_full_r_burst_counter[0]),
        .I2(m_axi_full_data_rready_OBUF),
        .I3(m_axi_full_data_rvalid_IBUF),
        .I4(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .I5(\n_0_sync_state[7]_i_8 ),
        .O(\n_0_axi_to_bram_buffer[3][31]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[0]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][0] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[10]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][10] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[11]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][11] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[12]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][12] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[13]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][13] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[14]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][14] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[15]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][15] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[16]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][16] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[17]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][17] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[18]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][18] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[19]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][19] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[1]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][1] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[20]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][20] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[21]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][21] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[22]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][22] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[23]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][23] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[24]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][24] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[25]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][25] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[26]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][26] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[27]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][27] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[28]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][28] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[29]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][29] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[2]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][2] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[30]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][30] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[31]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][31] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[3]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][3] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[4]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][4] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[5]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][5] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[6]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][6] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[7]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][7] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[8]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][8] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[0][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[0][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[9]),
        .Q(\n_0_axi_to_bram_buffer_reg[0][9] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[0]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][0] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[10]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][10] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[11]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][11] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[12]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][12] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[13]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][13] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[14]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][14] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[15]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][15] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[16]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][16] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[17]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][17] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[18]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][18] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[19]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][19] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[1]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][1] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[20]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][20] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[21]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][21] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[22]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][22] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[23]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][23] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[24]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][24] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[25]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][25] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[26]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][26] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[27]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][27] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[28]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][28] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[29]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][29] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[2]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][2] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[30]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][30] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[31]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][31] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[3]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][3] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[4]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][4] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[5]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][5] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[6]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][6] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[7]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][7] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[8]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][8] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[1][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[1][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[9]),
        .Q(\n_0_axi_to_bram_buffer_reg[1][9] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[0]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][0] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[10]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][10] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[11]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][11] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[12]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][12] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[13]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][13] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[14]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][14] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[15]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][15] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[16]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][16] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[17]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][17] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[18]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][18] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[19]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][19] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[1]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][1] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[20]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][20] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[21]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][21] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[22]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][22] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[23]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][23] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[24]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][24] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[25]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][25] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[26]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][26] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[27]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][27] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[28]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][28] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[29]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][29] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[2]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][2] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[30]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][30] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[31]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][31] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[3]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][3] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[4]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][4] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[5]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][5] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[6]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][6] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[7]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][7] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[8]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][8] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[2][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[2][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[9]),
        .Q(\n_0_axi_to_bram_buffer_reg[2][9] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[0]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][0] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[10]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][10] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[11]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][11] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[12]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][12] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[13]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][13] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[14]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][14] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[15]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][15] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[16]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][16] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[17]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][17] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[18]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][18] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[19]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][19] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[1]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][1] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[20]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][20] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[21]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][21] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[22]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][22] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[23]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][23] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[24]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][24] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[25]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][25] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[26]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][26] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[27]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][27] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[28]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][28] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[29]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][29] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[2]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][2] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[30]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][30] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[31]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][31] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[3]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][3] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[4]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][4] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[5]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][5] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[6]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][6] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[7]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][7] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[8]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][8] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_buffer_reg[3][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_axi_to_bram_buffer[3][31]_i_1 ),
        .D(m_axi_full_data_rdata_IBUF[9]),
        .Q(\n_0_axi_to_bram_buffer_reg[3][9] ),
        .R(\n_0_sync_state[7]_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \axi_to_bram_burst_counter[4]_i_2 
       (.I0(axi_to_bram_burst_counter[2]),
        .I1(axi_to_bram_burst_counter[0]),
        .I2(axi_to_bram_burst_counter[1]),
        .I3(axi_to_bram_burst_counter[3]),
        .O(\n_0_axi_to_bram_burst_counter[4]_i_2 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \axi_to_bram_burst_counter[5]_i_2 
       (.I0(axi_to_bram_burst_counter[3]),
        .I1(axi_to_bram_burst_counter[1]),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(axi_to_bram_burst_counter[2]),
        .I4(axi_to_bram_burst_counter[4]),
        .O(\n_0_axi_to_bram_burst_counter[5]_i_2 ));
LUT3 #(
    .INIT(8'h01)) 
     \axi_to_bram_burst_counter[8]_i_10 
       (.I0(m_axi_full_r_burst_counter2[21]),
        .I1(m_axi_full_r_burst_counter2[23]),
        .I2(m_axi_full_r_burst_counter2[22]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_10 ));
LUT3 #(
    .INIT(8'h01)) 
     \axi_to_bram_burst_counter[8]_i_11 
       (.I0(m_axi_full_r_burst_counter2[18]),
        .I1(m_axi_full_r_burst_counter2[20]),
        .I2(m_axi_full_r_burst_counter2[19]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_11 ));
LUT3 #(
    .INIT(8'h01)) 
     \axi_to_bram_burst_counter[8]_i_12 
       (.I0(m_axi_full_r_burst_counter2[15]),
        .I1(m_axi_full_r_burst_counter2[17]),
        .I2(m_axi_full_r_burst_counter2[16]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_12 ));
LUT3 #(
    .INIT(8'h01)) 
     \axi_to_bram_burst_counter[8]_i_13 
       (.I0(m_axi_full_r_burst_counter2[12]),
        .I1(m_axi_full_r_burst_counter2[14]),
        .I2(m_axi_full_r_burst_counter2[13]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_13 ));
LUT3 #(
    .INIT(8'h01)) 
     \axi_to_bram_burst_counter[8]_i_14 
       (.I0(m_axi_full_r_burst_counter2[9]),
        .I1(m_axi_full_r_burst_counter2[11]),
        .I2(m_axi_full_r_burst_counter2[10]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \axi_to_bram_burst_counter[8]_i_15 
       (.I0(m_axi_full_r_burst_counter2[8]),
        .I1(axi_to_bram_burst_counter[8]),
        .I2(axi_to_bram_burst_counter[7]),
        .I3(m_axi_full_r_burst_counter2[7]),
        .I4(axi_to_bram_burst_counter[6]),
        .I5(m_axi_full_r_burst_counter2[6]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_15 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \axi_to_bram_burst_counter[8]_i_16 
       (.I0(m_axi_full_r_burst_counter2[3]),
        .I1(axi_to_bram_burst_counter[3]),
        .I2(axi_to_bram_burst_counter[5]),
        .I3(m_axi_full_r_burst_counter2[5]),
        .I4(axi_to_bram_burst_counter[4]),
        .I5(m_axi_full_r_burst_counter2[4]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_16 ));
LUT6 #(
    .INIT(64'h0990000000000990)) 
     \axi_to_bram_burst_counter[8]_i_17 
       (.I0(m_axi_full_r_burst_counter2[2]),
        .I1(axi_to_bram_burst_counter[2]),
        .I2(m_axi_full_data_burst_len[0]),
        .I3(axi_to_bram_burst_counter[0]),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(m_axi_full_r_burst_counter2[1]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_17 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \axi_to_bram_burst_counter[8]_i_4 
       (.I0(axi_to_bram_burst_counter[5]),
        .I1(axi_to_bram_burst_counter[4]),
        .I2(axi_to_bram_burst_counter[2]),
        .I3(axi_to_bram_burst_counter[0]),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(axi_to_bram_burst_counter[3]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_4 ));
LUT2 #(
    .INIT(4'h1)) 
     \axi_to_bram_burst_counter[8]_i_6 
       (.I0(m_axi_full_r_burst_counter2[31]),
        .I1(m_axi_full_r_burst_counter2[30]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_6 ));
LUT3 #(
    .INIT(8'h01)) 
     \axi_to_bram_burst_counter[8]_i_7 
       (.I0(m_axi_full_r_burst_counter2[27]),
        .I1(m_axi_full_r_burst_counter2[29]),
        .I2(m_axi_full_r_burst_counter2[28]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_7 ));
LUT3 #(
    .INIT(8'h01)) 
     \axi_to_bram_burst_counter[8]_i_8 
       (.I0(m_axi_full_r_burst_counter2[24]),
        .I1(m_axi_full_r_burst_counter2[26]),
        .I2(m_axi_full_r_burst_counter2[25]),
        .O(\n_0_axi_to_bram_burst_counter[8]_i_8 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_burst_counter_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(n_32_bram_block_design_inst),
        .Q(axi_to_bram_burst_counter[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_burst_counter_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(n_31_bram_block_design_inst),
        .Q(axi_to_bram_burst_counter[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_burst_counter_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(n_30_bram_block_design_inst),
        .Q(axi_to_bram_burst_counter[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_burst_counter_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(n_29_bram_block_design_inst),
        .Q(axi_to_bram_burst_counter[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_burst_counter_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(n_28_bram_block_design_inst),
        .Q(axi_to_bram_burst_counter[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_burst_counter_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(n_27_bram_block_design_inst),
        .Q(axi_to_bram_burst_counter[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_burst_counter_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(n_26_bram_block_design_inst),
        .Q(axi_to_bram_burst_counter[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_burst_counter_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(n_25_bram_block_design_inst),
        .Q(axi_to_bram_burst_counter[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_burst_counter_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(n_24_bram_block_design_inst),
        .Q(axi_to_bram_burst_counter[8]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \axi_to_bram_burst_counter_reg[8]_i_3 
       (.CI(\n_0_axi_to_bram_burst_counter_reg[8]_i_5 ),
        .CO({\NLW_axi_to_bram_burst_counter_reg[8]_i_3_CO_UNCONNECTED [3],\n_1_axi_to_bram_burst_counter_reg[8]_i_3 ,\n_2_axi_to_bram_burst_counter_reg[8]_i_3 ,\n_3_axi_to_bram_burst_counter_reg[8]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_to_bram_burst_counter_reg[8]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_axi_to_bram_burst_counter[8]_i_6 ,\n_0_axi_to_bram_burst_counter[8]_i_7 ,\n_0_axi_to_bram_burst_counter[8]_i_8 }));
CARRY4 \axi_to_bram_burst_counter_reg[8]_i_5 
       (.CI(\n_0_axi_to_bram_burst_counter_reg[8]_i_9 ),
        .CO({\n_0_axi_to_bram_burst_counter_reg[8]_i_5 ,\n_1_axi_to_bram_burst_counter_reg[8]_i_5 ,\n_2_axi_to_bram_burst_counter_reg[8]_i_5 ,\n_3_axi_to_bram_burst_counter_reg[8]_i_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_to_bram_burst_counter_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\n_0_axi_to_bram_burst_counter[8]_i_10 ,\n_0_axi_to_bram_burst_counter[8]_i_11 ,\n_0_axi_to_bram_burst_counter[8]_i_12 ,\n_0_axi_to_bram_burst_counter[8]_i_13 }));
CARRY4 \axi_to_bram_burst_counter_reg[8]_i_9 
       (.CI(1'b0),
        .CO({\n_0_axi_to_bram_burst_counter_reg[8]_i_9 ,\n_1_axi_to_bram_burst_counter_reg[8]_i_9 ,\n_2_axi_to_bram_burst_counter_reg[8]_i_9 ,\n_3_axi_to_bram_burst_counter_reg[8]_i_9 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_to_bram_burst_counter_reg[8]_i_9_O_UNCONNECTED [3:0]),
        .S({\n_0_axi_to_bram_burst_counter[8]_i_14 ,\n_0_axi_to_bram_burst_counter[8]_i_15 ,\n_0_axi_to_bram_burst_counter[8]_i_16 ,\n_0_axi_to_bram_burst_counter[8]_i_17 }));
LUT4 #(
    .INIT(16'h088C)) 
     axi_to_bram_enable_i_1
       (.I0(\n_0_sync_state_reg[0] ),
        .I1(n_0_m_axi_full_data_w_enable_i_3),
        .I2(\n_0_sync_state_reg[2] ),
        .I3(\n_0_sync_state_reg[1] ),
        .O(n_0_axi_to_bram_enable_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
     axi_to_bram_enable_i_2
       (.I0(\n_0_sync_state_reg[0] ),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(\n_0_sync_state_reg[2] ),
        .I3(enable_IBUF),
        .I4(\n_0_sync_state[7]_i_8 ),
        .I5(n_0_axi_to_bram_enable_i_3),
        .O(axi_to_bram_enable__0));
LUT6 #(
    .INIT(64'hEEFFFFFFE0E0E0E0)) 
     axi_to_bram_enable_i_3
       (.I0(\n_0_sync_state_reg[1] ),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(n_0_m_axi_full_data_r_enable_i_3),
        .I3(axi_to_bram_ready),
        .I4(\n_0_sync_state_reg[0] ),
        .I5(axi_to_bram_enable),
        .O(n_0_axi_to_bram_enable_i_3));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     axi_to_bram_enable_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_axi_to_bram_enable_i_1),
        .D(axi_to_bram_enable__0),
        .Q(axi_to_bram_enable),
        .R(\n_0_sync_state[7]_i_1 ));
LUT4 #(
    .INIT(16'h90FF)) 
     axi_to_bram_ready_i_1
       (.I0(\n_0_axi_to_bram_state_reg[0] ),
        .I1(\n_0_axi_to_bram_state_reg[2] ),
        .I2(\n_0_axi_to_bram_state[7]_i_4 ),
        .I3(s_axi_aresetn_IBUF),
        .O(n_0_axi_to_bram_ready_i_1));
LUT3 #(
    .INIT(8'hB8)) 
     axi_to_bram_ready_i_2
       (.I0(\n_0_axi_to_bram_state_reg[2] ),
        .I1(s_axi_aresetn_IBUF),
        .I2(axi_to_bram_ready),
        .O(n_0_axi_to_bram_ready_i_2));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     axi_to_bram_ready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_axi_to_bram_ready_i_1),
        .D(n_0_axi_to_bram_ready_i_2),
        .Q(axi_to_bram_ready),
        .R(1'b0));
LUT4 #(
    .INIT(16'h4555)) 
     \axi_to_bram_state[0]_i_1 
       (.I0(\n_0_axi_to_bram_state_reg[1] ),
        .I1(axi_to_bram_enable),
        .I2(\n_0_axi_to_bram_state_reg[2] ),
        .I3(\n_0_axi_to_bram_state_reg[0] ),
        .O(\n_0_axi_to_bram_state[0]_i_1 ));
LUT4 #(
    .INIT(16'h00D0)) 
     \axi_to_bram_state[1]_i_1 
       (.I0(\n_0_axi_to_bram_state_reg[2] ),
        .I1(axi_to_bram_enable),
        .I2(\n_0_axi_to_bram_state_reg[0] ),
        .I3(\n_0_axi_to_bram_state_reg[1] ),
        .O(\n_0_axi_to_bram_state[1]_i_1 ));
LUT4 #(
    .INIT(16'hFFD0)) 
     \axi_to_bram_state[2]_i_1 
       (.I0(\n_0_axi_to_bram_state_reg[0] ),
        .I1(axi_to_bram_enable),
        .I2(\n_0_axi_to_bram_state_reg[2] ),
        .I3(\n_0_axi_to_bram_state_reg[1] ),
        .O(\n_0_axi_to_bram_state[2]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \axi_to_bram_state[7]_i_2 
       (.I0(\n_0_axi_to_bram_state_reg[0] ),
        .I1(\n_0_axi_to_bram_state_reg[2] ),
        .I2(axi_to_bram_enable),
        .O(\n_0_axi_to_bram_state[7]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \axi_to_bram_state[7]_i_4 
       (.I0(\n_0_axi_to_bram_state_reg[3] ),
        .I1(\n_0_axi_to_bram_state_reg[7] ),
        .I2(\n_0_axi_to_bram_state_reg[6] ),
        .I3(\n_0_axi_to_bram_state_reg[4] ),
        .I4(\n_0_axi_to_bram_state_reg[5] ),
        .I5(\n_0_axi_to_bram_state_reg[1] ),
        .O(\n_0_axi_to_bram_state[7]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_state_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_14_bram_block_design_inst),
        .D(\n_0_axi_to_bram_state[0]_i_1 ),
        .Q(\n_0_axi_to_bram_state_reg[0] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_state_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_14_bram_block_design_inst),
        .D(\n_0_axi_to_bram_state[1]_i_1 ),
        .Q(\n_0_axi_to_bram_state_reg[1] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_state_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_14_bram_block_design_inst),
        .D(\n_0_axi_to_bram_state[2]_i_1 ),
        .Q(\n_0_axi_to_bram_state_reg[2] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_state_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_14_bram_block_design_inst),
        .D(\n_0_axi_to_bram_state[7]_i_2 ),
        .Q(\n_0_axi_to_bram_state_reg[3] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_state_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_14_bram_block_design_inst),
        .D(\n_0_axi_to_bram_state[7]_i_2 ),
        .Q(\n_0_axi_to_bram_state_reg[4] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_state_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_14_bram_block_design_inst),
        .D(\n_0_axi_to_bram_state[7]_i_2 ),
        .Q(\n_0_axi_to_bram_state_reg[5] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_state_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_14_bram_block_design_inst),
        .D(\n_0_axi_to_bram_state[7]_i_2 ),
        .Q(\n_0_axi_to_bram_state_reg[6] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \axi_to_bram_state_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_14_bram_block_design_inst),
        .D(\n_0_axi_to_bram_state[7]_i_2 ),
        .Q(\n_0_axi_to_bram_state_reg[7] ),
        .R(\n_0_sync_state[7]_i_1 ));
bram32_wrapper bram_block_design_inst
       (.CLK(s_axi_aclk_IBUF_BUFG),
        .CO(bram_to_axi_burst_counter1),
        .D({n_4_bram_block_design_inst,n_5_bram_block_design_inst,n_6_bram_block_design_inst,n_7_bram_block_design_inst,n_8_bram_block_design_inst,n_9_bram_block_design_inst,n_10_bram_block_design_inst,n_11_bram_block_design_inst,n_12_bram_block_design_inst}),
        .E(n_0_bram_block_design_inst),
        .I1(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .I10(axi_to_bram_enable),
        .I11(m_axi_full_data_burst_len[7:0]),
        .I12(axi_to_bram_burst_counter),
        .I13(\n_1_axi_to_bram_burst_counter_reg[8]_i_3 ),
        .I14(\n_0_axi_to_bram_burst_counter[4]_i_2 ),
        .I15(\n_0_axi_to_bram_burst_counter[5]_i_2 ),
        .I16(\n_0_axi_to_bram_burst_counter[8]_i_4 ),
        .I2(\n_0_bram_to_axi_state[7]_i_3 ),
        .I3(\n_0_bram_to_axi_burst_counter[4]_i_2 ),
        .I4(\n_0_bram_to_axi_burst_counter[5]_i_2 ),
        .I5(\n_0_bram_to_axi_burst_counter[8]_i_6 ),
        .I6(m_axi_full_bram_wlast),
        .I7(ha_axi_to_bram_axi_full_r_eq),
        .I8(\n_0_axi_to_bram_state[7]_i_4 ),
        .I9(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .O1(n_1_bram_block_design_inst),
        .O2(n_2_bram_block_design_inst),
        .O3(n_3_bram_block_design_inst),
        .O4(n_14_bram_block_design_inst),
        .O5(n_15_bram_block_design_inst),
        .O6({n_24_bram_block_design_inst,n_25_bram_block_design_inst,n_26_bram_block_design_inst,n_27_bram_block_design_inst,n_28_bram_block_design_inst,n_29_bram_block_design_inst,n_30_bram_block_design_inst,n_31_bram_block_design_inst,n_32_bram_block_design_inst}),
        .O7(n_33_bram_block_design_inst),
        .Q({\n_0_axi_to_bram_state_reg[2] ,\n_0_axi_to_bram_state_reg[1] ,\n_0_axi_to_bram_state_reg[0] }),
        .m_axi_full_bram_wvalid9_out(m_axi_full_bram_wvalid9_out),
        .out(bram_to_axi_burst_counter),
        .p_0_in10_in(m_axi_full_bram_wvalid),
        .p_0_in37_in(m_axi_full_bram_rready),
        .p_1_in(m_axi_full_bram_awvalid),
        .s_axi_aresetn_IBUF(s_axi_aresetn_IBUF),
        .s_axi_full_araddr(m_axi_full_bram_araddr),
        .s_axi_full_arlen(m_axi_full_data_arlen_OBUF),
        .s_axi_full_arvalid(m_axi_full_bram_arvalid),
        .s_axi_full_awaddr(m_axi_full_bram_awaddr),
        .s_axi_full_bready(m_axi_full_bram_bready),
        .s_axi_full_rdata(m_axi_full_bram_rdata),
        .s_axi_full_wdata(m_axi_full_bram_wdata));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[0]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][0] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[10]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][10] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[11]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][11] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[12]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][12] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[13]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][13] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[14]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][14] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[15]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][15] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[16]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][16] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[17]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][17] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[18]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][18] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[19]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][19] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[1]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][1] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[20]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][20] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[21]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][21] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[22]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][22] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[23]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][23] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[24]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][24] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[25]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][25] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[26]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][26] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[27]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][27] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[28]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][28] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[29]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][29] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[2]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][2] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[30]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][30] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[31]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][31] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[3]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][3] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[4]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][4] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[5]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][5] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[6]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][6] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[7]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][7] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[8]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][8] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[0][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_33_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[9]),
        .Q(\n_0_bram_to_axi_buffer_reg[0][9] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[0]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][0] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[10]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][10] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[11]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][11] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[12]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][12] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[13]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][13] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[14]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][14] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[15]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][15] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[16]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][16] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[17]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][17] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[18]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][18] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[19]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][19] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[1]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][1] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[20]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][20] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[21]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][21] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[22]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][22] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[23]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][23] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[24]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][24] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[25]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][25] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[26]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][26] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[27]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][27] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[28]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][28] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[29]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][29] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[2]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][2] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[30]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][30] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[31]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][31] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[3]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][3] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[4]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][4] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[5]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][5] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[6]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][6] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[7]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][7] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[8]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][8] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[1][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_3_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[9]),
        .Q(\n_0_bram_to_axi_buffer_reg[1][9] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[0]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][0] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[10]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][10] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[11]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][11] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[12]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][12] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[13]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][13] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[14]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][14] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[15]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][15] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[16]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][16] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[17]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][17] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[18]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][18] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[19]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][19] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[1]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][1] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[20]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][20] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[21]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][21] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[22]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][22] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[23]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][23] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[24]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][24] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[25]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][25] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[26]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][26] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[27]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][27] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[28]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][28] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[29]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][29] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[2]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][2] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[30]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][30] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[31]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][31] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[3]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][3] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[4]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][4] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[5]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][5] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[6]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][6] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[7]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][7] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[8]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][8] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[2][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[9]),
        .Q(\n_0_bram_to_axi_buffer_reg[2][9] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[0]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][0] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[10]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][10] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[11]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][11] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[12]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][12] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[13]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][13] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[14]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][14] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[15]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][15] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[16]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][16] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[17]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][17] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[18]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][18] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[19]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][19] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[1]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][1] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[20]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][20] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[21]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][21] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[22]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][22] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[23]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][23] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[24]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][24] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[25]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][25] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[26]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][26] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[27]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][27] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[28]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][28] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[29]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][29] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[2]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][2] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[30]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][30] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[31]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][31] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[3]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][3] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[4]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][4] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[5]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][5] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[6]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][6] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[7]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][7] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[8]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][8] ),
        .R(\n_0_sync_state[7]_i_1 ));
(* RAM_STYLE = "block" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_buffer_reg[3][9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_2_bram_block_design_inst),
        .D(m_axi_full_bram_rdata[9]),
        .Q(\n_0_bram_to_axi_buffer_reg[3][9] ),
        .R(\n_0_sync_state[7]_i_1 ));
LUT2 #(
    .INIT(4'h7)) 
     \bram_to_axi_burst_counter[4]_i_2 
       (.I0(bram_to_axi_burst_counter[0]),
        .I1(bram_to_axi_burst_counter[1]),
        .O(\n_0_bram_to_axi_burst_counter[4]_i_2 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \bram_to_axi_burst_counter[5]_i_2 
       (.I0(bram_to_axi_burst_counter[3]),
        .I1(bram_to_axi_burst_counter[1]),
        .I2(bram_to_axi_burst_counter[0]),
        .I3(bram_to_axi_burst_counter[2]),
        .I4(bram_to_axi_burst_counter[4]),
        .O(\n_0_bram_to_axi_burst_counter[5]_i_2 ));
LUT4 #(
    .INIT(16'h0800)) 
     \bram_to_axi_burst_counter[8]_i_1 
       (.I0(\n_0_bram_to_axi_burst_counter[8]_i_3 ),
        .I1(\n_0_bram_to_axi_state_reg[1] ),
        .I2(\n_0_bram_to_axi_state_reg[2] ),
        .I3(\n_0_bram_to_axi_state_reg[0] ),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_1 ));
LUT3 #(
    .INIT(8'h01)) 
     \bram_to_axi_burst_counter[8]_i_10 
       (.I0(m_axi_full_r_burst_counter2[24]),
        .I1(m_axi_full_r_burst_counter2[26]),
        .I2(m_axi_full_r_burst_counter2[25]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_10 ));
LUT3 #(
    .INIT(8'h01)) 
     \bram_to_axi_burst_counter[8]_i_12 
       (.I0(m_axi_full_r_burst_counter2[21]),
        .I1(m_axi_full_r_burst_counter2[23]),
        .I2(m_axi_full_r_burst_counter2[22]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_12 ));
LUT3 #(
    .INIT(8'h01)) 
     \bram_to_axi_burst_counter[8]_i_13 
       (.I0(m_axi_full_r_burst_counter2[18]),
        .I1(m_axi_full_r_burst_counter2[20]),
        .I2(m_axi_full_r_burst_counter2[19]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_13 ));
LUT3 #(
    .INIT(8'h01)) 
     \bram_to_axi_burst_counter[8]_i_14 
       (.I0(m_axi_full_r_burst_counter2[15]),
        .I1(m_axi_full_r_burst_counter2[17]),
        .I2(m_axi_full_r_burst_counter2[16]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_14 ));
LUT3 #(
    .INIT(8'h01)) 
     \bram_to_axi_burst_counter[8]_i_15 
       (.I0(m_axi_full_r_burst_counter2[12]),
        .I1(m_axi_full_r_burst_counter2[14]),
        .I2(m_axi_full_r_burst_counter2[13]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_15 ));
LUT3 #(
    .INIT(8'h01)) 
     \bram_to_axi_burst_counter[8]_i_19 
       (.I0(m_axi_full_r_burst_counter2[9]),
        .I1(m_axi_full_r_burst_counter2[11]),
        .I2(m_axi_full_r_burst_counter2[10]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_19 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \bram_to_axi_burst_counter[8]_i_20 
       (.I0(m_axi_full_r_burst_counter2[7]),
        .I1(bram_to_axi_burst_counter[7]),
        .I2(bram_to_axi_burst_counter[8]),
        .I3(m_axi_full_r_burst_counter2[8]),
        .I4(bram_to_axi_burst_counter[6]),
        .I5(m_axi_full_r_burst_counter2[6]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_20 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \bram_to_axi_burst_counter[8]_i_21 
       (.I0(bram_to_axi_burst_counter[4]),
        .I1(m_axi_full_r_burst_counter2[4]),
        .I2(bram_to_axi_burst_counter[3]),
        .I3(m_axi_full_r_burst_counter2[3]),
        .I4(m_axi_full_r_burst_counter2[5]),
        .I5(bram_to_axi_burst_counter[5]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_21 ));
LUT6 #(
    .INIT(64'h0990000000000990)) 
     \bram_to_axi_burst_counter[8]_i_22 
       (.I0(m_axi_full_r_burst_counter2[1]),
        .I1(bram_to_axi_burst_counter[1]),
        .I2(m_axi_full_data_burst_len[0]),
        .I3(bram_to_axi_burst_counter[0]),
        .I4(bram_to_axi_burst_counter[2]),
        .I5(m_axi_full_r_burst_counter2[2]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_22 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_26 
       (.I0(m_axi_full_data_burst_len[31]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_26 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_27 
       (.I0(m_axi_full_data_burst_len[30]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_27 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_28 
       (.I0(m_axi_full_data_burst_len[29]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_28 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_29 
       (.I0(m_axi_full_data_burst_len[28]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_29 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \bram_to_axi_burst_counter[8]_i_3 
       (.I0(\n_0_bram_to_axi_state_reg[5] ),
        .I1(\n_0_bram_to_axi_state_reg[4] ),
        .I2(\n_0_bram_to_axi_state_reg[6] ),
        .I3(\n_0_bram_to_axi_state_reg[7] ),
        .I4(\n_0_bram_to_axi_state_reg[3] ),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_30 
       (.I0(m_axi_full_data_burst_len[27]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_30 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_31 
       (.I0(m_axi_full_data_burst_len[26]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_31 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_32 
       (.I0(m_axi_full_data_burst_len[25]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_32 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_33 
       (.I0(m_axi_full_data_burst_len[24]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_33 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_34 
       (.I0(m_axi_full_data_burst_len[23]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_34 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_35 
       (.I0(m_axi_full_data_burst_len[22]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_35 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_36 
       (.I0(m_axi_full_data_burst_len[21]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_36 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_39 
       (.I0(m_axi_full_data_burst_len[20]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_39 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_40 
       (.I0(m_axi_full_data_burst_len[19]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_40 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_41 
       (.I0(m_axi_full_data_burst_len[18]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_41 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_42 
       (.I0(m_axi_full_data_burst_len[17]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_42 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_43 
       (.I0(m_axi_full_data_burst_len[16]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_43 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_44 
       (.I0(m_axi_full_data_burst_len[15]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_44 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_45 
       (.I0(m_axi_full_data_burst_len[14]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_45 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_46 
       (.I0(m_axi_full_data_burst_len[13]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_46 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_47 
       (.I0(m_axi_full_data_burst_len[12]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_47 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_48 
       (.I0(m_axi_full_data_burst_len[11]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_48 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_49 
       (.I0(m_axi_full_data_burst_len[10]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_49 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_50 
       (.I0(m_axi_full_data_burst_len[9]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_50 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_51 
       (.I0(m_axi_full_data_burst_len[8]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_51 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_52 
       (.I0(m_axi_full_data_burst_len[7]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_52 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_53 
       (.I0(m_axi_full_data_burst_len[6]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_53 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_54 
       (.I0(m_axi_full_data_burst_len[5]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_54 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_55 
       (.I0(m_axi_full_data_burst_len[4]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_55 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_56 
       (.I0(m_axi_full_data_burst_len[3]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_56 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_57 
       (.I0(m_axi_full_data_burst_len[2]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_57 ));
LUT1 #(
    .INIT(2'h1)) 
     \bram_to_axi_burst_counter[8]_i_58 
       (.I0(m_axi_full_data_burst_len[1]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_58 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \bram_to_axi_burst_counter[8]_i_6 
       (.I0(bram_to_axi_burst_counter[5]),
        .I1(bram_to_axi_burst_counter[4]),
        .I2(bram_to_axi_burst_counter[2]),
        .I3(bram_to_axi_burst_counter[0]),
        .I4(bram_to_axi_burst_counter[1]),
        .I5(bram_to_axi_burst_counter[3]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_6 ));
LUT2 #(
    .INIT(4'h1)) 
     \bram_to_axi_burst_counter[8]_i_8 
       (.I0(m_axi_full_r_burst_counter2[31]),
        .I1(m_axi_full_r_burst_counter2[30]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_8 ));
LUT3 #(
    .INIT(8'h01)) 
     \bram_to_axi_burst_counter[8]_i_9 
       (.I0(m_axi_full_r_burst_counter2[27]),
        .I1(m_axi_full_r_burst_counter2[29]),
        .I2(m_axi_full_r_burst_counter2[28]),
        .O(\n_0_bram_to_axi_burst_counter[8]_i_9 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_burst_counter_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .D(n_12_bram_block_design_inst),
        .Q(bram_to_axi_burst_counter[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_burst_counter_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .D(n_11_bram_block_design_inst),
        .Q(bram_to_axi_burst_counter[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_burst_counter_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .D(n_10_bram_block_design_inst),
        .Q(bram_to_axi_burst_counter[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_burst_counter_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .D(n_9_bram_block_design_inst),
        .Q(bram_to_axi_burst_counter[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_burst_counter_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .D(n_8_bram_block_design_inst),
        .Q(bram_to_axi_burst_counter[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_burst_counter_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .D(n_7_bram_block_design_inst),
        .Q(bram_to_axi_burst_counter[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_burst_counter_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .D(n_6_bram_block_design_inst),
        .Q(bram_to_axi_burst_counter[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_burst_counter_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .D(n_5_bram_block_design_inst),
        .Q(bram_to_axi_burst_counter[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_burst_counter_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .D(n_4_bram_block_design_inst),
        .Q(bram_to_axi_burst_counter[8]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_11 
       (.CI(1'b0),
        .CO({\n_0_bram_to_axi_burst_counter_reg[8]_i_11 ,\n_1_bram_to_axi_burst_counter_reg[8]_i_11 ,\n_2_bram_to_axi_burst_counter_reg[8]_i_11 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bram_to_axi_burst_counter_reg[8]_i_11_O_UNCONNECTED [3:0]),
        .S({\n_0_bram_to_axi_burst_counter[8]_i_19 ,\n_0_bram_to_axi_burst_counter[8]_i_20 ,\n_0_bram_to_axi_burst_counter[8]_i_21 ,\n_0_bram_to_axi_burst_counter[8]_i_22 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_16 
       (.CI(\n_0_bram_to_axi_burst_counter_reg[8]_i_17 ),
        .CO({\NLW_bram_to_axi_burst_counter_reg[8]_i_16_CO_UNCONNECTED [3:2],\n_2_bram_to_axi_burst_counter_reg[8]_i_16 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_full_data_burst_len[30:29]}),
        .O({\NLW_bram_to_axi_burst_counter_reg[8]_i_16_O_UNCONNECTED [3],m_axi_full_r_burst_counter2[31:29]}),
        .S({1'b0,\n_0_bram_to_axi_burst_counter[8]_i_26 ,\n_0_bram_to_axi_burst_counter[8]_i_27 ,\n_0_bram_to_axi_burst_counter[8]_i_28 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_17 
       (.CI(\n_0_bram_to_axi_burst_counter_reg[8]_i_18 ),
        .CO({\n_0_bram_to_axi_burst_counter_reg[8]_i_17 ,\n_1_bram_to_axi_burst_counter_reg[8]_i_17 ,\n_2_bram_to_axi_burst_counter_reg[8]_i_17 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_17 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_burst_len[28:25]),
        .O(m_axi_full_r_burst_counter2[28:25]),
        .S({\n_0_bram_to_axi_burst_counter[8]_i_29 ,\n_0_bram_to_axi_burst_counter[8]_i_30 ,\n_0_bram_to_axi_burst_counter[8]_i_31 ,\n_0_bram_to_axi_burst_counter[8]_i_32 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_18 
       (.CI(\n_0_bram_to_axi_burst_counter_reg[8]_i_23 ),
        .CO({\n_0_bram_to_axi_burst_counter_reg[8]_i_18 ,\n_1_bram_to_axi_burst_counter_reg[8]_i_18 ,\n_2_bram_to_axi_burst_counter_reg[8]_i_18 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_18 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_burst_len[24:21]),
        .O(m_axi_full_r_burst_counter2[24:21]),
        .S({\n_0_bram_to_axi_burst_counter[8]_i_33 ,\n_0_bram_to_axi_burst_counter[8]_i_34 ,\n_0_bram_to_axi_burst_counter[8]_i_35 ,\n_0_bram_to_axi_burst_counter[8]_i_36 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_23 
       (.CI(\n_0_bram_to_axi_burst_counter_reg[8]_i_24 ),
        .CO({\n_0_bram_to_axi_burst_counter_reg[8]_i_23 ,\n_1_bram_to_axi_burst_counter_reg[8]_i_23 ,\n_2_bram_to_axi_burst_counter_reg[8]_i_23 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_23 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_burst_len[20:17]),
        .O(m_axi_full_r_burst_counter2[20:17]),
        .S({\n_0_bram_to_axi_burst_counter[8]_i_39 ,\n_0_bram_to_axi_burst_counter[8]_i_40 ,\n_0_bram_to_axi_burst_counter[8]_i_41 ,\n_0_bram_to_axi_burst_counter[8]_i_42 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_24 
       (.CI(\n_0_bram_to_axi_burst_counter_reg[8]_i_25 ),
        .CO({\n_0_bram_to_axi_burst_counter_reg[8]_i_24 ,\n_1_bram_to_axi_burst_counter_reg[8]_i_24 ,\n_2_bram_to_axi_burst_counter_reg[8]_i_24 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_24 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_burst_len[16:13]),
        .O(m_axi_full_r_burst_counter2[16:13]),
        .S({\n_0_bram_to_axi_burst_counter[8]_i_43 ,\n_0_bram_to_axi_burst_counter[8]_i_44 ,\n_0_bram_to_axi_burst_counter[8]_i_45 ,\n_0_bram_to_axi_burst_counter[8]_i_46 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_25 
       (.CI(\n_0_bram_to_axi_burst_counter_reg[8]_i_37 ),
        .CO({\n_0_bram_to_axi_burst_counter_reg[8]_i_25 ,\n_1_bram_to_axi_burst_counter_reg[8]_i_25 ,\n_2_bram_to_axi_burst_counter_reg[8]_i_25 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_25 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_burst_len[12:9]),
        .O(m_axi_full_r_burst_counter2[12:9]),
        .S({\n_0_bram_to_axi_burst_counter[8]_i_47 ,\n_0_bram_to_axi_burst_counter[8]_i_48 ,\n_0_bram_to_axi_burst_counter[8]_i_49 ,\n_0_bram_to_axi_burst_counter[8]_i_50 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_37 
       (.CI(\n_0_bram_to_axi_burst_counter_reg[8]_i_38 ),
        .CO({\n_0_bram_to_axi_burst_counter_reg[8]_i_37 ,\n_1_bram_to_axi_burst_counter_reg[8]_i_37 ,\n_2_bram_to_axi_burst_counter_reg[8]_i_37 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_37 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_burst_len[8:5]),
        .O(m_axi_full_r_burst_counter2[8:5]),
        .S({\n_0_bram_to_axi_burst_counter[8]_i_51 ,\n_0_bram_to_axi_burst_counter[8]_i_52 ,\n_0_bram_to_axi_burst_counter[8]_i_53 ,\n_0_bram_to_axi_burst_counter[8]_i_54 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_38 
       (.CI(1'b0),
        .CO({\n_0_bram_to_axi_burst_counter_reg[8]_i_38 ,\n_1_bram_to_axi_burst_counter_reg[8]_i_38 ,\n_2_bram_to_axi_burst_counter_reg[8]_i_38 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_38 }),
        .CYINIT(m_axi_full_data_burst_len[0]),
        .DI(m_axi_full_data_burst_len[4:1]),
        .O(m_axi_full_r_burst_counter2[4:1]),
        .S({\n_0_bram_to_axi_burst_counter[8]_i_55 ,\n_0_bram_to_axi_burst_counter[8]_i_56 ,\n_0_bram_to_axi_burst_counter[8]_i_57 ,\n_0_bram_to_axi_burst_counter[8]_i_58 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_5 
       (.CI(\n_0_bram_to_axi_burst_counter_reg[8]_i_7 ),
        .CO({\NLW_bram_to_axi_burst_counter_reg[8]_i_5_CO_UNCONNECTED [3],bram_to_axi_burst_counter1,\n_2_bram_to_axi_burst_counter_reg[8]_i_5 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bram_to_axi_burst_counter_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_bram_to_axi_burst_counter[8]_i_8 ,\n_0_bram_to_axi_burst_counter[8]_i_9 ,\n_0_bram_to_axi_burst_counter[8]_i_10 }));
CARRY4 \bram_to_axi_burst_counter_reg[8]_i_7 
       (.CI(\n_0_bram_to_axi_burst_counter_reg[8]_i_11 ),
        .CO({\n_0_bram_to_axi_burst_counter_reg[8]_i_7 ,\n_1_bram_to_axi_burst_counter_reg[8]_i_7 ,\n_2_bram_to_axi_burst_counter_reg[8]_i_7 ,\n_3_bram_to_axi_burst_counter_reg[8]_i_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bram_to_axi_burst_counter_reg[8]_i_7_O_UNCONNECTED [3:0]),
        .S({\n_0_bram_to_axi_burst_counter[8]_i_12 ,\n_0_bram_to_axi_burst_counter[8]_i_13 ,\n_0_bram_to_axi_burst_counter[8]_i_14 ,\n_0_bram_to_axi_burst_counter[8]_i_15 }));
LUT4 #(
    .INIT(16'h0288)) 
     bram_to_axi_enable_i_1
       (.I0(n_0_m_axi_full_data_w_enable_i_3),
        .I1(\n_0_sync_state_reg[0] ),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .O(n_0_bram_to_axi_enable_i_1));
LUT6 #(
    .INIT(64'hCFFF88FFCFFF8800)) 
     bram_to_axi_enable_i_2
       (.I0(n_0_m_axi_full_data_w_enable_i_5),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(bram_to_axi_ready),
        .I3(\n_0_sync_state_reg[0] ),
        .I4(bram_to_axi_enable),
        .I5(n_0_bram_to_axi_enable_i_3),
        .O(bram_to_axi_enable__0));
LUT3 #(
    .INIT(8'h01)) 
     bram_to_axi_enable_i_3
       (.I0(m_axi_full_data_r_enable),
        .I1(axi_to_bram_enable),
        .I2(ha_write_read_flag),
        .O(n_0_bram_to_axi_enable_i_3));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     bram_to_axi_enable_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_to_axi_enable_i_1),
        .D(bram_to_axi_enable__0),
        .Q(bram_to_axi_enable),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'h82)) 
     bram_to_axi_ready_i_1
       (.I0(n_0_m_axi_full_bram_arvalid_i_3),
        .I1(\n_0_bram_to_axi_state_reg[0] ),
        .I2(\n_0_bram_to_axi_state_reg[2] ),
        .O(n_0_bram_to_axi_ready_i_1));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     bram_to_axi_ready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_bram_to_axi_ready_i_1),
        .D(\n_0_bram_to_axi_state_reg[2] ),
        .Q(bram_to_axi_ready),
        .R(\n_0_sync_state[7]_i_1 ));
LUT4 #(
    .INIT(16'h5155)) 
     \bram_to_axi_state[0]_i_1 
       (.I0(\n_0_bram_to_axi_state_reg[1] ),
        .I1(\n_0_bram_to_axi_state_reg[2] ),
        .I2(bram_to_axi_enable),
        .I3(\n_0_bram_to_axi_state_reg[0] ),
        .O(\n_0_bram_to_axi_state[0]_i_1 ));
LUT4 #(
    .INIT(16'h4044)) 
     \bram_to_axi_state[1]_i_1 
       (.I0(\n_0_bram_to_axi_state_reg[1] ),
        .I1(\n_0_bram_to_axi_state_reg[0] ),
        .I2(bram_to_axi_enable),
        .I3(\n_0_bram_to_axi_state_reg[2] ),
        .O(\n_0_bram_to_axi_state[1]_i_1 ));
LUT4 #(
    .INIT(16'hFFC4)) 
     \bram_to_axi_state[2]_i_1 
       (.I0(\n_0_bram_to_axi_state_reg[0] ),
        .I1(\n_0_bram_to_axi_state_reg[2] ),
        .I2(bram_to_axi_enable),
        .I3(\n_0_bram_to_axi_state_reg[1] ),
        .O(\n_0_bram_to_axi_state[2]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \bram_to_axi_state[7]_i_2 
       (.I0(\n_0_bram_to_axi_state_reg[0] ),
        .I1(bram_to_axi_enable),
        .I2(\n_0_bram_to_axi_state_reg[2] ),
        .O(\n_0_bram_to_axi_state[7]_i_2 ));
LUT5 #(
    .INIT(32'h2AA80A88)) 
     \bram_to_axi_state[7]_i_3 
       (.I0(n_0_m_axi_full_bram_arvalid_i_3),
        .I1(\n_0_bram_to_axi_state_reg[2] ),
        .I2(\n_0_bram_to_axi_state_reg[0] ),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_bram_arvalid),
        .O(\n_0_bram_to_axi_state[7]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_state_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_1_bram_block_design_inst),
        .D(\n_0_bram_to_axi_state[0]_i_1 ),
        .Q(\n_0_bram_to_axi_state_reg[0] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_state_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_1_bram_block_design_inst),
        .D(\n_0_bram_to_axi_state[1]_i_1 ),
        .Q(\n_0_bram_to_axi_state_reg[1] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_state_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_1_bram_block_design_inst),
        .D(\n_0_bram_to_axi_state[2]_i_1 ),
        .Q(\n_0_bram_to_axi_state_reg[2] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_state_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_1_bram_block_design_inst),
        .D(\n_0_bram_to_axi_state[7]_i_2 ),
        .Q(\n_0_bram_to_axi_state_reg[3] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_state_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_1_bram_block_design_inst),
        .D(\n_0_bram_to_axi_state[7]_i_2 ),
        .Q(\n_0_bram_to_axi_state_reg[4] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_state_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_1_bram_block_design_inst),
        .D(\n_0_bram_to_axi_state[7]_i_2 ),
        .Q(\n_0_bram_to_axi_state_reg[5] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_state_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_1_bram_block_design_inst),
        .D(\n_0_bram_to_axi_state[7]_i_2 ),
        .Q(\n_0_bram_to_axi_state_reg[6] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \bram_to_axi_state_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_1_bram_block_design_inst),
        .D(\n_0_bram_to_axi_state[7]_i_2 ),
        .Q(\n_0_bram_to_axi_state_reg[7] ),
        .R(\n_0_sync_state[7]_i_1 ));
IBUF enable_IBUF_inst
       (.I(enable),
        .O(enable_IBUF));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[0]_i_1 
       (.I0(ha_operation_mode[0]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[0]),
        .O(\n_0_ha_operation_mode[0]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[10]_i_1 
       (.I0(ha_operation_mode[10]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[10]),
        .O(\n_0_ha_operation_mode[10]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[11]_i_1 
       (.I0(ha_operation_mode[11]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[11]),
        .O(\n_0_ha_operation_mode[11]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[12]_i_1 
       (.I0(ha_operation_mode[12]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[12]),
        .O(\n_0_ha_operation_mode[12]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[13]_i_1 
       (.I0(ha_operation_mode[13]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[13]),
        .O(\n_0_ha_operation_mode[13]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[14]_i_1 
       (.I0(ha_operation_mode[14]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[14]),
        .O(\n_0_ha_operation_mode[14]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[15]_i_1 
       (.I0(ha_operation_mode[15]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[15]),
        .O(\n_0_ha_operation_mode[15]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[16]_i_1 
       (.I0(ha_operation_mode[16]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[16]),
        .O(\n_0_ha_operation_mode[16]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[17]_i_1 
       (.I0(ha_operation_mode[17]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[17]),
        .O(\n_0_ha_operation_mode[17]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[18]_i_1 
       (.I0(ha_operation_mode[18]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[18]),
        .O(\n_0_ha_operation_mode[18]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[19]_i_1 
       (.I0(ha_operation_mode[19]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[19]),
        .O(\n_0_ha_operation_mode[19]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[1]_i_1 
       (.I0(ha_operation_mode[1]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[1]),
        .O(\n_0_ha_operation_mode[1]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[20]_i_1 
       (.I0(ha_operation_mode[20]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[20]),
        .O(\n_0_ha_operation_mode[20]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[21]_i_1 
       (.I0(ha_operation_mode[21]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[21]),
        .O(\n_0_ha_operation_mode[21]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[22]_i_1 
       (.I0(ha_operation_mode[22]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[22]),
        .O(\n_0_ha_operation_mode[22]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[23]_i_1 
       (.I0(ha_operation_mode[23]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[23]),
        .O(\n_0_ha_operation_mode[23]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[24]_i_1 
       (.I0(ha_operation_mode[24]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[24]),
        .O(\n_0_ha_operation_mode[24]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[25]_i_1 
       (.I0(ha_operation_mode[25]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[25]),
        .O(\n_0_ha_operation_mode[25]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[26]_i_1 
       (.I0(ha_operation_mode[26]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[26]),
        .O(\n_0_ha_operation_mode[26]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[27]_i_1 
       (.I0(ha_operation_mode[27]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[27]),
        .O(\n_0_ha_operation_mode[27]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[28]_i_1 
       (.I0(ha_operation_mode[28]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[28]),
        .O(\n_0_ha_operation_mode[28]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[29]_i_1 
       (.I0(ha_operation_mode[29]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[29]),
        .O(\n_0_ha_operation_mode[29]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[2]_i_1 
       (.I0(ha_operation_mode[2]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[2]),
        .O(\n_0_ha_operation_mode[2]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[30]_i_1 
       (.I0(ha_operation_mode[30]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[30]),
        .O(\n_0_ha_operation_mode[30]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \ha_operation_mode[31]_i_1 
       (.I0(\n_0_s_axi_lite_registers_w_state_reg[0] ),
        .I1(\n_0_s_axi_lite_registers_w_state_reg[1] ),
        .O(\n_0_ha_operation_mode[31]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[31]_i_2 
       (.I0(ha_operation_mode[31]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[31]),
        .O(\n_0_ha_operation_mode[31]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFEFFF)) 
     \ha_operation_mode[31]_i_3 
       (.I0(\n_0_ha_operation_mode[31]_i_4 ),
        .I1(s_axi_lite_registers_awaddr_reg[3]),
        .I2(s_axi_lite_registers_wready_OBUF),
        .I3(s_axi_lite_registers_wvalid_IBUF),
        .I4(s_axi_lite_registers_awaddr_reg[2]),
        .O(\n_0_ha_operation_mode[31]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \ha_operation_mode[31]_i_4 
       (.I0(s_axi_lite_registers_awaddr_reg[4]),
        .I1(s_axi_lite_registers_awaddr_reg[7]),
        .I2(s_axi_lite_registers_awaddr_reg[0]),
        .I3(s_axi_lite_registers_awaddr_reg[1]),
        .I4(s_axi_lite_registers_awaddr_reg[5]),
        .I5(s_axi_lite_registers_awaddr_reg[6]),
        .O(\n_0_ha_operation_mode[31]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[3]_i_1 
       (.I0(ha_operation_mode[3]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[3]),
        .O(\n_0_ha_operation_mode[3]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[4]_i_1 
       (.I0(ha_operation_mode[4]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[4]),
        .O(\n_0_ha_operation_mode[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[5]_i_1 
       (.I0(ha_operation_mode[5]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[5]),
        .O(\n_0_ha_operation_mode[5]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[6]_i_1 
       (.I0(ha_operation_mode[6]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[6]),
        .O(\n_0_ha_operation_mode[6]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[7]_i_1 
       (.I0(ha_operation_mode[7]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[7]),
        .O(\n_0_ha_operation_mode[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[8]_i_1 
       (.I0(ha_operation_mode[8]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[8]),
        .O(\n_0_ha_operation_mode[8]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_operation_mode[9]_i_1 
       (.I0(ha_operation_mode[9]),
        .I1(\n_0_ha_operation_mode[31]_i_3 ),
        .I2(s_axi_lite_registers_wdata_IBUF[9]),
        .O(\n_0_ha_operation_mode[9]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[0]_i_1 ),
        .Q(ha_operation_mode[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[10]_i_1 ),
        .Q(ha_operation_mode[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[11]_i_1 ),
        .Q(ha_operation_mode[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[12]_i_1 ),
        .Q(ha_operation_mode[12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[13]_i_1 ),
        .Q(ha_operation_mode[13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[14]_i_1 ),
        .Q(ha_operation_mode[14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[15]_i_1 ),
        .Q(ha_operation_mode[15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[16]_i_1 ),
        .Q(ha_operation_mode[16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[17]_i_1 ),
        .Q(ha_operation_mode[17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[18]_i_1 ),
        .Q(ha_operation_mode[18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[19]_i_1 ),
        .Q(ha_operation_mode[19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[1]_i_1 ),
        .Q(ha_operation_mode[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[20]_i_1 ),
        .Q(ha_operation_mode[20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[21]_i_1 ),
        .Q(ha_operation_mode[21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[22]_i_1 ),
        .Q(ha_operation_mode[22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[23]_i_1 ),
        .Q(ha_operation_mode[23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[24]_i_1 ),
        .Q(ha_operation_mode[24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[25]_i_1 ),
        .Q(ha_operation_mode[25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[26]_i_1 ),
        .Q(ha_operation_mode[26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[27]_i_1 ),
        .Q(ha_operation_mode[27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[28]_i_1 ),
        .Q(ha_operation_mode[28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[29]_i_1 ),
        .Q(ha_operation_mode[29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[2]_i_1 ),
        .Q(ha_operation_mode[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[30]_i_1 ),
        .Q(ha_operation_mode[30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[31]_i_2 ),
        .Q(ha_operation_mode[31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[3]_i_1 ),
        .Q(ha_operation_mode[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[4]_i_1 ),
        .Q(ha_operation_mode[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[5]_i_1 ),
        .Q(ha_operation_mode[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[6]_i_1 ),
        .Q(ha_operation_mode[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[7]_i_1 ),
        .Q(ha_operation_mode[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[8]_i_1 ),
        .Q(ha_operation_mode[8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_operation_mode_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_operation_mode[9]_i_1 ),
        .Q(ha_operation_mode[9]),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[0]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[0]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[0]),
        .O(\n_0_ha_read_address[0]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[10]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[10]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[10]),
        .O(\n_0_ha_read_address[10]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[11]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[11]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[11]),
        .O(\n_0_ha_read_address[11]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[12]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[12]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[12]),
        .O(\n_0_ha_read_address[12]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[13]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[13]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[13]),
        .O(\n_0_ha_read_address[13]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[14]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[14]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[14]),
        .O(\n_0_ha_read_address[14]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[15]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[15]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[15]),
        .O(\n_0_ha_read_address[15]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[16]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[16]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[16]),
        .O(\n_0_ha_read_address[16]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[17]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[17]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[17]),
        .O(\n_0_ha_read_address[17]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[18]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[18]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[18]),
        .O(\n_0_ha_read_address[18]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[19]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[19]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[19]),
        .O(\n_0_ha_read_address[19]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[1]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[1]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[1]),
        .O(\n_0_ha_read_address[1]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[20]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[20]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[20]),
        .O(\n_0_ha_read_address[20]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[21]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[21]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[21]),
        .O(\n_0_ha_read_address[21]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[22]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[22]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[22]),
        .O(\n_0_ha_read_address[22]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[23]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[23]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[23]),
        .O(\n_0_ha_read_address[23]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[24]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[24]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[24]),
        .O(\n_0_ha_read_address[24]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[25]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[25]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[25]),
        .O(\n_0_ha_read_address[25]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[26]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[26]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[26]),
        .O(\n_0_ha_read_address[26]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[27]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[27]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[27]),
        .O(\n_0_ha_read_address[27]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[28]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[28]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[28]),
        .O(\n_0_ha_read_address[28]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[29]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[29]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[29]),
        .O(\n_0_ha_read_address[29]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[2]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[2]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[2]),
        .O(\n_0_ha_read_address[2]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[30]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[30]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[30]),
        .O(\n_0_ha_read_address[30]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[31]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[31]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[31]),
        .O(\n_0_ha_read_address[31]_i_1 ));
LUT6 #(
    .INIT(64'h0020000000000000)) 
     \ha_read_address[31]_i_2 
       (.I0(\n_0_ha_read_address[31]_i_3 ),
        .I1(s_axi_lite_registers_awaddr_reg[3]),
        .I2(s_axi_lite_registers_awaddr_reg[4]),
        .I3(s_axi_lite_registers_awaddr_reg[2]),
        .I4(s_axi_lite_registers_wvalid_IBUF),
        .I5(s_axi_lite_registers_wready_OBUF),
        .O(\n_0_ha_read_address[31]_i_2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \ha_read_address[31]_i_3 
       (.I0(s_axi_lite_registers_awaddr_reg[6]),
        .I1(s_axi_lite_registers_awaddr_reg[5]),
        .I2(s_axi_lite_registers_awaddr_reg[1]),
        .I3(s_axi_lite_registers_awaddr_reg[0]),
        .I4(s_axi_lite_registers_awaddr_reg[7]),
        .O(\n_0_ha_read_address[31]_i_3 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[3]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[3]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[3]),
        .O(\n_0_ha_read_address[3]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[4]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[4]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[4]),
        .O(\n_0_ha_read_address[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[5]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[5]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[5]),
        .O(\n_0_ha_read_address[5]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[6]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[6]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[6]),
        .O(\n_0_ha_read_address[6]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[7]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[7]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[7]),
        .O(\n_0_ha_read_address[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[8]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[8]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[8]),
        .O(\n_0_ha_read_address[8]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_read_address[9]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[9]),
        .I1(\n_0_ha_read_address[31]_i_2 ),
        .I2(ha_read_address[9]),
        .O(\n_0_ha_read_address[9]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[0]_i_1 ),
        .Q(ha_read_address[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[10]_i_1 ),
        .Q(ha_read_address[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[11]_i_1 ),
        .Q(ha_read_address[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[12]_i_1 ),
        .Q(ha_read_address[12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[13]_i_1 ),
        .Q(ha_read_address[13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[14]_i_1 ),
        .Q(ha_read_address[14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[15]_i_1 ),
        .Q(ha_read_address[15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[16]_i_1 ),
        .Q(ha_read_address[16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[17]_i_1 ),
        .Q(ha_read_address[17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[18]_i_1 ),
        .Q(ha_read_address[18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[19]_i_1 ),
        .Q(ha_read_address[19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[1]_i_1 ),
        .Q(ha_read_address[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[20]_i_1 ),
        .Q(ha_read_address[20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[21]_i_1 ),
        .Q(ha_read_address[21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[22]_i_1 ),
        .Q(ha_read_address[22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[23]_i_1 ),
        .Q(ha_read_address[23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[24]_i_1 ),
        .Q(ha_read_address[24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[25]_i_1 ),
        .Q(ha_read_address[25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[26]_i_1 ),
        .Q(ha_read_address[26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[27]_i_1 ),
        .Q(ha_read_address[27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[28]_i_1 ),
        .Q(ha_read_address[28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[29]_i_1 ),
        .Q(ha_read_address[29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[2]_i_1 ),
        .Q(ha_read_address[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[30]_i_1 ),
        .Q(ha_read_address[30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[31]_i_1 ),
        .Q(ha_read_address[31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[3]_i_1 ),
        .Q(ha_read_address[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[4]_i_1 ),
        .Q(ha_read_address[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[5]_i_1 ),
        .Q(ha_read_address[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[6]_i_1 ),
        .Q(ha_read_address[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[7]_i_1 ),
        .Q(ha_read_address[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[8]_i_1 ),
        .Q(ha_read_address[8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_read_address_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_read_address[9]_i_1 ),
        .Q(ha_read_address[9]),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[0]_i_1 
       (.I0(ha_transfer_size[0]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[0]),
        .O(\n_0_ha_transfer_size[0]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[10]_i_1 
       (.I0(ha_transfer_size[10]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[10]),
        .O(\n_0_ha_transfer_size[10]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[11]_i_1 
       (.I0(ha_transfer_size[11]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[11]),
        .O(\n_0_ha_transfer_size[11]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[12]_i_1 
       (.I0(ha_transfer_size[12]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[12]),
        .O(\n_0_ha_transfer_size[12]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[13]_i_1 
       (.I0(ha_transfer_size[13]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[13]),
        .O(\n_0_ha_transfer_size[13]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[14]_i_1 
       (.I0(ha_transfer_size[14]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[14]),
        .O(\n_0_ha_transfer_size[14]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[15]_i_1 
       (.I0(ha_transfer_size[15]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[15]),
        .O(\n_0_ha_transfer_size[15]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[16]_i_1 
       (.I0(ha_transfer_size[16]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[16]),
        .O(\n_0_ha_transfer_size[16]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[17]_i_1 
       (.I0(ha_transfer_size[17]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[17]),
        .O(\n_0_ha_transfer_size[17]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[18]_i_1 
       (.I0(ha_transfer_size[18]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[18]),
        .O(\n_0_ha_transfer_size[18]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[19]_i_1 
       (.I0(ha_transfer_size[19]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[19]),
        .O(\n_0_ha_transfer_size[19]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[1]_i_1 
       (.I0(ha_transfer_size[1]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[1]),
        .O(\n_0_ha_transfer_size[1]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[20]_i_1 
       (.I0(ha_transfer_size[20]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[20]),
        .O(\n_0_ha_transfer_size[20]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[21]_i_1 
       (.I0(ha_transfer_size[21]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[21]),
        .O(\n_0_ha_transfer_size[21]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[22]_i_1 
       (.I0(ha_transfer_size[22]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[22]),
        .O(\n_0_ha_transfer_size[22]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[23]_i_1 
       (.I0(ha_transfer_size[23]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[23]),
        .O(\n_0_ha_transfer_size[23]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[24]_i_1 
       (.I0(ha_transfer_size[24]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[24]),
        .O(\n_0_ha_transfer_size[24]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[25]_i_1 
       (.I0(ha_transfer_size[25]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[25]),
        .O(\n_0_ha_transfer_size[25]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[26]_i_1 
       (.I0(ha_transfer_size[26]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[26]),
        .O(\n_0_ha_transfer_size[26]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[27]_i_1 
       (.I0(ha_transfer_size[27]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[27]),
        .O(\n_0_ha_transfer_size[27]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[28]_i_1 
       (.I0(ha_transfer_size[28]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[28]),
        .O(\n_0_ha_transfer_size[28]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[29]_i_1 
       (.I0(ha_transfer_size[29]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[29]),
        .O(\n_0_ha_transfer_size[29]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[2]_i_1 
       (.I0(ha_transfer_size[2]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[2]),
        .O(\n_0_ha_transfer_size[2]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[30]_i_1 
       (.I0(ha_transfer_size[30]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[30]),
        .O(\n_0_ha_transfer_size[30]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[31]_i_1 
       (.I0(ha_transfer_size[31]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[31]),
        .O(\n_0_ha_transfer_size[31]_i_1 ));
LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     \ha_transfer_size[31]_i_2 
       (.I0(s_axi_lite_registers_wready_OBUF),
        .I1(s_axi_lite_registers_wvalid_IBUF),
        .I2(s_axi_lite_registers_awaddr_reg[2]),
        .I3(\n_0_ha_operation_mode[31]_i_4 ),
        .I4(s_axi_lite_registers_awaddr_reg[3]),
        .O(\n_0_ha_transfer_size[31]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[3]_i_1 
       (.I0(ha_transfer_size[3]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[3]),
        .O(\n_0_ha_transfer_size[3]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[4]_i_1 
       (.I0(ha_transfer_size[4]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[4]),
        .O(\n_0_ha_transfer_size[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[5]_i_1 
       (.I0(ha_transfer_size[5]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[5]),
        .O(\n_0_ha_transfer_size[5]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[6]_i_1 
       (.I0(ha_transfer_size[6]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[6]),
        .O(\n_0_ha_transfer_size[6]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[7]_i_1 
       (.I0(ha_transfer_size[7]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[7]),
        .O(\n_0_ha_transfer_size[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[8]_i_1 
       (.I0(ha_transfer_size[8]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[8]),
        .O(\n_0_ha_transfer_size[8]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_transfer_size[9]_i_1 
       (.I0(ha_transfer_size[9]),
        .I1(\n_0_ha_transfer_size[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[9]),
        .O(\n_0_ha_transfer_size[9]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[0]_i_1 ),
        .Q(ha_transfer_size[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[10]_i_1 ),
        .Q(ha_transfer_size[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[11]_i_1 ),
        .Q(ha_transfer_size[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[12]_i_1 ),
        .Q(ha_transfer_size[12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[13]_i_1 ),
        .Q(ha_transfer_size[13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[14]_i_1 ),
        .Q(ha_transfer_size[14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[15]_i_1 ),
        .Q(ha_transfer_size[15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[16]_i_1 ),
        .Q(ha_transfer_size[16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[17]_i_1 ),
        .Q(ha_transfer_size[17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[18]_i_1 ),
        .Q(ha_transfer_size[18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[19]_i_1 ),
        .Q(ha_transfer_size[19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[1]_i_1 ),
        .Q(ha_transfer_size[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[20]_i_1 ),
        .Q(ha_transfer_size[20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[21]_i_1 ),
        .Q(ha_transfer_size[21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[22]_i_1 ),
        .Q(ha_transfer_size[22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[23]_i_1 ),
        .Q(ha_transfer_size[23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[24]_i_1 ),
        .Q(ha_transfer_size[24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[25]_i_1 ),
        .Q(ha_transfer_size[25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[26]_i_1 ),
        .Q(ha_transfer_size[26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[27]_i_1 ),
        .Q(ha_transfer_size[27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[28]_i_1 ),
        .Q(ha_transfer_size[28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[29]_i_1 ),
        .Q(ha_transfer_size[29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[2]_i_1 ),
        .Q(ha_transfer_size[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[30]_i_1 ),
        .Q(ha_transfer_size[30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[31]_i_1 ),
        .Q(ha_transfer_size[31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[3]_i_1 ),
        .Q(ha_transfer_size[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b1)) 
     \ha_transfer_size_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[4]_i_1 ),
        .Q(ha_transfer_size[4]),
        .S(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[5]_i_1 ),
        .Q(ha_transfer_size[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[6]_i_1 ),
        .Q(ha_transfer_size[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[7]_i_1 ),
        .Q(ha_transfer_size[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[8]_i_1 ),
        .Q(ha_transfer_size[8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_transfer_size_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_transfer_size[9]_i_1 ),
        .Q(ha_transfer_size[9]),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[0]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[0]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[0]),
        .O(\n_0_ha_write_address[0]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[10]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[10]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[10]),
        .O(\n_0_ha_write_address[10]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[11]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[11]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[11]),
        .O(\n_0_ha_write_address[11]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[12]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[12]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[12]),
        .O(\n_0_ha_write_address[12]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[13]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[13]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[13]),
        .O(\n_0_ha_write_address[13]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[14]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[14]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[14]),
        .O(\n_0_ha_write_address[14]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[15]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[15]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[15]),
        .O(\n_0_ha_write_address[15]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[16]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[16]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[16]),
        .O(\n_0_ha_write_address[16]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[17]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[17]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[17]),
        .O(\n_0_ha_write_address[17]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[18]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[18]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[18]),
        .O(\n_0_ha_write_address[18]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[19]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[19]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[19]),
        .O(\n_0_ha_write_address[19]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[1]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[1]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[1]),
        .O(\n_0_ha_write_address[1]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[20]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[20]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[20]),
        .O(\n_0_ha_write_address[20]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[21]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[21]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[21]),
        .O(\n_0_ha_write_address[21]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[22]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[22]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[22]),
        .O(\n_0_ha_write_address[22]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[23]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[23]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[23]),
        .O(\n_0_ha_write_address[23]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[24]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[24]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[24]),
        .O(\n_0_ha_write_address[24]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[25]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[25]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[25]),
        .O(\n_0_ha_write_address[25]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[26]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[26]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[26]),
        .O(\n_0_ha_write_address[26]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[27]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[27]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[27]),
        .O(\n_0_ha_write_address[27]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[28]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[28]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[28]),
        .O(\n_0_ha_write_address[28]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[29]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[29]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[29]),
        .O(\n_0_ha_write_address[29]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[2]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[2]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[2]),
        .O(\n_0_ha_write_address[2]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[30]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[30]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[30]),
        .O(\n_0_ha_write_address[30]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[31]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[31]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[31]),
        .O(\n_0_ha_write_address[31]_i_1 ));
LUT5 #(
    .INIT(32'h40000000)) 
     \ha_write_address[31]_i_2 
       (.I0(\n_0_ha_operation_mode[31]_i_4 ),
        .I1(s_axi_lite_registers_awaddr_reg[3]),
        .I2(s_axi_lite_registers_awaddr_reg[2]),
        .I3(s_axi_lite_registers_wready_OBUF),
        .I4(s_axi_lite_registers_wvalid_IBUF),
        .O(\n_0_ha_write_address[31]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[3]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[3]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[3]),
        .O(\n_0_ha_write_address[3]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[4]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[4]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[4]),
        .O(\n_0_ha_write_address[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[5]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[5]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[5]),
        .O(\n_0_ha_write_address[5]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[6]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[6]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[6]),
        .O(\n_0_ha_write_address[6]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[7]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[7]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[7]),
        .O(\n_0_ha_write_address[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[8]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[8]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[8]),
        .O(\n_0_ha_write_address[8]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \ha_write_address[9]_i_1 
       (.I0(s_axi_lite_registers_wdata_IBUF[9]),
        .I1(\n_0_ha_write_address[31]_i_2 ),
        .I2(ha_write_address[9]),
        .O(\n_0_ha_write_address[9]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[0]_i_1 ),
        .Q(ha_write_address[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[10]_i_1 ),
        .Q(ha_write_address[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[11]_i_1 ),
        .Q(ha_write_address[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[12]_i_1 ),
        .Q(ha_write_address[12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[13]_i_1 ),
        .Q(ha_write_address[13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[14]_i_1 ),
        .Q(ha_write_address[14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[15]_i_1 ),
        .Q(ha_write_address[15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[16]_i_1 ),
        .Q(ha_write_address[16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[17]_i_1 ),
        .Q(ha_write_address[17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[18]_i_1 ),
        .Q(ha_write_address[18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[19]_i_1 ),
        .Q(ha_write_address[19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[1]_i_1 ),
        .Q(ha_write_address[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[20]_i_1 ),
        .Q(ha_write_address[20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[21]_i_1 ),
        .Q(ha_write_address[21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[22]_i_1 ),
        .Q(ha_write_address[22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[23]_i_1 ),
        .Q(ha_write_address[23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[24]_i_1 ),
        .Q(ha_write_address[24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[25]_i_1 ),
        .Q(ha_write_address[25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[26]_i_1 ),
        .Q(ha_write_address[26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[27]_i_1 ),
        .Q(ha_write_address[27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[28]_i_1 ),
        .Q(ha_write_address[28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[29]_i_1 ),
        .Q(ha_write_address[29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[2]_i_1 ),
        .Q(ha_write_address[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[30]_i_1 ),
        .Q(ha_write_address[30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[31]_i_1 ),
        .Q(ha_write_address[31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[3]_i_1 ),
        .Q(ha_write_address[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[4]_i_1 ),
        .Q(ha_write_address[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[5]_i_1 ),
        .Q(ha_write_address[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[6]_i_1 ),
        .Q(ha_write_address[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[7]_i_1 ),
        .Q(ha_write_address[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[8]_i_1 ),
        .Q(ha_write_address[8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ha_write_address_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_ha_write_address[9]_i_1 ),
        .Q(ha_write_address[9]),
        .R(\n_0_sync_state[7]_i_1 ));
LUT4 #(
    .INIT(16'h208A)) 
     ha_write_read_flag_i_1
       (.I0(n_0_m_axi_full_data_w_enable_i_3),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(\n_0_sync_state_reg[0] ),
        .I3(\n_0_sync_state_reg[1] ),
        .O(n_0_ha_write_read_flag_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFF8F008A00)) 
     ha_write_read_flag_i_2
       (.I0(ha_write_read_flag),
        .I1(ha_write_is_finished),
        .I2(\n_0_sync_state_reg[0] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(n_0_bram_to_axi_enable_i_3),
        .I5(n_0_ha_write_read_flag_i_3),
        .O(ha_write_read_flag__0));
LUT5 #(
    .INIT(32'h0F020A02)) 
     ha_write_read_flag_i_3
       (.I0(ha_write_read_flag),
        .I1(enable_IBUF),
        .I2(\n_0_sync_state_reg[2] ),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(ha_read_is_finished),
        .O(n_0_ha_write_read_flag_i_3));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     ha_write_read_flag_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_ha_write_read_flag_i_1),
        .D(ha_write_read_flag__0),
        .Q(ha_write_read_flag),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'hA8)) 
     \m_axi_full_bram_araddr[0]_i_1 
       (.I0(m_axi_full_bram_araddr[0]),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_bram_araddr[0]_i_1 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[10]_i_1 
       (.I0(m_axi_full_bram_araddr[10]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_6_m_axi_full_bram_araddr_reg[12]_i_3 ),
        .O(\n_0_m_axi_full_bram_araddr[10]_i_1 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[11]_i_1 
       (.I0(m_axi_full_bram_araddr[11]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_5_m_axi_full_bram_araddr_reg[12]_i_3 ),
        .O(\n_0_m_axi_full_bram_araddr[11]_i_1 ));
LUT3 #(
    .INIT(8'h2A)) 
     \m_axi_full_bram_araddr[12]_i_1 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_bram_araddr[12]_i_1 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[12]_i_2 
       (.I0(m_axi_full_bram_araddr[12]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_4_m_axi_full_bram_araddr_reg[12]_i_3 ),
        .O(\n_0_m_axi_full_bram_araddr[12]_i_2 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[12]_i_4 
       (.I0(m_axi_full_bram_araddr[12]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[10]),
        .O(\n_0_m_axi_full_bram_araddr[12]_i_4 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[12]_i_5 
       (.I0(m_axi_full_bram_araddr[11]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[9]),
        .O(\n_0_m_axi_full_bram_araddr[12]_i_5 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[12]_i_6 
       (.I0(m_axi_full_bram_araddr[10]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[8]),
        .O(\n_0_m_axi_full_bram_araddr[12]_i_6 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[12]_i_7 
       (.I0(m_axi_full_bram_araddr[9]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[7]),
        .O(\n_0_m_axi_full_bram_araddr[12]_i_7 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[1]_i_1 
       (.I0(m_axi_full_bram_araddr[1]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_7_m_axi_full_bram_araddr_reg[4]_i_2 ),
        .O(\n_0_m_axi_full_bram_araddr[1]_i_1 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[2]_i_1 
       (.I0(m_axi_full_bram_araddr[2]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_6_m_axi_full_bram_araddr_reg[4]_i_2 ),
        .O(\n_0_m_axi_full_bram_araddr[2]_i_1 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[3]_i_1 
       (.I0(m_axi_full_bram_araddr[3]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_5_m_axi_full_bram_araddr_reg[4]_i_2 ),
        .O(\n_0_m_axi_full_bram_araddr[3]_i_1 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[4]_i_1 
       (.I0(m_axi_full_bram_araddr[4]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_4_m_axi_full_bram_araddr_reg[4]_i_2 ),
        .O(\n_0_m_axi_full_bram_araddr[4]_i_1 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[4]_i_3 
       (.I0(m_axi_full_bram_araddr[4]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[2]),
        .O(\n_0_m_axi_full_bram_araddr[4]_i_3 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[4]_i_4 
       (.I0(m_axi_full_bram_araddr[3]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[1]),
        .O(\n_0_m_axi_full_bram_araddr[4]_i_4 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[4]_i_5 
       (.I0(m_axi_full_bram_araddr[2]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[0]),
        .O(\n_0_m_axi_full_bram_araddr[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \m_axi_full_bram_araddr[4]_i_6 
       (.I0(m_axi_full_bram_araddr[1]),
        .O(\n_0_m_axi_full_bram_araddr[4]_i_6 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[5]_i_1 
       (.I0(m_axi_full_bram_araddr[5]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_7_m_axi_full_bram_araddr_reg[8]_i_2 ),
        .O(\n_0_m_axi_full_bram_araddr[5]_i_1 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[6]_i_1 
       (.I0(m_axi_full_bram_araddr[6]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_6_m_axi_full_bram_araddr_reg[8]_i_2 ),
        .O(\n_0_m_axi_full_bram_araddr[6]_i_1 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[7]_i_1 
       (.I0(m_axi_full_bram_araddr[7]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_5_m_axi_full_bram_araddr_reg[8]_i_2 ),
        .O(\n_0_m_axi_full_bram_araddr[7]_i_1 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[8]_i_1 
       (.I0(m_axi_full_bram_araddr[8]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_4_m_axi_full_bram_araddr_reg[8]_i_2 ),
        .O(\n_0_m_axi_full_bram_araddr[8]_i_1 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[8]_i_3 
       (.I0(m_axi_full_bram_araddr[8]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[6]),
        .O(\n_0_m_axi_full_bram_araddr[8]_i_3 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[8]_i_4 
       (.I0(m_axi_full_bram_araddr[7]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[5]),
        .O(\n_0_m_axi_full_bram_araddr[8]_i_4 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[8]_i_5 
       (.I0(m_axi_full_bram_araddr[6]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[4]),
        .O(\n_0_m_axi_full_bram_araddr[8]_i_5 ));
LUT5 #(
    .INIT(32'hAA9AAAAA)) 
     \m_axi_full_bram_araddr[8]_i_6 
       (.I0(m_axi_full_bram_araddr[5]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(bram_to_axi_enable),
        .I4(m_axi_full_data_burst_len[3]),
        .O(\n_0_m_axi_full_bram_araddr[8]_i_6 ));
LUT5 #(
    .INIT(32'hBFB08080)) 
     \m_axi_full_bram_araddr[9]_i_1 
       (.I0(m_axi_full_bram_araddr[9]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(\n_7_m_axi_full_bram_araddr_reg[12]_i_3 ),
        .O(\n_0_m_axi_full_bram_araddr[9]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[0]_i_1 ),
        .Q(m_axi_full_bram_araddr[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[10]_i_1 ),
        .Q(m_axi_full_bram_araddr[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[11]_i_1 ),
        .Q(m_axi_full_bram_araddr[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[12]_i_2 ),
        .Q(m_axi_full_bram_araddr[12]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_bram_araddr_reg[12]_i_3 
       (.CI(\n_0_m_axi_full_bram_araddr_reg[8]_i_2 ),
        .CO({\NLW_m_axi_full_bram_araddr_reg[12]_i_3_CO_UNCONNECTED [3],\n_1_m_axi_full_bram_araddr_reg[12]_i_3 ,\n_2_m_axi_full_bram_araddr_reg[12]_i_3 ,\n_3_m_axi_full_bram_araddr_reg[12]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,m_axi_full_bram_araddr[11:9]}),
        .O({\n_4_m_axi_full_bram_araddr_reg[12]_i_3 ,\n_5_m_axi_full_bram_araddr_reg[12]_i_3 ,\n_6_m_axi_full_bram_araddr_reg[12]_i_3 ,\n_7_m_axi_full_bram_araddr_reg[12]_i_3 }),
        .S({\n_0_m_axi_full_bram_araddr[12]_i_4 ,\n_0_m_axi_full_bram_araddr[12]_i_5 ,\n_0_m_axi_full_bram_araddr[12]_i_6 ,\n_0_m_axi_full_bram_araddr[12]_i_7 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[1]_i_1 ),
        .Q(m_axi_full_bram_araddr[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[2]_i_1 ),
        .Q(m_axi_full_bram_araddr[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[3]_i_1 ),
        .Q(m_axi_full_bram_araddr[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[4]_i_1 ),
        .Q(m_axi_full_bram_araddr[4]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_bram_araddr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\n_0_m_axi_full_bram_araddr_reg[4]_i_2 ,\n_1_m_axi_full_bram_araddr_reg[4]_i_2 ,\n_2_m_axi_full_bram_araddr_reg[4]_i_2 ,\n_3_m_axi_full_bram_araddr_reg[4]_i_2 }),
        .CYINIT(1'b0),
        .DI({m_axi_full_bram_araddr[4:2],1'b0}),
        .O({\n_4_m_axi_full_bram_araddr_reg[4]_i_2 ,\n_5_m_axi_full_bram_araddr_reg[4]_i_2 ,\n_6_m_axi_full_bram_araddr_reg[4]_i_2 ,\n_7_m_axi_full_bram_araddr_reg[4]_i_2 }),
        .S({\n_0_m_axi_full_bram_araddr[4]_i_3 ,\n_0_m_axi_full_bram_araddr[4]_i_4 ,\n_0_m_axi_full_bram_araddr[4]_i_5 ,\n_0_m_axi_full_bram_araddr[4]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[5]_i_1 ),
        .Q(m_axi_full_bram_araddr[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[6]_i_1 ),
        .Q(m_axi_full_bram_araddr[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[7]_i_1 ),
        .Q(m_axi_full_bram_araddr[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[8]_i_1 ),
        .Q(m_axi_full_bram_araddr[8]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_bram_araddr_reg[8]_i_2 
       (.CI(\n_0_m_axi_full_bram_araddr_reg[4]_i_2 ),
        .CO({\n_0_m_axi_full_bram_araddr_reg[8]_i_2 ,\n_1_m_axi_full_bram_araddr_reg[8]_i_2 ,\n_2_m_axi_full_bram_araddr_reg[8]_i_2 ,\n_3_m_axi_full_bram_araddr_reg[8]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_bram_araddr[8:5]),
        .O({\n_4_m_axi_full_bram_araddr_reg[8]_i_2 ,\n_5_m_axi_full_bram_araddr_reg[8]_i_2 ,\n_6_m_axi_full_bram_araddr_reg[8]_i_2 ,\n_7_m_axi_full_bram_araddr_reg[8]_i_2 }),
        .S({\n_0_m_axi_full_bram_araddr[8]_i_3 ,\n_0_m_axi_full_bram_araddr[8]_i_4 ,\n_0_m_axi_full_bram_araddr[8]_i_5 ,\n_0_m_axi_full_bram_araddr[8]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_araddr_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_araddr[9]_i_1 ),
        .Q(m_axi_full_bram_araddr[9]),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     m_axi_full_bram_arvalid_i_1
       (.I0(n_0_m_axi_full_bram_arvalid_i_3),
        .I1(\n_0_bram_to_axi_state_reg[0] ),
        .I2(\n_0_bram_to_axi_state_reg[2] ),
        .O(n_0_m_axi_full_bram_arvalid_i_1));
LUT2 #(
    .INIT(4'h1)) 
     m_axi_full_bram_arvalid_i_2
       (.I0(m_axi_full_data_arvalid_OBUF),
        .I1(m_axi_full_bram_arvalid),
        .O(m_axi_full_bram_arvalid19_out));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     m_axi_full_bram_arvalid_i_3
       (.I0(\n_0_bram_to_axi_state_reg[3] ),
        .I1(\n_0_bram_to_axi_state_reg[7] ),
        .I2(\n_0_bram_to_axi_state_reg[6] ),
        .I3(\n_0_bram_to_axi_state_reg[4] ),
        .I4(\n_0_bram_to_axi_state_reg[5] ),
        .I5(\n_0_bram_to_axi_state_reg[1] ),
        .O(n_0_m_axi_full_bram_arvalid_i_3));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_bram_arvalid_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_arvalid_i_1),
        .D(m_axi_full_bram_arvalid19_out),
        .Q(m_axi_full_bram_arvalid),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'hA8)) 
     \m_axi_full_bram_awaddr[0]_i_1 
       (.I0(m_axi_full_bram_awaddr[0]),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_bram_awaddr[0]_i_1 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[10]_i_1 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(axi_to_bram_next_address[10]),
        .I3(n_0_bram_to_axi_enable_i_3),
        .I4(m_axi_full_bram_awaddr[10]),
        .I5(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_bram_awaddr[10]_i_1 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[11]_i_1 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(axi_to_bram_next_address[11]),
        .I3(n_0_bram_to_axi_enable_i_3),
        .I4(m_axi_full_bram_awaddr[11]),
        .I5(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_bram_awaddr[11]_i_1 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[12]_i_1 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(axi_to_bram_next_address[12]),
        .I3(n_0_bram_to_axi_enable_i_3),
        .I4(m_axi_full_bram_awaddr[12]),
        .I5(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_bram_awaddr[12]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[12]_i_3 
       (.I0(m_axi_full_bram_awaddr[12]),
        .I1(m_axi_full_data_burst_len[10]),
        .O(\n_0_m_axi_full_bram_awaddr[12]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[12]_i_4 
       (.I0(m_axi_full_bram_awaddr[11]),
        .I1(m_axi_full_data_burst_len[9]),
        .O(\n_0_m_axi_full_bram_awaddr[12]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[12]_i_5 
       (.I0(m_axi_full_bram_awaddr[10]),
        .I1(m_axi_full_data_burst_len[8]),
        .O(\n_0_m_axi_full_bram_awaddr[12]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[12]_i_6 
       (.I0(m_axi_full_bram_awaddr[9]),
        .I1(m_axi_full_data_burst_len[7]),
        .O(\n_0_m_axi_full_bram_awaddr[12]_i_6 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[1]_i_1 
       (.I0(n_0_bram_to_axi_enable_i_3),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(m_axi_full_bram_awaddr[1]),
        .I3(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I4(axi_to_bram_next_address[1]),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_bram_awaddr[1]_i_1 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[2]_i_1 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(axi_to_bram_next_address[2]),
        .I3(n_0_bram_to_axi_enable_i_3),
        .I4(m_axi_full_bram_awaddr[2]),
        .I5(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_bram_awaddr[2]_i_1 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[3]_i_1 
       (.I0(n_0_bram_to_axi_enable_i_3),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(m_axi_full_bram_awaddr[3]),
        .I3(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I4(axi_to_bram_next_address[3]),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_bram_awaddr[3]_i_1 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[4]_i_1 
       (.I0(n_0_bram_to_axi_enable_i_3),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(m_axi_full_bram_awaddr[4]),
        .I3(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I4(axi_to_bram_next_address[4]),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_bram_awaddr[4]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[4]_i_3 
       (.I0(m_axi_full_bram_awaddr[4]),
        .I1(m_axi_full_data_burst_len[2]),
        .O(\n_0_m_axi_full_bram_awaddr[4]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[4]_i_4 
       (.I0(m_axi_full_bram_awaddr[3]),
        .I1(m_axi_full_data_burst_len[1]),
        .O(\n_0_m_axi_full_bram_awaddr[4]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[4]_i_5 
       (.I0(m_axi_full_bram_awaddr[2]),
        .I1(m_axi_full_data_burst_len[0]),
        .O(\n_0_m_axi_full_bram_awaddr[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \m_axi_full_bram_awaddr[4]_i_6 
       (.I0(m_axi_full_bram_awaddr[1]),
        .O(\n_0_m_axi_full_bram_awaddr[4]_i_6 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[5]_i_1 
       (.I0(n_0_bram_to_axi_enable_i_3),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(m_axi_full_bram_awaddr[5]),
        .I3(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I4(axi_to_bram_next_address[5]),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_bram_awaddr[5]_i_1 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[6]_i_1 
       (.I0(n_0_bram_to_axi_enable_i_3),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(m_axi_full_bram_awaddr[6]),
        .I3(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I4(axi_to_bram_next_address[6]),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_bram_awaddr[6]_i_1 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[7]_i_1 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(axi_to_bram_next_address[7]),
        .I3(n_0_bram_to_axi_enable_i_3),
        .I4(m_axi_full_bram_awaddr[7]),
        .I5(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_bram_awaddr[7]_i_1 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[8]_i_1 
       (.I0(n_0_bram_to_axi_enable_i_3),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(m_axi_full_bram_awaddr[8]),
        .I3(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I4(axi_to_bram_next_address[8]),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_bram_awaddr[8]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[8]_i_3 
       (.I0(m_axi_full_bram_awaddr[8]),
        .I1(m_axi_full_data_burst_len[6]),
        .O(\n_0_m_axi_full_bram_awaddr[8]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[8]_i_4 
       (.I0(m_axi_full_bram_awaddr[7]),
        .I1(m_axi_full_data_burst_len[5]),
        .O(\n_0_m_axi_full_bram_awaddr[8]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[8]_i_5 
       (.I0(m_axi_full_bram_awaddr[6]),
        .I1(m_axi_full_data_burst_len[4]),
        .O(\n_0_m_axi_full_bram_awaddr[8]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_bram_awaddr[8]_i_6 
       (.I0(m_axi_full_bram_awaddr[5]),
        .I1(m_axi_full_data_burst_len[3]),
        .O(\n_0_m_axi_full_bram_awaddr[8]_i_6 ));
LUT6 #(
    .INIT(64'hF8FFF040C8C84040)) 
     \m_axi_full_bram_awaddr[9]_i_1 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(axi_to_bram_next_address[9]),
        .I3(n_0_bram_to_axi_enable_i_3),
        .I4(m_axi_full_bram_awaddr[9]),
        .I5(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_bram_awaddr[9]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[0]_i_1 ),
        .Q(m_axi_full_bram_awaddr[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[10]_i_1 ),
        .Q(m_axi_full_bram_awaddr[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[11]_i_1 ),
        .Q(m_axi_full_bram_awaddr[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[12]_i_1 ),
        .Q(m_axi_full_bram_awaddr[12]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_bram_awaddr_reg[12]_i_2 
       (.CI(\n_0_m_axi_full_bram_awaddr_reg[8]_i_2 ),
        .CO({\NLW_m_axi_full_bram_awaddr_reg[12]_i_2_CO_UNCONNECTED [3],\n_1_m_axi_full_bram_awaddr_reg[12]_i_2 ,\n_2_m_axi_full_bram_awaddr_reg[12]_i_2 ,\n_3_m_axi_full_bram_awaddr_reg[12]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,m_axi_full_bram_awaddr[11:9]}),
        .O(axi_to_bram_next_address[12:9]),
        .S({\n_0_m_axi_full_bram_awaddr[12]_i_3 ,\n_0_m_axi_full_bram_awaddr[12]_i_4 ,\n_0_m_axi_full_bram_awaddr[12]_i_5 ,\n_0_m_axi_full_bram_awaddr[12]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[1]_i_1 ),
        .Q(m_axi_full_bram_awaddr[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[2]_i_1 ),
        .Q(m_axi_full_bram_awaddr[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[3]_i_1 ),
        .Q(m_axi_full_bram_awaddr[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[4]_i_1 ),
        .Q(m_axi_full_bram_awaddr[4]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_bram_awaddr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\n_0_m_axi_full_bram_awaddr_reg[4]_i_2 ,\n_1_m_axi_full_bram_awaddr_reg[4]_i_2 ,\n_2_m_axi_full_bram_awaddr_reg[4]_i_2 ,\n_3_m_axi_full_bram_awaddr_reg[4]_i_2 }),
        .CYINIT(1'b0),
        .DI({m_axi_full_bram_awaddr[4:2],1'b0}),
        .O(axi_to_bram_next_address[4:1]),
        .S({\n_0_m_axi_full_bram_awaddr[4]_i_3 ,\n_0_m_axi_full_bram_awaddr[4]_i_4 ,\n_0_m_axi_full_bram_awaddr[4]_i_5 ,\n_0_m_axi_full_bram_awaddr[4]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[5]_i_1 ),
        .Q(m_axi_full_bram_awaddr[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[6]_i_1 ),
        .Q(m_axi_full_bram_awaddr[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[7]_i_1 ),
        .Q(m_axi_full_bram_awaddr[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[8]_i_1 ),
        .Q(m_axi_full_bram_awaddr[8]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_bram_awaddr_reg[8]_i_2 
       (.CI(\n_0_m_axi_full_bram_awaddr_reg[4]_i_2 ),
        .CO({\n_0_m_axi_full_bram_awaddr_reg[8]_i_2 ,\n_1_m_axi_full_bram_awaddr_reg[8]_i_2 ,\n_2_m_axi_full_bram_awaddr_reg[8]_i_2 ,\n_3_m_axi_full_bram_awaddr_reg[8]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_bram_awaddr[8:5]),
        .O(axi_to_bram_next_address[8:5]),
        .S({\n_0_m_axi_full_bram_awaddr[8]_i_3 ,\n_0_m_axi_full_bram_awaddr[8]_i_4 ,\n_0_m_axi_full_bram_awaddr[8]_i_5 ,\n_0_m_axi_full_bram_awaddr[8]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_awaddr_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_araddr[12]_i_1 ),
        .D(\n_0_m_axi_full_bram_awaddr[9]_i_1 ),
        .Q(m_axi_full_bram_awaddr[9]),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'h08)) 
     m_axi_full_bram_awvalid_i_1
       (.I0(\n_0_axi_to_bram_state[7]_i_4 ),
        .I1(\n_0_axi_to_bram_state_reg[0] ),
        .I2(\n_0_axi_to_bram_state_reg[2] ),
        .O(n_0_m_axi_full_bram_awvalid_i_1));
LUT1 #(
    .INIT(2'h1)) 
     m_axi_full_bram_awvalid_i_2
       (.I0(m_axi_full_bram_awvalid),
        .O(n_0_m_axi_full_bram_awvalid_i_2));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_bram_awvalid_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_awvalid_i_1),
        .D(n_0_m_axi_full_bram_awvalid_i_2),
        .Q(m_axi_full_bram_awvalid),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'h20)) 
     m_axi_full_bram_bready_i_1
       (.I0(\n_0_axi_to_bram_state[7]_i_4 ),
        .I1(\n_0_axi_to_bram_state_reg[0] ),
        .I2(\n_0_axi_to_bram_state_reg[2] ),
        .O(n_0_m_axi_full_bram_bready_i_1));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_bram_bready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_bready_i_1),
        .D(n_15_bram_block_design_inst),
        .Q(m_axi_full_bram_bready),
        .R(\n_0_sync_state[7]_i_1 ));
LUT4 #(
    .INIT(16'hAEAA)) 
     m_axi_full_bram_rready_i_1
       (.I0(\n_0_bram_to_axi_burst_counter[8]_i_1 ),
        .I1(\n_0_bram_to_axi_state_reg[2] ),
        .I2(\n_0_bram_to_axi_state_reg[0] ),
        .I3(n_0_m_axi_full_bram_arvalid_i_3),
        .O(n_0_m_axi_full_bram_rready_i_1));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_bram_rready_i_10
       (.I0(bram_to_axi_burst_counter[5]),
        .I1(m_axi_full_w_burst_counter[5]),
        .O(n_0_m_axi_full_bram_rready_i_10));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_bram_rready_i_11
       (.I0(bram_to_axi_burst_counter[4]),
        .I1(m_axi_full_w_burst_counter[4]),
        .O(n_0_m_axi_full_bram_rready_i_11));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_bram_rready_i_12
       (.I0(bram_to_axi_burst_counter[3]),
        .I1(m_axi_full_w_burst_counter[3]),
        .O(n_0_m_axi_full_bram_rready_i_12));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_bram_rready_i_13
       (.I0(bram_to_axi_burst_counter[2]),
        .I1(m_axi_full_w_burst_counter[2]),
        .O(n_0_m_axi_full_bram_rready_i_13));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_bram_rready_i_14
       (.I0(bram_to_axi_burst_counter[1]),
        .I1(m_axi_full_w_burst_counter[1]),
        .O(n_0_m_axi_full_bram_rready_i_14));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_bram_rready_i_15
       (.I0(bram_to_axi_burst_counter[0]),
        .I1(m_axi_full_w_burst_counter[0]),
        .O(n_0_m_axi_full_bram_rready_i_15));
LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
     m_axi_full_bram_rready_i_2
       (.I0(n_0_m_axi_full_bram_rready_i_3),
        .I1(ha_bram_to_axi_buffer_avail0[9]),
        .I2(ha_bram_to_axi_buffer_avail0[8]),
        .I3(ha_bram_to_axi_buffer_avail0[7]),
        .I4(ha_bram_to_axi_buffer_avail0[6]),
        .I5(\n_0_bram_to_axi_state_reg[2] ),
        .O(n_0_m_axi_full_bram_rready_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     m_axi_full_bram_rready_i_3
       (.I0(ha_bram_to_axi_buffer_avail0[5]),
        .I1(ha_bram_to_axi_buffer_avail0[4]),
        .I2(ha_bram_to_axi_buffer_avail0[0]),
        .I3(ha_bram_to_axi_buffer_avail0[2]),
        .I4(ha_bram_to_axi_buffer_avail0[1]),
        .I5(ha_bram_to_axi_buffer_avail0[3]),
        .O(n_0_m_axi_full_bram_rready_i_3));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_bram_rready_i_7
       (.I0(bram_to_axi_burst_counter[8]),
        .I1(m_axi_full_w_burst_counter[8]),
        .O(n_0_m_axi_full_bram_rready_i_7));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_bram_rready_i_8
       (.I0(bram_to_axi_burst_counter[7]),
        .I1(m_axi_full_w_burst_counter[7]),
        .O(n_0_m_axi_full_bram_rready_i_8));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_bram_rready_i_9
       (.I0(bram_to_axi_burst_counter[6]),
        .I1(m_axi_full_w_burst_counter[6]),
        .O(n_0_m_axi_full_bram_rready_i_9));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_bram_rready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_rready_i_1),
        .D(n_0_m_axi_full_bram_rready_i_2),
        .Q(m_axi_full_bram_rready),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 m_axi_full_bram_rready_reg_i_4
       (.CI(n_0_m_axi_full_bram_rready_reg_i_5),
        .CO({NLW_m_axi_full_bram_rready_reg_i_4_CO_UNCONNECTED[3:1],n_3_m_axi_full_bram_rready_reg_i_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,bram_to_axi_burst_counter[8]}),
        .O({NLW_m_axi_full_bram_rready_reg_i_4_O_UNCONNECTED[3:2],ha_bram_to_axi_buffer_avail0[9:8]}),
        .S({1'b0,1'b0,1'b1,n_0_m_axi_full_bram_rready_i_7}));
CARRY4 m_axi_full_bram_rready_reg_i_5
       (.CI(n_0_m_axi_full_bram_rready_reg_i_6),
        .CO({n_0_m_axi_full_bram_rready_reg_i_5,n_1_m_axi_full_bram_rready_reg_i_5,n_2_m_axi_full_bram_rready_reg_i_5,n_3_m_axi_full_bram_rready_reg_i_5}),
        .CYINIT(1'b0),
        .DI(bram_to_axi_burst_counter[7:4]),
        .O(ha_bram_to_axi_buffer_avail0[7:4]),
        .S({n_0_m_axi_full_bram_rready_i_8,n_0_m_axi_full_bram_rready_i_9,n_0_m_axi_full_bram_rready_i_10,n_0_m_axi_full_bram_rready_i_11}));
CARRY4 m_axi_full_bram_rready_reg_i_6
       (.CI(1'b0),
        .CO({n_0_m_axi_full_bram_rready_reg_i_6,n_1_m_axi_full_bram_rready_reg_i_6,n_2_m_axi_full_bram_rready_reg_i_6,n_3_m_axi_full_bram_rready_reg_i_6}),
        .CYINIT(1'b1),
        .DI(bram_to_axi_burst_counter[3:0]),
        .O(ha_bram_to_axi_buffer_avail0[3:0]),
        .S({n_0_m_axi_full_bram_rready_i_12,n_0_m_axi_full_bram_rready_i_13,n_0_m_axi_full_bram_rready_i_14,n_0_m_axi_full_bram_rready_i_15}));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[0]_i_1 
       (.I0(m_axi_full_bram_wdata[0]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[0]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[0]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[0]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][0] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][0] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][0] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][0] ),
        .O(\n_0_m_axi_full_bram_wdata[0]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[10]_i_1 
       (.I0(m_axi_full_bram_wdata[10]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[10]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[10]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[10]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][10] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][10] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][10] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][10] ),
        .O(\n_0_m_axi_full_bram_wdata[10]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[11]_i_1 
       (.I0(m_axi_full_bram_wdata[11]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[11]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[11]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[11]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][11] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][11] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][11] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][11] ),
        .O(\n_0_m_axi_full_bram_wdata[11]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[12]_i_1 
       (.I0(m_axi_full_bram_wdata[12]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[12]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[12]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[12]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][12] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][12] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][12] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][12] ),
        .O(\n_0_m_axi_full_bram_wdata[12]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[13]_i_1 
       (.I0(m_axi_full_bram_wdata[13]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[13]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[13]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[13]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][13] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][13] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][13] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][13] ),
        .O(\n_0_m_axi_full_bram_wdata[13]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[14]_i_1 
       (.I0(m_axi_full_bram_wdata[14]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[14]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[14]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[14]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][14] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][14] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][14] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][14] ),
        .O(\n_0_m_axi_full_bram_wdata[14]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[15]_i_1 
       (.I0(m_axi_full_bram_wdata[15]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[15]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[15]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[15]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][15] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][15] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][15] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][15] ),
        .O(\n_0_m_axi_full_bram_wdata[15]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[16]_i_1 
       (.I0(m_axi_full_bram_wdata[16]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[16]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[16]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[16]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][16] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][16] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][16] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][16] ),
        .O(\n_0_m_axi_full_bram_wdata[16]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[17]_i_1 
       (.I0(m_axi_full_bram_wdata[17]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[17]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[17]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[17]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][17] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][17] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][17] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][17] ),
        .O(\n_0_m_axi_full_bram_wdata[17]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[18]_i_1 
       (.I0(m_axi_full_bram_wdata[18]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[18]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[18]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[18]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][18] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][18] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][18] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][18] ),
        .O(\n_0_m_axi_full_bram_wdata[18]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[19]_i_1 
       (.I0(m_axi_full_bram_wdata[19]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[19]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[19]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[19]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][19] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][19] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][19] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][19] ),
        .O(\n_0_m_axi_full_bram_wdata[19]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[1]_i_1 
       (.I0(m_axi_full_bram_wdata[1]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[1]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[1]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[1]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][1] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][1] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][1] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][1] ),
        .O(\n_0_m_axi_full_bram_wdata[1]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[20]_i_1 
       (.I0(m_axi_full_bram_wdata[20]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[20]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[20]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[20]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][20] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][20] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][20] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][20] ),
        .O(\n_0_m_axi_full_bram_wdata[20]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[21]_i_1 
       (.I0(m_axi_full_bram_wdata[21]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[21]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[21]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[21]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][21] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][21] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][21] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][21] ),
        .O(\n_0_m_axi_full_bram_wdata[21]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[22]_i_1 
       (.I0(m_axi_full_bram_wdata[22]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[22]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[22]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[22]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][22] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][22] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][22] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][22] ),
        .O(\n_0_m_axi_full_bram_wdata[22]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[23]_i_1 
       (.I0(m_axi_full_bram_wdata[23]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[23]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[23]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[23]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][23] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][23] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][23] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][23] ),
        .O(\n_0_m_axi_full_bram_wdata[23]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[24]_i_1 
       (.I0(m_axi_full_bram_wdata[24]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[24]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[24]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[24]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][24] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][24] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][24] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][24] ),
        .O(\n_0_m_axi_full_bram_wdata[24]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[25]_i_1 
       (.I0(m_axi_full_bram_wdata[25]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[25]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[25]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[25]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][25] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][25] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][25] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][25] ),
        .O(\n_0_m_axi_full_bram_wdata[25]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[26]_i_1 
       (.I0(m_axi_full_bram_wdata[26]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[26]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[26]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[26]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][26] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][26] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][26] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][26] ),
        .O(\n_0_m_axi_full_bram_wdata[26]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[27]_i_1 
       (.I0(m_axi_full_bram_wdata[27]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[27]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[27]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[27]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][27] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][27] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][27] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][27] ),
        .O(\n_0_m_axi_full_bram_wdata[27]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[28]_i_1 
       (.I0(m_axi_full_bram_wdata[28]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[28]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[28]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[28]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][28] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][28] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][28] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][28] ),
        .O(\n_0_m_axi_full_bram_wdata[28]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[29]_i_1 
       (.I0(m_axi_full_bram_wdata[29]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[29]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[29]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[29]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][29] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][29] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][29] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][29] ),
        .O(\n_0_m_axi_full_bram_wdata[29]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[2]_i_1 
       (.I0(m_axi_full_bram_wdata[2]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[2]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[2]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[2]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][2] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][2] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][2] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][2] ),
        .O(\n_0_m_axi_full_bram_wdata[2]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[30]_i_1 
       (.I0(m_axi_full_bram_wdata[30]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[30]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[30]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[30]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][30] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][30] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][30] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][30] ),
        .O(\n_0_m_axi_full_bram_wdata[30]_i_2 ));
LUT3 #(
    .INIT(8'h08)) 
     \m_axi_full_bram_wdata[31]_i_1 
       (.I0(\n_0_m_axi_full_bram_wdata[31]_i_3 ),
        .I1(\n_0_axi_to_bram_state_reg[0] ),
        .I2(\n_0_axi_to_bram_state_reg[2] ),
        .O(\n_0_m_axi_full_bram_wdata[31]_i_1 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[31]_i_2 
       (.I0(m_axi_full_bram_wdata[31]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[31]_i_4 ),
        .O(\n_0_m_axi_full_bram_wdata[31]_i_2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \m_axi_full_bram_wdata[31]_i_3 
       (.I0(\n_0_axi_to_bram_state_reg[5] ),
        .I1(\n_0_axi_to_bram_state_reg[4] ),
        .I2(\n_0_axi_to_bram_state_reg[6] ),
        .I3(\n_0_axi_to_bram_state_reg[7] ),
        .I4(\n_0_axi_to_bram_state_reg[3] ),
        .O(\n_0_m_axi_full_bram_wdata[31]_i_3 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[31]_i_4 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][31] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][31] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][31] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][31] ),
        .O(\n_0_m_axi_full_bram_wdata[31]_i_4 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[3]_i_1 
       (.I0(m_axi_full_bram_wdata[3]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[3]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[3]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[3]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][3] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][3] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][3] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][3] ),
        .O(\n_0_m_axi_full_bram_wdata[3]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[4]_i_1 
       (.I0(m_axi_full_bram_wdata[4]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[4]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[4]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[4]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][4] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][4] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][4] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][4] ),
        .O(\n_0_m_axi_full_bram_wdata[4]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[5]_i_1 
       (.I0(m_axi_full_bram_wdata[5]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[5]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[5]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[5]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][5] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][5] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][5] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][5] ),
        .O(\n_0_m_axi_full_bram_wdata[5]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[6]_i_1 
       (.I0(m_axi_full_bram_wdata[6]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[6]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[6]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[6]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][6] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][6] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][6] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][6] ),
        .O(\n_0_m_axi_full_bram_wdata[6]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[7]_i_1 
       (.I0(m_axi_full_bram_wdata[7]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[7]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[7]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[7]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][7] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][7] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][7] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][7] ),
        .O(\n_0_m_axi_full_bram_wdata[7]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[8]_i_1 
       (.I0(m_axi_full_bram_wdata[8]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[8]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[8]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[8]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][8] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][8] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][8] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][8] ),
        .O(\n_0_m_axi_full_bram_wdata[8]_i_2 ));
LUT6 #(
    .INIT(64'hA2A2A2F2A2A2A202)) 
     \m_axi_full_bram_wdata[9]_i_1 
       (.I0(m_axi_full_bram_wdata[9]),
        .I1(m_axi_full_bram_awvalid),
        .I2(\n_0_axi_to_bram_state_reg[1] ),
        .I3(ha_axi_to_bram_axi_full_r_eq),
        .I4(m_axi_full_bram_wvalid),
        .I5(\n_0_m_axi_full_bram_wdata[9]_i_2 ),
        .O(\n_0_m_axi_full_bram_wdata[9]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_bram_wdata[9]_i_2 
       (.I0(\n_0_axi_to_bram_buffer_reg[3][9] ),
        .I1(\n_0_axi_to_bram_buffer_reg[1][9] ),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(\n_0_axi_to_bram_buffer_reg[2][9] ),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(\n_0_axi_to_bram_buffer_reg[0][9] ),
        .O(\n_0_m_axi_full_bram_wdata[9]_i_2 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[0]_i_1 ),
        .Q(m_axi_full_bram_wdata[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[10]_i_1 ),
        .Q(m_axi_full_bram_wdata[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[11]_i_1 ),
        .Q(m_axi_full_bram_wdata[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[12]_i_1 ),
        .Q(m_axi_full_bram_wdata[12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[13]_i_1 ),
        .Q(m_axi_full_bram_wdata[13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[14]_i_1 ),
        .Q(m_axi_full_bram_wdata[14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[15]_i_1 ),
        .Q(m_axi_full_bram_wdata[15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[16]_i_1 ),
        .Q(m_axi_full_bram_wdata[16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[17]_i_1 ),
        .Q(m_axi_full_bram_wdata[17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[18]_i_1 ),
        .Q(m_axi_full_bram_wdata[18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[19]_i_1 ),
        .Q(m_axi_full_bram_wdata[19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[1]_i_1 ),
        .Q(m_axi_full_bram_wdata[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[20]_i_1 ),
        .Q(m_axi_full_bram_wdata[20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[21]_i_1 ),
        .Q(m_axi_full_bram_wdata[21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[22]_i_1 ),
        .Q(m_axi_full_bram_wdata[22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[23]_i_1 ),
        .Q(m_axi_full_bram_wdata[23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[24]_i_1 ),
        .Q(m_axi_full_bram_wdata[24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[25]_i_1 ),
        .Q(m_axi_full_bram_wdata[25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[26]_i_1 ),
        .Q(m_axi_full_bram_wdata[26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[27]_i_1 ),
        .Q(m_axi_full_bram_wdata[27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[28]_i_1 ),
        .Q(m_axi_full_bram_wdata[28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[29]_i_1 ),
        .Q(m_axi_full_bram_wdata[29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[2]_i_1 ),
        .Q(m_axi_full_bram_wdata[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[30]_i_1 ),
        .Q(m_axi_full_bram_wdata[30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[31]_i_2 ),
        .Q(m_axi_full_bram_wdata[31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[3]_i_1 ),
        .Q(m_axi_full_bram_wdata[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[4]_i_1 ),
        .Q(m_axi_full_bram_wdata[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[5]_i_1 ),
        .Q(m_axi_full_bram_wdata[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[6]_i_1 ),
        .Q(m_axi_full_bram_wdata[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[7]_i_1 ),
        .Q(m_axi_full_bram_wdata[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[8]_i_1 ),
        .Q(m_axi_full_bram_wdata[8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_bram_wdata_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_bram_wdata[9]_i_1 ),
        .Q(m_axi_full_bram_wdata[9]),
        .R(\n_0_sync_state[7]_i_1 ));
LUT4 #(
    .INIT(16'h0002)) 
     m_axi_full_bram_wlast_i_1
       (.I0(\n_1_axi_to_bram_burst_counter_reg[8]_i_3 ),
        .I1(m_axi_full_bram_wvalid),
        .I2(ha_axi_to_bram_axi_full_r_eq),
        .I3(m_axi_full_bram_wlast),
        .O(m_axi_full_bram_wlast13_out));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_bram_wlast_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(m_axi_full_bram_wlast13_out),
        .Q(m_axi_full_bram_wlast),
        .R(\n_0_sync_state[7]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     m_axi_full_bram_wvalid_i_1
       (.I0(\n_0_m_axi_full_bram_wdata[31]_i_1 ),
        .I1(\n_0_axi_to_bram_state_reg[1] ),
        .O(n_0_m_axi_full_bram_wvalid_i_1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_bram_wvalid_i_4
       (.I0(axi_to_bram_burst_counter[8]),
        .I1(m_axi_full_r_burst_counter[8]),
        .I2(axi_to_bram_burst_counter[6]),
        .I3(m_axi_full_r_burst_counter[6]),
        .I4(axi_to_bram_burst_counter[7]),
        .I5(m_axi_full_r_burst_counter[7]),
        .O(n_0_m_axi_full_bram_wvalid_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_bram_wvalid_i_5
       (.I0(axi_to_bram_burst_counter[3]),
        .I1(m_axi_full_r_burst_counter[3]),
        .I2(axi_to_bram_burst_counter[4]),
        .I3(m_axi_full_r_burst_counter[4]),
        .I4(axi_to_bram_burst_counter[5]),
        .I5(m_axi_full_r_burst_counter[5]),
        .O(n_0_m_axi_full_bram_wvalid_i_5));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_bram_wvalid_i_6
       (.I0(axi_to_bram_burst_counter[2]),
        .I1(m_axi_full_r_burst_counter[2]),
        .I2(axi_to_bram_burst_counter[0]),
        .I3(m_axi_full_r_burst_counter[0]),
        .I4(axi_to_bram_burst_counter[1]),
        .I5(m_axi_full_r_burst_counter[1]),
        .O(n_0_m_axi_full_bram_wvalid_i_6));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_bram_wvalid_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_bram_wvalid_i_1),
        .D(m_axi_full_bram_wvalid9_out),
        .Q(m_axi_full_bram_wvalid),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 m_axi_full_bram_wvalid_reg_i_3
       (.CI(1'b0),
        .CO({NLW_m_axi_full_bram_wvalid_reg_i_3_CO_UNCONNECTED[3],ha_axi_to_bram_axi_full_r_eq,n_2_m_axi_full_bram_wvalid_reg_i_3,n_3_m_axi_full_bram_wvalid_reg_i_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_m_axi_full_bram_wvalid_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,n_0_m_axi_full_bram_wvalid_i_4,n_0_m_axi_full_bram_wvalid_i_5,n_0_m_axi_full_bram_wvalid_i_6}));
LUT3 #(
    .INIT(8'hA8)) 
     \m_axi_full_data_araddr[0]_i_1 
       (.I0(m_axi_full_data_araddr[0]),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_data_araddr[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[10]_i_1 
       (.I0(ha_read_next_address[10]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[10]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[10]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[10]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[10]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[10]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[10]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[10]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[11]_i_1 
       (.I0(ha_read_next_address[11]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[11]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[11]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[11]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[11]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[11]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[11]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[11]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[12]_i_1 
       (.I0(ha_read_next_address[12]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[12]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[12]_i_3 ),
        .O(\n_0_m_axi_full_data_araddr[12]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[12]_i_3 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[12]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[12]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[12]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[12]_i_4 
       (.I0(m_axi_full_data_araddr[12]),
        .I1(m_axi_full_data_burst_len[10]),
        .O(\n_0_m_axi_full_data_araddr[12]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[12]_i_5 
       (.I0(m_axi_full_data_araddr[11]),
        .I1(m_axi_full_data_burst_len[9]),
        .O(\n_0_m_axi_full_data_araddr[12]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[12]_i_6 
       (.I0(m_axi_full_data_araddr[10]),
        .I1(m_axi_full_data_burst_len[8]),
        .O(\n_0_m_axi_full_data_araddr[12]_i_6 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[12]_i_7 
       (.I0(m_axi_full_data_araddr[9]),
        .I1(m_axi_full_data_burst_len[7]),
        .O(\n_0_m_axi_full_data_araddr[12]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[13]_i_1 
       (.I0(ha_read_next_address[13]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[13]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[13]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[13]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[13]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[13]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[13]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[13]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[14]_i_1 
       (.I0(ha_read_next_address[14]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[14]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[14]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[14]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[14]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[14]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[14]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[14]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[15]_i_1 
       (.I0(ha_read_next_address[15]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[15]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[15]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[15]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[15]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[15]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[15]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[16]_i_1 
       (.I0(ha_read_next_address[16]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[16]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[16]_i_3 ),
        .O(\n_0_m_axi_full_data_araddr[16]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[16]_i_3 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[16]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[16]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[16]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[16]_i_4 
       (.I0(m_axi_full_data_araddr[16]),
        .I1(m_axi_full_data_burst_len[14]),
        .O(\n_0_m_axi_full_data_araddr[16]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[16]_i_5 
       (.I0(m_axi_full_data_araddr[15]),
        .I1(m_axi_full_data_burst_len[13]),
        .O(\n_0_m_axi_full_data_araddr[16]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[16]_i_6 
       (.I0(m_axi_full_data_araddr[14]),
        .I1(m_axi_full_data_burst_len[12]),
        .O(\n_0_m_axi_full_data_araddr[16]_i_6 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[16]_i_7 
       (.I0(m_axi_full_data_araddr[13]),
        .I1(m_axi_full_data_burst_len[11]),
        .O(\n_0_m_axi_full_data_araddr[16]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[17]_i_1 
       (.I0(ha_read_next_address[17]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[17]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[17]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[17]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[17]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[17]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[17]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[17]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[18]_i_1 
       (.I0(ha_read_next_address[18]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[18]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[18]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[18]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[18]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[18]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[18]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[18]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[19]_i_1 
       (.I0(ha_read_next_address[19]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[19]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[19]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[19]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[19]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[19]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[19]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[19]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[1]_i_1 
       (.I0(ha_read_next_address[1]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[1]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[1]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[1]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[1]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[1]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[1]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[20]_i_1 
       (.I0(ha_read_next_address[20]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[20]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[20]_i_3 ),
        .O(\n_0_m_axi_full_data_araddr[20]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[20]_i_3 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[20]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[20]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[20]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[20]_i_4 
       (.I0(m_axi_full_data_araddr[20]),
        .I1(m_axi_full_data_burst_len[18]),
        .O(\n_0_m_axi_full_data_araddr[20]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[20]_i_5 
       (.I0(m_axi_full_data_araddr[19]),
        .I1(m_axi_full_data_burst_len[17]),
        .O(\n_0_m_axi_full_data_araddr[20]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[20]_i_6 
       (.I0(m_axi_full_data_araddr[18]),
        .I1(m_axi_full_data_burst_len[16]),
        .O(\n_0_m_axi_full_data_araddr[20]_i_6 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[20]_i_7 
       (.I0(m_axi_full_data_araddr[17]),
        .I1(m_axi_full_data_burst_len[15]),
        .O(\n_0_m_axi_full_data_araddr[20]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[21]_i_1 
       (.I0(ha_read_next_address[21]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[21]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[21]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[21]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[21]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[21]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[21]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[21]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[22]_i_1 
       (.I0(ha_read_next_address[22]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[22]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[22]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[22]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[22]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[22]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[22]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[22]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[23]_i_1 
       (.I0(ha_read_next_address[23]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[23]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[23]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[23]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[23]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[23]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[23]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[23]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[24]_i_1 
       (.I0(ha_read_next_address[24]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[24]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[24]_i_3 ),
        .O(\n_0_m_axi_full_data_araddr[24]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[24]_i_3 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[24]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[24]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[24]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[24]_i_4 
       (.I0(m_axi_full_data_araddr[24]),
        .I1(m_axi_full_data_burst_len[22]),
        .O(\n_0_m_axi_full_data_araddr[24]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[24]_i_5 
       (.I0(m_axi_full_data_araddr[23]),
        .I1(m_axi_full_data_burst_len[21]),
        .O(\n_0_m_axi_full_data_araddr[24]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[24]_i_6 
       (.I0(m_axi_full_data_araddr[22]),
        .I1(m_axi_full_data_burst_len[20]),
        .O(\n_0_m_axi_full_data_araddr[24]_i_6 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[24]_i_7 
       (.I0(m_axi_full_data_araddr[21]),
        .I1(m_axi_full_data_burst_len[19]),
        .O(\n_0_m_axi_full_data_araddr[24]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[25]_i_1 
       (.I0(ha_read_next_address[25]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[25]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[25]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[25]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[25]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[25]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[25]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[25]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[26]_i_1 
       (.I0(ha_read_next_address[26]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[26]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[26]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[26]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[26]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[26]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[26]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[26]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[27]_i_1 
       (.I0(ha_read_next_address[27]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[27]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[27]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[27]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[27]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[27]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[27]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[27]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[28]_i_1 
       (.I0(ha_read_next_address[28]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[28]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[28]_i_3 ),
        .O(\n_0_m_axi_full_data_araddr[28]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[28]_i_3 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[28]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[28]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[28]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[28]_i_4 
       (.I0(m_axi_full_data_araddr[28]),
        .I1(m_axi_full_data_burst_len[26]),
        .O(\n_0_m_axi_full_data_araddr[28]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[28]_i_5 
       (.I0(m_axi_full_data_araddr[27]),
        .I1(m_axi_full_data_burst_len[25]),
        .O(\n_0_m_axi_full_data_araddr[28]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[28]_i_6 
       (.I0(m_axi_full_data_araddr[26]),
        .I1(m_axi_full_data_burst_len[24]),
        .O(\n_0_m_axi_full_data_araddr[28]_i_6 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[28]_i_7 
       (.I0(m_axi_full_data_araddr[25]),
        .I1(m_axi_full_data_burst_len[23]),
        .O(\n_0_m_axi_full_data_araddr[28]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[29]_i_1 
       (.I0(ha_read_next_address[29]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[29]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[29]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[29]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[29]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[29]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[29]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[29]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[2]_i_1 
       (.I0(ha_read_next_address[2]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[2]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[2]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[2]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[2]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[2]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[2]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[2]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[30]_i_1 
       (.I0(ha_read_next_address[30]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[30]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[30]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[30]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[30]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[30]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[30]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[30]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[31]_i_1 
       (.I0(ha_read_next_address[31]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[31]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[31]_i_3 ),
        .O(\n_0_m_axi_full_data_araddr[31]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[31]_i_3 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[31]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[31]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[31]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[31]_i_4 
       (.I0(m_axi_full_data_araddr[31]),
        .I1(m_axi_full_data_burst_len[29]),
        .O(\n_0_m_axi_full_data_araddr[31]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[31]_i_5 
       (.I0(m_axi_full_data_araddr[30]),
        .I1(m_axi_full_data_burst_len[28]),
        .O(\n_0_m_axi_full_data_araddr[31]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[31]_i_6 
       (.I0(m_axi_full_data_araddr[29]),
        .I1(m_axi_full_data_burst_len[27]),
        .O(\n_0_m_axi_full_data_araddr[31]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[3]_i_1 
       (.I0(ha_read_next_address[3]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[3]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[3]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[3]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[3]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[3]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[3]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[4]_i_1 
       (.I0(ha_read_next_address[4]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[4]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[4]_i_3 ),
        .O(\n_0_m_axi_full_data_araddr[4]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[4]_i_3 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[4]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[4]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[4]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[4]_i_4 
       (.I0(m_axi_full_data_araddr[4]),
        .I1(m_axi_full_data_burst_len[2]),
        .O(\n_0_m_axi_full_data_araddr[4]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[4]_i_5 
       (.I0(m_axi_full_data_araddr[3]),
        .I1(m_axi_full_data_burst_len[1]),
        .O(\n_0_m_axi_full_data_araddr[4]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[4]_i_6 
       (.I0(m_axi_full_data_araddr[2]),
        .I1(m_axi_full_data_burst_len[0]),
        .O(\n_0_m_axi_full_data_araddr[4]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \m_axi_full_data_araddr[4]_i_7 
       (.I0(m_axi_full_data_araddr[1]),
        .O(\n_0_m_axi_full_data_araddr[4]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[5]_i_1 
       (.I0(ha_read_next_address[5]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[5]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[5]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[5]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[5]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[5]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[5]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[6]_i_1 
       (.I0(ha_read_next_address[6]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[6]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[6]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[6]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[6]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[6]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[6]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[7]_i_1 
       (.I0(ha_read_next_address[7]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[7]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[7]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[7]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[7]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[7]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[7]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[7]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[8]_i_1 
       (.I0(ha_read_next_address[8]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[8]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[8]_i_3 ),
        .O(\n_0_m_axi_full_data_araddr[8]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[8]_i_3 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[8]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[8]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[8]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[8]_i_4 
       (.I0(m_axi_full_data_araddr[8]),
        .I1(m_axi_full_data_burst_len[6]),
        .O(\n_0_m_axi_full_data_araddr[8]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[8]_i_5 
       (.I0(m_axi_full_data_araddr[7]),
        .I1(m_axi_full_data_burst_len[5]),
        .O(\n_0_m_axi_full_data_araddr[8]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[8]_i_6 
       (.I0(m_axi_full_data_araddr[6]),
        .I1(m_axi_full_data_burst_len[4]),
        .O(\n_0_m_axi_full_data_araddr[8]_i_6 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr[8]_i_7 
       (.I0(m_axi_full_data_araddr[5]),
        .I1(m_axi_full_data_burst_len[3]),
        .O(\n_0_m_axi_full_data_araddr[8]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \m_axi_full_data_araddr[9]_i_1 
       (.I0(ha_read_next_address[9]),
        .I1(n_0_bram_to_axi_enable_i_3),
        .I2(m_axi_full_data_araddr[9]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_araddr[9]_i_2 ),
        .O(\n_0_m_axi_full_data_araddr[9]_i_1 ));
LUT6 #(
    .INIT(64'hCFC0DD8800000000)) 
     \m_axi_full_data_araddr[9]_i_2 
       (.I0(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .I1(m_axi_full_data_araddr[9]),
        .I2(m_axi_full_data_w_enable),
        .I3(ha_read_next_address[9]),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[2] ),
        .O(\n_0_m_axi_full_data_araddr[9]_i_2 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[0]_i_1 ),
        .Q(m_axi_full_data_araddr[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[10]_i_1 ),
        .Q(m_axi_full_data_araddr[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[11]_i_1 ),
        .Q(m_axi_full_data_araddr[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[12]_i_1 ),
        .Q(m_axi_full_data_araddr[12]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_araddr_reg[12]_i_2 
       (.CI(\n_0_m_axi_full_data_araddr_reg[8]_i_2 ),
        .CO({\n_0_m_axi_full_data_araddr_reg[12]_i_2 ,\n_1_m_axi_full_data_araddr_reg[12]_i_2 ,\n_2_m_axi_full_data_araddr_reg[12]_i_2 ,\n_3_m_axi_full_data_araddr_reg[12]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[12:9]),
        .O(ha_read_next_address[12:9]),
        .S({\n_0_m_axi_full_data_araddr[12]_i_4 ,\n_0_m_axi_full_data_araddr[12]_i_5 ,\n_0_m_axi_full_data_araddr[12]_i_6 ,\n_0_m_axi_full_data_araddr[12]_i_7 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[13]_i_1 ),
        .Q(m_axi_full_data_araddr[13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[14]_i_1 ),
        .Q(m_axi_full_data_araddr[14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[15]_i_1 ),
        .Q(m_axi_full_data_araddr[15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[16]_i_1 ),
        .Q(m_axi_full_data_araddr[16]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_araddr_reg[16]_i_2 
       (.CI(\n_0_m_axi_full_data_araddr_reg[12]_i_2 ),
        .CO({\n_0_m_axi_full_data_araddr_reg[16]_i_2 ,\n_1_m_axi_full_data_araddr_reg[16]_i_2 ,\n_2_m_axi_full_data_araddr_reg[16]_i_2 ,\n_3_m_axi_full_data_araddr_reg[16]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[16:13]),
        .O(ha_read_next_address[16:13]),
        .S({\n_0_m_axi_full_data_araddr[16]_i_4 ,\n_0_m_axi_full_data_araddr[16]_i_5 ,\n_0_m_axi_full_data_araddr[16]_i_6 ,\n_0_m_axi_full_data_araddr[16]_i_7 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[17]_i_1 ),
        .Q(m_axi_full_data_araddr[17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[18]_i_1 ),
        .Q(m_axi_full_data_araddr[18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[19]_i_1 ),
        .Q(m_axi_full_data_araddr[19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[1]_i_1 ),
        .Q(m_axi_full_data_araddr[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[20]_i_1 ),
        .Q(m_axi_full_data_araddr[20]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_araddr_reg[20]_i_2 
       (.CI(\n_0_m_axi_full_data_araddr_reg[16]_i_2 ),
        .CO({\n_0_m_axi_full_data_araddr_reg[20]_i_2 ,\n_1_m_axi_full_data_araddr_reg[20]_i_2 ,\n_2_m_axi_full_data_araddr_reg[20]_i_2 ,\n_3_m_axi_full_data_araddr_reg[20]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[20:17]),
        .O(ha_read_next_address[20:17]),
        .S({\n_0_m_axi_full_data_araddr[20]_i_4 ,\n_0_m_axi_full_data_araddr[20]_i_5 ,\n_0_m_axi_full_data_araddr[20]_i_6 ,\n_0_m_axi_full_data_araddr[20]_i_7 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[21]_i_1 ),
        .Q(m_axi_full_data_araddr[21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[22]_i_1 ),
        .Q(m_axi_full_data_araddr[22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[23]_i_1 ),
        .Q(m_axi_full_data_araddr[23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[24]_i_1 ),
        .Q(m_axi_full_data_araddr[24]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_araddr_reg[24]_i_2 
       (.CI(\n_0_m_axi_full_data_araddr_reg[20]_i_2 ),
        .CO({\n_0_m_axi_full_data_araddr_reg[24]_i_2 ,\n_1_m_axi_full_data_araddr_reg[24]_i_2 ,\n_2_m_axi_full_data_araddr_reg[24]_i_2 ,\n_3_m_axi_full_data_araddr_reg[24]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[24:21]),
        .O(ha_read_next_address[24:21]),
        .S({\n_0_m_axi_full_data_araddr[24]_i_4 ,\n_0_m_axi_full_data_araddr[24]_i_5 ,\n_0_m_axi_full_data_araddr[24]_i_6 ,\n_0_m_axi_full_data_araddr[24]_i_7 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[25]_i_1 ),
        .Q(m_axi_full_data_araddr[25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[26]_i_1 ),
        .Q(m_axi_full_data_araddr[26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[27]_i_1 ),
        .Q(m_axi_full_data_araddr[27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[28]_i_1 ),
        .Q(m_axi_full_data_araddr[28]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_araddr_reg[28]_i_2 
       (.CI(\n_0_m_axi_full_data_araddr_reg[24]_i_2 ),
        .CO({\n_0_m_axi_full_data_araddr_reg[28]_i_2 ,\n_1_m_axi_full_data_araddr_reg[28]_i_2 ,\n_2_m_axi_full_data_araddr_reg[28]_i_2 ,\n_3_m_axi_full_data_araddr_reg[28]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[28:25]),
        .O(ha_read_next_address[28:25]),
        .S({\n_0_m_axi_full_data_araddr[28]_i_4 ,\n_0_m_axi_full_data_araddr[28]_i_5 ,\n_0_m_axi_full_data_araddr[28]_i_6 ,\n_0_m_axi_full_data_araddr[28]_i_7 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[29]_i_1 ),
        .Q(m_axi_full_data_araddr[29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[2]_i_1 ),
        .Q(m_axi_full_data_araddr[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[30]_i_1 ),
        .Q(m_axi_full_data_araddr[30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[31]_i_1 ),
        .Q(m_axi_full_data_araddr[31]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_araddr_reg[31]_i_2 
       (.CI(\n_0_m_axi_full_data_araddr_reg[28]_i_2 ),
        .CO({\NLW_m_axi_full_data_araddr_reg[31]_i_2_CO_UNCONNECTED [3:2],\n_2_m_axi_full_data_araddr_reg[31]_i_2 ,\n_3_m_axi_full_data_araddr_reg[31]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_full_data_araddr[30:29]}),
        .O({\NLW_m_axi_full_data_araddr_reg[31]_i_2_O_UNCONNECTED [3],ha_read_next_address[31:29]}),
        .S({1'b0,\n_0_m_axi_full_data_araddr[31]_i_4 ,\n_0_m_axi_full_data_araddr[31]_i_5 ,\n_0_m_axi_full_data_araddr[31]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[3]_i_1 ),
        .Q(m_axi_full_data_araddr[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[4]_i_1 ),
        .Q(m_axi_full_data_araddr[4]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_araddr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\n_0_m_axi_full_data_araddr_reg[4]_i_2 ,\n_1_m_axi_full_data_araddr_reg[4]_i_2 ,\n_2_m_axi_full_data_araddr_reg[4]_i_2 ,\n_3_m_axi_full_data_araddr_reg[4]_i_2 }),
        .CYINIT(1'b0),
        .DI({m_axi_full_data_araddr[4:2],1'b0}),
        .O(ha_read_next_address[4:1]),
        .S({\n_0_m_axi_full_data_araddr[4]_i_4 ,\n_0_m_axi_full_data_araddr[4]_i_5 ,\n_0_m_axi_full_data_araddr[4]_i_6 ,\n_0_m_axi_full_data_araddr[4]_i_7 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[5]_i_1 ),
        .Q(m_axi_full_data_araddr[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[6]_i_1 ),
        .Q(m_axi_full_data_araddr[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[7]_i_1 ),
        .Q(m_axi_full_data_araddr[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[8]_i_1 ),
        .Q(m_axi_full_data_araddr[8]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_araddr_reg[8]_i_2 
       (.CI(\n_0_m_axi_full_data_araddr_reg[4]_i_2 ),
        .CO({\n_0_m_axi_full_data_araddr_reg[8]_i_2 ,\n_1_m_axi_full_data_araddr_reg[8]_i_2 ,\n_2_m_axi_full_data_araddr_reg[8]_i_2 ,\n_3_m_axi_full_data_araddr_reg[8]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[8:5]),
        .O(ha_read_next_address[8:5]),
        .S({\n_0_m_axi_full_data_araddr[8]_i_4 ,\n_0_m_axi_full_data_araddr[8]_i_5 ,\n_0_m_axi_full_data_araddr[8]_i_6 ,\n_0_m_axi_full_data_araddr[8]_i_7 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_araddr_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_araddr[9]_i_1 ),
        .Q(m_axi_full_data_araddr[9]),
        .R(\n_0_sync_state[7]_i_1 ));
OBUF \m_axi_full_data_araddr_wire_OBUF[0]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[0]),
        .O(m_axi_full_data_araddr_wire[0]));
OBUF \m_axi_full_data_araddr_wire_OBUF[10]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[10]),
        .O(m_axi_full_data_araddr_wire[10]));
OBUF \m_axi_full_data_araddr_wire_OBUF[11]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[11]),
        .O(m_axi_full_data_araddr_wire[11]));
CARRY4 \m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 ,\n_1_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 ,\n_2_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 ,\n_3_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[11:8]),
        .O(m_axi_full_data_araddr_wire_OBUF[11:8]),
        .S({\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_2 ,\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_3 ,\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_4 ,\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[11]_inst_i_2 
       (.I0(m_axi_full_data_araddr[11]),
        .I1(ha_read_address[11]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[11]_inst_i_3 
       (.I0(m_axi_full_data_araddr[10]),
        .I1(ha_read_address[10]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[11]_inst_i_4 
       (.I0(m_axi_full_data_araddr[9]),
        .I1(ha_read_address[9]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[11]_inst_i_5 
       (.I0(m_axi_full_data_araddr[8]),
        .I1(ha_read_address[8]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_5 ));
OBUF \m_axi_full_data_araddr_wire_OBUF[12]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[12]),
        .O(m_axi_full_data_araddr_wire[12]));
OBUF \m_axi_full_data_araddr_wire_OBUF[13]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[13]),
        .O(m_axi_full_data_araddr_wire[13]));
OBUF \m_axi_full_data_araddr_wire_OBUF[14]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[14]),
        .O(m_axi_full_data_araddr_wire[14]));
OBUF \m_axi_full_data_araddr_wire_OBUF[15]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[15]),
        .O(m_axi_full_data_araddr_wire[15]));
CARRY4 \m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_araddr_wire_OBUF[11]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 ,\n_1_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 ,\n_2_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 ,\n_3_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[15:12]),
        .O(m_axi_full_data_araddr_wire_OBUF[15:12]),
        .S({\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_2 ,\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_3 ,\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_4 ,\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[15]_inst_i_2 
       (.I0(m_axi_full_data_araddr[15]),
        .I1(ha_read_address[15]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[15]_inst_i_3 
       (.I0(m_axi_full_data_araddr[14]),
        .I1(ha_read_address[14]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[15]_inst_i_4 
       (.I0(m_axi_full_data_araddr[13]),
        .I1(ha_read_address[13]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[15]_inst_i_5 
       (.I0(m_axi_full_data_araddr[12]),
        .I1(ha_read_address[12]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_5 ));
OBUF \m_axi_full_data_araddr_wire_OBUF[16]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[16]),
        .O(m_axi_full_data_araddr_wire[16]));
OBUF \m_axi_full_data_araddr_wire_OBUF[17]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[17]),
        .O(m_axi_full_data_araddr_wire[17]));
OBUF \m_axi_full_data_araddr_wire_OBUF[18]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[18]),
        .O(m_axi_full_data_araddr_wire[18]));
OBUF \m_axi_full_data_araddr_wire_OBUF[19]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[19]),
        .O(m_axi_full_data_araddr_wire[19]));
CARRY4 \m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_araddr_wire_OBUF[15]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 ,\n_1_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 ,\n_2_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 ,\n_3_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[19:16]),
        .O(m_axi_full_data_araddr_wire_OBUF[19:16]),
        .S({\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_2 ,\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_3 ,\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_4 ,\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[19]_inst_i_2 
       (.I0(m_axi_full_data_araddr[19]),
        .I1(ha_read_address[19]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[19]_inst_i_3 
       (.I0(m_axi_full_data_araddr[18]),
        .I1(ha_read_address[18]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[19]_inst_i_4 
       (.I0(m_axi_full_data_araddr[17]),
        .I1(ha_read_address[17]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[19]_inst_i_5 
       (.I0(m_axi_full_data_araddr[16]),
        .I1(ha_read_address[16]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_5 ));
OBUF \m_axi_full_data_araddr_wire_OBUF[1]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[1]),
        .O(m_axi_full_data_araddr_wire[1]));
OBUF \m_axi_full_data_araddr_wire_OBUF[20]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[20]),
        .O(m_axi_full_data_araddr_wire[20]));
OBUF \m_axi_full_data_araddr_wire_OBUF[21]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[21]),
        .O(m_axi_full_data_araddr_wire[21]));
OBUF \m_axi_full_data_araddr_wire_OBUF[22]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[22]),
        .O(m_axi_full_data_araddr_wire[22]));
OBUF \m_axi_full_data_araddr_wire_OBUF[23]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[23]),
        .O(m_axi_full_data_araddr_wire[23]));
CARRY4 \m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_araddr_wire_OBUF[19]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 ,\n_1_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 ,\n_2_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 ,\n_3_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[23:20]),
        .O(m_axi_full_data_araddr_wire_OBUF[23:20]),
        .S({\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_2 ,\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_3 ,\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_4 ,\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[23]_inst_i_2 
       (.I0(m_axi_full_data_araddr[23]),
        .I1(ha_read_address[23]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[23]_inst_i_3 
       (.I0(m_axi_full_data_araddr[22]),
        .I1(ha_read_address[22]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[23]_inst_i_4 
       (.I0(m_axi_full_data_araddr[21]),
        .I1(ha_read_address[21]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[23]_inst_i_5 
       (.I0(m_axi_full_data_araddr[20]),
        .I1(ha_read_address[20]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_5 ));
OBUF \m_axi_full_data_araddr_wire_OBUF[24]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[24]),
        .O(m_axi_full_data_araddr_wire[24]));
OBUF \m_axi_full_data_araddr_wire_OBUF[25]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[25]),
        .O(m_axi_full_data_araddr_wire[25]));
OBUF \m_axi_full_data_araddr_wire_OBUF[26]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[26]),
        .O(m_axi_full_data_araddr_wire[26]));
OBUF \m_axi_full_data_araddr_wire_OBUF[27]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[27]),
        .O(m_axi_full_data_araddr_wire[27]));
CARRY4 \m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_araddr_wire_OBUF[23]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 ,\n_1_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 ,\n_2_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 ,\n_3_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[27:24]),
        .O(m_axi_full_data_araddr_wire_OBUF[27:24]),
        .S({\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_2 ,\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_3 ,\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_4 ,\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[27]_inst_i_2 
       (.I0(m_axi_full_data_araddr[27]),
        .I1(ha_read_address[27]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[27]_inst_i_3 
       (.I0(m_axi_full_data_araddr[26]),
        .I1(ha_read_address[26]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[27]_inst_i_4 
       (.I0(m_axi_full_data_araddr[25]),
        .I1(ha_read_address[25]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[27]_inst_i_5 
       (.I0(m_axi_full_data_araddr[24]),
        .I1(ha_read_address[24]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_5 ));
OBUF \m_axi_full_data_araddr_wire_OBUF[28]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[28]),
        .O(m_axi_full_data_araddr_wire[28]));
OBUF \m_axi_full_data_araddr_wire_OBUF[29]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[29]),
        .O(m_axi_full_data_araddr_wire[29]));
OBUF \m_axi_full_data_araddr_wire_OBUF[2]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[2]),
        .O(m_axi_full_data_araddr_wire[2]));
OBUF \m_axi_full_data_araddr_wire_OBUF[30]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[30]),
        .O(m_axi_full_data_araddr_wire[30]));
OBUF \m_axi_full_data_araddr_wire_OBUF[31]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[31]),
        .O(m_axi_full_data_araddr_wire[31]));
CARRY4 \m_axi_full_data_araddr_wire_OBUF[31]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_araddr_wire_OBUF[27]_inst_i_1 ),
        .CO({\NLW_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_1_CO_UNCONNECTED [3],\n_1_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_1 ,\n_2_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_1 ,\n_3_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,m_axi_full_data_araddr[30:28]}),
        .O(m_axi_full_data_araddr_wire_OBUF[31:28]),
        .S({\n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_2 ,\n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_3 ,\n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_4 ,\n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[31]_inst_i_2 
       (.I0(m_axi_full_data_araddr[31]),
        .I1(ha_read_address[31]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[31]_inst_i_3 
       (.I0(m_axi_full_data_araddr[30]),
        .I1(ha_read_address[30]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[31]_inst_i_4 
       (.I0(m_axi_full_data_araddr[29]),
        .I1(ha_read_address[29]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[31]_inst_i_5 
       (.I0(m_axi_full_data_araddr[28]),
        .I1(ha_read_address[28]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[31]_inst_i_5 ));
OBUF \m_axi_full_data_araddr_wire_OBUF[3]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[3]),
        .O(m_axi_full_data_araddr_wire[3]));
CARRY4 \m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 
       (.CI(1'b0),
        .CO({\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 ,\n_1_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 ,\n_2_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 ,\n_3_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[3:0]),
        .O(m_axi_full_data_araddr_wire_OBUF[3:0]),
        .S({\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_2 ,\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_3 ,\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_4 ,\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[3]_inst_i_2 
       (.I0(m_axi_full_data_araddr[3]),
        .I1(ha_read_address[3]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[3]_inst_i_3 
       (.I0(m_axi_full_data_araddr[2]),
        .I1(ha_read_address[2]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[3]_inst_i_4 
       (.I0(m_axi_full_data_araddr[1]),
        .I1(ha_read_address[1]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[3]_inst_i_5 
       (.I0(m_axi_full_data_araddr[0]),
        .I1(ha_read_address[0]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_5 ));
OBUF \m_axi_full_data_araddr_wire_OBUF[4]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[4]),
        .O(m_axi_full_data_araddr_wire[4]));
OBUF \m_axi_full_data_araddr_wire_OBUF[5]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[5]),
        .O(m_axi_full_data_araddr_wire[5]));
OBUF \m_axi_full_data_araddr_wire_OBUF[6]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[6]),
        .O(m_axi_full_data_araddr_wire[6]));
OBUF \m_axi_full_data_araddr_wire_OBUF[7]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[7]),
        .O(m_axi_full_data_araddr_wire[7]));
CARRY4 \m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_araddr_wire_OBUF[3]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 ,\n_1_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 ,\n_2_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 ,\n_3_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_araddr[7:4]),
        .O(m_axi_full_data_araddr_wire_OBUF[7:4]),
        .S({\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_2 ,\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_3 ,\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_4 ,\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[7]_inst_i_2 
       (.I0(m_axi_full_data_araddr[7]),
        .I1(ha_read_address[7]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[7]_inst_i_3 
       (.I0(m_axi_full_data_araddr[6]),
        .I1(ha_read_address[6]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[7]_inst_i_4 
       (.I0(m_axi_full_data_araddr[5]),
        .I1(ha_read_address[5]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_araddr_wire_OBUF[7]_inst_i_5 
       (.I0(m_axi_full_data_araddr[4]),
        .I1(ha_read_address[4]),
        .O(\n_0_m_axi_full_data_araddr_wire_OBUF[7]_inst_i_5 ));
OBUF \m_axi_full_data_araddr_wire_OBUF[8]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[8]),
        .O(m_axi_full_data_araddr_wire[8]));
OBUF \m_axi_full_data_araddr_wire_OBUF[9]_inst 
       (.I(m_axi_full_data_araddr_wire_OBUF[9]),
        .O(m_axi_full_data_araddr_wire[9]));
OBUF \m_axi_full_data_arburst_OBUF[0]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_arburst[0]));
OBUF \m_axi_full_data_arburst_OBUF[1]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arburst[1]));
OBUF \m_axi_full_data_arcache_OBUF[0]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_arcache[0]));
OBUF \m_axi_full_data_arcache_OBUF[1]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_arcache[1]));
OBUF \m_axi_full_data_arcache_OBUF[2]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arcache[2]));
OBUF \m_axi_full_data_arcache_OBUF[3]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arcache[3]));
OBUF \m_axi_full_data_arid_OBUF[0]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arid));
OBUF \m_axi_full_data_arlen_OBUF[0]_inst 
       (.I(m_axi_full_data_arlen_OBUF[0]),
        .O(m_axi_full_data_arlen[0]));
OBUF \m_axi_full_data_arlen_OBUF[1]_inst 
       (.I(m_axi_full_data_arlen_OBUF[1]),
        .O(m_axi_full_data_arlen[1]));
OBUF \m_axi_full_data_arlen_OBUF[2]_inst 
       (.I(m_axi_full_data_arlen_OBUF[2]),
        .O(m_axi_full_data_arlen[2]));
OBUF \m_axi_full_data_arlen_OBUF[3]_inst 
       (.I(m_axi_full_data_arlen_OBUF[3]),
        .O(m_axi_full_data_arlen[3]));
OBUF \m_axi_full_data_arlen_OBUF[4]_inst 
       (.I(m_axi_full_data_arlen_OBUF[4]),
        .O(m_axi_full_data_arlen[4]));
OBUF \m_axi_full_data_arlen_OBUF[5]_inst 
       (.I(m_axi_full_data_arlen_OBUF[5]),
        .O(m_axi_full_data_arlen[5]));
OBUF \m_axi_full_data_arlen_OBUF[6]_inst 
       (.I(m_axi_full_data_arlen_OBUF[6]),
        .O(m_axi_full_data_arlen[6]));
OBUF \m_axi_full_data_arlen_OBUF[7]_inst 
       (.I(m_axi_full_data_arlen_OBUF[7]),
        .O(m_axi_full_data_arlen[7]));
OBUF m_axi_full_data_arlock_OBUF_inst
       (.I(1'b0),
        .O(m_axi_full_data_arlock));
OBUF \m_axi_full_data_arprot_OBUF[0]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arprot[0]));
OBUF \m_axi_full_data_arprot_OBUF[1]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arprot[1]));
OBUF \m_axi_full_data_arprot_OBUF[2]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arprot[2]));
OBUF \m_axi_full_data_arqos_OBUF[0]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arqos[0]));
OBUF \m_axi_full_data_arqos_OBUF[1]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arqos[1]));
OBUF \m_axi_full_data_arqos_OBUF[2]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arqos[2]));
OBUF \m_axi_full_data_arqos_OBUF[3]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arqos[3]));
IBUF m_axi_full_data_arready_IBUF_inst
       (.I(m_axi_full_data_arready),
        .O(m_axi_full_data_arready_IBUF));
OBUF \m_axi_full_data_arsize_OBUF[0]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arsize[0]));
OBUF \m_axi_full_data_arsize_OBUF[1]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_arsize[1]));
OBUF \m_axi_full_data_arsize_OBUF[2]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_arsize[2]));
OBUF \m_axi_full_data_aruser_OBUF[0]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_aruser));
OBUF m_axi_full_data_arvalid_OBUF_inst
       (.I(m_axi_full_data_arvalid_OBUF),
        .O(m_axi_full_data_arvalid));
LUT6 #(
    .INIT(64'hFDFF0200FFFF0200)) 
     m_axi_full_data_arvalid_i_1
       (.I0(n_0_m_axi_full_data_r_ready_i_2),
        .I1(m_axi_full_data_r_state[1]),
        .I2(m_axi_full_data_r_state[2]),
        .I3(m_axi_full_data_r_state[0]),
        .I4(m_axi_full_data_arvalid_OBUF),
        .I5(m_axi_full_data_arready_IBUF),
        .O(n_0_m_axi_full_data_arvalid_i_1));
FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_arvalid_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_m_axi_full_data_arvalid_i_1),
        .Q(m_axi_full_data_arvalid_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'hA8)) 
     \m_axi_full_data_awaddr[0]_i_1 
       (.I0(m_axi_full_data_awaddr[0]),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(\n_0_sync_state_reg[1] ),
        .O(\n_0_m_axi_full_data_awaddr[0]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[10]_i_1 
       (.I0(m_axi_full_data_awaddr[10]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[10]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[10]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[11]_i_1 
       (.I0(m_axi_full_data_awaddr[11]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[11]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[11]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[12]_i_1 
       (.I0(m_axi_full_data_awaddr[12]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[12]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[12]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[12]_i_3 
       (.I0(m_axi_full_data_awaddr[12]),
        .I1(m_axi_full_data_burst_len[10]),
        .O(\n_0_m_axi_full_data_awaddr[12]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[12]_i_4 
       (.I0(m_axi_full_data_awaddr[11]),
        .I1(m_axi_full_data_burst_len[9]),
        .O(\n_0_m_axi_full_data_awaddr[12]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[12]_i_5 
       (.I0(m_axi_full_data_awaddr[10]),
        .I1(m_axi_full_data_burst_len[8]),
        .O(\n_0_m_axi_full_data_awaddr[12]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[12]_i_6 
       (.I0(m_axi_full_data_awaddr[9]),
        .I1(m_axi_full_data_burst_len[7]),
        .O(\n_0_m_axi_full_data_awaddr[12]_i_6 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[13]_i_1 
       (.I0(m_axi_full_data_awaddr[13]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[13]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[13]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[14]_i_1 
       (.I0(m_axi_full_data_awaddr[14]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[14]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[14]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[15]_i_1 
       (.I0(m_axi_full_data_awaddr[15]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[15]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[15]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[16]_i_1 
       (.I0(m_axi_full_data_awaddr[16]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[16]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[16]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[16]_i_3 
       (.I0(m_axi_full_data_awaddr[16]),
        .I1(m_axi_full_data_burst_len[14]),
        .O(\n_0_m_axi_full_data_awaddr[16]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[16]_i_4 
       (.I0(m_axi_full_data_awaddr[15]),
        .I1(m_axi_full_data_burst_len[13]),
        .O(\n_0_m_axi_full_data_awaddr[16]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[16]_i_5 
       (.I0(m_axi_full_data_awaddr[14]),
        .I1(m_axi_full_data_burst_len[12]),
        .O(\n_0_m_axi_full_data_awaddr[16]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[16]_i_6 
       (.I0(m_axi_full_data_awaddr[13]),
        .I1(m_axi_full_data_burst_len[11]),
        .O(\n_0_m_axi_full_data_awaddr[16]_i_6 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[17]_i_1 
       (.I0(m_axi_full_data_awaddr[17]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[17]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[17]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[18]_i_1 
       (.I0(m_axi_full_data_awaddr[18]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[18]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[18]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[19]_i_1 
       (.I0(m_axi_full_data_awaddr[19]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[19]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[19]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[1]_i_1 
       (.I0(m_axi_full_data_awaddr[1]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[1]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[1]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[20]_i_1 
       (.I0(m_axi_full_data_awaddr[20]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[20]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[20]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[20]_i_3 
       (.I0(m_axi_full_data_awaddr[20]),
        .I1(m_axi_full_data_burst_len[18]),
        .O(\n_0_m_axi_full_data_awaddr[20]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[20]_i_4 
       (.I0(m_axi_full_data_awaddr[19]),
        .I1(m_axi_full_data_burst_len[17]),
        .O(\n_0_m_axi_full_data_awaddr[20]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[20]_i_5 
       (.I0(m_axi_full_data_awaddr[18]),
        .I1(m_axi_full_data_burst_len[16]),
        .O(\n_0_m_axi_full_data_awaddr[20]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[20]_i_6 
       (.I0(m_axi_full_data_awaddr[17]),
        .I1(m_axi_full_data_burst_len[15]),
        .O(\n_0_m_axi_full_data_awaddr[20]_i_6 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[21]_i_1 
       (.I0(m_axi_full_data_awaddr[21]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[21]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[21]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[22]_i_1 
       (.I0(m_axi_full_data_awaddr[22]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[22]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[22]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[23]_i_1 
       (.I0(m_axi_full_data_awaddr[23]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[23]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[23]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[24]_i_1 
       (.I0(m_axi_full_data_awaddr[24]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[24]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[24]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[24]_i_3 
       (.I0(m_axi_full_data_awaddr[24]),
        .I1(m_axi_full_data_burst_len[22]),
        .O(\n_0_m_axi_full_data_awaddr[24]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[24]_i_4 
       (.I0(m_axi_full_data_awaddr[23]),
        .I1(m_axi_full_data_burst_len[21]),
        .O(\n_0_m_axi_full_data_awaddr[24]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[24]_i_5 
       (.I0(m_axi_full_data_awaddr[22]),
        .I1(m_axi_full_data_burst_len[20]),
        .O(\n_0_m_axi_full_data_awaddr[24]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[24]_i_6 
       (.I0(m_axi_full_data_awaddr[21]),
        .I1(m_axi_full_data_burst_len[19]),
        .O(\n_0_m_axi_full_data_awaddr[24]_i_6 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[25]_i_1 
       (.I0(m_axi_full_data_awaddr[25]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[25]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[25]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[26]_i_1 
       (.I0(m_axi_full_data_awaddr[26]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[26]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[26]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[27]_i_1 
       (.I0(m_axi_full_data_awaddr[27]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[27]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[27]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[28]_i_1 
       (.I0(m_axi_full_data_awaddr[28]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[28]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[28]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[28]_i_3 
       (.I0(m_axi_full_data_awaddr[28]),
        .I1(m_axi_full_data_burst_len[26]),
        .O(\n_0_m_axi_full_data_awaddr[28]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[28]_i_4 
       (.I0(m_axi_full_data_awaddr[27]),
        .I1(m_axi_full_data_burst_len[25]),
        .O(\n_0_m_axi_full_data_awaddr[28]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[28]_i_5 
       (.I0(m_axi_full_data_awaddr[26]),
        .I1(m_axi_full_data_burst_len[24]),
        .O(\n_0_m_axi_full_data_awaddr[28]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[28]_i_6 
       (.I0(m_axi_full_data_awaddr[25]),
        .I1(m_axi_full_data_burst_len[23]),
        .O(\n_0_m_axi_full_data_awaddr[28]_i_6 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[29]_i_1 
       (.I0(m_axi_full_data_awaddr[29]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[29]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[29]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[2]_i_1 
       (.I0(m_axi_full_data_awaddr[2]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[2]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[2]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[30]_i_1 
       (.I0(m_axi_full_data_awaddr[30]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[30]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[30]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \m_axi_full_data_awaddr[31]_i_1 
       (.I0(\n_0_sync_state_reg[3] ),
        .I1(\n_0_sync_state_reg[4] ),
        .I2(\n_0_sync_state_reg[5] ),
        .I3(\n_0_sync_state_reg[7] ),
        .I4(\n_0_sync_state_reg[6] ),
        .I5(\n_0_sync_state_reg[0] ),
        .O(\n_0_m_axi_full_data_awaddr[31]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[31]_i_2 
       (.I0(m_axi_full_data_awaddr[31]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[31]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[31]_i_2 ));
LUT3 #(
    .INIT(8'hFB)) 
     \m_axi_full_data_awaddr[31]_i_4 
       (.I0(m_axi_full_data_w_enable),
        .I1(ha_write_read_flag),
        .I2(bram_to_axi_enable),
        .O(\n_0_m_axi_full_data_awaddr[31]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[31]_i_5 
       (.I0(m_axi_full_data_awaddr[31]),
        .I1(m_axi_full_data_burst_len[29]),
        .O(\n_0_m_axi_full_data_awaddr[31]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[31]_i_6 
       (.I0(m_axi_full_data_awaddr[30]),
        .I1(m_axi_full_data_burst_len[28]),
        .O(\n_0_m_axi_full_data_awaddr[31]_i_6 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[31]_i_7 
       (.I0(m_axi_full_data_awaddr[29]),
        .I1(m_axi_full_data_burst_len[27]),
        .O(\n_0_m_axi_full_data_awaddr[31]_i_7 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[3]_i_1 
       (.I0(m_axi_full_data_awaddr[3]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[3]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[3]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[4]_i_1 
       (.I0(m_axi_full_data_awaddr[4]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[4]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[4]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[4]_i_3 
       (.I0(m_axi_full_data_awaddr[4]),
        .I1(m_axi_full_data_burst_len[2]),
        .O(\n_0_m_axi_full_data_awaddr[4]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[4]_i_4 
       (.I0(m_axi_full_data_awaddr[3]),
        .I1(m_axi_full_data_burst_len[1]),
        .O(\n_0_m_axi_full_data_awaddr[4]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[4]_i_5 
       (.I0(m_axi_full_data_awaddr[2]),
        .I1(m_axi_full_data_burst_len[0]),
        .O(\n_0_m_axi_full_data_awaddr[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \m_axi_full_data_awaddr[4]_i_6 
       (.I0(m_axi_full_data_awaddr[1]),
        .O(\n_0_m_axi_full_data_awaddr[4]_i_6 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[5]_i_1 
       (.I0(m_axi_full_data_awaddr[5]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[5]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[5]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[6]_i_1 
       (.I0(m_axi_full_data_awaddr[6]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[6]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[6]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[7]_i_1 
       (.I0(m_axi_full_data_awaddr[7]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[7]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[7]_i_1 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[8]_i_1 
       (.I0(m_axi_full_data_awaddr[8]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[8]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[8]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[8]_i_3 
       (.I0(m_axi_full_data_awaddr[8]),
        .I1(m_axi_full_data_burst_len[6]),
        .O(\n_0_m_axi_full_data_awaddr[8]_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[8]_i_4 
       (.I0(m_axi_full_data_awaddr[7]),
        .I1(m_axi_full_data_burst_len[5]),
        .O(\n_0_m_axi_full_data_awaddr[8]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[8]_i_5 
       (.I0(m_axi_full_data_awaddr[6]),
        .I1(m_axi_full_data_burst_len[4]),
        .O(\n_0_m_axi_full_data_awaddr[8]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr[8]_i_6 
       (.I0(m_axi_full_data_awaddr[5]),
        .I1(m_axi_full_data_burst_len[3]),
        .O(\n_0_m_axi_full_data_awaddr[8]_i_6 ));
LUT6 #(
    .INIT(64'hB8AAAA00B8F0F000)) 
     \m_axi_full_data_awaddr[9]_i_1 
       (.I0(m_axi_full_data_awaddr[9]),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_next_address[9]),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_m_axi_full_data_awaddr[31]_i_4 ),
        .O(\n_0_m_axi_full_data_awaddr[9]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[0]_i_1 ),
        .Q(m_axi_full_data_awaddr[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[10]_i_1 ),
        .Q(m_axi_full_data_awaddr[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[11]_i_1 ),
        .Q(m_axi_full_data_awaddr[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[12]_i_1 ),
        .Q(m_axi_full_data_awaddr[12]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_awaddr_reg[12]_i_2 
       (.CI(\n_0_m_axi_full_data_awaddr_reg[8]_i_2 ),
        .CO({\n_0_m_axi_full_data_awaddr_reg[12]_i_2 ,\n_1_m_axi_full_data_awaddr_reg[12]_i_2 ,\n_2_m_axi_full_data_awaddr_reg[12]_i_2 ,\n_3_m_axi_full_data_awaddr_reg[12]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[12:9]),
        .O(ha_write_next_address[12:9]),
        .S({\n_0_m_axi_full_data_awaddr[12]_i_3 ,\n_0_m_axi_full_data_awaddr[12]_i_4 ,\n_0_m_axi_full_data_awaddr[12]_i_5 ,\n_0_m_axi_full_data_awaddr[12]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[13]_i_1 ),
        .Q(m_axi_full_data_awaddr[13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[14]_i_1 ),
        .Q(m_axi_full_data_awaddr[14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[15]_i_1 ),
        .Q(m_axi_full_data_awaddr[15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[16]_i_1 ),
        .Q(m_axi_full_data_awaddr[16]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_awaddr_reg[16]_i_2 
       (.CI(\n_0_m_axi_full_data_awaddr_reg[12]_i_2 ),
        .CO({\n_0_m_axi_full_data_awaddr_reg[16]_i_2 ,\n_1_m_axi_full_data_awaddr_reg[16]_i_2 ,\n_2_m_axi_full_data_awaddr_reg[16]_i_2 ,\n_3_m_axi_full_data_awaddr_reg[16]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[16:13]),
        .O(ha_write_next_address[16:13]),
        .S({\n_0_m_axi_full_data_awaddr[16]_i_3 ,\n_0_m_axi_full_data_awaddr[16]_i_4 ,\n_0_m_axi_full_data_awaddr[16]_i_5 ,\n_0_m_axi_full_data_awaddr[16]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[17]_i_1 ),
        .Q(m_axi_full_data_awaddr[17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[18]_i_1 ),
        .Q(m_axi_full_data_awaddr[18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[19]_i_1 ),
        .Q(m_axi_full_data_awaddr[19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[1]_i_1 ),
        .Q(m_axi_full_data_awaddr[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[20]_i_1 ),
        .Q(m_axi_full_data_awaddr[20]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_awaddr_reg[20]_i_2 
       (.CI(\n_0_m_axi_full_data_awaddr_reg[16]_i_2 ),
        .CO({\n_0_m_axi_full_data_awaddr_reg[20]_i_2 ,\n_1_m_axi_full_data_awaddr_reg[20]_i_2 ,\n_2_m_axi_full_data_awaddr_reg[20]_i_2 ,\n_3_m_axi_full_data_awaddr_reg[20]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[20:17]),
        .O(ha_write_next_address[20:17]),
        .S({\n_0_m_axi_full_data_awaddr[20]_i_3 ,\n_0_m_axi_full_data_awaddr[20]_i_4 ,\n_0_m_axi_full_data_awaddr[20]_i_5 ,\n_0_m_axi_full_data_awaddr[20]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[21]_i_1 ),
        .Q(m_axi_full_data_awaddr[21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[22]_i_1 ),
        .Q(m_axi_full_data_awaddr[22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[23]_i_1 ),
        .Q(m_axi_full_data_awaddr[23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[24]_i_1 ),
        .Q(m_axi_full_data_awaddr[24]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_awaddr_reg[24]_i_2 
       (.CI(\n_0_m_axi_full_data_awaddr_reg[20]_i_2 ),
        .CO({\n_0_m_axi_full_data_awaddr_reg[24]_i_2 ,\n_1_m_axi_full_data_awaddr_reg[24]_i_2 ,\n_2_m_axi_full_data_awaddr_reg[24]_i_2 ,\n_3_m_axi_full_data_awaddr_reg[24]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[24:21]),
        .O(ha_write_next_address[24:21]),
        .S({\n_0_m_axi_full_data_awaddr[24]_i_3 ,\n_0_m_axi_full_data_awaddr[24]_i_4 ,\n_0_m_axi_full_data_awaddr[24]_i_5 ,\n_0_m_axi_full_data_awaddr[24]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[25]_i_1 ),
        .Q(m_axi_full_data_awaddr[25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[26]_i_1 ),
        .Q(m_axi_full_data_awaddr[26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[27]_i_1 ),
        .Q(m_axi_full_data_awaddr[27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[28]_i_1 ),
        .Q(m_axi_full_data_awaddr[28]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_awaddr_reg[28]_i_2 
       (.CI(\n_0_m_axi_full_data_awaddr_reg[24]_i_2 ),
        .CO({\n_0_m_axi_full_data_awaddr_reg[28]_i_2 ,\n_1_m_axi_full_data_awaddr_reg[28]_i_2 ,\n_2_m_axi_full_data_awaddr_reg[28]_i_2 ,\n_3_m_axi_full_data_awaddr_reg[28]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[28:25]),
        .O(ha_write_next_address[28:25]),
        .S({\n_0_m_axi_full_data_awaddr[28]_i_3 ,\n_0_m_axi_full_data_awaddr[28]_i_4 ,\n_0_m_axi_full_data_awaddr[28]_i_5 ,\n_0_m_axi_full_data_awaddr[28]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[29]_i_1 ),
        .Q(m_axi_full_data_awaddr[29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[2]_i_1 ),
        .Q(m_axi_full_data_awaddr[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[30]_i_1 ),
        .Q(m_axi_full_data_awaddr[30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[31]_i_2 ),
        .Q(m_axi_full_data_awaddr[31]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_awaddr_reg[31]_i_3 
       (.CI(\n_0_m_axi_full_data_awaddr_reg[28]_i_2 ),
        .CO({\NLW_m_axi_full_data_awaddr_reg[31]_i_3_CO_UNCONNECTED [3:2],\n_2_m_axi_full_data_awaddr_reg[31]_i_3 ,\n_3_m_axi_full_data_awaddr_reg[31]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_full_data_awaddr[30:29]}),
        .O({\NLW_m_axi_full_data_awaddr_reg[31]_i_3_O_UNCONNECTED [3],ha_write_next_address[31:29]}),
        .S({1'b0,\n_0_m_axi_full_data_awaddr[31]_i_5 ,\n_0_m_axi_full_data_awaddr[31]_i_6 ,\n_0_m_axi_full_data_awaddr[31]_i_7 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[3]_i_1 ),
        .Q(m_axi_full_data_awaddr[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[4]_i_1 ),
        .Q(m_axi_full_data_awaddr[4]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_awaddr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\n_0_m_axi_full_data_awaddr_reg[4]_i_2 ,\n_1_m_axi_full_data_awaddr_reg[4]_i_2 ,\n_2_m_axi_full_data_awaddr_reg[4]_i_2 ,\n_3_m_axi_full_data_awaddr_reg[4]_i_2 }),
        .CYINIT(1'b0),
        .DI({m_axi_full_data_awaddr[4:2],1'b0}),
        .O(ha_write_next_address[4:1]),
        .S({\n_0_m_axi_full_data_awaddr[4]_i_3 ,\n_0_m_axi_full_data_awaddr[4]_i_4 ,\n_0_m_axi_full_data_awaddr[4]_i_5 ,\n_0_m_axi_full_data_awaddr[4]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[5]_i_1 ),
        .Q(m_axi_full_data_awaddr[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[6]_i_1 ),
        .Q(m_axi_full_data_awaddr[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[7]_i_1 ),
        .Q(m_axi_full_data_awaddr[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[8]_i_1 ),
        .Q(m_axi_full_data_awaddr[8]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_awaddr_reg[8]_i_2 
       (.CI(\n_0_m_axi_full_data_awaddr_reg[4]_i_2 ),
        .CO({\n_0_m_axi_full_data_awaddr_reg[8]_i_2 ,\n_1_m_axi_full_data_awaddr_reg[8]_i_2 ,\n_2_m_axi_full_data_awaddr_reg[8]_i_2 ,\n_3_m_axi_full_data_awaddr_reg[8]_i_2 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[8:5]),
        .O(ha_write_next_address[8:5]),
        .S({\n_0_m_axi_full_data_awaddr[8]_i_3 ,\n_0_m_axi_full_data_awaddr[8]_i_4 ,\n_0_m_axi_full_data_awaddr[8]_i_5 ,\n_0_m_axi_full_data_awaddr[8]_i_6 }));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_awaddr_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_awaddr[31]_i_1 ),
        .D(\n_0_m_axi_full_data_awaddr[9]_i_1 ),
        .Q(m_axi_full_data_awaddr[9]),
        .R(\n_0_sync_state[7]_i_1 ));
OBUF \m_axi_full_data_awaddr_wire_OBUF[0]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[0]),
        .O(m_axi_full_data_awaddr_wire[0]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[10]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[10]),
        .O(m_axi_full_data_awaddr_wire[10]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[11]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[11]),
        .O(m_axi_full_data_awaddr_wire[11]));
CARRY4 \m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 ,\n_1_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 ,\n_2_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 ,\n_3_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[11:8]),
        .O(m_axi_full_data_awaddr_wire_OBUF[11:8]),
        .S({\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_2 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_3 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_4 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_2 
       (.I0(m_axi_full_data_awaddr[11]),
        .I1(ha_write_address[11]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_3 
       (.I0(m_axi_full_data_awaddr[10]),
        .I1(ha_write_address[10]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_4 
       (.I0(m_axi_full_data_awaddr[9]),
        .I1(ha_write_address[9]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_5 
       (.I0(m_axi_full_data_awaddr[8]),
        .I1(ha_write_address[8]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_5 ));
OBUF \m_axi_full_data_awaddr_wire_OBUF[12]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[12]),
        .O(m_axi_full_data_awaddr_wire[12]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[13]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[13]),
        .O(m_axi_full_data_awaddr_wire[13]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[14]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[14]),
        .O(m_axi_full_data_awaddr_wire[14]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[15]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[15]),
        .O(m_axi_full_data_awaddr_wire[15]));
CARRY4 \m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_awaddr_wire_OBUF[11]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 ,\n_1_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 ,\n_2_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 ,\n_3_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[15:12]),
        .O(m_axi_full_data_awaddr_wire_OBUF[15:12]),
        .S({\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_2 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_3 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_4 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_2 
       (.I0(m_axi_full_data_awaddr[15]),
        .I1(ha_write_address[15]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_3 
       (.I0(m_axi_full_data_awaddr[14]),
        .I1(ha_write_address[14]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_4 
       (.I0(m_axi_full_data_awaddr[13]),
        .I1(ha_write_address[13]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_5 
       (.I0(m_axi_full_data_awaddr[12]),
        .I1(ha_write_address[12]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_5 ));
OBUF \m_axi_full_data_awaddr_wire_OBUF[16]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[16]),
        .O(m_axi_full_data_awaddr_wire[16]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[17]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[17]),
        .O(m_axi_full_data_awaddr_wire[17]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[18]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[18]),
        .O(m_axi_full_data_awaddr_wire[18]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[19]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[19]),
        .O(m_axi_full_data_awaddr_wire[19]));
CARRY4 \m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_awaddr_wire_OBUF[15]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 ,\n_1_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 ,\n_2_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 ,\n_3_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[19:16]),
        .O(m_axi_full_data_awaddr_wire_OBUF[19:16]),
        .S({\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_2 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_3 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_4 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_2 
       (.I0(m_axi_full_data_awaddr[19]),
        .I1(ha_write_address[19]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_3 
       (.I0(m_axi_full_data_awaddr[18]),
        .I1(ha_write_address[18]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_4 
       (.I0(m_axi_full_data_awaddr[17]),
        .I1(ha_write_address[17]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_5 
       (.I0(m_axi_full_data_awaddr[16]),
        .I1(ha_write_address[16]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_5 ));
OBUF \m_axi_full_data_awaddr_wire_OBUF[1]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[1]),
        .O(m_axi_full_data_awaddr_wire[1]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[20]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[20]),
        .O(m_axi_full_data_awaddr_wire[20]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[21]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[21]),
        .O(m_axi_full_data_awaddr_wire[21]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[22]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[22]),
        .O(m_axi_full_data_awaddr_wire[22]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[23]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[23]),
        .O(m_axi_full_data_awaddr_wire[23]));
CARRY4 \m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_awaddr_wire_OBUF[19]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 ,\n_1_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 ,\n_2_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 ,\n_3_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[23:20]),
        .O(m_axi_full_data_awaddr_wire_OBUF[23:20]),
        .S({\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_2 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_3 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_4 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_2 
       (.I0(m_axi_full_data_awaddr[23]),
        .I1(ha_write_address[23]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_3 
       (.I0(m_axi_full_data_awaddr[22]),
        .I1(ha_write_address[22]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_4 
       (.I0(m_axi_full_data_awaddr[21]),
        .I1(ha_write_address[21]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_5 
       (.I0(m_axi_full_data_awaddr[20]),
        .I1(ha_write_address[20]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_5 ));
OBUF \m_axi_full_data_awaddr_wire_OBUF[24]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[24]),
        .O(m_axi_full_data_awaddr_wire[24]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[25]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[25]),
        .O(m_axi_full_data_awaddr_wire[25]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[26]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[26]),
        .O(m_axi_full_data_awaddr_wire[26]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[27]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[27]),
        .O(m_axi_full_data_awaddr_wire[27]));
CARRY4 \m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_awaddr_wire_OBUF[23]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 ,\n_1_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 ,\n_2_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 ,\n_3_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[27:24]),
        .O(m_axi_full_data_awaddr_wire_OBUF[27:24]),
        .S({\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_2 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_3 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_4 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_2 
       (.I0(m_axi_full_data_awaddr[27]),
        .I1(ha_write_address[27]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_3 
       (.I0(m_axi_full_data_awaddr[26]),
        .I1(ha_write_address[26]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_4 
       (.I0(m_axi_full_data_awaddr[25]),
        .I1(ha_write_address[25]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_5 
       (.I0(m_axi_full_data_awaddr[24]),
        .I1(ha_write_address[24]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_5 ));
OBUF \m_axi_full_data_awaddr_wire_OBUF[28]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[28]),
        .O(m_axi_full_data_awaddr_wire[28]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[29]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[29]),
        .O(m_axi_full_data_awaddr_wire[29]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[2]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[2]),
        .O(m_axi_full_data_awaddr_wire[2]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[30]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[30]),
        .O(m_axi_full_data_awaddr_wire[30]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[31]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[31]),
        .O(m_axi_full_data_awaddr_wire[31]));
CARRY4 \m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_awaddr_wire_OBUF[27]_inst_i_1 ),
        .CO({\NLW_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_1_CO_UNCONNECTED [3],\n_1_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_1 ,\n_2_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_1 ,\n_3_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,m_axi_full_data_awaddr[30:28]}),
        .O(m_axi_full_data_awaddr_wire_OBUF[31:28]),
        .S({\n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_2 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_3 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_4 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_2 
       (.I0(m_axi_full_data_awaddr[31]),
        .I1(ha_write_address[31]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_3 
       (.I0(m_axi_full_data_awaddr[30]),
        .I1(ha_write_address[30]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_4 
       (.I0(m_axi_full_data_awaddr[29]),
        .I1(ha_write_address[29]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_5 
       (.I0(m_axi_full_data_awaddr[28]),
        .I1(ha_write_address[28]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[31]_inst_i_5 ));
OBUF \m_axi_full_data_awaddr_wire_OBUF[3]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[3]),
        .O(m_axi_full_data_awaddr_wire[3]));
CARRY4 \m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 
       (.CI(1'b0),
        .CO({\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 ,\n_1_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 ,\n_2_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 ,\n_3_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[3:0]),
        .O(m_axi_full_data_awaddr_wire_OBUF[3:0]),
        .S({\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_2 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_3 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_4 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_2 
       (.I0(m_axi_full_data_awaddr[3]),
        .I1(ha_write_address[3]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_3 
       (.I0(m_axi_full_data_awaddr[2]),
        .I1(ha_write_address[2]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_4 
       (.I0(m_axi_full_data_awaddr[1]),
        .I1(ha_write_address[1]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_5 
       (.I0(m_axi_full_data_awaddr[0]),
        .I1(ha_write_address[0]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_5 ));
OBUF \m_axi_full_data_awaddr_wire_OBUF[4]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[4]),
        .O(m_axi_full_data_awaddr_wire[4]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[5]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[5]),
        .O(m_axi_full_data_awaddr_wire[5]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[6]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[6]),
        .O(m_axi_full_data_awaddr_wire[6]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[7]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[7]),
        .O(m_axi_full_data_awaddr_wire[7]));
CARRY4 \m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 
       (.CI(\n_0_m_axi_full_data_awaddr_wire_OBUF[3]_inst_i_1 ),
        .CO({\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 ,\n_1_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 ,\n_2_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 ,\n_3_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_1 }),
        .CYINIT(1'b0),
        .DI(m_axi_full_data_awaddr[7:4]),
        .O(m_axi_full_data_awaddr_wire_OBUF[7:4]),
        .S({\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_2 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_3 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_4 ,\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_5 }));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_2 
       (.I0(m_axi_full_data_awaddr[7]),
        .I1(ha_write_address[7]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_3 
       (.I0(m_axi_full_data_awaddr[6]),
        .I1(ha_write_address[6]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_3 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_4 
       (.I0(m_axi_full_data_awaddr[5]),
        .I1(ha_write_address[5]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_5 
       (.I0(m_axi_full_data_awaddr[4]),
        .I1(ha_write_address[4]),
        .O(\n_0_m_axi_full_data_awaddr_wire_OBUF[7]_inst_i_5 ));
OBUF \m_axi_full_data_awaddr_wire_OBUF[8]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[8]),
        .O(m_axi_full_data_awaddr_wire[8]));
OBUF \m_axi_full_data_awaddr_wire_OBUF[9]_inst 
       (.I(m_axi_full_data_awaddr_wire_OBUF[9]),
        .O(m_axi_full_data_awaddr_wire[9]));
OBUF \m_axi_full_data_awburst_OBUF[0]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_awburst[0]));
OBUF \m_axi_full_data_awburst_OBUF[1]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awburst[1]));
OBUF \m_axi_full_data_awcache_OBUF[0]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_awcache[0]));
OBUF \m_axi_full_data_awcache_OBUF[1]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_awcache[1]));
OBUF \m_axi_full_data_awcache_OBUF[2]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awcache[2]));
OBUF \m_axi_full_data_awcache_OBUF[3]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awcache[3]));
OBUF \m_axi_full_data_awid_OBUF[0]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awid));
OBUF \m_axi_full_data_awlen_OBUF[0]_inst 
       (.I(m_axi_full_data_arlen_OBUF[0]),
        .O(m_axi_full_data_awlen[0]));
OBUF \m_axi_full_data_awlen_OBUF[1]_inst 
       (.I(m_axi_full_data_arlen_OBUF[1]),
        .O(m_axi_full_data_awlen[1]));
OBUF \m_axi_full_data_awlen_OBUF[2]_inst 
       (.I(m_axi_full_data_arlen_OBUF[2]),
        .O(m_axi_full_data_awlen[2]));
OBUF \m_axi_full_data_awlen_OBUF[3]_inst 
       (.I(m_axi_full_data_arlen_OBUF[3]),
        .O(m_axi_full_data_awlen[3]));
OBUF \m_axi_full_data_awlen_OBUF[4]_inst 
       (.I(m_axi_full_data_arlen_OBUF[4]),
        .O(m_axi_full_data_awlen[4]));
OBUF \m_axi_full_data_awlen_OBUF[5]_inst 
       (.I(m_axi_full_data_arlen_OBUF[5]),
        .O(m_axi_full_data_awlen[5]));
OBUF \m_axi_full_data_awlen_OBUF[6]_inst 
       (.I(m_axi_full_data_arlen_OBUF[6]),
        .O(m_axi_full_data_awlen[6]));
OBUF \m_axi_full_data_awlen_OBUF[7]_inst 
       (.I(m_axi_full_data_arlen_OBUF[7]),
        .O(m_axi_full_data_awlen[7]));
OBUF m_axi_full_data_awlock_OBUF_inst
       (.I(1'b0),
        .O(m_axi_full_data_awlock));
OBUF \m_axi_full_data_awprot_OBUF[0]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awprot[0]));
OBUF \m_axi_full_data_awprot_OBUF[1]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awprot[1]));
OBUF \m_axi_full_data_awprot_OBUF[2]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awprot[2]));
OBUF \m_axi_full_data_awqos_OBUF[0]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awqos[0]));
OBUF \m_axi_full_data_awqos_OBUF[1]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awqos[1]));
OBUF \m_axi_full_data_awqos_OBUF[2]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awqos[2]));
OBUF \m_axi_full_data_awqos_OBUF[3]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awqos[3]));
IBUF m_axi_full_data_awready_IBUF_inst
       (.I(m_axi_full_data_awready),
        .O(m_axi_full_data_awready_IBUF));
OBUF \m_axi_full_data_awsize_OBUF[0]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awsize[0]));
OBUF \m_axi_full_data_awsize_OBUF[1]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_awsize[1]));
OBUF \m_axi_full_data_awsize_OBUF[2]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_awsize[2]));
OBUF \m_axi_full_data_awuser_OBUF[0]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_awuser));
OBUF m_axi_full_data_awvalid_OBUF_inst
       (.I(m_axi_full_data_awvalid_OBUF),
        .O(m_axi_full_data_awvalid));
LUT6 #(
    .INIT(64'hFFDF0020FFFF0020)) 
     m_axi_full_data_awvalid_i_1
       (.I0(\n_0_m_axi_full_data_w_state[7]_i_3 ),
        .I1(m_axi_full_data_w_state[1]),
        .I2(m_axi_full_data_w_state[0]),
        .I3(m_axi_full_data_w_state[2]),
        .I4(m_axi_full_data_awvalid_OBUF),
        .I5(m_axi_full_data_awready_IBUF),
        .O(n_0_m_axi_full_data_awvalid_i_1));
FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_awvalid_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_m_axi_full_data_awvalid_i_1),
        .Q(m_axi_full_data_awvalid_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
OBUF m_axi_full_data_bready_OBUF_inst
       (.I(m_axi_full_data_bready_OBUF),
        .O(m_axi_full_data_bready));
LUT5 #(
    .INIT(32'hBFFF4400)) 
     m_axi_full_data_bready_i_1
       (.I0(m_axi_full_data_w_state[0]),
        .I1(m_axi_full_data_w_state[2]),
        .I2(m_axi_full_data_bvalid_IBUF),
        .I3(n_0_m_axi_full_data_w_ready_i_2),
        .I4(m_axi_full_data_bready_OBUF),
        .O(n_0_m_axi_full_data_bready_i_1));
FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_bready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_m_axi_full_data_bready_i_1),
        .Q(m_axi_full_data_bready_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[0]_i_1 
       (.I0(m_axi_full_data_burst_len[0]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[0]),
        .O(\n_0_m_axi_full_data_burst_len[0]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[10]_i_1 
       (.I0(m_axi_full_data_burst_len[10]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[10]),
        .O(\n_0_m_axi_full_data_burst_len[10]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[11]_i_1 
       (.I0(m_axi_full_data_burst_len[11]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[11]),
        .O(\n_0_m_axi_full_data_burst_len[11]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[12]_i_1 
       (.I0(m_axi_full_data_burst_len[12]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[12]),
        .O(\n_0_m_axi_full_data_burst_len[12]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[13]_i_1 
       (.I0(m_axi_full_data_burst_len[13]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[13]),
        .O(\n_0_m_axi_full_data_burst_len[13]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[14]_i_1 
       (.I0(m_axi_full_data_burst_len[14]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[14]),
        .O(\n_0_m_axi_full_data_burst_len[14]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[15]_i_1 
       (.I0(m_axi_full_data_burst_len[15]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[15]),
        .O(\n_0_m_axi_full_data_burst_len[15]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[16]_i_1 
       (.I0(m_axi_full_data_burst_len[16]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[16]),
        .O(\n_0_m_axi_full_data_burst_len[16]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[17]_i_1 
       (.I0(m_axi_full_data_burst_len[17]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[17]),
        .O(\n_0_m_axi_full_data_burst_len[17]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[18]_i_1 
       (.I0(m_axi_full_data_burst_len[18]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[18]),
        .O(\n_0_m_axi_full_data_burst_len[18]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[19]_i_1 
       (.I0(m_axi_full_data_burst_len[19]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[19]),
        .O(\n_0_m_axi_full_data_burst_len[19]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[1]_i_1 
       (.I0(m_axi_full_data_burst_len[1]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[1]),
        .O(\n_0_m_axi_full_data_burst_len[1]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[20]_i_1 
       (.I0(m_axi_full_data_burst_len[20]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[20]),
        .O(\n_0_m_axi_full_data_burst_len[20]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[21]_i_1 
       (.I0(m_axi_full_data_burst_len[21]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[21]),
        .O(\n_0_m_axi_full_data_burst_len[21]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[22]_i_1 
       (.I0(m_axi_full_data_burst_len[22]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[22]),
        .O(\n_0_m_axi_full_data_burst_len[22]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[23]_i_1 
       (.I0(m_axi_full_data_burst_len[23]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[23]),
        .O(\n_0_m_axi_full_data_burst_len[23]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[24]_i_1 
       (.I0(m_axi_full_data_burst_len[24]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[24]),
        .O(\n_0_m_axi_full_data_burst_len[24]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[25]_i_1 
       (.I0(m_axi_full_data_burst_len[25]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[25]),
        .O(\n_0_m_axi_full_data_burst_len[25]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[26]_i_1 
       (.I0(m_axi_full_data_burst_len[26]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[26]),
        .O(\n_0_m_axi_full_data_burst_len[26]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[27]_i_1 
       (.I0(m_axi_full_data_burst_len[27]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[27]),
        .O(\n_0_m_axi_full_data_burst_len[27]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[28]_i_1 
       (.I0(m_axi_full_data_burst_len[28]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[28]),
        .O(\n_0_m_axi_full_data_burst_len[28]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[29]_i_1 
       (.I0(m_axi_full_data_burst_len[29]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[29]),
        .O(\n_0_m_axi_full_data_burst_len[29]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[2]_i_1 
       (.I0(m_axi_full_data_burst_len[2]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[2]),
        .O(\n_0_m_axi_full_data_burst_len[2]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[30]_i_1 
       (.I0(m_axi_full_data_burst_len[30]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[30]),
        .O(\n_0_m_axi_full_data_burst_len[30]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[31]_i_1 
       (.I0(m_axi_full_data_burst_len[31]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[31]),
        .O(\n_0_m_axi_full_data_burst_len[31]_i_1 ));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     \m_axi_full_data_burst_len[31]_i_2 
       (.I0(\n_0_ha_operation_mode[31]_i_4 ),
        .I1(s_axi_lite_registers_awaddr_reg[3]),
        .I2(s_axi_lite_registers_awaddr_reg[2]),
        .I3(s_axi_lite_registers_wready_OBUF),
        .I4(s_axi_lite_registers_wvalid_IBUF),
        .O(\n_0_m_axi_full_data_burst_len[31]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[3]_i_1 
       (.I0(m_axi_full_data_burst_len[3]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[3]),
        .O(\n_0_m_axi_full_data_burst_len[3]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[4]_i_1 
       (.I0(m_axi_full_data_burst_len[4]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[4]),
        .O(\n_0_m_axi_full_data_burst_len[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[5]_i_1 
       (.I0(m_axi_full_data_burst_len[5]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[5]),
        .O(\n_0_m_axi_full_data_burst_len[5]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[6]_i_1 
       (.I0(m_axi_full_data_burst_len[6]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[6]),
        .O(\n_0_m_axi_full_data_burst_len[6]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[7]_i_1 
       (.I0(m_axi_full_data_burst_len[7]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[7]),
        .O(\n_0_m_axi_full_data_burst_len[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[8]_i_1 
       (.I0(m_axi_full_data_burst_len[8]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[8]),
        .O(\n_0_m_axi_full_data_burst_len[8]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \m_axi_full_data_burst_len[9]_i_1 
       (.I0(m_axi_full_data_burst_len[9]),
        .I1(\n_0_m_axi_full_data_burst_len[31]_i_2 ),
        .I2(s_axi_lite_registers_wdata_IBUF[9]),
        .O(\n_0_m_axi_full_data_burst_len[9]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[0]_i_1 ),
        .Q(m_axi_full_data_burst_len[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[10]_i_1 ),
        .Q(m_axi_full_data_burst_len[10]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[11]_i_1 ),
        .Q(m_axi_full_data_burst_len[11]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[12]_i_1 ),
        .Q(m_axi_full_data_burst_len[12]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[13]_i_1 ),
        .Q(m_axi_full_data_burst_len[13]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[14]_i_1 ),
        .Q(m_axi_full_data_burst_len[14]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[15]_i_1 ),
        .Q(m_axi_full_data_burst_len[15]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[16]_i_1 ),
        .Q(m_axi_full_data_burst_len[16]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[17]_i_1 ),
        .Q(m_axi_full_data_burst_len[17]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[18]_i_1 ),
        .Q(m_axi_full_data_burst_len[18]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[19]_i_1 ),
        .Q(m_axi_full_data_burst_len[19]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[1]_i_1 ),
        .Q(m_axi_full_data_burst_len[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[20]_i_1 ),
        .Q(m_axi_full_data_burst_len[20]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[21]_i_1 ),
        .Q(m_axi_full_data_burst_len[21]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[22]_i_1 ),
        .Q(m_axi_full_data_burst_len[22]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[23]_i_1 ),
        .Q(m_axi_full_data_burst_len[23]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[24]_i_1 ),
        .Q(m_axi_full_data_burst_len[24]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[25]_i_1 ),
        .Q(m_axi_full_data_burst_len[25]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[26]_i_1 ),
        .Q(m_axi_full_data_burst_len[26]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[27]_i_1 ),
        .Q(m_axi_full_data_burst_len[27]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[28]_i_1 ),
        .Q(m_axi_full_data_burst_len[28]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[29]_i_1 ),
        .Q(m_axi_full_data_burst_len[29]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[2]_i_1 ),
        .Q(m_axi_full_data_burst_len[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[30]_i_1 ),
        .Q(m_axi_full_data_burst_len[30]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[31]_i_1 ),
        .Q(m_axi_full_data_burst_len[31]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[3]_i_1 ),
        .Q(m_axi_full_data_burst_len[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDSE #(
    .INIT(1'b1)) 
     \m_axi_full_data_burst_len_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[4]_i_1 ),
        .Q(m_axi_full_data_burst_len[4]),
        .S(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[5]_i_1 ),
        .Q(m_axi_full_data_burst_len[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[6]_i_1 ),
        .Q(m_axi_full_data_burst_len[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[7]_i_1 ),
        .Q(m_axi_full_data_burst_len[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[8]_i_1 ),
        .Q(m_axi_full_data_burst_len[8]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_burst_len_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_ha_operation_mode[31]_i_1 ),
        .D(\n_0_m_axi_full_data_burst_len[9]_i_1 ),
        .Q(m_axi_full_data_burst_len[9]),
        .R(\n_0_sync_state[7]_i_1 ));
IBUF m_axi_full_data_bvalid_IBUF_inst
       (.I(m_axi_full_data_bvalid),
        .O(m_axi_full_data_bvalid_IBUF));
LUT4 #(
    .INIT(16'hAA02)) 
     m_axi_full_data_r_enable_i_1
       (.I0(n_0_m_axi_full_data_w_enable_i_3),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(\n_0_sync_state_reg[2] ),
        .I3(\n_0_sync_state_reg[0] ),
        .O(n_0_m_axi_full_data_r_enable_i_1));
LUT6 #(
    .INIT(64'hFEFE0ECECECE0ECE)) 
     m_axi_full_data_r_enable_i_2
       (.I0(n_0_m_axi_full_data_r_enable_i_3),
        .I1(m_axi_full_data_r_enable),
        .I2(\n_0_sync_state[2]_i_3 ),
        .I3(m_axi_full_data_r_ready),
        .I4(n_0_m_axi_full_data_r_enable_i_4),
        .I5(enable_IBUF),
        .O(m_axi_full_data_r_enable__0));
LUT6 #(
    .INIT(64'h01000101F1FFF1F1)) 
     m_axi_full_data_r_enable_i_3
       (.I0(ha_write_read_flag),
        .I1(ha_read_is_finished),
        .I2(\n_0_sync_state_reg[2] ),
        .I3(\n_0_sync_state_reg[1] ),
        .I4(\n_0_sync_state_reg[0] ),
        .I5(ha_write_is_finished),
        .O(n_0_m_axi_full_data_r_enable_i_3));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT3 #(
    .INIT(8'h45)) 
     m_axi_full_data_r_enable_i_4
       (.I0(\n_0_sync_state_reg[2] ),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(\n_0_sync_state_reg[0] ),
        .O(n_0_m_axi_full_data_r_enable_i_4));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_r_enable_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_data_r_enable_i_1),
        .D(m_axi_full_data_r_enable__0),
        .Q(m_axi_full_data_r_enable),
        .R(\n_0_sync_state[7]_i_1 ));
LUT4 #(
    .INIT(16'h4004)) 
     m_axi_full_data_r_ready_i_1
       (.I0(m_axi_full_data_r_state[1]),
        .I1(n_0_m_axi_full_data_r_ready_i_2),
        .I2(m_axi_full_data_r_state[0]),
        .I3(m_axi_full_data_r_state[2]),
        .O(n_0_m_axi_full_data_r_ready_i_1));
LUT5 #(
    .INIT(32'h00000001)) 
     m_axi_full_data_r_ready_i_2
       (.I0(m_axi_full_data_r_state[3]),
        .I1(m_axi_full_data_r_state[5]),
        .I2(m_axi_full_data_r_state[6]),
        .I3(m_axi_full_data_r_state[4]),
        .I4(m_axi_full_data_r_state[7]),
        .O(n_0_m_axi_full_data_r_ready_i_2));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_r_ready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_data_r_ready_i_1),
        .D(m_axi_full_data_r_state[2]),
        .Q(m_axi_full_data_r_ready),
        .R(\n_0_sync_state[7]_i_1 ));
LUT6 #(
    .INIT(64'h7F700F0F7F7F0F00)) 
     \m_axi_full_data_r_state[0]_i_1 
       (.I0(\n_0_m_axi_full_data_r_state[2]_i_2 ),
        .I1(m_axi_full_data_rlast_IBUF),
        .I2(m_axi_full_data_r_state[1]),
        .I3(m_axi_full_data_r_enable),
        .I4(m_axi_full_data_r_state[0]),
        .I5(m_axi_full_data_r_state[2]),
        .O(\n_0_m_axi_full_data_r_state[0]_i_1 ));
LUT6 #(
    .INIT(64'h4744444444444444)) 
     \m_axi_full_data_r_state[1]_i_1 
       (.I0(\n_0_m_axi_full_data_r_state[1]_i_2 ),
        .I1(m_axi_full_data_r_state[1]),
        .I2(m_axi_full_data_r_state[2]),
        .I3(m_axi_full_data_r_state[0]),
        .I4(m_axi_full_data_arready_IBUF),
        .I5(m_axi_full_data_arvalid_OBUF),
        .O(\n_0_m_axi_full_data_r_state[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \m_axi_full_data_r_state[1]_i_2 
       (.I0(m_axi_full_data_rlast_IBUF),
        .I1(m_axi_full_data_rready_OBUF),
        .I2(m_axi_full_data_rvalid_IBUF),
        .O(\n_0_m_axi_full_data_r_state[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFD0F0D0F0D0F0D0)) 
     \m_axi_full_data_r_state[2]_i_1 
       (.I0(m_axi_full_data_r_state[0]),
        .I1(m_axi_full_data_r_enable),
        .I2(m_axi_full_data_r_state[2]),
        .I3(m_axi_full_data_r_state[1]),
        .I4(\n_0_m_axi_full_data_r_state[2]_i_2 ),
        .I5(m_axi_full_data_rlast_IBUF),
        .O(\n_0_m_axi_full_data_r_state[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \m_axi_full_data_r_state[2]_i_2 
       (.I0(m_axi_full_data_rvalid_IBUF),
        .I1(m_axi_full_data_rready_OBUF),
        .O(\n_0_m_axi_full_data_r_state[2]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \m_axi_full_data_r_state[3]_i_1 
       (.I0(m_axi_full_data_r_state[3]),
        .I1(\n_0_m_axi_full_data_r_state[7]_i_3 ),
        .O(\n_0_m_axi_full_data_r_state[3]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \m_axi_full_data_r_state[4]_i_1 
       (.I0(m_axi_full_data_r_state[4]),
        .I1(\n_0_m_axi_full_data_r_state[7]_i_3 ),
        .O(\n_0_m_axi_full_data_r_state[4]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \m_axi_full_data_r_state[5]_i_1 
       (.I0(m_axi_full_data_r_state[5]),
        .I1(\n_0_m_axi_full_data_r_state[7]_i_3 ),
        .O(\n_0_m_axi_full_data_r_state[5]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \m_axi_full_data_r_state[6]_i_1 
       (.I0(m_axi_full_data_r_state[6]),
        .I1(\n_0_m_axi_full_data_r_state[7]_i_3 ),
        .O(\n_0_m_axi_full_data_r_state[6]_i_1 ));
LUT4 #(
    .INIT(16'h5D00)) 
     \m_axi_full_data_r_state[7]_i_1 
       (.I0(m_axi_full_data_r_state[1]),
        .I1(m_axi_full_data_r_state[0]),
        .I2(m_axi_full_data_r_state[2]),
        .I3(n_0_m_axi_full_data_r_ready_i_2),
        .O(\n_0_m_axi_full_data_r_state[7]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \m_axi_full_data_r_state[7]_i_2 
       (.I0(m_axi_full_data_r_state[7]),
        .I1(\n_0_m_axi_full_data_r_state[7]_i_3 ),
        .O(\n_0_m_axi_full_data_r_state[7]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF00007E2E7E2E)) 
     \m_axi_full_data_r_state[7]_i_3 
       (.I0(m_axi_full_data_r_state[2]),
        .I1(m_axi_full_data_r_enable),
        .I2(m_axi_full_data_r_state[0]),
        .I3(\n_0_m_axi_full_data_r_state[7]_i_4 ),
        .I4(\n_0_m_axi_full_data_r_state[1]_i_2 ),
        .I5(m_axi_full_data_r_state[1]),
        .O(\n_0_m_axi_full_data_r_state[7]_i_3 ));
LUT2 #(
    .INIT(4'h8)) 
     \m_axi_full_data_r_state[7]_i_4 
       (.I0(m_axi_full_data_arready_IBUF),
        .I1(m_axi_full_data_arvalid_OBUF),
        .O(\n_0_m_axi_full_data_r_state[7]_i_4 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_r_state_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_r_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_r_state[0]_i_1 ),
        .Q(m_axi_full_data_r_state[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_r_state_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_r_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_r_state[1]_i_1 ),
        .Q(m_axi_full_data_r_state[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_r_state_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_r_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_r_state[2]_i_1 ),
        .Q(m_axi_full_data_r_state[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_r_state_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_r_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_r_state[3]_i_1 ),
        .Q(m_axi_full_data_r_state[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_r_state_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_r_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_r_state[4]_i_1 ),
        .Q(m_axi_full_data_r_state[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_r_state_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_r_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_r_state[5]_i_1 ),
        .Q(m_axi_full_data_r_state[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_r_state_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_r_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_r_state[6]_i_1 ),
        .Q(m_axi_full_data_r_state[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_r_state_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_r_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_r_state[7]_i_2 ),
        .Q(m_axi_full_data_r_state[7]),
        .R(\n_0_sync_state[7]_i_1 ));
IBUF \m_axi_full_data_rdata_IBUF[0]_inst 
       (.I(m_axi_full_data_rdata[0]),
        .O(m_axi_full_data_rdata_IBUF[0]));
IBUF \m_axi_full_data_rdata_IBUF[10]_inst 
       (.I(m_axi_full_data_rdata[10]),
        .O(m_axi_full_data_rdata_IBUF[10]));
IBUF \m_axi_full_data_rdata_IBUF[11]_inst 
       (.I(m_axi_full_data_rdata[11]),
        .O(m_axi_full_data_rdata_IBUF[11]));
IBUF \m_axi_full_data_rdata_IBUF[12]_inst 
       (.I(m_axi_full_data_rdata[12]),
        .O(m_axi_full_data_rdata_IBUF[12]));
IBUF \m_axi_full_data_rdata_IBUF[13]_inst 
       (.I(m_axi_full_data_rdata[13]),
        .O(m_axi_full_data_rdata_IBUF[13]));
IBUF \m_axi_full_data_rdata_IBUF[14]_inst 
       (.I(m_axi_full_data_rdata[14]),
        .O(m_axi_full_data_rdata_IBUF[14]));
IBUF \m_axi_full_data_rdata_IBUF[15]_inst 
       (.I(m_axi_full_data_rdata[15]),
        .O(m_axi_full_data_rdata_IBUF[15]));
IBUF \m_axi_full_data_rdata_IBUF[16]_inst 
       (.I(m_axi_full_data_rdata[16]),
        .O(m_axi_full_data_rdata_IBUF[16]));
IBUF \m_axi_full_data_rdata_IBUF[17]_inst 
       (.I(m_axi_full_data_rdata[17]),
        .O(m_axi_full_data_rdata_IBUF[17]));
IBUF \m_axi_full_data_rdata_IBUF[18]_inst 
       (.I(m_axi_full_data_rdata[18]),
        .O(m_axi_full_data_rdata_IBUF[18]));
IBUF \m_axi_full_data_rdata_IBUF[19]_inst 
       (.I(m_axi_full_data_rdata[19]),
        .O(m_axi_full_data_rdata_IBUF[19]));
IBUF \m_axi_full_data_rdata_IBUF[1]_inst 
       (.I(m_axi_full_data_rdata[1]),
        .O(m_axi_full_data_rdata_IBUF[1]));
IBUF \m_axi_full_data_rdata_IBUF[20]_inst 
       (.I(m_axi_full_data_rdata[20]),
        .O(m_axi_full_data_rdata_IBUF[20]));
IBUF \m_axi_full_data_rdata_IBUF[21]_inst 
       (.I(m_axi_full_data_rdata[21]),
        .O(m_axi_full_data_rdata_IBUF[21]));
IBUF \m_axi_full_data_rdata_IBUF[22]_inst 
       (.I(m_axi_full_data_rdata[22]),
        .O(m_axi_full_data_rdata_IBUF[22]));
IBUF \m_axi_full_data_rdata_IBUF[23]_inst 
       (.I(m_axi_full_data_rdata[23]),
        .O(m_axi_full_data_rdata_IBUF[23]));
IBUF \m_axi_full_data_rdata_IBUF[24]_inst 
       (.I(m_axi_full_data_rdata[24]),
        .O(m_axi_full_data_rdata_IBUF[24]));
IBUF \m_axi_full_data_rdata_IBUF[25]_inst 
       (.I(m_axi_full_data_rdata[25]),
        .O(m_axi_full_data_rdata_IBUF[25]));
IBUF \m_axi_full_data_rdata_IBUF[26]_inst 
       (.I(m_axi_full_data_rdata[26]),
        .O(m_axi_full_data_rdata_IBUF[26]));
IBUF \m_axi_full_data_rdata_IBUF[27]_inst 
       (.I(m_axi_full_data_rdata[27]),
        .O(m_axi_full_data_rdata_IBUF[27]));
IBUF \m_axi_full_data_rdata_IBUF[28]_inst 
       (.I(m_axi_full_data_rdata[28]),
        .O(m_axi_full_data_rdata_IBUF[28]));
IBUF \m_axi_full_data_rdata_IBUF[29]_inst 
       (.I(m_axi_full_data_rdata[29]),
        .O(m_axi_full_data_rdata_IBUF[29]));
IBUF \m_axi_full_data_rdata_IBUF[2]_inst 
       (.I(m_axi_full_data_rdata[2]),
        .O(m_axi_full_data_rdata_IBUF[2]));
IBUF \m_axi_full_data_rdata_IBUF[30]_inst 
       (.I(m_axi_full_data_rdata[30]),
        .O(m_axi_full_data_rdata_IBUF[30]));
IBUF \m_axi_full_data_rdata_IBUF[31]_inst 
       (.I(m_axi_full_data_rdata[31]),
        .O(m_axi_full_data_rdata_IBUF[31]));
IBUF \m_axi_full_data_rdata_IBUF[3]_inst 
       (.I(m_axi_full_data_rdata[3]),
        .O(m_axi_full_data_rdata_IBUF[3]));
IBUF \m_axi_full_data_rdata_IBUF[4]_inst 
       (.I(m_axi_full_data_rdata[4]),
        .O(m_axi_full_data_rdata_IBUF[4]));
IBUF \m_axi_full_data_rdata_IBUF[5]_inst 
       (.I(m_axi_full_data_rdata[5]),
        .O(m_axi_full_data_rdata_IBUF[5]));
IBUF \m_axi_full_data_rdata_IBUF[6]_inst 
       (.I(m_axi_full_data_rdata[6]),
        .O(m_axi_full_data_rdata_IBUF[6]));
IBUF \m_axi_full_data_rdata_IBUF[7]_inst 
       (.I(m_axi_full_data_rdata[7]),
        .O(m_axi_full_data_rdata_IBUF[7]));
IBUF \m_axi_full_data_rdata_IBUF[8]_inst 
       (.I(m_axi_full_data_rdata[8]),
        .O(m_axi_full_data_rdata_IBUF[8]));
IBUF \m_axi_full_data_rdata_IBUF[9]_inst 
       (.I(m_axi_full_data_rdata[9]),
        .O(m_axi_full_data_rdata_IBUF[9]));
IBUF m_axi_full_data_rlast_IBUF_inst
       (.I(m_axi_full_data_rlast),
        .O(m_axi_full_data_rlast_IBUF));
OBUF m_axi_full_data_rready_OBUF_inst
       (.I(m_axi_full_data_rready_OBUF),
        .O(m_axi_full_data_rready));
LUT6 #(
    .INIT(64'h00F4FFFF00F40000)) 
     m_axi_full_data_rready_i_1
       (.I0(n_0_m_axi_full_data_rready_i_2),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(n_0_m_axi_full_data_rready_i_3),
        .I3(m_axi_full_data_r_state[2]),
        .I4(n_0_m_axi_full_data_rready_i_4),
        .I5(m_axi_full_data_rready_OBUF),
        .O(n_0_m_axi_full_data_rready_i_1));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_10
       (.I0(m_axi_full_r_burst_counter[7]),
        .I1(axi_to_bram_burst_counter[7]),
        .O(n_0_m_axi_full_data_rready_i_10));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_11
       (.I0(m_axi_full_r_burst_counter[6]),
        .I1(axi_to_bram_burst_counter[6]),
        .O(n_0_m_axi_full_data_rready_i_11));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_12
       (.I0(m_axi_full_r_burst_counter[5]),
        .I1(axi_to_bram_burst_counter[5]),
        .O(n_0_m_axi_full_data_rready_i_12));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_13
       (.I0(m_axi_full_r_burst_counter[4]),
        .I1(axi_to_bram_burst_counter[4]),
        .O(n_0_m_axi_full_data_rready_i_13));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_14
       (.I0(m_axi_full_r_burst_counter[8]),
        .I1(axi_to_bram_burst_counter[8]),
        .O(n_0_m_axi_full_data_rready_i_14));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     m_axi_full_data_rready_i_17
       (.I0(n_7_m_axi_full_data_rready_reg_i_15),
        .I1(n_4_m_axi_full_data_rready_reg_i_15),
        .I2(n_7_m_axi_full_data_rready_reg_i_22),
        .I3(n_6_m_axi_full_data_rready_reg_i_22),
        .I4(n_5_m_axi_full_data_rready_reg_i_22),
        .I5(n_4_m_axi_full_data_rready_reg_i_22),
        .O(n_0_m_axi_full_data_rready_i_17));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_18
       (.I0(m_axi_full_r_burst_counter[3]),
        .I1(axi_to_bram_burst_counter[3]),
        .O(n_0_m_axi_full_data_rready_i_18));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_19
       (.I0(m_axi_full_r_burst_counter[2]),
        .I1(axi_to_bram_burst_counter[2]),
        .O(n_0_m_axi_full_data_rready_i_19));
LUT5 #(
    .INIT(32'h00010000)) 
     m_axi_full_data_rready_i_2
       (.I0(n_6_m_axi_full_data_rready_reg_i_5),
        .I1(n_5_m_axi_full_data_rready_reg_i_5),
        .I2(n_7_m_axi_full_data_rready_reg_i_6),
        .I3(n_6_m_axi_full_data_rready_reg_i_6),
        .I4(n_0_m_axi_full_data_rready_i_7),
        .O(n_0_m_axi_full_data_rready_i_2));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_20
       (.I0(m_axi_full_r_burst_counter[1]),
        .I1(axi_to_bram_burst_counter[1]),
        .O(n_0_m_axi_full_data_rready_i_20));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_21
       (.I0(m_axi_full_r_burst_counter[0]),
        .I1(axi_to_bram_burst_counter[0]),
        .O(n_0_m_axi_full_data_rready_i_21));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_23
       (.I0(m_axi_full_r_burst_counter[7]),
        .I1(m_axi_full_w_burst_counter[7]),
        .O(n_0_m_axi_full_data_rready_i_23));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_24
       (.I0(m_axi_full_r_burst_counter[6]),
        .I1(m_axi_full_w_burst_counter[6]),
        .O(n_0_m_axi_full_data_rready_i_24));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_25
       (.I0(m_axi_full_r_burst_counter[5]),
        .I1(m_axi_full_w_burst_counter[5]),
        .O(n_0_m_axi_full_data_rready_i_25));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_26
       (.I0(m_axi_full_r_burst_counter[4]),
        .I1(m_axi_full_w_burst_counter[4]),
        .O(n_0_m_axi_full_data_rready_i_26));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_27
       (.I0(m_axi_full_r_burst_counter[8]),
        .I1(m_axi_full_w_burst_counter[8]),
        .O(n_0_m_axi_full_data_rready_i_27));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_28
       (.I0(m_axi_full_r_burst_counter[3]),
        .I1(m_axi_full_w_burst_counter[3]),
        .O(n_0_m_axi_full_data_rready_i_28));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_29
       (.I0(m_axi_full_r_burst_counter[2]),
        .I1(m_axi_full_w_burst_counter[2]),
        .O(n_0_m_axi_full_data_rready_i_29));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     m_axi_full_data_rready_i_3
       (.I0(\n_0_sync_state[7]_i_13 ),
        .I1(\n_0_m_axi_full_data_wdata[31]_i_12 ),
        .I2(\n_0_sync_state[7]_i_10 ),
        .I3(n_0_m_axi_full_data_rready_i_8),
        .O(n_0_m_axi_full_data_rready_i_3));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_30
       (.I0(m_axi_full_r_burst_counter[1]),
        .I1(m_axi_full_w_burst_counter[1]),
        .O(n_0_m_axi_full_data_rready_i_30));
LUT2 #(
    .INIT(4'h9)) 
     m_axi_full_data_rready_i_31
       (.I0(m_axi_full_r_burst_counter[0]),
        .I1(m_axi_full_w_burst_counter[0]),
        .O(n_0_m_axi_full_data_rready_i_31));
LUT4 #(
    .INIT(16'h1800)) 
     m_axi_full_data_rready_i_4
       (.I0(m_axi_full_data_r_state[1]),
        .I1(m_axi_full_data_r_state[0]),
        .I2(m_axi_full_data_r_state[2]),
        .I3(n_0_m_axi_full_data_r_ready_i_2),
        .O(n_0_m_axi_full_data_rready_i_4));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     m_axi_full_data_rready_i_7
       (.I0(n_7_m_axi_full_data_rready_reg_i_5),
        .I1(n_4_m_axi_full_data_rready_reg_i_5),
        .I2(n_7_m_axi_full_data_rready_reg_i_9),
        .I3(n_6_m_axi_full_data_rready_reg_i_9),
        .I4(n_5_m_axi_full_data_rready_reg_i_9),
        .I5(n_4_m_axi_full_data_rready_reg_i_9),
        .O(n_0_m_axi_full_data_rready_i_7));
LUT5 #(
    .INIT(32'h00010000)) 
     m_axi_full_data_rready_i_8
       (.I0(n_6_m_axi_full_data_rready_reg_i_15),
        .I1(n_5_m_axi_full_data_rready_reg_i_15),
        .I2(n_7_m_axi_full_data_rready_reg_i_16),
        .I3(n_6_m_axi_full_data_rready_reg_i_16),
        .I4(n_0_m_axi_full_data_rready_i_17),
        .O(n_0_m_axi_full_data_rready_i_8));
FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_rready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_m_axi_full_data_rready_i_1),
        .Q(m_axi_full_data_rready_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 m_axi_full_data_rready_reg_i_15
       (.CI(n_0_m_axi_full_data_rready_reg_i_22),
        .CO({n_0_m_axi_full_data_rready_reg_i_15,n_1_m_axi_full_data_rready_reg_i_15,n_2_m_axi_full_data_rready_reg_i_15,n_3_m_axi_full_data_rready_reg_i_15}),
        .CYINIT(1'b0),
        .DI(m_axi_full_r_burst_counter[7:4]),
        .O({n_4_m_axi_full_data_rready_reg_i_15,n_5_m_axi_full_data_rready_reg_i_15,n_6_m_axi_full_data_rready_reg_i_15,n_7_m_axi_full_data_rready_reg_i_15}),
        .S({n_0_m_axi_full_data_rready_i_23,n_0_m_axi_full_data_rready_i_24,n_0_m_axi_full_data_rready_i_25,n_0_m_axi_full_data_rready_i_26}));
CARRY4 m_axi_full_data_rready_reg_i_16
       (.CI(n_0_m_axi_full_data_rready_reg_i_15),
        .CO({NLW_m_axi_full_data_rready_reg_i_16_CO_UNCONNECTED[3:1],n_3_m_axi_full_data_rready_reg_i_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m_axi_full_r_burst_counter[8]}),
        .O({NLW_m_axi_full_data_rready_reg_i_16_O_UNCONNECTED[3:2],n_6_m_axi_full_data_rready_reg_i_16,n_7_m_axi_full_data_rready_reg_i_16}),
        .S({1'b0,1'b0,1'b1,n_0_m_axi_full_data_rready_i_27}));
CARRY4 m_axi_full_data_rready_reg_i_22
       (.CI(1'b0),
        .CO({n_0_m_axi_full_data_rready_reg_i_22,n_1_m_axi_full_data_rready_reg_i_22,n_2_m_axi_full_data_rready_reg_i_22,n_3_m_axi_full_data_rready_reg_i_22}),
        .CYINIT(1'b1),
        .DI(m_axi_full_r_burst_counter[3:0]),
        .O({n_4_m_axi_full_data_rready_reg_i_22,n_5_m_axi_full_data_rready_reg_i_22,n_6_m_axi_full_data_rready_reg_i_22,n_7_m_axi_full_data_rready_reg_i_22}),
        .S({n_0_m_axi_full_data_rready_i_28,n_0_m_axi_full_data_rready_i_29,n_0_m_axi_full_data_rready_i_30,n_0_m_axi_full_data_rready_i_31}));
CARRY4 m_axi_full_data_rready_reg_i_5
       (.CI(n_0_m_axi_full_data_rready_reg_i_9),
        .CO({n_0_m_axi_full_data_rready_reg_i_5,n_1_m_axi_full_data_rready_reg_i_5,n_2_m_axi_full_data_rready_reg_i_5,n_3_m_axi_full_data_rready_reg_i_5}),
        .CYINIT(1'b0),
        .DI(m_axi_full_r_burst_counter[7:4]),
        .O({n_4_m_axi_full_data_rready_reg_i_5,n_5_m_axi_full_data_rready_reg_i_5,n_6_m_axi_full_data_rready_reg_i_5,n_7_m_axi_full_data_rready_reg_i_5}),
        .S({n_0_m_axi_full_data_rready_i_10,n_0_m_axi_full_data_rready_i_11,n_0_m_axi_full_data_rready_i_12,n_0_m_axi_full_data_rready_i_13}));
CARRY4 m_axi_full_data_rready_reg_i_6
       (.CI(n_0_m_axi_full_data_rready_reg_i_5),
        .CO({NLW_m_axi_full_data_rready_reg_i_6_CO_UNCONNECTED[3:1],n_3_m_axi_full_data_rready_reg_i_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,m_axi_full_r_burst_counter[8]}),
        .O({NLW_m_axi_full_data_rready_reg_i_6_O_UNCONNECTED[3:2],n_6_m_axi_full_data_rready_reg_i_6,n_7_m_axi_full_data_rready_reg_i_6}),
        .S({1'b0,1'b0,1'b1,n_0_m_axi_full_data_rready_i_14}));
CARRY4 m_axi_full_data_rready_reg_i_9
       (.CI(1'b0),
        .CO({n_0_m_axi_full_data_rready_reg_i_9,n_1_m_axi_full_data_rready_reg_i_9,n_2_m_axi_full_data_rready_reg_i_9,n_3_m_axi_full_data_rready_reg_i_9}),
        .CYINIT(1'b1),
        .DI(m_axi_full_r_burst_counter[3:0]),
        .O({n_4_m_axi_full_data_rready_reg_i_9,n_5_m_axi_full_data_rready_reg_i_9,n_6_m_axi_full_data_rready_reg_i_9,n_7_m_axi_full_data_rready_reg_i_9}),
        .S({n_0_m_axi_full_data_rready_i_18,n_0_m_axi_full_data_rready_i_19,n_0_m_axi_full_data_rready_i_20,n_0_m_axi_full_data_rready_i_21}));
IBUF m_axi_full_data_rvalid_IBUF_inst
       (.I(m_axi_full_data_rvalid),
        .O(m_axi_full_data_rvalid_IBUF));
LUT4 #(
    .INIT(16'h8A22)) 
     m_axi_full_data_w_enable_i_1
       (.I0(n_0_m_axi_full_data_w_enable_i_3),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(\n_0_sync_state_reg[2] ),
        .I3(\n_0_sync_state_reg[0] ),
        .O(n_0_m_axi_full_data_w_enable_i_1));
LUT4 #(
    .INIT(16'h9009)) 
     m_axi_full_data_w_enable_i_10
       (.I0(ha_transfer_size[30]),
        .I1(m_axi_full_data_araddr[30]),
        .I2(ha_transfer_size[31]),
        .I3(m_axi_full_data_araddr[31]),
        .O(n_0_m_axi_full_data_w_enable_i_10));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_11
       (.I0(ha_transfer_size[28]),
        .I1(m_axi_full_data_araddr[28]),
        .I2(m_axi_full_data_araddr[29]),
        .I3(ha_transfer_size[29]),
        .I4(m_axi_full_data_araddr[27]),
        .I5(ha_transfer_size[27]),
        .O(n_0_m_axi_full_data_w_enable_i_11));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_12
       (.I0(ha_transfer_size[26]),
        .I1(m_axi_full_data_araddr[26]),
        .I2(m_axi_full_data_araddr[25]),
        .I3(ha_transfer_size[25]),
        .I4(m_axi_full_data_araddr[24]),
        .I5(ha_transfer_size[24]),
        .O(n_0_m_axi_full_data_w_enable_i_12));
LUT4 #(
    .INIT(16'hFFEF)) 
     m_axi_full_data_w_enable_i_13
       (.I0(ha_operation_mode[2]),
        .I1(ha_operation_mode[3]),
        .I2(ha_operation_mode[1]),
        .I3(ha_operation_mode[0]),
        .O(n_0_m_axi_full_data_w_enable_i_13));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_15
       (.I0(ha_transfer_size[23]),
        .I1(m_axi_full_data_araddr[23]),
        .I2(m_axi_full_data_araddr[22]),
        .I3(ha_transfer_size[22]),
        .I4(m_axi_full_data_araddr[21]),
        .I5(ha_transfer_size[21]),
        .O(n_0_m_axi_full_data_w_enable_i_15));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_16
       (.I0(ha_transfer_size[18]),
        .I1(m_axi_full_data_araddr[18]),
        .I2(m_axi_full_data_araddr[20]),
        .I3(ha_transfer_size[20]),
        .I4(m_axi_full_data_araddr[19]),
        .I5(ha_transfer_size[19]),
        .O(n_0_m_axi_full_data_w_enable_i_16));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_17
       (.I0(ha_transfer_size[16]),
        .I1(m_axi_full_data_araddr[16]),
        .I2(m_axi_full_data_araddr[17]),
        .I3(ha_transfer_size[17]),
        .I4(m_axi_full_data_araddr[15]),
        .I5(ha_transfer_size[15]),
        .O(n_0_m_axi_full_data_w_enable_i_17));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_18
       (.I0(ha_transfer_size[12]),
        .I1(m_axi_full_data_araddr[12]),
        .I2(m_axi_full_data_araddr[14]),
        .I3(ha_transfer_size[14]),
        .I4(m_axi_full_data_araddr[13]),
        .I5(ha_transfer_size[13]),
        .O(n_0_m_axi_full_data_w_enable_i_18));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_19
       (.I0(ha_transfer_size[9]),
        .I1(m_axi_full_data_araddr[9]),
        .I2(m_axi_full_data_araddr[11]),
        .I3(ha_transfer_size[11]),
        .I4(m_axi_full_data_araddr[10]),
        .I5(ha_transfer_size[10]),
        .O(n_0_m_axi_full_data_w_enable_i_19));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     m_axi_full_data_w_enable_i_2
       (.I0(n_0_m_axi_full_data_w_enable_i_4),
        .I1(\n_0_sync_state_reg[2] ),
        .I2(m_axi_full_data_w_enable),
        .I3(n_0_m_axi_full_data_w_enable_i_5),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(n_0_m_axi_full_data_w_enable_i_6),
        .O(m_axi_full_data_w_enable__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_20
       (.I0(ha_transfer_size[7]),
        .I1(m_axi_full_data_araddr[7]),
        .I2(m_axi_full_data_araddr[8]),
        .I3(ha_transfer_size[8]),
        .I4(m_axi_full_data_araddr[6]),
        .I5(ha_transfer_size[6]),
        .O(n_0_m_axi_full_data_w_enable_i_20));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_21
       (.I0(ha_transfer_size[5]),
        .I1(m_axi_full_data_araddr[5]),
        .I2(m_axi_full_data_araddr[4]),
        .I3(ha_transfer_size[4]),
        .I4(m_axi_full_data_araddr[3]),
        .I5(ha_transfer_size[3]),
        .O(n_0_m_axi_full_data_w_enable_i_21));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     m_axi_full_data_w_enable_i_22
       (.I0(ha_transfer_size[1]),
        .I1(m_axi_full_data_araddr[1]),
        .I2(m_axi_full_data_araddr[2]),
        .I3(ha_transfer_size[2]),
        .I4(m_axi_full_data_araddr[0]),
        .I5(ha_transfer_size[0]),
        .O(n_0_m_axi_full_data_w_enable_i_22));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     m_axi_full_data_w_enable_i_3
       (.I0(\n_0_sync_state_reg[6] ),
        .I1(\n_0_sync_state_reg[7] ),
        .I2(\n_0_sync_state_reg[5] ),
        .I3(\n_0_sync_state_reg[4] ),
        .I4(\n_0_sync_state_reg[3] ),
        .O(n_0_m_axi_full_data_w_enable_i_3));
LUT6 #(
    .INIT(64'hDDDDDDDDCCCCCCCF)) 
     m_axi_full_data_w_enable_i_4
       (.I0(ha_write_is_finished),
        .I1(m_axi_full_data_w_enable),
        .I2(m_axi_full_data_r_enable),
        .I3(axi_to_bram_enable),
        .I4(ha_write_read_flag),
        .I5(\n_0_sync_state_reg[1] ),
        .O(n_0_m_axi_full_data_w_enable_i_4));
LUT3 #(
    .INIT(8'h5C)) 
     m_axi_full_data_w_enable_i_5
       (.I0(ha_write_is_finished),
        .I1(ha_read_is_finished),
        .I2(ha_write_read_flag),
        .O(n_0_m_axi_full_data_w_enable_i_5));
LUT6 #(
    .INIT(64'h7070707370707070)) 
     m_axi_full_data_w_enable_i_6
       (.I0(m_axi_full_data_w_ready),
        .I1(\n_0_sync_state_reg[0] ),
        .I2(m_axi_full_data_w_enable),
        .I3(\n_0_sync_state[7]_i_10 ),
        .I4(n_0_m_axi_full_data_w_enable_i_8),
        .I5(enable_IBUF),
        .O(n_0_m_axi_full_data_w_enable_i_6));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     m_axi_full_data_w_enable_i_8
       (.I0(\n_0_sync_state[7]_i_16 ),
        .I1(ha_operation_mode[11]),
        .I2(ha_operation_mode[10]),
        .I3(n_0_m_axi_full_data_w_enable_i_13),
        .I4(\n_0_sync_state[7]_i_11 ),
        .O(n_0_m_axi_full_data_w_enable_i_8));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_w_enable_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_data_w_enable_i_1),
        .D(m_axi_full_data_w_enable__0),
        .Q(m_axi_full_data_w_enable),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 m_axi_full_data_w_enable_reg_i_14
       (.CI(1'b0),
        .CO({n_0_m_axi_full_data_w_enable_reg_i_14,n_1_m_axi_full_data_w_enable_reg_i_14,n_2_m_axi_full_data_w_enable_reg_i_14,n_3_m_axi_full_data_w_enable_reg_i_14}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_m_axi_full_data_w_enable_reg_i_14_O_UNCONNECTED[3:0]),
        .S({n_0_m_axi_full_data_w_enable_i_19,n_0_m_axi_full_data_w_enable_i_20,n_0_m_axi_full_data_w_enable_i_21,n_0_m_axi_full_data_w_enable_i_22}));
CARRY4 m_axi_full_data_w_enable_reg_i_7
       (.CI(n_0_m_axi_full_data_w_enable_reg_i_9),
        .CO({NLW_m_axi_full_data_w_enable_reg_i_7_CO_UNCONNECTED[3],ha_read_is_finished,n_2_m_axi_full_data_w_enable_reg_i_7,n_3_m_axi_full_data_w_enable_reg_i_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_m_axi_full_data_w_enable_reg_i_7_O_UNCONNECTED[3:0]),
        .S({1'b0,n_0_m_axi_full_data_w_enable_i_10,n_0_m_axi_full_data_w_enable_i_11,n_0_m_axi_full_data_w_enable_i_12}));
CARRY4 m_axi_full_data_w_enable_reg_i_9
       (.CI(n_0_m_axi_full_data_w_enable_reg_i_14),
        .CO({n_0_m_axi_full_data_w_enable_reg_i_9,n_1_m_axi_full_data_w_enable_reg_i_9,n_2_m_axi_full_data_w_enable_reg_i_9,n_3_m_axi_full_data_w_enable_reg_i_9}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_m_axi_full_data_w_enable_reg_i_9_O_UNCONNECTED[3:0]),
        .S({n_0_m_axi_full_data_w_enable_i_15,n_0_m_axi_full_data_w_enable_i_16,n_0_m_axi_full_data_w_enable_i_17,n_0_m_axi_full_data_w_enable_i_18}));
LUT3 #(
    .INIT(8'h82)) 
     m_axi_full_data_w_ready_i_1
       (.I0(n_0_m_axi_full_data_w_ready_i_2),
        .I1(m_axi_full_data_w_state[2]),
        .I2(m_axi_full_data_w_state[0]),
        .O(n_0_m_axi_full_data_w_ready_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     m_axi_full_data_w_ready_i_2
       (.I0(m_axi_full_data_w_state[7]),
        .I1(m_axi_full_data_w_state[4]),
        .I2(m_axi_full_data_w_state[6]),
        .I3(m_axi_full_data_w_state[5]),
        .I4(m_axi_full_data_w_state[3]),
        .I5(m_axi_full_data_w_state[1]),
        .O(n_0_m_axi_full_data_w_ready_i_2));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_w_ready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(n_0_m_axi_full_data_w_ready_i_1),
        .D(m_axi_full_data_w_state[2]),
        .Q(m_axi_full_data_w_ready),
        .R(\n_0_sync_state[7]_i_1 ));
LUT6 #(
    .INIT(64'h7777303344773000)) 
     \m_axi_full_data_w_state[0]_i_1 
       (.I0(m_axi_full_data_wlast_OBUF),
        .I1(m_axi_full_data_w_state[1]),
        .I2(\n_0_m_axi_full_data_w_state[0]_i_2 ),
        .I3(m_axi_full_data_w_state[2]),
        .I4(m_axi_full_data_w_state[0]),
        .I5(m_axi_full_data_w_enable),
        .O(\n_0_m_axi_full_data_w_state[0]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \m_axi_full_data_w_state[0]_i_2 
       (.I0(m_axi_full_data_bready_OBUF),
        .I1(m_axi_full_data_bvalid_IBUF),
        .O(\n_0_m_axi_full_data_w_state[0]_i_2 ));
LUT6 #(
    .INIT(64'h4474444444444444)) 
     \m_axi_full_data_w_state[1]_i_1 
       (.I0(m_axi_full_data_wlast_OBUF),
        .I1(m_axi_full_data_w_state[1]),
        .I2(m_axi_full_data_w_state[0]),
        .I3(m_axi_full_data_w_state[2]),
        .I4(m_axi_full_data_awready_IBUF),
        .I5(m_axi_full_data_awvalid_OBUF),
        .O(\n_0_m_axi_full_data_w_state[1]_i_1 ));
LUT5 #(
    .INIT(32'hEEEEC0CC)) 
     \m_axi_full_data_w_state[2]_i_1 
       (.I0(m_axi_full_data_wlast_OBUF),
        .I1(m_axi_full_data_w_state[2]),
        .I2(m_axi_full_data_w_enable),
        .I3(m_axi_full_data_w_state[0]),
        .I4(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_w_state[2]_i_1 ));
LUT4 #(
    .INIT(16'h4700)) 
     \m_axi_full_data_w_state[3]_i_1 
       (.I0(m_axi_full_data_wlast_OBUF),
        .I1(m_axi_full_data_w_state[1]),
        .I2(\n_0_m_axi_full_data_w_state[7]_i_4 ),
        .I3(m_axi_full_data_w_state[3]),
        .O(\n_0_m_axi_full_data_w_state[3]_i_1 ));
LUT4 #(
    .INIT(16'h4700)) 
     \m_axi_full_data_w_state[4]_i_1 
       (.I0(m_axi_full_data_wlast_OBUF),
        .I1(m_axi_full_data_w_state[1]),
        .I2(\n_0_m_axi_full_data_w_state[7]_i_4 ),
        .I3(m_axi_full_data_w_state[4]),
        .O(\n_0_m_axi_full_data_w_state[4]_i_1 ));
LUT4 #(
    .INIT(16'h4700)) 
     \m_axi_full_data_w_state[5]_i_1 
       (.I0(m_axi_full_data_wlast_OBUF),
        .I1(m_axi_full_data_w_state[1]),
        .I2(\n_0_m_axi_full_data_w_state[7]_i_4 ),
        .I3(m_axi_full_data_w_state[5]),
        .O(\n_0_m_axi_full_data_w_state[5]_i_1 ));
LUT4 #(
    .INIT(16'h4700)) 
     \m_axi_full_data_w_state[6]_i_1 
       (.I0(m_axi_full_data_wlast_OBUF),
        .I1(m_axi_full_data_w_state[1]),
        .I2(\n_0_m_axi_full_data_w_state[7]_i_4 ),
        .I3(m_axi_full_data_w_state[6]),
        .O(\n_0_m_axi_full_data_w_state[6]_i_1 ));
LUT4 #(
    .INIT(16'h4F00)) 
     \m_axi_full_data_w_state[7]_i_1 
       (.I0(m_axi_full_data_w_state[2]),
        .I1(m_axi_full_data_w_state[0]),
        .I2(m_axi_full_data_w_state[1]),
        .I3(\n_0_m_axi_full_data_w_state[7]_i_3 ),
        .O(\n_0_m_axi_full_data_w_state[7]_i_1 ));
LUT4 #(
    .INIT(16'h4700)) 
     \m_axi_full_data_w_state[7]_i_2 
       (.I0(m_axi_full_data_wlast_OBUF),
        .I1(m_axi_full_data_w_state[1]),
        .I2(\n_0_m_axi_full_data_w_state[7]_i_4 ),
        .I3(m_axi_full_data_w_state[7]),
        .O(\n_0_m_axi_full_data_w_state[7]_i_2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \m_axi_full_data_w_state[7]_i_3 
       (.I0(m_axi_full_data_w_state[3]),
        .I1(m_axi_full_data_w_state[5]),
        .I2(m_axi_full_data_w_state[6]),
        .I3(m_axi_full_data_w_state[4]),
        .I4(m_axi_full_data_w_state[7]),
        .O(\n_0_m_axi_full_data_w_state[7]_i_3 ));
LUT6 #(
    .INIT(64'h0088FF88F0FFF000)) 
     \m_axi_full_data_w_state[7]_i_4 
       (.I0(m_axi_full_data_bvalid_IBUF),
        .I1(m_axi_full_data_bready_OBUF),
        .I2(\n_0_m_axi_full_data_w_state[7]_i_5 ),
        .I3(m_axi_full_data_w_state[0]),
        .I4(m_axi_full_data_w_enable),
        .I5(m_axi_full_data_w_state[2]),
        .O(\n_0_m_axi_full_data_w_state[7]_i_4 ));
LUT2 #(
    .INIT(4'h8)) 
     \m_axi_full_data_w_state[7]_i_5 
       (.I0(m_axi_full_data_awready_IBUF),
        .I1(m_axi_full_data_awvalid_OBUF),
        .O(\n_0_m_axi_full_data_w_state[7]_i_5 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_w_state_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_w_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_w_state[0]_i_1 ),
        .Q(m_axi_full_data_w_state[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_w_state_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_w_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_w_state[1]_i_1 ),
        .Q(m_axi_full_data_w_state[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_w_state_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_w_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_w_state[2]_i_1 ),
        .Q(m_axi_full_data_w_state[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_w_state_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_w_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_w_state[3]_i_1 ),
        .Q(m_axi_full_data_w_state[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_w_state_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_w_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_w_state[4]_i_1 ),
        .Q(m_axi_full_data_w_state[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_w_state_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_w_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_w_state[5]_i_1 ),
        .Q(m_axi_full_data_w_state[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_w_state_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_w_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_w_state[6]_i_1 ),
        .Q(m_axi_full_data_w_state[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_w_state_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_w_state[7]_i_1 ),
        .D(\n_0_m_axi_full_data_w_state[7]_i_2 ),
        .Q(m_axi_full_data_w_state[7]),
        .R(\n_0_sync_state[7]_i_1 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[0]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[0]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[0]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[0]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[0]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [0]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [0]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [0]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [0]),
        .O(\n_0_m_axi_full_data_wdata[0]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[0]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][0] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][0] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][0] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][0] ),
        .O(\n_0_m_axi_full_data_wdata[0]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[10]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[10]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[10]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[10]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[10]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [10]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [10]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [10]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [10]),
        .O(\n_0_m_axi_full_data_wdata[10]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[10]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][10] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][10] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][10] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][10] ),
        .O(\n_0_m_axi_full_data_wdata[10]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[11]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[11]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[11]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[11]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[11]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [11]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [11]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [11]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [11]),
        .O(\n_0_m_axi_full_data_wdata[11]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[11]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][11] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][11] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][11] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][11] ),
        .O(\n_0_m_axi_full_data_wdata[11]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[12]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[12]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[12]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[12]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[12]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [12]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [12]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [12]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [12]),
        .O(\n_0_m_axi_full_data_wdata[12]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[12]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][12] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][12] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][12] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][12] ),
        .O(\n_0_m_axi_full_data_wdata[12]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[13]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[13]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[13]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[13]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[13]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [13]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [13]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [13]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [13]),
        .O(\n_0_m_axi_full_data_wdata[13]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[13]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][13] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][13] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][13] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][13] ),
        .O(\n_0_m_axi_full_data_wdata[13]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[14]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[14]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[14]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[14]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[14]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [14]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [14]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [14]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [14]),
        .O(\n_0_m_axi_full_data_wdata[14]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[14]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][14] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][14] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][14] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][14] ),
        .O(\n_0_m_axi_full_data_wdata[14]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[15]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[15]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[15]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[15]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[15]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [15]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [15]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [15]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [15]),
        .O(\n_0_m_axi_full_data_wdata[15]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[15]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][15] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][15] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][15] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][15] ),
        .O(\n_0_m_axi_full_data_wdata[15]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[16]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[16]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[16]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[16]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[16]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [16]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [16]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [16]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [16]),
        .O(\n_0_m_axi_full_data_wdata[16]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[16]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][16] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][16] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][16] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][16] ),
        .O(\n_0_m_axi_full_data_wdata[16]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[17]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[17]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[17]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[17]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[17]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [17]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [17]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [17]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [17]),
        .O(\n_0_m_axi_full_data_wdata[17]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[17]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][17] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][17] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][17] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][17] ),
        .O(\n_0_m_axi_full_data_wdata[17]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[18]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[18]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[18]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[18]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[18]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [18]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [18]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [18]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [18]),
        .O(\n_0_m_axi_full_data_wdata[18]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[18]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][18] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][18] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][18] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][18] ),
        .O(\n_0_m_axi_full_data_wdata[18]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[19]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[19]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[19]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[19]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[19]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [19]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [19]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [19]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [19]),
        .O(\n_0_m_axi_full_data_wdata[19]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[19]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][19] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][19] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][19] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][19] ),
        .O(\n_0_m_axi_full_data_wdata[19]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[1]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[1]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[1]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[1]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[1]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [1]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [1]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [1]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [1]),
        .O(\n_0_m_axi_full_data_wdata[1]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[1]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][1] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][1] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][1] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][1] ),
        .O(\n_0_m_axi_full_data_wdata[1]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[20]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[20]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[20]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[20]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[20]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [20]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [20]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [20]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [20]),
        .O(\n_0_m_axi_full_data_wdata[20]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[20]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][20] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][20] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][20] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][20] ),
        .O(\n_0_m_axi_full_data_wdata[20]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[21]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[21]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[21]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[21]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[21]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [21]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [21]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [21]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [21]),
        .O(\n_0_m_axi_full_data_wdata[21]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[21]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][21] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][21] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][21] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][21] ),
        .O(\n_0_m_axi_full_data_wdata[21]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[22]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[22]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[22]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[22]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[22]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [22]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [22]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [22]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [22]),
        .O(\n_0_m_axi_full_data_wdata[22]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[22]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][22] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][22] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][22] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][22] ),
        .O(\n_0_m_axi_full_data_wdata[22]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[23]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[23]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[23]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[23]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[23]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [23]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [23]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [23]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [23]),
        .O(\n_0_m_axi_full_data_wdata[23]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[23]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][23] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][23] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][23] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][23] ),
        .O(\n_0_m_axi_full_data_wdata[23]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[24]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[24]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[24]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[24]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[24]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [24]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [24]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [24]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [24]),
        .O(\n_0_m_axi_full_data_wdata[24]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[24]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][24] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][24] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][24] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][24] ),
        .O(\n_0_m_axi_full_data_wdata[24]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[25]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[25]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[25]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[25]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[25]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [25]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [25]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [25]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [25]),
        .O(\n_0_m_axi_full_data_wdata[25]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[25]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][25] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][25] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][25] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][25] ),
        .O(\n_0_m_axi_full_data_wdata[25]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[26]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[26]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[26]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[26]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[26]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [26]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [26]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [26]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [26]),
        .O(\n_0_m_axi_full_data_wdata[26]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[26]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][26] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][26] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][26] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][26] ),
        .O(\n_0_m_axi_full_data_wdata[26]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[27]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[27]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[27]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[27]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[27]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [27]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [27]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [27]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [27]),
        .O(\n_0_m_axi_full_data_wdata[27]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[27]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][27] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][27] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][27] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][27] ),
        .O(\n_0_m_axi_full_data_wdata[27]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[28]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[28]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[28]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[28]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[28]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [28]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [28]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [28]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [28]),
        .O(\n_0_m_axi_full_data_wdata[28]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[28]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][28] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][28] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][28] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][28] ),
        .O(\n_0_m_axi_full_data_wdata[28]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[29]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[29]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[29]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[29]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[29]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [29]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [29]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [29]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [29]),
        .O(\n_0_m_axi_full_data_wdata[29]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[29]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][29] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][29] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][29] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][29] ),
        .O(\n_0_m_axi_full_data_wdata[29]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[2]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[2]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[2]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[2]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[2]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [2]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [2]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [2]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [2]),
        .O(\n_0_m_axi_full_data_wdata[2]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[2]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][2] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][2] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][2] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][2] ),
        .O(\n_0_m_axi_full_data_wdata[2]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[30]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[30]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[30]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[30]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[30]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [30]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [30]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [30]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [30]),
        .O(\n_0_m_axi_full_data_wdata[30]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[30]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][30] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][30] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][30] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][30] ),
        .O(\n_0_m_axi_full_data_wdata[30]_i_3 ));
LUT6 #(
    .INIT(64'h000000000455FFFF)) 
     \m_axi_full_data_wdata[31]_i_1 
       (.I0(m_axi_full_data_wvalid_OBUF),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(ha_bram_to_axi_axi_full_w_eq),
        .I3(\n_0_m_axi_full_data_wdata[31]_i_4 ),
        .I4(m_axi_full_data_w_state[1]),
        .I5(\n_0_m_axi_full_data_wdata[31]_i_5 ),
        .O(\n_0_m_axi_full_data_wdata[31]_i_1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_data_wdata[31]_i_10 
       (.I0(bram_to_axi_burst_counter[1]),
        .I1(m_axi_full_w_burst_counter[1]),
        .I2(m_axi_full_w_burst_counter[2]),
        .I3(bram_to_axi_burst_counter[2]),
        .I4(m_axi_full_w_burst_counter[0]),
        .I5(bram_to_axi_burst_counter[0]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_10 ));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \m_axi_full_data_wdata[31]_i_12 
       (.I0(\n_0_sync_state[7]_i_11 ),
        .I1(ha_operation_mode[0]),
        .I2(ha_operation_mode[1]),
        .I3(ha_operation_mode[3]),
        .I4(ha_operation_mode[2]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_data_wdata[31]_i_13 
       (.I0(m_axi_full_r_burst_counter[8]),
        .I1(m_axi_full_w_burst_counter[8]),
        .I2(m_axi_full_w_burst_counter[6]),
        .I3(m_axi_full_r_burst_counter[6]),
        .I4(m_axi_full_w_burst_counter[7]),
        .I5(m_axi_full_r_burst_counter[7]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_data_wdata[31]_i_14 
       (.I0(m_axi_full_r_burst_counter[4]),
        .I1(m_axi_full_w_burst_counter[4]),
        .I2(m_axi_full_w_burst_counter[5]),
        .I3(m_axi_full_r_burst_counter[5]),
        .I4(m_axi_full_w_burst_counter[3]),
        .I5(m_axi_full_r_burst_counter[3]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_data_wdata[31]_i_15 
       (.I0(m_axi_full_r_burst_counter[1]),
        .I1(m_axi_full_w_burst_counter[1]),
        .I2(m_axi_full_w_burst_counter[2]),
        .I3(m_axi_full_r_burst_counter[2]),
        .I4(m_axi_full_w_burst_counter[0]),
        .I5(m_axi_full_r_burst_counter[0]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_15 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[31]_i_2 
       (.I0(\n_0_m_axi_full_data_wdata[31]_i_6 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[31]_i_7 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \m_axi_full_data_wdata[31]_i_4 
       (.I0(ha_w_r_burst_counter_eq),
        .I1(\n_0_sync_state[7]_i_13 ),
        .I2(\n_0_m_axi_full_data_wdata[31]_i_12 ),
        .I3(\n_0_sync_state[7]_i_10 ),
        .O(\n_0_m_axi_full_data_wdata[31]_i_4 ));
LUT6 #(
    .INIT(64'hBFBFBFBFBFFFFFFF)) 
     \m_axi_full_data_wdata[31]_i_5 
       (.I0(m_axi_full_data_w_state[2]),
        .I1(m_axi_full_data_w_state[0]),
        .I2(\n_0_m_axi_full_data_w_state[7]_i_3 ),
        .I3(m_axi_full_data_awready_IBUF),
        .I4(m_axi_full_data_awvalid_OBUF),
        .I5(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[31]_i_6 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [31]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [31]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [31]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [31]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_6 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[31]_i_7 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][31] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][31] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][31] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][31] ),
        .O(\n_0_m_axi_full_data_wdata[31]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_data_wdata[31]_i_8 
       (.I0(bram_to_axi_burst_counter[7]),
        .I1(m_axi_full_w_burst_counter[7]),
        .I2(m_axi_full_w_burst_counter[8]),
        .I3(bram_to_axi_burst_counter[8]),
        .I4(m_axi_full_w_burst_counter[6]),
        .I5(bram_to_axi_burst_counter[6]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_data_wdata[31]_i_9 
       (.I0(bram_to_axi_burst_counter[3]),
        .I1(m_axi_full_w_burst_counter[3]),
        .I2(m_axi_full_w_burst_counter[4]),
        .I3(bram_to_axi_burst_counter[4]),
        .I4(m_axi_full_w_burst_counter[5]),
        .I5(bram_to_axi_burst_counter[5]),
        .O(\n_0_m_axi_full_data_wdata[31]_i_9 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[3]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[3]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[3]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[3]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[3]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [3]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [3]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [3]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [3]),
        .O(\n_0_m_axi_full_data_wdata[3]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[3]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][3] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][3] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][3] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][3] ),
        .O(\n_0_m_axi_full_data_wdata[3]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[4]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[4]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[4]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[4]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[4]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [4]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [4]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [4]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [4]),
        .O(\n_0_m_axi_full_data_wdata[4]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[4]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][4] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][4] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][4] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][4] ),
        .O(\n_0_m_axi_full_data_wdata[4]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[5]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[5]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[5]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[5]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[5]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [5]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [5]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [5]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [5]),
        .O(\n_0_m_axi_full_data_wdata[5]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[5]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][5] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][5] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][5] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][5] ),
        .O(\n_0_m_axi_full_data_wdata[5]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[6]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[6]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[6]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[6]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[6]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [6]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [6]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [6]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [6]),
        .O(\n_0_m_axi_full_data_wdata[6]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[6]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][6] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][6] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][6] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][6] ),
        .O(\n_0_m_axi_full_data_wdata[6]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[7]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[7]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[7]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[7]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[7]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [7]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [7]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [7]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [7]),
        .O(\n_0_m_axi_full_data_wdata[7]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[7]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][7] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][7] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][7] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][7] ),
        .O(\n_0_m_axi_full_data_wdata[7]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[8]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[8]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[8]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[8]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[8]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [8]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [8]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [8]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [8]),
        .O(\n_0_m_axi_full_data_wdata[8]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[8]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][8] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][8] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][8] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][8] ),
        .O(\n_0_m_axi_full_data_wdata[8]_i_3 ));
LUT4 #(
    .INIT(16'hE200)) 
     \m_axi_full_data_wdata[9]_i_1 
       (.I0(\n_0_m_axi_full_data_wdata[9]_i_2 ),
        .I1(\n_0_sync_state[7]_i_8 ),
        .I2(\n_0_m_axi_full_data_wdata[9]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_data_wdata[9]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[9]_i_2 
       (.I0(\axi_to_axi_buffer_reg[3]__0 [9]),
        .I1(\axi_to_axi_buffer_reg[1]__0 [9]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\axi_to_axi_buffer_reg[2]__0 [9]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\axi_to_axi_buffer_reg[0]__0 [9]),
        .O(\n_0_m_axi_full_data_wdata[9]_i_2 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \m_axi_full_data_wdata[9]_i_3 
       (.I0(\n_0_bram_to_axi_buffer_reg[3][9] ),
        .I1(\n_0_bram_to_axi_buffer_reg[1][9] ),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(\n_0_bram_to_axi_buffer_reg[2][9] ),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(\n_0_bram_to_axi_buffer_reg[0][9] ),
        .O(\n_0_m_axi_full_data_wdata[9]_i_3 ));
OBUF \m_axi_full_data_wdata_OBUF[0]_inst 
       (.I(m_axi_full_data_wdata_OBUF[0]),
        .O(m_axi_full_data_wdata[0]));
OBUF \m_axi_full_data_wdata_OBUF[10]_inst 
       (.I(m_axi_full_data_wdata_OBUF[10]),
        .O(m_axi_full_data_wdata[10]));
OBUF \m_axi_full_data_wdata_OBUF[11]_inst 
       (.I(m_axi_full_data_wdata_OBUF[11]),
        .O(m_axi_full_data_wdata[11]));
OBUF \m_axi_full_data_wdata_OBUF[12]_inst 
       (.I(m_axi_full_data_wdata_OBUF[12]),
        .O(m_axi_full_data_wdata[12]));
OBUF \m_axi_full_data_wdata_OBUF[13]_inst 
       (.I(m_axi_full_data_wdata_OBUF[13]),
        .O(m_axi_full_data_wdata[13]));
OBUF \m_axi_full_data_wdata_OBUF[14]_inst 
       (.I(m_axi_full_data_wdata_OBUF[14]),
        .O(m_axi_full_data_wdata[14]));
OBUF \m_axi_full_data_wdata_OBUF[15]_inst 
       (.I(m_axi_full_data_wdata_OBUF[15]),
        .O(m_axi_full_data_wdata[15]));
OBUF \m_axi_full_data_wdata_OBUF[16]_inst 
       (.I(m_axi_full_data_wdata_OBUF[16]),
        .O(m_axi_full_data_wdata[16]));
OBUF \m_axi_full_data_wdata_OBUF[17]_inst 
       (.I(m_axi_full_data_wdata_OBUF[17]),
        .O(m_axi_full_data_wdata[17]));
OBUF \m_axi_full_data_wdata_OBUF[18]_inst 
       (.I(m_axi_full_data_wdata_OBUF[18]),
        .O(m_axi_full_data_wdata[18]));
OBUF \m_axi_full_data_wdata_OBUF[19]_inst 
       (.I(m_axi_full_data_wdata_OBUF[19]),
        .O(m_axi_full_data_wdata[19]));
OBUF \m_axi_full_data_wdata_OBUF[1]_inst 
       (.I(m_axi_full_data_wdata_OBUF[1]),
        .O(m_axi_full_data_wdata[1]));
OBUF \m_axi_full_data_wdata_OBUF[20]_inst 
       (.I(m_axi_full_data_wdata_OBUF[20]),
        .O(m_axi_full_data_wdata[20]));
OBUF \m_axi_full_data_wdata_OBUF[21]_inst 
       (.I(m_axi_full_data_wdata_OBUF[21]),
        .O(m_axi_full_data_wdata[21]));
OBUF \m_axi_full_data_wdata_OBUF[22]_inst 
       (.I(m_axi_full_data_wdata_OBUF[22]),
        .O(m_axi_full_data_wdata[22]));
OBUF \m_axi_full_data_wdata_OBUF[23]_inst 
       (.I(m_axi_full_data_wdata_OBUF[23]),
        .O(m_axi_full_data_wdata[23]));
OBUF \m_axi_full_data_wdata_OBUF[24]_inst 
       (.I(m_axi_full_data_wdata_OBUF[24]),
        .O(m_axi_full_data_wdata[24]));
OBUF \m_axi_full_data_wdata_OBUF[25]_inst 
       (.I(m_axi_full_data_wdata_OBUF[25]),
        .O(m_axi_full_data_wdata[25]));
OBUF \m_axi_full_data_wdata_OBUF[26]_inst 
       (.I(m_axi_full_data_wdata_OBUF[26]),
        .O(m_axi_full_data_wdata[26]));
OBUF \m_axi_full_data_wdata_OBUF[27]_inst 
       (.I(m_axi_full_data_wdata_OBUF[27]),
        .O(m_axi_full_data_wdata[27]));
OBUF \m_axi_full_data_wdata_OBUF[28]_inst 
       (.I(m_axi_full_data_wdata_OBUF[28]),
        .O(m_axi_full_data_wdata[28]));
OBUF \m_axi_full_data_wdata_OBUF[29]_inst 
       (.I(m_axi_full_data_wdata_OBUF[29]),
        .O(m_axi_full_data_wdata[29]));
OBUF \m_axi_full_data_wdata_OBUF[2]_inst 
       (.I(m_axi_full_data_wdata_OBUF[2]),
        .O(m_axi_full_data_wdata[2]));
OBUF \m_axi_full_data_wdata_OBUF[30]_inst 
       (.I(m_axi_full_data_wdata_OBUF[30]),
        .O(m_axi_full_data_wdata[30]));
OBUF \m_axi_full_data_wdata_OBUF[31]_inst 
       (.I(m_axi_full_data_wdata_OBUF[31]),
        .O(m_axi_full_data_wdata[31]));
OBUF \m_axi_full_data_wdata_OBUF[3]_inst 
       (.I(m_axi_full_data_wdata_OBUF[3]),
        .O(m_axi_full_data_wdata[3]));
OBUF \m_axi_full_data_wdata_OBUF[4]_inst 
       (.I(m_axi_full_data_wdata_OBUF[4]),
        .O(m_axi_full_data_wdata[4]));
OBUF \m_axi_full_data_wdata_OBUF[5]_inst 
       (.I(m_axi_full_data_wdata_OBUF[5]),
        .O(m_axi_full_data_wdata[5]));
OBUF \m_axi_full_data_wdata_OBUF[6]_inst 
       (.I(m_axi_full_data_wdata_OBUF[6]),
        .O(m_axi_full_data_wdata[6]));
OBUF \m_axi_full_data_wdata_OBUF[7]_inst 
       (.I(m_axi_full_data_wdata_OBUF[7]),
        .O(m_axi_full_data_wdata[7]));
OBUF \m_axi_full_data_wdata_OBUF[8]_inst 
       (.I(m_axi_full_data_wdata_OBUF[8]),
        .O(m_axi_full_data_wdata[8]));
OBUF \m_axi_full_data_wdata_OBUF[9]_inst 
       (.I(m_axi_full_data_wdata_OBUF[9]),
        .O(m_axi_full_data_wdata[9]));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[0]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[0]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[10]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[10]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[11]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[11]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[12]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[12]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[13]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[13]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[14]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[14]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[15]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[15]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[16]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[16]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[17]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[17]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[18]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[18]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[19]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[19]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[1]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[1]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[20]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[20]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[21]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[21]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[22]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[22]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[23]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[23]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[24]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[24]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[25]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[25]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[26]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[26]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[27]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[27]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[28]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[28]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[29]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[29]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[2]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[2]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[30]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[30]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[31]_i_2 ),
        .Q(m_axi_full_data_wdata_OBUF[31]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_data_wdata_reg[31]_i_11 
       (.CI(1'b0),
        .CO({\NLW_m_axi_full_data_wdata_reg[31]_i_11_CO_UNCONNECTED [3],ha_w_r_burst_counter_eq,\n_2_m_axi_full_data_wdata_reg[31]_i_11 ,\n_3_m_axi_full_data_wdata_reg[31]_i_11 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axi_full_data_wdata_reg[31]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_m_axi_full_data_wdata[31]_i_13 ,\n_0_m_axi_full_data_wdata[31]_i_14 ,\n_0_m_axi_full_data_wdata[31]_i_15 }));
CARRY4 \m_axi_full_data_wdata_reg[31]_i_3 
       (.CI(1'b0),
        .CO({\NLW_m_axi_full_data_wdata_reg[31]_i_3_CO_UNCONNECTED [3],ha_bram_to_axi_axi_full_w_eq,\n_2_m_axi_full_data_wdata_reg[31]_i_3 ,\n_3_m_axi_full_data_wdata_reg[31]_i_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axi_full_data_wdata_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_m_axi_full_data_wdata[31]_i_8 ,\n_0_m_axi_full_data_wdata[31]_i_9 ,\n_0_m_axi_full_data_wdata[31]_i_10 }));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[3]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[3]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[4]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[4]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[5]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[5]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[6]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[6]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[7]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[7]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[8]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[8]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_data_wdata_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_data_wdata[31]_i_1 ),
        .D(\n_0_m_axi_full_data_wdata[9]_i_1 ),
        .Q(m_axi_full_data_wdata_OBUF[9]),
        .R(\n_0_sync_state[7]_i_1 ));
OBUF m_axi_full_data_wlast_OBUF_inst
       (.I(m_axi_full_data_wlast_OBUF),
        .O(m_axi_full_data_wlast));
LUT6 #(
    .INIT(64'h4444444464644464)) 
     m_axi_full_data_wlast_i_1
       (.I0(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .I1(m_axi_full_data_wlast_OBUF),
        .I2(m_axi_full_w_burst_counter1),
        .I3(\n_0_m_axi_full_data_wdata[31]_i_4 ),
        .I4(n_0_m_axi_full_data_wlast_i_2),
        .I5(m_axi_full_data_wvalid_OBUF),
        .O(n_0_m_axi_full_data_wlast_i_1));
LUT6 #(
    .INIT(64'h0000000000010011)) 
     m_axi_full_data_wlast_i_2
       (.I0(\n_0_sync_state[7]_i_10 ),
        .I1(\n_0_sync_state[7]_i_11 ),
        .I2(n_0_m_axi_full_data_wlast_i_3),
        .I3(\n_0_sync_state[7]_i_13 ),
        .I4(n_0_m_axi_full_data_wlast_i_4),
        .I5(ha_bram_to_axi_axi_full_w_eq),
        .O(n_0_m_axi_full_data_wlast_i_2));
LUT4 #(
    .INIT(16'hFFEF)) 
     m_axi_full_data_wlast_i_3
       (.I0(ha_operation_mode[2]),
        .I1(ha_operation_mode[3]),
        .I2(ha_operation_mode[0]),
        .I3(ha_operation_mode[1]),
        .O(n_0_m_axi_full_data_wlast_i_3));
LUT4 #(
    .INIT(16'hFFFE)) 
     m_axi_full_data_wlast_i_4
       (.I0(ha_operation_mode[2]),
        .I1(ha_operation_mode[3]),
        .I2(ha_operation_mode[1]),
        .I3(ha_operation_mode[0]),
        .O(n_0_m_axi_full_data_wlast_i_4));
FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_wlast_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_m_axi_full_data_wlast_i_1),
        .Q(m_axi_full_data_wlast_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
IBUF m_axi_full_data_wready_IBUF_inst
       (.I(m_axi_full_data_wready),
        .O(m_axi_full_data_wready_IBUF));
OBUF \m_axi_full_data_wstrb_OBUF[0]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_wstrb[0]));
OBUF \m_axi_full_data_wstrb_OBUF[1]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_wstrb[1]));
OBUF \m_axi_full_data_wstrb_OBUF[2]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_wstrb[2]));
OBUF \m_axi_full_data_wstrb_OBUF[3]_inst 
       (.I(1'b1),
        .O(m_axi_full_data_wstrb[3]));
OBUF \m_axi_full_data_wuser_OBUF[-1]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_wuser[-1]));
OBUF \m_axi_full_data_wuser_OBUF[0]_inst 
       (.I(1'b0),
        .O(m_axi_full_data_wuser[0]));
OBUF m_axi_full_data_wvalid_OBUF_inst
       (.I(m_axi_full_data_wvalid_OBUF),
        .O(m_axi_full_data_wvalid));
LUT6 #(
    .INIT(64'h5272507052725272)) 
     m_axi_full_data_wvalid_i_1
       (.I0(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .I1(m_axi_full_data_wlast_OBUF),
        .I2(m_axi_full_data_wvalid_OBUF),
        .I3(m_axi_full_data_wready_IBUF),
        .I4(n_0_m_axi_full_data_wlast_i_2),
        .I5(\n_0_m_axi_full_data_wdata[31]_i_4 ),
        .O(n_0_m_axi_full_data_wvalid_i_1));
FDRE #(
    .INIT(1'b0)) 
     m_axi_full_data_wvalid_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_m_axi_full_data_wvalid_i_1),
        .Q(m_axi_full_data_wvalid_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
LUT4 #(
    .INIT(16'h3F40)) 
     \m_axi_full_r_burst_counter[0]_i_1 
       (.I0(m_axi_full_r_burst_counter1),
        .I1(m_axi_full_data_rvalid_IBUF),
        .I2(m_axi_full_data_rready_OBUF),
        .I3(m_axi_full_r_burst_counter[0]),
        .O(\n_0_m_axi_full_r_burst_counter[0]_i_1 ));
LUT5 #(
    .INIT(32'h1FFF4000)) 
     \m_axi_full_r_burst_counter[1]_i_1 
       (.I0(m_axi_full_r_burst_counter1),
        .I1(m_axi_full_r_burst_counter[0]),
        .I2(m_axi_full_data_rready_OBUF),
        .I3(m_axi_full_data_rvalid_IBUF),
        .I4(m_axi_full_r_burst_counter[1]),
        .O(\n_0_m_axi_full_r_burst_counter[1]_i_1 ));
LUT6 #(
    .INIT(64'h15FFFFFF40000000)) 
     \m_axi_full_r_burst_counter[2]_i_1 
       (.I0(m_axi_full_r_burst_counter1),
        .I1(m_axi_full_r_burst_counter[0]),
        .I2(m_axi_full_r_burst_counter[1]),
        .I3(m_axi_full_data_rvalid_IBUF),
        .I4(m_axi_full_data_rready_OBUF),
        .I5(m_axi_full_r_burst_counter[2]),
        .O(\n_0_m_axi_full_r_burst_counter[2]_i_1 ));
LUT6 #(
    .INIT(64'h1555FFFF40000000)) 
     \m_axi_full_r_burst_counter[3]_i_1 
       (.I0(m_axi_full_r_burst_counter1),
        .I1(m_axi_full_r_burst_counter[1]),
        .I2(m_axi_full_r_burst_counter[0]),
        .I3(m_axi_full_r_burst_counter[2]),
        .I4(\n_0_m_axi_full_data_r_state[2]_i_2 ),
        .I5(m_axi_full_r_burst_counter[3]),
        .O(\n_0_m_axi_full_r_burst_counter[3]_i_1 ));
LUT5 #(
    .INIT(32'h4FFF1000)) 
     \m_axi_full_r_burst_counter[4]_i_1 
       (.I0(m_axi_full_r_burst_counter1),
        .I1(\n_0_m_axi_full_r_burst_counter[4]_i_2 ),
        .I2(m_axi_full_data_rvalid_IBUF),
        .I3(m_axi_full_data_rready_OBUF),
        .I4(m_axi_full_r_burst_counter[4]),
        .O(\n_0_m_axi_full_r_burst_counter[4]_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \m_axi_full_r_burst_counter[4]_i_2 
       (.I0(m_axi_full_r_burst_counter[2]),
        .I1(m_axi_full_r_burst_counter[0]),
        .I2(m_axi_full_r_burst_counter[1]),
        .I3(m_axi_full_r_burst_counter[3]),
        .O(\n_0_m_axi_full_r_burst_counter[4]_i_2 ));
LUT5 #(
    .INIT(32'h4FFF1000)) 
     \m_axi_full_r_burst_counter[5]_i_1 
       (.I0(m_axi_full_r_burst_counter1),
        .I1(\n_0_m_axi_full_r_burst_counter[5]_i_2 ),
        .I2(m_axi_full_data_rvalid_IBUF),
        .I3(m_axi_full_data_rready_OBUF),
        .I4(m_axi_full_r_burst_counter[5]),
        .O(\n_0_m_axi_full_r_burst_counter[5]_i_1 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \m_axi_full_r_burst_counter[5]_i_2 
       (.I0(m_axi_full_r_burst_counter[3]),
        .I1(m_axi_full_r_burst_counter[1]),
        .I2(m_axi_full_r_burst_counter[0]),
        .I3(m_axi_full_r_burst_counter[2]),
        .I4(m_axi_full_r_burst_counter[4]),
        .O(\n_0_m_axi_full_r_burst_counter[5]_i_2 ));
LUT5 #(
    .INIT(32'h4FFF1000)) 
     \m_axi_full_r_burst_counter[6]_i_1 
       (.I0(m_axi_full_r_burst_counter1),
        .I1(\n_0_m_axi_full_r_burst_counter[8]_i_4 ),
        .I2(m_axi_full_data_rvalid_IBUF),
        .I3(m_axi_full_data_rready_OBUF),
        .I4(m_axi_full_r_burst_counter[6]),
        .O(\n_0_m_axi_full_r_burst_counter[6]_i_1 ));
LUT6 #(
    .INIT(64'h51FFFFFF04000000)) 
     \m_axi_full_r_burst_counter[7]_i_1 
       (.I0(m_axi_full_r_burst_counter1),
        .I1(m_axi_full_r_burst_counter[6]),
        .I2(\n_0_m_axi_full_r_burst_counter[8]_i_4 ),
        .I3(m_axi_full_data_rvalid_IBUF),
        .I4(m_axi_full_data_rready_OBUF),
        .I5(m_axi_full_r_burst_counter[7]),
        .O(\n_0_m_axi_full_r_burst_counter[7]_i_1 ));
LUT4 #(
    .INIT(16'h0800)) 
     \m_axi_full_r_burst_counter[8]_i_1 
       (.I0(m_axi_full_data_r_state[1]),
        .I1(m_axi_full_data_r_state[0]),
        .I2(m_axi_full_data_r_state[2]),
        .I3(n_0_m_axi_full_data_r_ready_i_2),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_1 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_r_burst_counter[8]_i_10 
       (.I0(m_axi_full_r_burst_counter2[21]),
        .I1(m_axi_full_r_burst_counter2[23]),
        .I2(m_axi_full_r_burst_counter2[22]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_10 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_r_burst_counter[8]_i_11 
       (.I0(m_axi_full_r_burst_counter2[18]),
        .I1(m_axi_full_r_burst_counter2[20]),
        .I2(m_axi_full_r_burst_counter2[19]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_11 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_r_burst_counter[8]_i_12 
       (.I0(m_axi_full_r_burst_counter2[15]),
        .I1(m_axi_full_r_burst_counter2[17]),
        .I2(m_axi_full_r_burst_counter2[16]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_12 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_r_burst_counter[8]_i_13 
       (.I0(m_axi_full_r_burst_counter2[12]),
        .I1(m_axi_full_r_burst_counter2[14]),
        .I2(m_axi_full_r_burst_counter2[13]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_13 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_r_burst_counter[8]_i_14 
       (.I0(m_axi_full_r_burst_counter2[9]),
        .I1(m_axi_full_r_burst_counter2[11]),
        .I2(m_axi_full_r_burst_counter2[10]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_r_burst_counter[8]_i_15 
       (.I0(m_axi_full_r_burst_counter2[8]),
        .I1(m_axi_full_r_burst_counter[8]),
        .I2(m_axi_full_r_burst_counter[7]),
        .I3(m_axi_full_r_burst_counter2[7]),
        .I4(m_axi_full_r_burst_counter[6]),
        .I5(m_axi_full_r_burst_counter2[6]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_15 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_r_burst_counter[8]_i_16 
       (.I0(m_axi_full_r_burst_counter2[5]),
        .I1(m_axi_full_r_burst_counter[5]),
        .I2(m_axi_full_r_burst_counter[4]),
        .I3(m_axi_full_r_burst_counter2[4]),
        .I4(m_axi_full_r_burst_counter[3]),
        .I5(m_axi_full_r_burst_counter2[3]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_16 ));
LUT6 #(
    .INIT(64'h0990000000000990)) 
     \m_axi_full_r_burst_counter[8]_i_17 
       (.I0(m_axi_full_r_burst_counter2[2]),
        .I1(m_axi_full_r_burst_counter[2]),
        .I2(m_axi_full_data_burst_len[0]),
        .I3(m_axi_full_r_burst_counter[0]),
        .I4(m_axi_full_r_burst_counter[1]),
        .I5(m_axi_full_r_burst_counter2[1]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_17 ));
LUT6 #(
    .INIT(64'h4555FFFF10000000)) 
     \m_axi_full_r_burst_counter[8]_i_2 
       (.I0(m_axi_full_r_burst_counter1),
        .I1(\n_0_m_axi_full_r_burst_counter[8]_i_4 ),
        .I2(m_axi_full_r_burst_counter[6]),
        .I3(m_axi_full_r_burst_counter[7]),
        .I4(\n_0_m_axi_full_data_r_state[2]_i_2 ),
        .I5(m_axi_full_r_burst_counter[8]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_2 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \m_axi_full_r_burst_counter[8]_i_4 
       (.I0(m_axi_full_r_burst_counter[4]),
        .I1(m_axi_full_r_burst_counter[2]),
        .I2(m_axi_full_r_burst_counter[0]),
        .I3(m_axi_full_r_burst_counter[1]),
        .I4(m_axi_full_r_burst_counter[3]),
        .I5(m_axi_full_r_burst_counter[5]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_4 ));
LUT2 #(
    .INIT(4'h1)) 
     \m_axi_full_r_burst_counter[8]_i_6 
       (.I0(m_axi_full_r_burst_counter2[31]),
        .I1(m_axi_full_r_burst_counter2[30]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_6 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_r_burst_counter[8]_i_7 
       (.I0(m_axi_full_r_burst_counter2[27]),
        .I1(m_axi_full_r_burst_counter2[29]),
        .I2(m_axi_full_r_burst_counter2[28]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_7 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_r_burst_counter[8]_i_8 
       (.I0(m_axi_full_r_burst_counter2[24]),
        .I1(m_axi_full_r_burst_counter2[26]),
        .I2(m_axi_full_r_burst_counter2[25]),
        .O(\n_0_m_axi_full_r_burst_counter[8]_i_8 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_r_burst_counter_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_r_burst_counter[0]_i_1 ),
        .Q(m_axi_full_r_burst_counter[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_r_burst_counter_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_r_burst_counter[1]_i_1 ),
        .Q(m_axi_full_r_burst_counter[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_r_burst_counter_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_r_burst_counter[2]_i_1 ),
        .Q(m_axi_full_r_burst_counter[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_r_burst_counter_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_r_burst_counter[3]_i_1 ),
        .Q(m_axi_full_r_burst_counter[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_r_burst_counter_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_r_burst_counter[4]_i_1 ),
        .Q(m_axi_full_r_burst_counter[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_r_burst_counter_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_r_burst_counter[5]_i_1 ),
        .Q(m_axi_full_r_burst_counter[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_r_burst_counter_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_r_burst_counter[6]_i_1 ),
        .Q(m_axi_full_r_burst_counter[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_r_burst_counter_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_r_burst_counter[7]_i_1 ),
        .Q(m_axi_full_r_burst_counter[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_r_burst_counter_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_r_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_r_burst_counter[8]_i_2 ),
        .Q(m_axi_full_r_burst_counter[8]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_r_burst_counter_reg[8]_i_3 
       (.CI(\n_0_m_axi_full_r_burst_counter_reg[8]_i_5 ),
        .CO({\NLW_m_axi_full_r_burst_counter_reg[8]_i_3_CO_UNCONNECTED [3],m_axi_full_r_burst_counter1,\n_2_m_axi_full_r_burst_counter_reg[8]_i_3 ,\n_3_m_axi_full_r_burst_counter_reg[8]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axi_full_r_burst_counter_reg[8]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_m_axi_full_r_burst_counter[8]_i_6 ,\n_0_m_axi_full_r_burst_counter[8]_i_7 ,\n_0_m_axi_full_r_burst_counter[8]_i_8 }));
CARRY4 \m_axi_full_r_burst_counter_reg[8]_i_5 
       (.CI(\n_0_m_axi_full_r_burst_counter_reg[8]_i_9 ),
        .CO({\n_0_m_axi_full_r_burst_counter_reg[8]_i_5 ,\n_1_m_axi_full_r_burst_counter_reg[8]_i_5 ,\n_2_m_axi_full_r_burst_counter_reg[8]_i_5 ,\n_3_m_axi_full_r_burst_counter_reg[8]_i_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axi_full_r_burst_counter_reg[8]_i_5_O_UNCONNECTED [3:0]),
        .S({\n_0_m_axi_full_r_burst_counter[8]_i_10 ,\n_0_m_axi_full_r_burst_counter[8]_i_11 ,\n_0_m_axi_full_r_burst_counter[8]_i_12 ,\n_0_m_axi_full_r_burst_counter[8]_i_13 }));
CARRY4 \m_axi_full_r_burst_counter_reg[8]_i_9 
       (.CI(1'b0),
        .CO({\n_0_m_axi_full_r_burst_counter_reg[8]_i_9 ,\n_1_m_axi_full_r_burst_counter_reg[8]_i_9 ,\n_2_m_axi_full_r_burst_counter_reg[8]_i_9 ,\n_3_m_axi_full_r_burst_counter_reg[8]_i_9 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axi_full_r_burst_counter_reg[8]_i_9_O_UNCONNECTED [3:0]),
        .S({\n_0_m_axi_full_r_burst_counter[8]_i_14 ,\n_0_m_axi_full_r_burst_counter[8]_i_15 ,\n_0_m_axi_full_r_burst_counter[8]_i_16 ,\n_0_m_axi_full_r_burst_counter[8]_i_17 }));
LUT4 #(
    .INIT(16'h7708)) 
     \m_axi_full_w_burst_counter[0]_i_1 
       (.I0(m_axi_full_data_wready_IBUF),
        .I1(m_axi_full_data_wvalid_OBUF),
        .I2(m_axi_full_w_burst_counter1),
        .I3(m_axi_full_w_burst_counter[0]),
        .O(\n_0_m_axi_full_w_burst_counter[0]_i_1 ));
LUT5 #(
    .INIT(32'h707078F0)) 
     \m_axi_full_w_burst_counter[1]_i_1 
       (.I0(m_axi_full_data_wready_IBUF),
        .I1(m_axi_full_data_wvalid_OBUF),
        .I2(m_axi_full_w_burst_counter[1]),
        .I3(m_axi_full_w_burst_counter[0]),
        .I4(m_axi_full_w_burst_counter1),
        .O(\n_0_m_axi_full_w_burst_counter[1]_i_1 ));
LUT6 #(
    .INIT(64'h777F7F7F08000000)) 
     \m_axi_full_w_burst_counter[2]_i_1 
       (.I0(m_axi_full_data_wready_IBUF),
        .I1(m_axi_full_data_wvalid_OBUF),
        .I2(m_axi_full_w_burst_counter1),
        .I3(m_axi_full_w_burst_counter[0]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(m_axi_full_w_burst_counter[2]),
        .O(\n_0_m_axi_full_w_burst_counter[2]_i_1 ));
LUT6 #(
    .INIT(64'hABBBBBBB10000000)) 
     \m_axi_full_w_burst_counter[3]_i_1 
       (.I0(\n_0_m_axi_full_w_burst_counter[8]_i_3 ),
        .I1(m_axi_full_w_burst_counter1),
        .I2(m_axi_full_w_burst_counter[1]),
        .I3(m_axi_full_w_burst_counter[0]),
        .I4(m_axi_full_w_burst_counter[2]),
        .I5(m_axi_full_w_burst_counter[3]),
        .O(\n_0_m_axi_full_w_burst_counter[3]_i_1 ));
LUT5 #(
    .INIT(32'h7F770008)) 
     \m_axi_full_w_burst_counter[4]_i_1 
       (.I0(m_axi_full_data_wready_IBUF),
        .I1(m_axi_full_data_wvalid_OBUF),
        .I2(m_axi_full_w_burst_counter1),
        .I3(\n_0_m_axi_full_w_burst_counter[4]_i_2 ),
        .I4(m_axi_full_w_burst_counter[4]),
        .O(\n_0_m_axi_full_w_burst_counter[4]_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \m_axi_full_w_burst_counter[4]_i_2 
       (.I0(m_axi_full_w_burst_counter[2]),
        .I1(m_axi_full_w_burst_counter[0]),
        .I2(m_axi_full_w_burst_counter[1]),
        .I3(m_axi_full_w_burst_counter[3]),
        .O(\n_0_m_axi_full_w_burst_counter[4]_i_2 ));
LUT5 #(
    .INIT(32'h7F770008)) 
     \m_axi_full_w_burst_counter[5]_i_1 
       (.I0(m_axi_full_data_wready_IBUF),
        .I1(m_axi_full_data_wvalid_OBUF),
        .I2(m_axi_full_w_burst_counter1),
        .I3(\n_0_m_axi_full_w_burst_counter[5]_i_2 ),
        .I4(m_axi_full_w_burst_counter[5]),
        .O(\n_0_m_axi_full_w_burst_counter[5]_i_1 ));
LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \m_axi_full_w_burst_counter[5]_i_2 
       (.I0(m_axi_full_w_burst_counter[3]),
        .I1(m_axi_full_w_burst_counter[1]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(m_axi_full_w_burst_counter[2]),
        .I4(m_axi_full_w_burst_counter[4]),
        .O(\n_0_m_axi_full_w_burst_counter[5]_i_2 ));
LUT5 #(
    .INIT(32'h777F0800)) 
     \m_axi_full_w_burst_counter[6]_i_1 
       (.I0(m_axi_full_data_wready_IBUF),
        .I1(m_axi_full_data_wvalid_OBUF),
        .I2(m_axi_full_w_burst_counter1),
        .I3(\n_0_m_axi_full_w_burst_counter[8]_i_5 ),
        .I4(m_axi_full_w_burst_counter[6]),
        .O(\n_0_m_axi_full_w_burst_counter[6]_i_1 ));
LUT6 #(
    .INIT(64'h777F7F7F08000000)) 
     \m_axi_full_w_burst_counter[7]_i_1 
       (.I0(m_axi_full_data_wready_IBUF),
        .I1(m_axi_full_data_wvalid_OBUF),
        .I2(m_axi_full_w_burst_counter1),
        .I3(\n_0_m_axi_full_w_burst_counter[8]_i_5 ),
        .I4(m_axi_full_w_burst_counter[6]),
        .I5(m_axi_full_w_burst_counter[7]),
        .O(\n_0_m_axi_full_w_burst_counter[7]_i_1 ));
LUT4 #(
    .INIT(16'h4000)) 
     \m_axi_full_w_burst_counter[8]_i_1 
       (.I0(m_axi_full_data_w_state[2]),
        .I1(m_axi_full_data_w_state[0]),
        .I2(\n_0_m_axi_full_data_w_state[7]_i_3 ),
        .I3(m_axi_full_data_w_state[1]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_1 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_w_burst_counter[8]_i_11 
       (.I0(m_axi_full_r_burst_counter2[21]),
        .I1(m_axi_full_r_burst_counter2[23]),
        .I2(m_axi_full_r_burst_counter2[22]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_11 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_w_burst_counter[8]_i_12 
       (.I0(m_axi_full_r_burst_counter2[18]),
        .I1(m_axi_full_r_burst_counter2[20]),
        .I2(m_axi_full_r_burst_counter2[19]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_12 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_w_burst_counter[8]_i_13 
       (.I0(m_axi_full_r_burst_counter2[15]),
        .I1(m_axi_full_r_burst_counter2[17]),
        .I2(m_axi_full_r_burst_counter2[16]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_13 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_w_burst_counter[8]_i_14 
       (.I0(m_axi_full_r_burst_counter2[12]),
        .I1(m_axi_full_r_burst_counter2[14]),
        .I2(m_axi_full_r_burst_counter2[13]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_14 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_w_burst_counter[8]_i_15 
       (.I0(m_axi_full_r_burst_counter2[9]),
        .I1(m_axi_full_r_burst_counter2[11]),
        .I2(m_axi_full_r_burst_counter2[10]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_15 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_w_burst_counter[8]_i_16 
       (.I0(m_axi_full_r_burst_counter2[7]),
        .I1(m_axi_full_w_burst_counter[7]),
        .I2(m_axi_full_w_burst_counter[8]),
        .I3(m_axi_full_r_burst_counter2[8]),
        .I4(m_axi_full_w_burst_counter[6]),
        .I5(m_axi_full_r_burst_counter2[6]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_16 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \m_axi_full_w_burst_counter[8]_i_17 
       (.I0(m_axi_full_r_burst_counter2[3]),
        .I1(m_axi_full_w_burst_counter[3]),
        .I2(m_axi_full_w_burst_counter[5]),
        .I3(m_axi_full_r_burst_counter2[5]),
        .I4(m_axi_full_w_burst_counter[4]),
        .I5(m_axi_full_r_burst_counter2[4]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_17 ));
LUT6 #(
    .INIT(64'h0990000000000990)) 
     \m_axi_full_w_burst_counter[8]_i_18 
       (.I0(m_axi_full_r_burst_counter2[2]),
        .I1(m_axi_full_w_burst_counter[2]),
        .I2(m_axi_full_w_burst_counter[0]),
        .I3(m_axi_full_data_burst_len[0]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(m_axi_full_r_burst_counter2[1]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_18 ));
LUT6 #(
    .INIT(64'hABBBBBBB10000000)) 
     \m_axi_full_w_burst_counter[8]_i_2 
       (.I0(\n_0_m_axi_full_w_burst_counter[8]_i_3 ),
        .I1(m_axi_full_w_burst_counter1),
        .I2(m_axi_full_w_burst_counter[6]),
        .I3(\n_0_m_axi_full_w_burst_counter[8]_i_5 ),
        .I4(m_axi_full_w_burst_counter[7]),
        .I5(m_axi_full_w_burst_counter[8]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_2 ));
LUT2 #(
    .INIT(4'h7)) 
     \m_axi_full_w_burst_counter[8]_i_3 
       (.I0(m_axi_full_data_wready_IBUF),
        .I1(m_axi_full_data_wvalid_OBUF),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_3 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \m_axi_full_w_burst_counter[8]_i_5 
       (.I0(m_axi_full_w_burst_counter[5]),
        .I1(m_axi_full_w_burst_counter[4]),
        .I2(m_axi_full_w_burst_counter[2]),
        .I3(m_axi_full_w_burst_counter[0]),
        .I4(m_axi_full_w_burst_counter[1]),
        .I5(m_axi_full_w_burst_counter[3]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_5 ));
LUT2 #(
    .INIT(4'h1)) 
     \m_axi_full_w_burst_counter[8]_i_7 
       (.I0(m_axi_full_r_burst_counter2[31]),
        .I1(m_axi_full_r_burst_counter2[30]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_7 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_w_burst_counter[8]_i_8 
       (.I0(m_axi_full_r_burst_counter2[27]),
        .I1(m_axi_full_r_burst_counter2[29]),
        .I2(m_axi_full_r_burst_counter2[28]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_8 ));
LUT3 #(
    .INIT(8'h01)) 
     \m_axi_full_w_burst_counter[8]_i_9 
       (.I0(m_axi_full_r_burst_counter2[24]),
        .I1(m_axi_full_r_burst_counter2[26]),
        .I2(m_axi_full_r_burst_counter2[25]),
        .O(\n_0_m_axi_full_w_burst_counter[8]_i_9 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_w_burst_counter_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_w_burst_counter[0]_i_1 ),
        .Q(m_axi_full_w_burst_counter[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_w_burst_counter_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_w_burst_counter[1]_i_1 ),
        .Q(m_axi_full_w_burst_counter[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_w_burst_counter_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_w_burst_counter[2]_i_1 ),
        .Q(m_axi_full_w_burst_counter[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_w_burst_counter_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_w_burst_counter[3]_i_1 ),
        .Q(m_axi_full_w_burst_counter[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_w_burst_counter_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_w_burst_counter[4]_i_1 ),
        .Q(m_axi_full_w_burst_counter[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_w_burst_counter_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_w_burst_counter[5]_i_1 ),
        .Q(m_axi_full_w_burst_counter[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_w_burst_counter_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_w_burst_counter[6]_i_1 ),
        .Q(m_axi_full_w_burst_counter[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_w_burst_counter_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_w_burst_counter[7]_i_1 ),
        .Q(m_axi_full_w_burst_counter[7]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \m_axi_full_w_burst_counter_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_m_axi_full_w_burst_counter[8]_i_1 ),
        .D(\n_0_m_axi_full_w_burst_counter[8]_i_2 ),
        .Q(m_axi_full_w_burst_counter[8]),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \m_axi_full_w_burst_counter_reg[8]_i_10 
       (.CI(1'b0),
        .CO({\n_0_m_axi_full_w_burst_counter_reg[8]_i_10 ,\n_1_m_axi_full_w_burst_counter_reg[8]_i_10 ,\n_2_m_axi_full_w_burst_counter_reg[8]_i_10 ,\n_3_m_axi_full_w_burst_counter_reg[8]_i_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axi_full_w_burst_counter_reg[8]_i_10_O_UNCONNECTED [3:0]),
        .S({\n_0_m_axi_full_w_burst_counter[8]_i_15 ,\n_0_m_axi_full_w_burst_counter[8]_i_16 ,\n_0_m_axi_full_w_burst_counter[8]_i_17 ,\n_0_m_axi_full_w_burst_counter[8]_i_18 }));
CARRY4 \m_axi_full_w_burst_counter_reg[8]_i_4 
       (.CI(\n_0_m_axi_full_w_burst_counter_reg[8]_i_6 ),
        .CO({\NLW_m_axi_full_w_burst_counter_reg[8]_i_4_CO_UNCONNECTED [3],m_axi_full_w_burst_counter1,\n_2_m_axi_full_w_burst_counter_reg[8]_i_4 ,\n_3_m_axi_full_w_burst_counter_reg[8]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axi_full_w_burst_counter_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_m_axi_full_w_burst_counter[8]_i_7 ,\n_0_m_axi_full_w_burst_counter[8]_i_8 ,\n_0_m_axi_full_w_burst_counter[8]_i_9 }));
CARRY4 \m_axi_full_w_burst_counter_reg[8]_i_6 
       (.CI(\n_0_m_axi_full_w_burst_counter_reg[8]_i_10 ),
        .CO({\n_0_m_axi_full_w_burst_counter_reg[8]_i_6 ,\n_1_m_axi_full_w_burst_counter_reg[8]_i_6 ,\n_2_m_axi_full_w_burst_counter_reg[8]_i_6 ,\n_3_m_axi_full_w_burst_counter_reg[8]_i_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_m_axi_full_w_burst_counter_reg[8]_i_6_O_UNCONNECTED [3:0]),
        .S({\n_0_m_axi_full_w_burst_counter[8]_i_11 ,\n_0_m_axi_full_w_burst_counter[8]_i_12 ,\n_0_m_axi_full_w_burst_counter[8]_i_13 ,\n_0_m_axi_full_w_burst_counter[8]_i_14 }));
OBUF ready_OBUF_inst
       (.I(ready_OBUF),
        .O(ready));
LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
     ready_i_1
       (.I0(\n_0_sync_state_reg[3] ),
        .I1(n_0_ready_i_2),
        .I2(\n_0_sync_state_reg[2] ),
        .I3(s_axi_aresetn_IBUF),
        .I4(n_0_ready_i_3),
        .I5(ready_OBUF),
        .O(n_0_ready_i_1));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     ready_i_2
       (.I0(\n_0_sync_state_reg[4] ),
        .I1(\n_0_sync_state_reg[5] ),
        .I2(\n_0_sync_state_reg[7] ),
        .I3(\n_0_sync_state_reg[6] ),
        .O(n_0_ready_i_2));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'hE)) 
     ready_i_3
       (.I0(\n_0_sync_state_reg[0] ),
        .I1(\n_0_sync_state_reg[1] ),
        .O(n_0_ready_i_3));
FDRE #(
    .INIT(1'b0)) 
     ready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_ready_i_1),
        .Q(ready_OBUF),
        .R(1'b0));
BUFG s_axi_aclk_IBUF_BUFG_inst
       (.I(s_axi_aclk_IBUF),
        .O(s_axi_aclk_IBUF_BUFG));
IBUF s_axi_aclk_IBUF_inst
       (.I(s_axi_aclk),
        .O(s_axi_aclk_IBUF));
IBUF s_axi_aresetn_IBUF_inst
       (.I(s_axi_aresetn),
        .O(s_axi_aresetn_IBUF));
IBUF \s_axi_lite_registers_araddr_IBUF[0]_inst 
       (.I(s_axi_lite_registers_araddr[0]),
        .O(s_axi_lite_registers_araddr_IBUF[0]));
IBUF \s_axi_lite_registers_araddr_IBUF[1]_inst 
       (.I(s_axi_lite_registers_araddr[1]),
        .O(s_axi_lite_registers_araddr_IBUF[1]));
IBUF \s_axi_lite_registers_araddr_IBUF[2]_inst 
       (.I(s_axi_lite_registers_araddr[2]),
        .O(s_axi_lite_registers_araddr_IBUF[2]));
IBUF \s_axi_lite_registers_araddr_IBUF[3]_inst 
       (.I(s_axi_lite_registers_araddr[3]),
        .O(s_axi_lite_registers_araddr_IBUF[3]));
IBUF \s_axi_lite_registers_araddr_IBUF[4]_inst 
       (.I(s_axi_lite_registers_araddr[4]),
        .O(s_axi_lite_registers_araddr_IBUF[4]));
IBUF \s_axi_lite_registers_araddr_IBUF[5]_inst 
       (.I(s_axi_lite_registers_araddr[5]),
        .O(s_axi_lite_registers_araddr_IBUF[5]));
IBUF \s_axi_lite_registers_araddr_IBUF[6]_inst 
       (.I(s_axi_lite_registers_araddr[6]),
        .O(s_axi_lite_registers_araddr_IBUF[6]));
IBUF \s_axi_lite_registers_araddr_IBUF[7]_inst 
       (.I(s_axi_lite_registers_araddr[7]),
        .O(s_axi_lite_registers_araddr_IBUF[7]));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_araddr_reg[0]_i_1 
       (.I0(s_axi_lite_registers_araddr_IBUF[0]),
        .I1(s_axi_lite_registers_arready_OBUF),
        .I2(s_axi_lite_registers_arvalid_IBUF),
        .I3(s_axi_lite_registers_araddr_reg[0]),
        .O(\n_0_s_axi_lite_registers_araddr_reg[0]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_araddr_reg[1]_i_1 
       (.I0(s_axi_lite_registers_araddr_IBUF[1]),
        .I1(s_axi_lite_registers_arready_OBUF),
        .I2(s_axi_lite_registers_arvalid_IBUF),
        .I3(s_axi_lite_registers_araddr_reg[1]),
        .O(\n_0_s_axi_lite_registers_araddr_reg[1]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_araddr_reg[2]_i_1 
       (.I0(s_axi_lite_registers_araddr_IBUF[2]),
        .I1(s_axi_lite_registers_arready_OBUF),
        .I2(s_axi_lite_registers_arvalid_IBUF),
        .I3(s_axi_lite_registers_araddr_reg[2]),
        .O(\n_0_s_axi_lite_registers_araddr_reg[2]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_araddr_reg[3]_i_1 
       (.I0(s_axi_lite_registers_araddr_IBUF[3]),
        .I1(s_axi_lite_registers_arready_OBUF),
        .I2(s_axi_lite_registers_arvalid_IBUF),
        .I3(s_axi_lite_registers_araddr_reg[3]),
        .O(\n_0_s_axi_lite_registers_araddr_reg[3]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_araddr_reg[4]_i_1 
       (.I0(s_axi_lite_registers_araddr_IBUF[4]),
        .I1(s_axi_lite_registers_arready_OBUF),
        .I2(s_axi_lite_registers_arvalid_IBUF),
        .I3(s_axi_lite_registers_araddr_reg[4]),
        .O(\n_0_s_axi_lite_registers_araddr_reg[4]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_araddr_reg[5]_i_1 
       (.I0(s_axi_lite_registers_araddr_IBUF[5]),
        .I1(s_axi_lite_registers_arready_OBUF),
        .I2(s_axi_lite_registers_arvalid_IBUF),
        .I3(s_axi_lite_registers_araddr_reg[5]),
        .O(\n_0_s_axi_lite_registers_araddr_reg[5]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_araddr_reg[6]_i_1 
       (.I0(s_axi_lite_registers_araddr_IBUF[6]),
        .I1(s_axi_lite_registers_arready_OBUF),
        .I2(s_axi_lite_registers_arvalid_IBUF),
        .I3(s_axi_lite_registers_araddr_reg[6]),
        .O(\n_0_s_axi_lite_registers_araddr_reg[6]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \s_axi_lite_registers_araddr_reg[7]_i_1 
       (.I0(\n_0_s_axi_lite_registers_r_state_reg[0] ),
        .O(\n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_araddr_reg[7]_i_2 
       (.I0(s_axi_lite_registers_araddr_IBUF[7]),
        .I1(s_axi_lite_registers_arready_OBUF),
        .I2(s_axi_lite_registers_arvalid_IBUF),
        .I3(s_axi_lite_registers_araddr_reg[7]),
        .O(\n_0_s_axi_lite_registers_araddr_reg[7]_i_2 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_araddr_reg_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_araddr_reg[0]_i_1 ),
        .Q(s_axi_lite_registers_araddr_reg[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_araddr_reg_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_araddr_reg[1]_i_1 ),
        .Q(s_axi_lite_registers_araddr_reg[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_araddr_reg_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_araddr_reg[2]_i_1 ),
        .Q(s_axi_lite_registers_araddr_reg[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_araddr_reg_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_araddr_reg[3]_i_1 ),
        .Q(s_axi_lite_registers_araddr_reg[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_araddr_reg_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_araddr_reg[4]_i_1 ),
        .Q(s_axi_lite_registers_araddr_reg[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_araddr_reg_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_araddr_reg[5]_i_1 ),
        .Q(s_axi_lite_registers_araddr_reg[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_araddr_reg_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_araddr_reg[6]_i_1 ),
        .Q(s_axi_lite_registers_araddr_reg[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_araddr_reg_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_araddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_araddr_reg[7]_i_2 ),
        .Q(s_axi_lite_registers_araddr_reg[7]),
        .R(\n_0_sync_state[7]_i_1 ));
OBUF s_axi_lite_registers_arready_OBUF_inst
       (.I(s_axi_lite_registers_arready_OBUF),
        .O(s_axi_lite_registers_arready));
LUT3 #(
    .INIT(8'hD3)) 
     s_axi_lite_registers_arready_i_1
       (.I0(s_axi_lite_registers_arvalid_IBUF),
        .I1(\n_0_s_axi_lite_registers_r_state_reg[0] ),
        .I2(s_axi_lite_registers_arready_OBUF),
        .O(n_0_s_axi_lite_registers_arready_i_1));
FDRE #(
    .INIT(1'b0)) 
     s_axi_lite_registers_arready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_s_axi_lite_registers_arready_i_1),
        .Q(s_axi_lite_registers_arready_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
IBUF s_axi_lite_registers_arvalid_IBUF_inst
       (.I(s_axi_lite_registers_arvalid),
        .O(s_axi_lite_registers_arvalid_IBUF));
IBUF \s_axi_lite_registers_awaddr_IBUF[0]_inst 
       (.I(s_axi_lite_registers_awaddr[0]),
        .O(s_axi_lite_registers_awaddr_IBUF[0]));
IBUF \s_axi_lite_registers_awaddr_IBUF[1]_inst 
       (.I(s_axi_lite_registers_awaddr[1]),
        .O(s_axi_lite_registers_awaddr_IBUF[1]));
IBUF \s_axi_lite_registers_awaddr_IBUF[2]_inst 
       (.I(s_axi_lite_registers_awaddr[2]),
        .O(s_axi_lite_registers_awaddr_IBUF[2]));
IBUF \s_axi_lite_registers_awaddr_IBUF[3]_inst 
       (.I(s_axi_lite_registers_awaddr[3]),
        .O(s_axi_lite_registers_awaddr_IBUF[3]));
IBUF \s_axi_lite_registers_awaddr_IBUF[4]_inst 
       (.I(s_axi_lite_registers_awaddr[4]),
        .O(s_axi_lite_registers_awaddr_IBUF[4]));
IBUF \s_axi_lite_registers_awaddr_IBUF[5]_inst 
       (.I(s_axi_lite_registers_awaddr[5]),
        .O(s_axi_lite_registers_awaddr_IBUF[5]));
IBUF \s_axi_lite_registers_awaddr_IBUF[6]_inst 
       (.I(s_axi_lite_registers_awaddr[6]),
        .O(s_axi_lite_registers_awaddr_IBUF[6]));
IBUF \s_axi_lite_registers_awaddr_IBUF[7]_inst 
       (.I(s_axi_lite_registers_awaddr[7]),
        .O(s_axi_lite_registers_awaddr_IBUF[7]));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_awaddr_reg[0]_i_1 
       (.I0(s_axi_lite_registers_awaddr_IBUF[0]),
        .I1(s_axi_lite_registers_awready_OBUF),
        .I2(s_axi_lite_registers_awvalid_IBUF),
        .I3(s_axi_lite_registers_awaddr_reg[0]),
        .O(\n_0_s_axi_lite_registers_awaddr_reg[0]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_awaddr_reg[1]_i_1 
       (.I0(s_axi_lite_registers_awaddr_IBUF[1]),
        .I1(s_axi_lite_registers_awready_OBUF),
        .I2(s_axi_lite_registers_awvalid_IBUF),
        .I3(s_axi_lite_registers_awaddr_reg[1]),
        .O(\n_0_s_axi_lite_registers_awaddr_reg[1]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_awaddr_reg[2]_i_1 
       (.I0(s_axi_lite_registers_awaddr_IBUF[2]),
        .I1(s_axi_lite_registers_awready_OBUF),
        .I2(s_axi_lite_registers_awvalid_IBUF),
        .I3(s_axi_lite_registers_awaddr_reg[2]),
        .O(\n_0_s_axi_lite_registers_awaddr_reg[2]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_awaddr_reg[3]_i_1 
       (.I0(s_axi_lite_registers_awaddr_IBUF[3]),
        .I1(s_axi_lite_registers_awready_OBUF),
        .I2(s_axi_lite_registers_awvalid_IBUF),
        .I3(s_axi_lite_registers_awaddr_reg[3]),
        .O(\n_0_s_axi_lite_registers_awaddr_reg[3]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_awaddr_reg[4]_i_1 
       (.I0(s_axi_lite_registers_awaddr_IBUF[4]),
        .I1(s_axi_lite_registers_awready_OBUF),
        .I2(s_axi_lite_registers_awvalid_IBUF),
        .I3(s_axi_lite_registers_awaddr_reg[4]),
        .O(\n_0_s_axi_lite_registers_awaddr_reg[4]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_awaddr_reg[5]_i_1 
       (.I0(s_axi_lite_registers_awaddr_IBUF[5]),
        .I1(s_axi_lite_registers_awready_OBUF),
        .I2(s_axi_lite_registers_awvalid_IBUF),
        .I3(s_axi_lite_registers_awaddr_reg[5]),
        .O(\n_0_s_axi_lite_registers_awaddr_reg[5]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_awaddr_reg[6]_i_1 
       (.I0(s_axi_lite_registers_awaddr_IBUF[6]),
        .I1(s_axi_lite_registers_awready_OBUF),
        .I2(s_axi_lite_registers_awvalid_IBUF),
        .I3(s_axi_lite_registers_awaddr_reg[6]),
        .O(\n_0_s_axi_lite_registers_awaddr_reg[6]_i_1 ));
LUT2 #(
    .INIT(4'h1)) 
     \s_axi_lite_registers_awaddr_reg[7]_i_1 
       (.I0(\n_0_s_axi_lite_registers_w_state_reg[1] ),
        .I1(\n_0_s_axi_lite_registers_w_state_reg[0] ),
        .O(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ));
LUT4 #(
    .INIT(16'hBF80)) 
     \s_axi_lite_registers_awaddr_reg[7]_i_2 
       (.I0(s_axi_lite_registers_awaddr_IBUF[7]),
        .I1(s_axi_lite_registers_awready_OBUF),
        .I2(s_axi_lite_registers_awvalid_IBUF),
        .I3(s_axi_lite_registers_awaddr_reg[7]),
        .O(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_2 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_awaddr_reg_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_awaddr_reg[0]_i_1 ),
        .Q(s_axi_lite_registers_awaddr_reg[0]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_awaddr_reg_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_awaddr_reg[1]_i_1 ),
        .Q(s_axi_lite_registers_awaddr_reg[1]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_awaddr_reg_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_awaddr_reg[2]_i_1 ),
        .Q(s_axi_lite_registers_awaddr_reg[2]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_awaddr_reg_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_awaddr_reg[3]_i_1 ),
        .Q(s_axi_lite_registers_awaddr_reg[3]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_awaddr_reg_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_awaddr_reg[4]_i_1 ),
        .Q(s_axi_lite_registers_awaddr_reg[4]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_awaddr_reg_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_awaddr_reg[5]_i_1 ),
        .Q(s_axi_lite_registers_awaddr_reg[5]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_awaddr_reg_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_awaddr_reg[6]_i_1 ),
        .Q(s_axi_lite_registers_awaddr_reg[6]),
        .R(\n_0_sync_state[7]_i_1 ));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_awaddr_reg_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ),
        .D(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_2 ),
        .Q(s_axi_lite_registers_awaddr_reg[7]),
        .R(\n_0_sync_state[7]_i_1 ));
OBUF s_axi_lite_registers_awready_OBUF_inst
       (.I(s_axi_lite_registers_awready_OBUF),
        .O(s_axi_lite_registers_awready));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT4 #(
    .INIT(16'hFD03)) 
     s_axi_lite_registers_awready_i_1
       (.I0(s_axi_lite_registers_awvalid_IBUF),
        .I1(\n_0_s_axi_lite_registers_w_state_reg[1] ),
        .I2(\n_0_s_axi_lite_registers_w_state_reg[0] ),
        .I3(s_axi_lite_registers_awready_OBUF),
        .O(n_0_s_axi_lite_registers_awready_i_1));
FDRE #(
    .INIT(1'b0)) 
     s_axi_lite_registers_awready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_s_axi_lite_registers_awready_i_1),
        .Q(s_axi_lite_registers_awready_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
IBUF s_axi_lite_registers_awvalid_IBUF_inst
       (.I(s_axi_lite_registers_awvalid),
        .O(s_axi_lite_registers_awvalid_IBUF));
IBUF s_axi_lite_registers_bready_IBUF_inst
       (.I(s_axi_lite_registers_bready),
        .O(s_axi_lite_registers_bready_IBUF));
OBUF \s_axi_lite_registers_bresp_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_axi_lite_registers_bresp[0]));
OBUF \s_axi_lite_registers_bresp_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_axi_lite_registers_bresp[1]));
OBUF s_axi_lite_registers_bvalid_OBUF_inst
       (.I(s_axi_lite_registers_bvalid_OBUF),
        .O(s_axi_lite_registers_bvalid));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'hF70C)) 
     s_axi_lite_registers_bvalid_i_1
       (.I0(s_axi_lite_registers_bready_IBUF),
        .I1(\n_0_s_axi_lite_registers_w_state_reg[1] ),
        .I2(\n_0_s_axi_lite_registers_w_state_reg[0] ),
        .I3(s_axi_lite_registers_bvalid_OBUF),
        .O(n_0_s_axi_lite_registers_bvalid_i_1));
FDRE #(
    .INIT(1'b0)) 
     s_axi_lite_registers_bvalid_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_s_axi_lite_registers_bvalid_i_1),
        .Q(s_axi_lite_registers_bvalid_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'h0FFF8888)) 
     \s_axi_lite_registers_r_state[0]_i_1 
       (.I0(s_axi_lite_registers_arvalid_IBUF),
        .I1(s_axi_lite_registers_arready_OBUF),
        .I2(s_axi_lite_registers_rready_IBUF),
        .I3(s_axi_lite_registers_rvalid_OBUF),
        .I4(\n_0_s_axi_lite_registers_r_state_reg[0] ),
        .O(\n_0_s_axi_lite_registers_r_state[0]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_r_state_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\n_0_s_axi_lite_registers_r_state[0]_i_1 ),
        .Q(\n_0_s_axi_lite_registers_r_state_reg[0] ),
        .R(\n_0_sync_state[7]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[0]_i_1 
       (.I0(ha_read_address[0]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[0]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[0]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[0]_i_2 
       (.I0(ha_write_address[0]),
        .I1(ha_transfer_size[0]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[0]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[0]),
        .O(\n_0_s_axi_lite_registers_rdata[0]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[10]_i_1 
       (.I0(ha_read_address[10]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[10]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[10]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[10]_i_2 
       (.I0(ha_write_address[10]),
        .I1(ha_transfer_size[10]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[10]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[10]),
        .O(\n_0_s_axi_lite_registers_rdata[10]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[11]_i_1 
       (.I0(ha_read_address[11]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[11]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[11]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[11]_i_2 
       (.I0(ha_write_address[11]),
        .I1(ha_transfer_size[11]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[11]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[11]),
        .O(\n_0_s_axi_lite_registers_rdata[11]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[12]_i_1 
       (.I0(ha_read_address[12]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[12]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[12]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[12]_i_2 
       (.I0(ha_write_address[12]),
        .I1(ha_transfer_size[12]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[12]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[12]),
        .O(\n_0_s_axi_lite_registers_rdata[12]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[13]_i_1 
       (.I0(ha_read_address[13]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[13]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[13]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[13]_i_2 
       (.I0(ha_write_address[13]),
        .I1(ha_transfer_size[13]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[13]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[13]),
        .O(\n_0_s_axi_lite_registers_rdata[13]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[14]_i_1 
       (.I0(ha_read_address[14]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[14]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[14]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[14]_i_2 
       (.I0(ha_write_address[14]),
        .I1(ha_transfer_size[14]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[14]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[14]),
        .O(\n_0_s_axi_lite_registers_rdata[14]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[15]_i_1 
       (.I0(ha_read_address[15]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[15]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[15]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[15]_i_2 
       (.I0(ha_write_address[15]),
        .I1(ha_transfer_size[15]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[15]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[15]),
        .O(\n_0_s_axi_lite_registers_rdata[15]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[16]_i_1 
       (.I0(ha_read_address[16]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[16]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[16]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[16]_i_2 
       (.I0(ha_write_address[16]),
        .I1(ha_transfer_size[16]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[16]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[16]),
        .O(\n_0_s_axi_lite_registers_rdata[16]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[17]_i_1 
       (.I0(ha_read_address[17]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[17]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[17]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[17]_i_2 
       (.I0(ha_write_address[17]),
        .I1(ha_transfer_size[17]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[17]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[17]),
        .O(\n_0_s_axi_lite_registers_rdata[17]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[18]_i_1 
       (.I0(ha_read_address[18]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[18]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[18]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[18]_i_2 
       (.I0(ha_write_address[18]),
        .I1(ha_transfer_size[18]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[18]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[18]),
        .O(\n_0_s_axi_lite_registers_rdata[18]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[19]_i_1 
       (.I0(ha_read_address[19]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[19]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[19]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[19]_i_2 
       (.I0(ha_write_address[19]),
        .I1(ha_transfer_size[19]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[19]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[19]),
        .O(\n_0_s_axi_lite_registers_rdata[19]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[1]_i_1 
       (.I0(ha_read_address[1]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[1]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[1]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[1]_i_2 
       (.I0(ha_write_address[1]),
        .I1(ha_transfer_size[1]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[1]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[1]),
        .O(\n_0_s_axi_lite_registers_rdata[1]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[20]_i_1 
       (.I0(ha_read_address[20]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[20]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[20]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[20]_i_2 
       (.I0(ha_write_address[20]),
        .I1(ha_transfer_size[20]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[20]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[20]),
        .O(\n_0_s_axi_lite_registers_rdata[20]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[21]_i_1 
       (.I0(ha_read_address[21]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[21]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[21]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[21]_i_2 
       (.I0(ha_write_address[21]),
        .I1(ha_transfer_size[21]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[21]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[21]),
        .O(\n_0_s_axi_lite_registers_rdata[21]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[22]_i_1 
       (.I0(ha_read_address[22]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[22]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[22]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[22]_i_2 
       (.I0(ha_write_address[22]),
        .I1(ha_transfer_size[22]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[22]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[22]),
        .O(\n_0_s_axi_lite_registers_rdata[22]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[23]_i_1 
       (.I0(ha_read_address[23]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[23]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[23]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[23]_i_2 
       (.I0(ha_write_address[23]),
        .I1(ha_transfer_size[23]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[23]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[23]),
        .O(\n_0_s_axi_lite_registers_rdata[23]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[24]_i_1 
       (.I0(ha_read_address[24]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[24]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[24]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[24]_i_2 
       (.I0(ha_write_address[24]),
        .I1(ha_transfer_size[24]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[24]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[24]),
        .O(\n_0_s_axi_lite_registers_rdata[24]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[25]_i_1 
       (.I0(ha_read_address[25]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[25]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[25]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[25]_i_2 
       (.I0(ha_write_address[25]),
        .I1(ha_transfer_size[25]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[25]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[25]),
        .O(\n_0_s_axi_lite_registers_rdata[25]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[26]_i_1 
       (.I0(ha_read_address[26]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[26]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[26]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[26]_i_2 
       (.I0(ha_write_address[26]),
        .I1(ha_transfer_size[26]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[26]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[26]),
        .O(\n_0_s_axi_lite_registers_rdata[26]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[27]_i_1 
       (.I0(ha_read_address[27]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[27]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[27]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[27]_i_2 
       (.I0(ha_write_address[27]),
        .I1(ha_transfer_size[27]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[27]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[27]),
        .O(\n_0_s_axi_lite_registers_rdata[27]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[28]_i_1 
       (.I0(ha_read_address[28]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[28]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[28]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[28]_i_2 
       (.I0(ha_write_address[28]),
        .I1(ha_transfer_size[28]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[28]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[28]),
        .O(\n_0_s_axi_lite_registers_rdata[28]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[29]_i_1 
       (.I0(ha_read_address[29]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[29]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[29]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[29]_i_2 
       (.I0(ha_write_address[29]),
        .I1(ha_transfer_size[29]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[29]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[29]),
        .O(\n_0_s_axi_lite_registers_rdata[29]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[2]_i_1 
       (.I0(ha_read_address[2]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[2]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[2]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[2]_i_2 
       (.I0(ha_write_address[2]),
        .I1(ha_transfer_size[2]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[2]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[2]),
        .O(\n_0_s_axi_lite_registers_rdata[2]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[30]_i_1 
       (.I0(ha_read_address[30]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[30]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[30]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[30]_i_2 
       (.I0(ha_write_address[30]),
        .I1(ha_transfer_size[30]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[30]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[30]),
        .O(\n_0_s_axi_lite_registers_rdata[30]_i_2 ));
LUT6 #(
    .INIT(64'h0000000002AA0000)) 
     \s_axi_lite_registers_rdata[31]_i_1 
       (.I0(\n_0_s_axi_lite_registers_rdata[31]_i_3 ),
        .I1(s_axi_lite_registers_araddr_reg[3]),
        .I2(s_axi_lite_registers_araddr_reg[2]),
        .I3(s_axi_lite_registers_araddr_reg[4]),
        .I4(\n_0_s_axi_lite_registers_r_state_reg[0] ),
        .I5(s_axi_lite_registers_rvalid_OBUF),
        .O(\n_0_s_axi_lite_registers_rdata[31]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[31]_i_2 
       (.I0(ha_read_address[31]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[31]_i_5 ),
        .O(\n_0_s_axi_lite_registers_rdata[31]_i_2 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \s_axi_lite_registers_rdata[31]_i_3 
       (.I0(s_axi_lite_registers_araddr_reg[1]),
        .I1(s_axi_lite_registers_araddr_reg[0]),
        .I2(s_axi_lite_registers_araddr_reg[5]),
        .I3(s_axi_lite_registers_araddr_reg[6]),
        .I4(s_axi_lite_registers_araddr_reg[7]),
        .O(\n_0_s_axi_lite_registers_rdata[31]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \s_axi_lite_registers_rdata[31]_i_4 
       (.I0(s_axi_lite_registers_araddr_reg[4]),
        .I1(s_axi_lite_registers_araddr_reg[7]),
        .I2(s_axi_lite_registers_araddr_reg[6]),
        .I3(s_axi_lite_registers_araddr_reg[5]),
        .I4(s_axi_lite_registers_araddr_reg[0]),
        .I5(s_axi_lite_registers_araddr_reg[1]),
        .O(\n_0_s_axi_lite_registers_rdata[31]_i_4 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[31]_i_5 
       (.I0(ha_write_address[31]),
        .I1(ha_transfer_size[31]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[31]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[31]),
        .O(\n_0_s_axi_lite_registers_rdata[31]_i_5 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[3]_i_1 
       (.I0(ha_read_address[3]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[3]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[3]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[3]_i_2 
       (.I0(ha_write_address[3]),
        .I1(ha_transfer_size[3]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[3]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[3]),
        .O(\n_0_s_axi_lite_registers_rdata[3]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[4]_i_1 
       (.I0(ha_read_address[4]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[4]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[4]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[4]_i_2 
       (.I0(ha_write_address[4]),
        .I1(ha_transfer_size[4]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[4]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[4]),
        .O(\n_0_s_axi_lite_registers_rdata[4]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[5]_i_1 
       (.I0(ha_read_address[5]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[5]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[5]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[5]_i_2 
       (.I0(ha_write_address[5]),
        .I1(ha_transfer_size[5]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[5]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[5]),
        .O(\n_0_s_axi_lite_registers_rdata[5]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[6]_i_1 
       (.I0(ha_read_address[6]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[6]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[6]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[6]_i_2 
       (.I0(ha_write_address[6]),
        .I1(ha_transfer_size[6]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[6]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[6]),
        .O(\n_0_s_axi_lite_registers_rdata[6]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[7]_i_1 
       (.I0(ha_read_address[7]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[7]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[7]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[7]_i_2 
       (.I0(ha_write_address[7]),
        .I1(ha_transfer_size[7]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[7]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[7]),
        .O(\n_0_s_axi_lite_registers_rdata[7]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[8]_i_1 
       (.I0(ha_read_address[8]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[8]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[8]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[8]_i_2 
       (.I0(ha_write_address[8]),
        .I1(ha_transfer_size[8]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[8]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[8]),
        .O(\n_0_s_axi_lite_registers_rdata[8]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \s_axi_lite_registers_rdata[9]_i_1 
       (.I0(ha_read_address[9]),
        .I1(\n_0_s_axi_lite_registers_rdata[31]_i_4 ),
        .I2(\n_0_s_axi_lite_registers_rdata[9]_i_2 ),
        .O(\n_0_s_axi_lite_registers_rdata[9]_i_1 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \s_axi_lite_registers_rdata[9]_i_2 
       (.I0(ha_write_address[9]),
        .I1(ha_transfer_size[9]),
        .I2(s_axi_lite_registers_araddr_reg[3]),
        .I3(m_axi_full_data_burst_len[9]),
        .I4(s_axi_lite_registers_araddr_reg[2]),
        .I5(ha_operation_mode[9]),
        .O(\n_0_s_axi_lite_registers_rdata[9]_i_2 ));
OBUF \s_axi_lite_registers_rdata_OBUF[0]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[0]),
        .O(s_axi_lite_registers_rdata[0]));
OBUF \s_axi_lite_registers_rdata_OBUF[10]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[10]),
        .O(s_axi_lite_registers_rdata[10]));
OBUF \s_axi_lite_registers_rdata_OBUF[11]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[11]),
        .O(s_axi_lite_registers_rdata[11]));
OBUF \s_axi_lite_registers_rdata_OBUF[12]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[12]),
        .O(s_axi_lite_registers_rdata[12]));
OBUF \s_axi_lite_registers_rdata_OBUF[13]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[13]),
        .O(s_axi_lite_registers_rdata[13]));
OBUF \s_axi_lite_registers_rdata_OBUF[14]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[14]),
        .O(s_axi_lite_registers_rdata[14]));
OBUF \s_axi_lite_registers_rdata_OBUF[15]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[15]),
        .O(s_axi_lite_registers_rdata[15]));
OBUF \s_axi_lite_registers_rdata_OBUF[16]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[16]),
        .O(s_axi_lite_registers_rdata[16]));
OBUF \s_axi_lite_registers_rdata_OBUF[17]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[17]),
        .O(s_axi_lite_registers_rdata[17]));
OBUF \s_axi_lite_registers_rdata_OBUF[18]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[18]),
        .O(s_axi_lite_registers_rdata[18]));
OBUF \s_axi_lite_registers_rdata_OBUF[19]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[19]),
        .O(s_axi_lite_registers_rdata[19]));
OBUF \s_axi_lite_registers_rdata_OBUF[1]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[1]),
        .O(s_axi_lite_registers_rdata[1]));
OBUF \s_axi_lite_registers_rdata_OBUF[20]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[20]),
        .O(s_axi_lite_registers_rdata[20]));
OBUF \s_axi_lite_registers_rdata_OBUF[21]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[21]),
        .O(s_axi_lite_registers_rdata[21]));
OBUF \s_axi_lite_registers_rdata_OBUF[22]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[22]),
        .O(s_axi_lite_registers_rdata[22]));
OBUF \s_axi_lite_registers_rdata_OBUF[23]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[23]),
        .O(s_axi_lite_registers_rdata[23]));
OBUF \s_axi_lite_registers_rdata_OBUF[24]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[24]),
        .O(s_axi_lite_registers_rdata[24]));
OBUF \s_axi_lite_registers_rdata_OBUF[25]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[25]),
        .O(s_axi_lite_registers_rdata[25]));
OBUF \s_axi_lite_registers_rdata_OBUF[26]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[26]),
        .O(s_axi_lite_registers_rdata[26]));
OBUF \s_axi_lite_registers_rdata_OBUF[27]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[27]),
        .O(s_axi_lite_registers_rdata[27]));
OBUF \s_axi_lite_registers_rdata_OBUF[28]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[28]),
        .O(s_axi_lite_registers_rdata[28]));
OBUF \s_axi_lite_registers_rdata_OBUF[29]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[29]),
        .O(s_axi_lite_registers_rdata[29]));
OBUF \s_axi_lite_registers_rdata_OBUF[2]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[2]),
        .O(s_axi_lite_registers_rdata[2]));
OBUF \s_axi_lite_registers_rdata_OBUF[30]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[30]),
        .O(s_axi_lite_registers_rdata[30]));
OBUF \s_axi_lite_registers_rdata_OBUF[31]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[31]),
        .O(s_axi_lite_registers_rdata[31]));
OBUF \s_axi_lite_registers_rdata_OBUF[3]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[3]),
        .O(s_axi_lite_registers_rdata[3]));
OBUF \s_axi_lite_registers_rdata_OBUF[4]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[4]),
        .O(s_axi_lite_registers_rdata[4]));
OBUF \s_axi_lite_registers_rdata_OBUF[5]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[5]),
        .O(s_axi_lite_registers_rdata[5]));
OBUF \s_axi_lite_registers_rdata_OBUF[6]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[6]),
        .O(s_axi_lite_registers_rdata[6]));
OBUF \s_axi_lite_registers_rdata_OBUF[7]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[7]),
        .O(s_axi_lite_registers_rdata[7]));
OBUF \s_axi_lite_registers_rdata_OBUF[8]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[8]),
        .O(s_axi_lite_registers_rdata[8]));
OBUF \s_axi_lite_registers_rdata_OBUF[9]_inst 
       (.I(s_axi_lite_registers_rdata_OBUF[9]),
        .O(s_axi_lite_registers_rdata[9]));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[0]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[0]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[10] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[10]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[10]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[11] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[11]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[11]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[12] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[12]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[12]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[13] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[13]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[13]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[14] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[14]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[14]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[15] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[15]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[15]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[16] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[16]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[16]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[17] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[17]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[17]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[18] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[18]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[18]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[19] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[19]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[19]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[1]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[1]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[20] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[20]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[20]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[21] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[21]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[21]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[22] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[22]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[22]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[23] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[23]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[23]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[24] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[24]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[24]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[25] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[25]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[25]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[26] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[26]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[26]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[27] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[27]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[27]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[28] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[28]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[28]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[29] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[29]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[29]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[2]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[2]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[30] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[30]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[30]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[31] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[31]_i_2 ),
        .Q(s_axi_lite_registers_rdata_OBUF[31]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[3]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[3]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[4]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[4]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[5]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[5]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[6]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[6]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[7]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[7]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[8] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[8]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[8]),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_rdata_reg[9] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_s_axi_lite_registers_rdata[31]_i_1 ),
        .D(\n_0_s_axi_lite_registers_rdata[9]_i_1 ),
        .Q(s_axi_lite_registers_rdata_OBUF[9]),
        .R(\n_0_sync_state[7]_i_1 ));
IBUF s_axi_lite_registers_rready_IBUF_inst
       (.I(s_axi_lite_registers_rready),
        .O(s_axi_lite_registers_rready_IBUF));
OBUF \s_axi_lite_registers_rresp_OBUF[0]_inst 
       (.I(1'b0),
        .O(s_axi_lite_registers_rresp[0]));
OBUF \s_axi_lite_registers_rresp_OBUF[1]_inst 
       (.I(1'b0),
        .O(s_axi_lite_registers_rresp[1]));
OBUF s_axi_lite_registers_rvalid_OBUF_inst
       (.I(s_axi_lite_registers_rvalid_OBUF),
        .O(s_axi_lite_registers_rvalid));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'h7C)) 
     s_axi_lite_registers_rvalid_i_1
       (.I0(s_axi_lite_registers_rready_IBUF),
        .I1(\n_0_s_axi_lite_registers_r_state_reg[0] ),
        .I2(s_axi_lite_registers_rvalid_OBUF),
        .O(n_0_s_axi_lite_registers_rvalid_i_1));
FDRE #(
    .INIT(1'b0)) 
     s_axi_lite_registers_rvalid_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_s_axi_lite_registers_rvalid_i_1),
        .Q(s_axi_lite_registers_rvalid_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT3 #(
    .INIT(8'h1C)) 
     \s_axi_lite_registers_w_state[0]_i_1 
       (.I0(\n_0_s_axi_lite_registers_w_state_reg[1] ),
        .I1(\n_0_s_axi_lite_registers_w_state_reg[0] ),
        .I2(\n_0_s_axi_lite_registers_w_state[1]_i_2 ),
        .O(\n_0_s_axi_lite_registers_w_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT5 #(
    .INIT(32'hFF00F070)) 
     \s_axi_lite_registers_w_state[1]_i_1 
       (.I0(s_axi_lite_registers_bvalid_OBUF),
        .I1(s_axi_lite_registers_bready_IBUF),
        .I2(\n_0_s_axi_lite_registers_w_state_reg[1] ),
        .I3(\n_0_s_axi_lite_registers_w_state_reg[0] ),
        .I4(\n_0_s_axi_lite_registers_w_state[1]_i_2 ),
        .O(\n_0_s_axi_lite_registers_w_state[1]_i_1 ));
LUT6 #(
    .INIT(64'hFF80808080808080)) 
     \s_axi_lite_registers_w_state[1]_i_2 
       (.I0(s_axi_lite_registers_awready_OBUF),
        .I1(s_axi_lite_registers_awvalid_IBUF),
        .I2(\n_0_s_axi_lite_registers_awaddr_reg[7]_i_1 ),
        .I3(s_axi_lite_registers_wready_OBUF),
        .I4(s_axi_lite_registers_wvalid_IBUF),
        .I5(\n_0_ha_operation_mode[31]_i_1 ),
        .O(\n_0_s_axi_lite_registers_w_state[1]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_w_state_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\n_0_s_axi_lite_registers_w_state[0]_i_1 ),
        .Q(\n_0_s_axi_lite_registers_w_state_reg[0] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \s_axi_lite_registers_w_state_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\n_0_s_axi_lite_registers_w_state[1]_i_1 ),
        .Q(\n_0_s_axi_lite_registers_w_state_reg[1] ),
        .R(\n_0_sync_state[7]_i_1 ));
IBUF \s_axi_lite_registers_wdata_IBUF[0]_inst 
       (.I(s_axi_lite_registers_wdata[0]),
        .O(s_axi_lite_registers_wdata_IBUF[0]));
IBUF \s_axi_lite_registers_wdata_IBUF[10]_inst 
       (.I(s_axi_lite_registers_wdata[10]),
        .O(s_axi_lite_registers_wdata_IBUF[10]));
IBUF \s_axi_lite_registers_wdata_IBUF[11]_inst 
       (.I(s_axi_lite_registers_wdata[11]),
        .O(s_axi_lite_registers_wdata_IBUF[11]));
IBUF \s_axi_lite_registers_wdata_IBUF[12]_inst 
       (.I(s_axi_lite_registers_wdata[12]),
        .O(s_axi_lite_registers_wdata_IBUF[12]));
IBUF \s_axi_lite_registers_wdata_IBUF[13]_inst 
       (.I(s_axi_lite_registers_wdata[13]),
        .O(s_axi_lite_registers_wdata_IBUF[13]));
IBUF \s_axi_lite_registers_wdata_IBUF[14]_inst 
       (.I(s_axi_lite_registers_wdata[14]),
        .O(s_axi_lite_registers_wdata_IBUF[14]));
IBUF \s_axi_lite_registers_wdata_IBUF[15]_inst 
       (.I(s_axi_lite_registers_wdata[15]),
        .O(s_axi_lite_registers_wdata_IBUF[15]));
IBUF \s_axi_lite_registers_wdata_IBUF[16]_inst 
       (.I(s_axi_lite_registers_wdata[16]),
        .O(s_axi_lite_registers_wdata_IBUF[16]));
IBUF \s_axi_lite_registers_wdata_IBUF[17]_inst 
       (.I(s_axi_lite_registers_wdata[17]),
        .O(s_axi_lite_registers_wdata_IBUF[17]));
IBUF \s_axi_lite_registers_wdata_IBUF[18]_inst 
       (.I(s_axi_lite_registers_wdata[18]),
        .O(s_axi_lite_registers_wdata_IBUF[18]));
IBUF \s_axi_lite_registers_wdata_IBUF[19]_inst 
       (.I(s_axi_lite_registers_wdata[19]),
        .O(s_axi_lite_registers_wdata_IBUF[19]));
IBUF \s_axi_lite_registers_wdata_IBUF[1]_inst 
       (.I(s_axi_lite_registers_wdata[1]),
        .O(s_axi_lite_registers_wdata_IBUF[1]));
IBUF \s_axi_lite_registers_wdata_IBUF[20]_inst 
       (.I(s_axi_lite_registers_wdata[20]),
        .O(s_axi_lite_registers_wdata_IBUF[20]));
IBUF \s_axi_lite_registers_wdata_IBUF[21]_inst 
       (.I(s_axi_lite_registers_wdata[21]),
        .O(s_axi_lite_registers_wdata_IBUF[21]));
IBUF \s_axi_lite_registers_wdata_IBUF[22]_inst 
       (.I(s_axi_lite_registers_wdata[22]),
        .O(s_axi_lite_registers_wdata_IBUF[22]));
IBUF \s_axi_lite_registers_wdata_IBUF[23]_inst 
       (.I(s_axi_lite_registers_wdata[23]),
        .O(s_axi_lite_registers_wdata_IBUF[23]));
IBUF \s_axi_lite_registers_wdata_IBUF[24]_inst 
       (.I(s_axi_lite_registers_wdata[24]),
        .O(s_axi_lite_registers_wdata_IBUF[24]));
IBUF \s_axi_lite_registers_wdata_IBUF[25]_inst 
       (.I(s_axi_lite_registers_wdata[25]),
        .O(s_axi_lite_registers_wdata_IBUF[25]));
IBUF \s_axi_lite_registers_wdata_IBUF[26]_inst 
       (.I(s_axi_lite_registers_wdata[26]),
        .O(s_axi_lite_registers_wdata_IBUF[26]));
IBUF \s_axi_lite_registers_wdata_IBUF[27]_inst 
       (.I(s_axi_lite_registers_wdata[27]),
        .O(s_axi_lite_registers_wdata_IBUF[27]));
IBUF \s_axi_lite_registers_wdata_IBUF[28]_inst 
       (.I(s_axi_lite_registers_wdata[28]),
        .O(s_axi_lite_registers_wdata_IBUF[28]));
IBUF \s_axi_lite_registers_wdata_IBUF[29]_inst 
       (.I(s_axi_lite_registers_wdata[29]),
        .O(s_axi_lite_registers_wdata_IBUF[29]));
IBUF \s_axi_lite_registers_wdata_IBUF[2]_inst 
       (.I(s_axi_lite_registers_wdata[2]),
        .O(s_axi_lite_registers_wdata_IBUF[2]));
IBUF \s_axi_lite_registers_wdata_IBUF[30]_inst 
       (.I(s_axi_lite_registers_wdata[30]),
        .O(s_axi_lite_registers_wdata_IBUF[30]));
IBUF \s_axi_lite_registers_wdata_IBUF[31]_inst 
       (.I(s_axi_lite_registers_wdata[31]),
        .O(s_axi_lite_registers_wdata_IBUF[31]));
IBUF \s_axi_lite_registers_wdata_IBUF[3]_inst 
       (.I(s_axi_lite_registers_wdata[3]),
        .O(s_axi_lite_registers_wdata_IBUF[3]));
IBUF \s_axi_lite_registers_wdata_IBUF[4]_inst 
       (.I(s_axi_lite_registers_wdata[4]),
        .O(s_axi_lite_registers_wdata_IBUF[4]));
IBUF \s_axi_lite_registers_wdata_IBUF[5]_inst 
       (.I(s_axi_lite_registers_wdata[5]),
        .O(s_axi_lite_registers_wdata_IBUF[5]));
IBUF \s_axi_lite_registers_wdata_IBUF[6]_inst 
       (.I(s_axi_lite_registers_wdata[6]),
        .O(s_axi_lite_registers_wdata_IBUF[6]));
IBUF \s_axi_lite_registers_wdata_IBUF[7]_inst 
       (.I(s_axi_lite_registers_wdata[7]),
        .O(s_axi_lite_registers_wdata_IBUF[7]));
IBUF \s_axi_lite_registers_wdata_IBUF[8]_inst 
       (.I(s_axi_lite_registers_wdata[8]),
        .O(s_axi_lite_registers_wdata_IBUF[8]));
IBUF \s_axi_lite_registers_wdata_IBUF[9]_inst 
       (.I(s_axi_lite_registers_wdata[9]),
        .O(s_axi_lite_registers_wdata_IBUF[9]));
OBUF s_axi_lite_registers_wready_OBUF_inst
       (.I(s_axi_lite_registers_wready_OBUF),
        .O(s_axi_lite_registers_wready));
LUT3 #(
    .INIT(8'h7C)) 
     s_axi_lite_registers_wready_i_1
       (.I0(s_axi_lite_registers_wvalid_IBUF),
        .I1(\n_0_ha_operation_mode[31]_i_1 ),
        .I2(s_axi_lite_registers_wready_OBUF),
        .O(n_0_s_axi_lite_registers_wready_i_1));
FDRE #(
    .INIT(1'b0)) 
     s_axi_lite_registers_wready_reg
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(1'b1),
        .D(n_0_s_axi_lite_registers_wready_i_1),
        .Q(s_axi_lite_registers_wready_OBUF),
        .R(\n_0_sync_state[7]_i_1 ));
IBUF s_axi_lite_registers_wvalid_IBUF_inst
       (.I(s_axi_lite_registers_wvalid),
        .O(s_axi_lite_registers_wvalid_IBUF));
LUT6 #(
    .INIT(64'h88888B8B88888BBB)) 
     \sync_state[0]_i_1 
       (.I0(enable_IBUF),
        .I1(\n_0_sync_state_reg[3] ),
        .I2(\n_0_sync_state_reg[0] ),
        .I3(\n_0_sync_state[2]_i_3 ),
        .I4(\n_0_sync_state[0]_i_2 ),
        .I5(\n_0_sync_state[0]_i_3 ),
        .O(\n_0_sync_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \sync_state[0]_i_2 
       (.I0(\n_0_sync_state_reg[2] ),
        .I1(\n_0_sync_state_reg[0] ),
        .I2(ha_write_is_finished),
        .O(\n_0_sync_state[0]_i_2 ));
LUT2 #(
    .INIT(4'h8)) 
     \sync_state[0]_i_3 
       (.I0(ha_write_read_flag),
        .I1(ha_write_is_finished),
        .O(\n_0_sync_state[0]_i_3 ));
LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
     \sync_state[1]_i_1 
       (.I0(enable_IBUF),
        .I1(\n_0_sync_state_reg[3] ),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state[1]_i_2 ),
        .I4(\n_0_sync_state_reg[2] ),
        .I5(\n_0_sync_state[1]_i_3 ),
        .O(\n_0_sync_state[1]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \sync_state[1]_i_2 
       (.I0(m_axi_full_data_w_enable),
        .I1(\n_0_sync_state_reg[0] ),
        .O(\n_0_sync_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000FEFE00FF0000)) 
     \sync_state[1]_i_3 
       (.I0(\n_0_sync_state[7]_i_10 ),
        .I1(\n_0_sync_state[1]_i_4 ),
        .I2(\n_0_sync_state[7]_i_13 ),
        .I3(\n_0_sync_state[1]_i_5 ),
        .I4(\n_0_sync_state_reg[1] ),
        .I5(\n_0_sync_state_reg[0] ),
        .O(\n_0_sync_state[1]_i_3 ));
LUT5 #(
    .INIT(32'hFFFFFFEF)) 
     \sync_state[1]_i_4 
       (.I0(\n_0_sync_state[7]_i_11 ),
        .I1(ha_operation_mode[1]),
        .I2(ha_operation_mode[0]),
        .I3(ha_operation_mode[3]),
        .I4(ha_operation_mode[2]),
        .O(\n_0_sync_state[1]_i_4 ));
LUT5 #(
    .INIT(32'hEFEFEFE0)) 
     \sync_state[1]_i_5 
       (.I0(bram_to_axi_enable),
        .I1(m_axi_full_data_w_enable),
        .I2(ha_write_read_flag),
        .I3(axi_to_bram_enable),
        .I4(m_axi_full_data_r_enable),
        .O(\n_0_sync_state[1]_i_5 ));
LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
     \sync_state[2]_i_1 
       (.I0(enable_IBUF),
        .I1(\n_0_sync_state_reg[3] ),
        .I2(\n_0_sync_state[2]_i_2 ),
        .I3(\n_0_sync_state[2]_i_3 ),
        .I4(\n_0_sync_state_reg[0] ),
        .I5(\n_0_sync_state[2]_i_4 ),
        .O(\n_0_sync_state[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \sync_state[2]_i_2 
       (.I0(\n_0_sync_state[7]_i_11 ),
        .I1(ha_operation_mode[0]),
        .I2(ha_operation_mode[1]),
        .I3(\n_0_sync_state[7]_i_12 ),
        .I4(\n_0_sync_state[7]_i_13 ),
        .I5(\n_0_sync_state[7]_i_10 ),
        .O(\n_0_sync_state[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \sync_state[2]_i_3 
       (.I0(\n_0_sync_state_reg[1] ),
        .I1(\n_0_sync_state_reg[2] ),
        .O(\n_0_sync_state[2]_i_3 ));
LUT6 #(
    .INIT(64'h000000000000F400)) 
     \sync_state[2]_i_4 
       (.I0(bram_to_axi_enable),
        .I1(ha_write_read_flag),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[2] ),
        .I4(m_axi_full_data_w_enable),
        .I5(\n_0_sync_state_reg[0] ),
        .O(\n_0_sync_state[2]_i_4 ));
LUT6 #(
    .INIT(64'hBBBBB888B888B888)) 
     \sync_state[3]_i_1 
       (.I0(enable_IBUF),
        .I1(\n_0_sync_state_reg[3] ),
        .I2(ha_write_is_finished),
        .I3(\n_0_sync_state[3]_i_3 ),
        .I4(\n_0_sync_state[3]_i_4 ),
        .I5(\n_0_sync_state[3]_i_5 ),
        .O(\n_0_sync_state[3]_i_1 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_11 
       (.I0(m_axi_full_data_awaddr[23]),
        .I1(ha_transfer_size[23]),
        .I2(m_axi_full_data_awaddr[22]),
        .I3(ha_transfer_size[22]),
        .I4(ha_transfer_size[21]),
        .I5(m_axi_full_data_awaddr[21]),
        .O(\n_0_sync_state[3]_i_11 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_12 
       (.I0(m_axi_full_data_awaddr[20]),
        .I1(ha_transfer_size[20]),
        .I2(m_axi_full_data_awaddr[18]),
        .I3(ha_transfer_size[18]),
        .I4(ha_transfer_size[19]),
        .I5(m_axi_full_data_awaddr[19]),
        .O(\n_0_sync_state[3]_i_12 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_13 
       (.I0(m_axi_full_data_awaddr[17]),
        .I1(ha_transfer_size[17]),
        .I2(m_axi_full_data_awaddr[15]),
        .I3(ha_transfer_size[15]),
        .I4(ha_transfer_size[16]),
        .I5(m_axi_full_data_awaddr[16]),
        .O(\n_0_sync_state[3]_i_13 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_14 
       (.I0(m_axi_full_data_awaddr[14]),
        .I1(ha_transfer_size[14]),
        .I2(m_axi_full_data_awaddr[12]),
        .I3(ha_transfer_size[12]),
        .I4(ha_transfer_size[13]),
        .I5(m_axi_full_data_awaddr[13]),
        .O(\n_0_sync_state[3]_i_14 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_15 
       (.I0(m_axi_full_data_awaddr[10]),
        .I1(ha_transfer_size[10]),
        .I2(m_axi_full_data_awaddr[9]),
        .I3(ha_transfer_size[9]),
        .I4(ha_transfer_size[11]),
        .I5(m_axi_full_data_awaddr[11]),
        .O(\n_0_sync_state[3]_i_15 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_16 
       (.I0(m_axi_full_data_awaddr[7]),
        .I1(ha_transfer_size[7]),
        .I2(m_axi_full_data_awaddr[6]),
        .I3(ha_transfer_size[6]),
        .I4(ha_transfer_size[8]),
        .I5(m_axi_full_data_awaddr[8]),
        .O(\n_0_sync_state[3]_i_16 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_17 
       (.I0(m_axi_full_data_awaddr[5]),
        .I1(ha_transfer_size[5]),
        .I2(m_axi_full_data_awaddr[3]),
        .I3(ha_transfer_size[3]),
        .I4(ha_transfer_size[4]),
        .I5(m_axi_full_data_awaddr[4]),
        .O(\n_0_sync_state[3]_i_17 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_18 
       (.I0(m_axi_full_data_awaddr[2]),
        .I1(ha_transfer_size[2]),
        .I2(m_axi_full_data_awaddr[0]),
        .I3(ha_transfer_size[0]),
        .I4(ha_transfer_size[1]),
        .I5(m_axi_full_data_awaddr[1]),
        .O(\n_0_sync_state[3]_i_18 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \sync_state[3]_i_3 
       (.I0(\n_0_sync_state_reg[0] ),
        .I1(\n_0_sync_state_reg[2] ),
        .O(\n_0_sync_state[3]_i_3 ));
LUT3 #(
    .INIT(8'h80)) 
     \sync_state[3]_i_4 
       (.I0(ha_write_is_finished),
        .I1(ha_write_read_flag),
        .I2(\n_0_sync_state_reg[0] ),
        .O(\n_0_sync_state[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sync_state[3]_i_5 
       (.I0(\n_0_sync_state_reg[1] ),
        .I1(\n_0_sync_state_reg[2] ),
        .O(\n_0_sync_state[3]_i_5 ));
LUT4 #(
    .INIT(16'h9009)) 
     \sync_state[3]_i_7 
       (.I0(ha_transfer_size[30]),
        .I1(m_axi_full_data_awaddr[30]),
        .I2(ha_transfer_size[31]),
        .I3(m_axi_full_data_awaddr[31]),
        .O(\n_0_sync_state[3]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_8 
       (.I0(m_axi_full_data_awaddr[28]),
        .I1(ha_transfer_size[28]),
        .I2(m_axi_full_data_awaddr[27]),
        .I3(ha_transfer_size[27]),
        .I4(ha_transfer_size[29]),
        .I5(m_axi_full_data_awaddr[29]),
        .O(\n_0_sync_state[3]_i_8 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \sync_state[3]_i_9 
       (.I0(m_axi_full_data_awaddr[26]),
        .I1(ha_transfer_size[26]),
        .I2(m_axi_full_data_awaddr[25]),
        .I3(ha_transfer_size[25]),
        .I4(ha_transfer_size[24]),
        .I5(m_axi_full_data_awaddr[24]),
        .O(\n_0_sync_state[3]_i_9 ));
LUT1 #(
    .INIT(2'h1)) 
     \sync_state[7]_i_1 
       (.I0(s_axi_aresetn_IBUF),
        .O(\n_0_sync_state[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sync_state[7]_i_10 
       (.I0(ha_operation_mode[25]),
        .I1(ha_operation_mode[24]),
        .I2(ha_operation_mode[27]),
        .I3(ha_operation_mode[26]),
        .I4(\n_0_sync_state[7]_i_14 ),
        .I5(\n_0_sync_state[7]_i_15 ),
        .O(\n_0_sync_state[7]_i_10 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \sync_state[7]_i_11 
       (.I0(ha_operation_mode[4]),
        .I1(ha_operation_mode[5]),
        .I2(ha_operation_mode[6]),
        .I3(ha_operation_mode[7]),
        .O(\n_0_sync_state[7]_i_11 ));
LUT2 #(
    .INIT(4'hE)) 
     \sync_state[7]_i_12 
       (.I0(ha_operation_mode[3]),
        .I1(ha_operation_mode[2]),
        .O(\n_0_sync_state[7]_i_12 ));
LUT3 #(
    .INIT(8'hFE)) 
     \sync_state[7]_i_13 
       (.I0(ha_operation_mode[10]),
        .I1(ha_operation_mode[11]),
        .I2(\n_0_sync_state[7]_i_16 ),
        .O(\n_0_sync_state[7]_i_13 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sync_state[7]_i_14 
       (.I0(ha_operation_mode[18]),
        .I1(ha_operation_mode[19]),
        .I2(ha_operation_mode[30]),
        .I3(ha_operation_mode[31]),
        .I4(ha_operation_mode[29]),
        .I5(ha_operation_mode[28]),
        .O(\n_0_sync_state[7]_i_14 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sync_state[7]_i_15 
       (.I0(ha_operation_mode[20]),
        .I1(ha_operation_mode[21]),
        .I2(ha_operation_mode[17]),
        .I3(ha_operation_mode[16]),
        .I4(ha_operation_mode[23]),
        .I5(ha_operation_mode[22]),
        .O(\n_0_sync_state[7]_i_15 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \sync_state[7]_i_16 
       (.I0(ha_operation_mode[8]),
        .I1(ha_operation_mode[9]),
        .I2(ha_operation_mode[15]),
        .I3(ha_operation_mode[14]),
        .I4(ha_operation_mode[13]),
        .I5(ha_operation_mode[12]),
        .O(\n_0_sync_state[7]_i_16 ));
LUT6 #(
    .INIT(64'h00000000EEEEAEEE)) 
     \sync_state[7]_i_2 
       (.I0(\n_0_sync_state[7]_i_4 ),
        .I1(\n_0_sync_state[7]_i_5 ),
        .I2(\n_0_sync_state[7]_i_6 ),
        .I3(\n_0_sync_state[7]_i_7 ),
        .I4(\n_0_sync_state[7]_i_8 ),
        .I5(\n_0_sync_state[7]_i_9 ),
        .O(\n_0_sync_state[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \sync_state[7]_i_3 
       (.I0(enable_IBUF),
        .I1(\n_0_sync_state_reg[3] ),
        .O(\n_0_sync_state[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \sync_state[7]_i_4 
       (.I0(\n_0_sync_state_reg[2] ),
        .I1(\n_0_sync_state_reg[3] ),
        .O(\n_0_sync_state[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \sync_state[7]_i_5 
       (.I0(enable_IBUF),
        .I1(\n_0_sync_state_reg[1] ),
        .I2(\n_0_sync_state_reg[0] ),
        .O(\n_0_sync_state[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \sync_state[7]_i_6 
       (.I0(\n_0_sync_state_reg[0] ),
        .I1(\n_0_sync_state_reg[1] ),
        .O(\n_0_sync_state[7]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \sync_state[7]_i_7 
       (.I0(\n_0_sync_state[7]_i_10 ),
        .I1(\n_0_sync_state[7]_i_11 ),
        .I2(ha_operation_mode[0]),
        .I3(ha_operation_mode[1]),
        .I4(\n_0_sync_state[7]_i_12 ),
        .I5(\n_0_sync_state[7]_i_13 ),
        .O(\n_0_sync_state[7]_i_7 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \sync_state[7]_i_8 
       (.I0(\n_0_sync_state[7]_i_13 ),
        .I1(\n_0_sync_state[7]_i_12 ),
        .I2(ha_operation_mode[1]),
        .I3(\n_0_sync_state[7]_i_11 ),
        .I4(\n_0_sync_state[7]_i_10 ),
        .O(\n_0_sync_state[7]_i_8 ));
LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
     \sync_state[7]_i_9 
       (.I0(\n_0_sync_state_reg[2] ),
        .I1(enable_IBUF),
        .I2(\n_0_sync_state_reg[1] ),
        .I3(\n_0_sync_state_reg[0] ),
        .I4(\n_0_sync_state_reg[3] ),
        .I5(n_0_ready_i_2),
        .O(\n_0_sync_state[7]_i_9 ));
FDRE #(
    .INIT(1'b0)) 
     \sync_state_reg[0] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_sync_state[7]_i_2 ),
        .D(\n_0_sync_state[0]_i_1 ),
        .Q(\n_0_sync_state_reg[0] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sync_state_reg[1] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_sync_state[7]_i_2 ),
        .D(\n_0_sync_state[1]_i_1 ),
        .Q(\n_0_sync_state_reg[1] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sync_state_reg[2] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_sync_state[7]_i_2 ),
        .D(\n_0_sync_state[2]_i_1 ),
        .Q(\n_0_sync_state_reg[2] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sync_state_reg[3] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_sync_state[7]_i_2 ),
        .D(\n_0_sync_state[3]_i_1 ),
        .Q(\n_0_sync_state_reg[3] ),
        .R(\n_0_sync_state[7]_i_1 ));
CARRY4 \sync_state_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\n_0_sync_state_reg[3]_i_10 ,\n_1_sync_state_reg[3]_i_10 ,\n_2_sync_state_reg[3]_i_10 ,\n_3_sync_state_reg[3]_i_10 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sync_state_reg[3]_i_10_O_UNCONNECTED [3:0]),
        .S({\n_0_sync_state[3]_i_15 ,\n_0_sync_state[3]_i_16 ,\n_0_sync_state[3]_i_17 ,\n_0_sync_state[3]_i_18 }));
CARRY4 \sync_state_reg[3]_i_2 
       (.CI(\n_0_sync_state_reg[3]_i_6 ),
        .CO({\NLW_sync_state_reg[3]_i_2_CO_UNCONNECTED [3],ha_write_is_finished,\n_2_sync_state_reg[3]_i_2 ,\n_3_sync_state_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sync_state_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\n_0_sync_state[3]_i_7 ,\n_0_sync_state[3]_i_8 ,\n_0_sync_state[3]_i_9 }));
CARRY4 \sync_state_reg[3]_i_6 
       (.CI(\n_0_sync_state_reg[3]_i_10 ),
        .CO({\n_0_sync_state_reg[3]_i_6 ,\n_1_sync_state_reg[3]_i_6 ,\n_2_sync_state_reg[3]_i_6 ,\n_3_sync_state_reg[3]_i_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sync_state_reg[3]_i_6_O_UNCONNECTED [3:0]),
        .S({\n_0_sync_state[3]_i_11 ,\n_0_sync_state[3]_i_12 ,\n_0_sync_state[3]_i_13 ,\n_0_sync_state[3]_i_14 }));
FDRE #(
    .INIT(1'b0)) 
     \sync_state_reg[4] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_sync_state[7]_i_2 ),
        .D(\n_0_sync_state[7]_i_3 ),
        .Q(\n_0_sync_state_reg[4] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sync_state_reg[5] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_sync_state[7]_i_2 ),
        .D(\n_0_sync_state[7]_i_3 ),
        .Q(\n_0_sync_state_reg[5] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sync_state_reg[6] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_sync_state[7]_i_2 ),
        .D(\n_0_sync_state[7]_i_3 ),
        .Q(\n_0_sync_state_reg[6] ),
        .R(\n_0_sync_state[7]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \sync_state_reg[7] 
       (.C(s_axi_aclk_IBUF_BUFG),
        .CE(\n_0_sync_state[7]_i_2 ),
        .D(\n_0_sync_state[7]_i_3 ),
        .Q(\n_0_sync_state_reg[7] ),
        .R(\n_0_sync_state[7]_i_1 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
