<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Sending bus idle notifications down the line</title>
  <meta name="description" content="If you haven’t been paying attention to how we’ve built our debug bus masteraccess into a wishbone device, you might wish to look at some of the otherposts i...">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/blog/2017/06/19/debug-idles.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">Sending bus idle notifications down the line</h1>
    <p class="post-meta"><time datetime="2017-06-19T00:00:00-04:00" itemprop="datePublished">Jun 19, 2017</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p>If you haven’t been paying attention to how we’ve built our debug bus master
access into a wishbone device, you might wish to look at some of the other
posts in this series:</p>

<table style="float: right"><caption>Fig 1: WB-UART Overview</caption><tr><td><img src="/img/wb-uart-smpl-2.svg" alt="Block Diagram of a Simpler Wishbone to UART converter" width="360" /></td></tr></table>

<ul>
  <li>
    <p><a href="/blog/2017/06/05/wb-bridge-overview.html">An overview of a UART to wishbone
bridge</a></p>
  </li>
  <li>
    <p>How to build a <a href="/blog/2017/06/08/simple-wb-master.html">Simple Wishbone Master</a></p>
  </li>
  <li>
    <p>How to <a href="/blog/2017/06/14/creating-words-from-bytes.html">create bus command words from a 7-bit data stream</a></p>
  </li>
  <li>
    <p>How to <a href="/blog/2017/06/15/words-back-to-bytes.html">turn the bus master responses back into a serial stream</a></p>
  </li>
  <li>
    <p>How to <a href="/blog/2017/06/16/adding-ints.html">add interrupts to our interface</a></p>
  </li>
</ul>

<p>Today, we’re going to add idle notifications to our stream.  These notifications
will help to identify this stream to you any time it is idle.  The result is
that, when you connect to one of these busses, you should know you have a valid
connection once you see the idle character passing through the stream.</p>

<h2 id="idle-requirements">Idle Requirements</h2>

<p>We want to keep this idle capability simple.  If we draw out the idea of this
idle capability a little bit, we’ll discover we want the following capabilities
in this idle component:</p>

<ul>
  <li>
    <p>There should never be any idle characters while the interface is busy.  That
way the idle character won’t slow down any valid transactions.</p>
  </li>
  <li>
    <p>An idle character should be sent in the stream somewhere between every
one and ten seconds, yet at regular intervals.</p>
  </li>
  <li>
    <p>The first idle following any activity shouldn’t show up until one time
interval’s distance from the last valid piece of information.</p>
  </li>
  <li>
    <p>If the interface is stopped, such as if the bus is commanded via a SPI slave
port, we shouldn’t accumulate more than a single idle character to be
returned.</p>
  </li>
</ul>

<p>In sum, if you watch this stream, you should be able to identify this
stream as a debug controller within a short number of seconds.</p>

<h2 id="the-idle-stream-processor">The idle stream processor</h2>

<p>This section will walk through an example idle stream processor, showing you
how to add idle characters (“Z”) into our response stream.</p>

<p>The first step in any protocol handling is to define the protocol words.
In this case, we’ll be sending an <strong>IDLE_WORD</strong> down the line.  This
will turn into a “Z” when received with the strobe high.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="cp">`define</span>	<span class="n">IDLE_SUB_WORD</span>	<span class="mb">5'b11011</span>
<span class="cp">`define</span>	IDLE_WORD	<span class="err">{</span> <span class="err">`</span>IDLE_SUB_WORD<span class="err">,</span> <span class="err">{(</span>34<span class="err">-</span>5<span class="err">){</span>1<span class="err">'</span>b0<span class="err">}}</span> <span class="err">}</span></code></pre></figure>

<p>Knowing when to insert an idle character is pretty simple.  By using the <a href="/blog/2017/06/02/generating-timing.html">timing
techniques shared
here</a>, we can
create a strobe every 2^28 clocks, or about every two and a half seconds.
By clearing our idle counter on every input command or reset, we’ll guarantee
that the next idle will be at least two and a half seconds after any
activity.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">initial</span>	<span class="n">idle_stb</span>      <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="k">initial</span>	<span class="n">idle_counter</span>  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">i_reset</span><span class="p">)</span><span class="o">||</span><span class="p">(</span><span class="n">i_cmd_stb</span><span class="p">))</span>
		<span class="n">idle_counter</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="o">{</span> <span class="n">idle_stb</span><span class="p">,</span> <span class="n">idle_counter</span> <span class="o">}</span> <span class="o">&lt;=</span> <span class="n">idle_counter</span> <span class="o">+</span> <span class="mb">1'b1</span><span class="p">;</span></code></pre></figure>

<p>Now that we know when we wish to insert an idle, the next step is to know
when to output an idle character.  In our case, we’ll output a character,
whether idle or not, any time the indication above takes place or any
time an incoming word takes place.  As a result, this will be a pass-through
component–and only change the input when nothing’s there.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">initial</span>	<span class="n">o_idl_stb</span> <span class="o">=</span> <span class="mb">1'b0</span><span class="p">;</span>
	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i_reset</span><span class="p">)</span>
			<span class="n">o_idl_stb</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">i_cmd_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_idl_busy</span><span class="p">))</span>
			<span class="n">o_idl_stb</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">idle_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_idl_stb</span><span class="p">))</span>
			<span class="n">o_idl_stb</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_busy</span><span class="p">)</span>
			<span class="n">o_idl_stb</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span></code></pre></figure>

<p>The final component is to settle which word we wish to output.  On any incoming
request to transmit, we’ll send the incoming word out.  We’ll also need to
ensure that any incoming word is not over-written until the next word goes
out.  Finally, if nothing is coming in to go out, we’ll just set our output
to be the IDLE_WORD.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">initial</span>	<span class="n">o_idl_word</span> <span class="o">=</span> <span class="n">IDLE_WORD</span><span class="p">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">i_cmd_stb</span><span class="p">)</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="n">o_idl_busy</span><span class="p">))</span>
		<span class="n">o_idl_word</span> <span class="o">&lt;=</span> <span class="n">i_cmd_word</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">i_busy</span><span class="p">)</span>
		<span class="n">o_idl_word</span> <span class="o">&lt;=</span> <span class="n">IDLE_WORD</span><span class="p">;</span></code></pre></figure>

<p>The logic is fairly simple.</p>

<p>Ok, I’ll admit it, I got this super-simple interface wrong at first.  Worse,
I had more than one bug within this component.  It got so bad I started to get
very frustrated with the simulator until I finally found the bug.
What was it you ask?  I defined the <strong>IDLE_SUB_WORD</strong> as 5’h11011 instead
of 5’b11011.  See the difference?  If it hadn’t been for the simulator, I’m
not sure I ever would’ve found my mistake.</p>

<h2 id="future-posts">Future Posts</h2>

<p>As with the
<a href="/blog/2017/06/16/adding-ints.html">interrupt capability</a>,
adding an idle identifier into our debug
protocol was fairly easy to do.  Our next post will put the whole interface
together.  Further posts will include:</p>

<ul>
  <li>
    <p><a href="/blog/2017/06/20/dbg-put-together.html">Composing the rest of the debug controller</a></p>
  </li>
  <li>
    <p><a href="/blog/2017/06/22/simple-wb-interconnect.html">Creating a simple wishbone interconnect</a></p>
  </li>
  <li>
    <p>Creating a <a href="/blog/2017/06/26/dbgbus-verilator.html">hand-controlled test
bench</a>
to prove this works</p>
  </li>
  <li>
    <p>Creating a <a href="/blog/2017/06/29/sw-dbg-interface.html">software bus
controller</a></p>
  </li>
  <li>
    <p>Adding in FIFO support</p>
  </li>
</ul>

<p>While we’re going to do better, this simple debugging bus should be enough
to help you debug quite a few designs.</p>


  </div>


<div class "verse">
<HR align="center;" width="25%">
<P><em>And about the eleventh hour he went out, and found others standing idle, and saith unto them, Why stand ye here all the day idle?  (Matt 20:6)</em>


</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
