$date
	Sun Oct  9 15:22:28 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_tb $end
$scope module my_mux2to1 $end
$var wire 1 ! s $end
$var wire 1 " w0 $end
$var wire 1 # w1 $end
$var reg 1 $ f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
0!
$end
#1
1"
#2
0"
1#
#3
1"
#4
0$
0"
0#
1!
#5
1"
#6
1$
0"
1#
#8
1"
#9
0"
0#
0!
#19
