--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml reg_v3.twx reg_v3.ncd -o reg_v3.twr reg_v3.pcf -ucf
RBank.ucf

Design file:              reg_v3.ncd
Physical constraint file: reg_v3.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ck
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    1.956(R)|    0.806(R)|ck_BUFGP          |   0.000|
------------+------------+------------+------------------+--------+

Clock to Setup on destination clock ck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck             |    5.970|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |z<2>           |   10.934|
SW<0>          |z<3>           |   10.609|
SW<0>          |z<4>           |   11.195|
SW<0>          |z<5>           |   11.274|
SW<0>          |z<7>           |   10.996|
SW<1>          |z<1>           |    9.755|
SW<1>          |z<2>           |    9.643|
SW<1>          |z<4>           |    9.866|
SW<1>          |z<5>           |    9.945|
SW<1>          |z<7>           |    9.667|
SW<2>          |z<2>           |   10.405|
SW<2>          |z<3>           |   10.080|
SW<2>          |z<4>           |   10.666|
SW<2>          |z<5>           |   10.745|
SW<2>          |z<7>           |   10.467|
SW<3>          |z<1>           |    9.731|
SW<3>          |z<2>           |    9.619|
SW<3>          |z<4>           |    9.842|
SW<3>          |z<5>           |    9.921|
SW<3>          |z<7>           |    9.643|
SW<4>          |z<2>           |    8.951|
SW<4>          |z<3>           |    8.322|
SW<4>          |z<4>           |    9.205|
SW<4>          |z<5>           |    9.284|
SW<4>          |z<7>           |    9.006|
SW<5>          |z<1>           |    9.579|
SW<5>          |z<2>           |    9.944|
SW<5>          |z<4>           |   10.140|
SW<5>          |z<5>           |   10.219|
SW<5>          |z<7>           |    9.941|
SW<6>          |z<2>           |    8.966|
SW<6>          |z<3>           |    8.337|
SW<6>          |z<4>           |    9.220|
SW<6>          |z<5>           |    9.299|
SW<6>          |z<7>           |    9.021|
SW<7>          |z<1>           |    9.287|
SW<7>          |z<2>           |    9.652|
SW<7>          |z<4>           |    9.848|
SW<7>          |z<5>           |    9.927|
SW<7>          |z<7>           |    9.649|
---------------+---------------+---------+


Analysis completed Tue Oct 07 09:50:10 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



