cocci_test_suite() {
	const u32 cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 59 */[];
	int cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 56 */(struct radeon_device *rdev);
	struct evergreen_power_info *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 54 */(struct radeon_device *rdev);
	struct rv7xx_power_info *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 53 */(struct radeon_device *rdev);
	struct rv7xx_ps *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 52 */(struct radeon_ps *rps);
	struct seq_file *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2737 */;
	struct radeon_clock_voltage_dependency_entry cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2587 */;
	struct evergreen_power_info cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2560 */;
	struct atom_clock_dividers cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2557 */;
	struct rv7xx_power_info *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2496 */;
	struct radeon_ps cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2294 */;
	u16 cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2103 */;
	u32 cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2102 */;
	bool cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2101 */;
	struct radeon_clock_and_voltage_limits *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2100 */;
	struct rv7xx_ps *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2099 */;
	struct radeon_ps *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2097 */;
	struct atom_mc_reg_table cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 2026 */;
	u8 cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1994 */;
	struct evergreen_mc_reg_table *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1992 */;
	struct atom_mc_reg_table *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1991 */;
	int cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1991 */;
	struct evergreen_arb_registers *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1757 */;
	u8 *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1687 */;
	RV770_SMC_STATETABLE cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1636 */;
	RV770_SMC_STATETABLE *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1633 */;
	const u32 *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1458 */;
	struct evergreen_power_info *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1313 */;
	u16 *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1311 */;
	struct atom_voltage_table *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1297 */;
	struct rv7xx_pl *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1272 */;
	const struct radeon_clock_and_voltage_limits *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1271 */;
	struct radeon_device *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1270 */;
	void cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1270 */;
	const u32 cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1244 */;
	unsigned int cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1215 */;
	struct radeon_clock_array *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1212 */;
	struct radeon_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1192 */;
	u32 *cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1176 */;
	const struct radeon_blacklist_clocks cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1168 */[];
	u32 cocci_id/* drivers/gpu/drm/radeon/btc_dpm.c 1160 */[40];
}
