// Seed: 980008997
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    output tri1 id_8
);
  logic id_10;
  ;
endmodule
module module_0 (
    output tri0  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  tri   id_5,
    input  uwire id_6,
    input  tri1  id_7,
    output wire  id_8,
    input  wand  id_9,
    input  tri   id_10,
    output tri   id_11,
    output wire  module_1,
    output uwire id_13,
    input  wor   id_14,
    input  wor   id_15
);
  logic id_17;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_0,
      id_5,
      id_0,
      id_3,
      id_11,
      id_5,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
