// Seed: 839288684
module module_0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri id_2,
    output wor id_3,
    input uwire id_4,
    input wire id_5,
    input tri id_6,
    output wand id_7,
    input wor id_8,
    input supply1 id_9
);
  always @(negedge ~id_6);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input wand id_12,
    output supply1 id_13
);
  assign id_11 = 1;
  assign id_11 = -1;
  logic id_15;
  wire  id_16;
  ;
  module_0 modCall_1 ();
  assign id_1 = 1;
endmodule
