// Seed: 493278850
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic
      id_3 = -1 == -1,
      id_4 = id_1#(
          .id_1(-1),
          .id_4(1)
      );
endmodule
module module_1 #(
    parameter id_8 = 32'd96
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout logic [7:0] id_9;
  input wire _id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_17;
  wire id_18, id_19;
  module_0 modCall_1 (
      id_3,
      id_17
  );
  wire id_20, id_21, id_22;
endmodule
