#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x15b704080 .scope module, "fifo_tb" "fifo_tb" 2 2;
 .timescale 0 0;
P_0x600000560000 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x600000560040 .param/l "FIFO_SIZE" 0 2 6, +C4<00000000000000000000010000000000>;
P_0x600000560080 .param/l "FIFO_SIZE_WIDTH" 1 2 7, +C4<00000000000000000000000000001010>;
v0x600000261680_0 .var "clk", 0 0;
v0x600000261710_0 .net "event_overflow", 0 0, L_0x6000001601e0;  1 drivers
v0x6000002617a0_0 .net "fifo_size", 9 0, v0x6000002610e0_0;  1 drivers
v0x600000261830_0 .var "in_data", 31 0;
v0x6000002618c0_0 .var "in_data_vld", 0 0;
v0x600000261950_0 .net "out_data", 31 0, L_0x600001b602a0;  1 drivers
v0x6000002619e0_0 .net "out_data_ptr", 9 0, L_0x600001b60310;  1 drivers
v0x600000261a70_0 .net "out_data_rdy", 0 0, L_0x6000001608c0;  1 drivers
v0x600000261b00_0 .var "out_data_vld", 0 0;
v0x600000261b90_0 .var "rstn", 0 0;
S_0x15b7041f0 .scope module, "fifo_0" "fifo" 2 23, 3 4 0, S_0x15b704080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 32 "in_data";
    .port_info 3 /INPUT 1 "in_data_vld";
    .port_info 4 /OUTPUT 1 "out_data_rdy";
    .port_info 5 /INPUT 1 "out_data_vld";
    .port_info 6 /OUTPUT 32 "out_data";
    .port_info 7 /OUTPUT 10 "out_data_ptr";
    .port_info 8 /OUTPUT 10 "fifo_size";
    .port_info 9 /OUTPUT 1 "event_overflow";
P_0x6000005600c0 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x600000560100 .param/l "FIFO_SIZE" 0 3 7, +C4<00000000000000000000010000000000>;
P_0x600000560140 .param/l "FIFO_SIZE_WIDTH" 1 3 8, +C4<00000000000000000000000000001010>;
L_0x600001b60070 .functor AND 1, v0x600000261b00_0, L_0x6000001608c0, C4<1>, C4<1>;
L_0x600001b600e0 .functor AND 1, v0x6000002618c0_0, v0x600000261b00_0, C4<1>, C4<1>;
L_0x600001b60150 .functor AND 1, L_0x600001b600e0, L_0x6000001608c0, C4<1>, C4<1>;
L_0x600001b601c0 .functor AND 1, v0x600000261b00_0, L_0x6000001608c0, C4<1>, C4<1>;
L_0x600001b602a0 .functor BUFZ 32, L_0x6000001606e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600001b60310 .functor BUFZ 10, v0x600000260fc0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x150040010 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x600000260000_0 .net/2u *"_ivl_0", 9 0, L_0x150040010;  1 drivers
L_0x1500400a0 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x600000260090_0 .net/2u *"_ivl_10", 31 0, L_0x1500400a0;  1 drivers
v0x600000260120_0 .net *"_ivl_14", 0 0, L_0x600001b60070;  1 drivers
L_0x1500400e8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x6000002601b0_0 .net/2u *"_ivl_16", 9 0, L_0x1500400e8;  1 drivers
v0x600000260240_0 .net *"_ivl_18", 9 0, L_0x600000160280;  1 drivers
v0x6000002602d0_0 .net *"_ivl_2", 9 0, L_0x600000160000;  1 drivers
v0x600000260360_0 .net *"_ivl_22", 0 0, L_0x600001b600e0;  1 drivers
v0x6000002603f0_0 .net *"_ivl_24", 0 0, L_0x600001b60150;  1 drivers
L_0x150040130 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x600000260480_0 .net/2u *"_ivl_26", 9 0, L_0x150040130;  1 drivers
v0x600000260510_0 .net *"_ivl_28", 9 0, L_0x6000001603c0;  1 drivers
v0x6000002605a0_0 .net *"_ivl_30", 0 0, L_0x600001b601c0;  1 drivers
L_0x150040178 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x600000260630_0 .net/2u *"_ivl_32", 9 0, L_0x150040178;  1 drivers
v0x6000002606c0_0 .net *"_ivl_34", 9 0, L_0x600000160460;  1 drivers
v0x600000260750_0 .net *"_ivl_36", 9 0, L_0x600000160500;  1 drivers
v0x6000002607e0_0 .net *"_ivl_38", 9 0, L_0x6000001605a0;  1 drivers
v0x600000260870_0 .net *"_ivl_42", 31 0, L_0x6000001606e0;  1 drivers
v0x600000260900_0 .net *"_ivl_44", 11 0, L_0x600000160780;  1 drivers
L_0x1500401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000260990_0 .net *"_ivl_47", 1 0, L_0x1500401c0;  1 drivers
v0x600000260a20_0 .net *"_ivl_52", 31 0, L_0x600000160820;  1 drivers
L_0x150040208 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000260ab0_0 .net *"_ivl_55", 21 0, L_0x150040208;  1 drivers
L_0x150040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000260b40_0 .net/2u *"_ivl_56", 31 0, L_0x150040250;  1 drivers
v0x600000260bd0_0 .net *"_ivl_6", 31 0, L_0x600000160140;  1 drivers
L_0x150040058 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000260c60_0 .net *"_ivl_9", 21 0, L_0x150040058;  1 drivers
v0x600000260cf0_0 .net "clk", 0 0, v0x600000261680_0;  1 drivers
v0x600000260d80_0 .var "current_data_ptr", 9 0;
v0x600000260e10_0 .net "current_data_ptr_ns", 9 0, L_0x6000001600a0;  1 drivers
v0x600000260ea0 .array "data", 1024 0, 31 0;
v0x600000260f30_0 .net "event_overflow", 0 0, L_0x6000001601e0;  alias, 1 drivers
v0x600000260fc0_0 .var "fifo_head_ptr", 9 0;
v0x600000261050_0 .net "fifo_head_ptr_ns", 9 0, L_0x600000160320;  1 drivers
v0x6000002610e0_0 .var "fifo_size", 9 0;
v0x600000261170_0 .net "fifo_size_ns", 9 0, L_0x600000160640;  1 drivers
v0x600000261200_0 .var/i "i", 31 0;
v0x600000261290_0 .net "in_data", 31 0, v0x600000261830_0;  1 drivers
v0x600000261320_0 .net "in_data_vld", 0 0, v0x6000002618c0_0;  1 drivers
v0x6000002613b0_0 .net "out_data", 31 0, L_0x600001b602a0;  alias, 1 drivers
v0x600000261440_0 .net "out_data_ptr", 9 0, L_0x600001b60310;  alias, 1 drivers
v0x6000002614d0_0 .net "out_data_rdy", 0 0, L_0x6000001608c0;  alias, 1 drivers
v0x600000261560_0 .net "out_data_vld", 0 0, v0x600000261b00_0;  1 drivers
v0x6000002615f0_0 .net "rstn", 0 0, v0x600000261b90_0;  1 drivers
E_0x600003e667f0 .event posedge, v0x600000260cf0_0;
L_0x600000160000 .arith/sum 10, v0x600000260d80_0, L_0x150040010;
L_0x6000001600a0 .functor MUXZ 10, v0x600000260d80_0, L_0x600000160000, v0x6000002618c0_0, C4<>;
L_0x600000160140 .concat [ 10 22 0 0], v0x6000002610e0_0, L_0x150040058;
L_0x6000001601e0 .cmp/gt 32, L_0x600000160140, L_0x1500400a0;
L_0x600000160280 .arith/sum 10, v0x600000260fc0_0, L_0x1500400e8;
L_0x600000160320 .functor MUXZ 10, v0x600000260fc0_0, L_0x600000160280, L_0x600001b60070, C4<>;
L_0x6000001603c0 .arith/sum 10, v0x6000002610e0_0, L_0x150040130;
L_0x600000160460 .arith/sub 10, v0x6000002610e0_0, L_0x150040178;
L_0x600000160500 .functor MUXZ 10, v0x6000002610e0_0, L_0x600000160460, L_0x600001b601c0, C4<>;
L_0x6000001605a0 .functor MUXZ 10, L_0x600000160500, L_0x6000001603c0, v0x6000002618c0_0, C4<>;
L_0x600000160640 .functor MUXZ 10, L_0x6000001605a0, v0x6000002610e0_0, L_0x600001b60150, C4<>;
L_0x6000001606e0 .array/port v0x600000260ea0, L_0x600000160780;
L_0x600000160780 .concat [ 10 2 0 0], v0x600000260fc0_0, L_0x1500401c0;
L_0x600000160820 .concat [ 10 22 0 0], v0x6000002610e0_0, L_0x150040208;
L_0x6000001608c0 .cmp/gt 32, L_0x600000160820, L_0x150040250;
    .scope S_0x15b7041f0;
T_0 ;
    %wait E_0x600003e667f0;
    %load/vec4 v0x6000002615f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000261200_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x600000261200_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000261200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000260ea0, 0, 4;
    %load/vec4 v0x600000261200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000261200_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000260d80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x6000002610e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600000260fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000261320_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %load/vec4 v0x600000261290_0;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x600000260d80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x600000260ea0, 4;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %load/vec4 v0x600000260d80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000260ea0, 0, 4;
    %load/vec4 v0x600000260e10_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x600000260e10_0;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x600000260d80_0, 0;
    %load/vec4 v0x600000260fc0_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x600000261050_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x600000260fc0_0, 0;
    %load/vec4 v0x600000261170_0;
    %assign/vec4 v0x6000002610e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15b704080;
T_1 ;
    %vpi_call 2 38 "$display", "[%0t] stat simulation", $time {0 0 0};
    %vpi_call 2 39 "$display", "[%0t] init vcd file", $time {0 0 0};
    %vpi_call 2 40 "$dumpfile", "output.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15b704080 {0 0 0};
    %vpi_call 2 42 "$display", "[%0t] finish open vcd file", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000261680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000261b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002618c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000261b00_0, 0, 1;
    %vpi_call 2 47 "$display", "[%0t] start reset dut", $time {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000261b90_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 51 "$display", "[%0t] finish reset dut", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000261b90_0, 0, 1;
    %vpi_call 2 53 "$display", "[%0t]start relax", $time {0 0 0};
    %delay 50, 0;
    %vpi_call 2 55 "$display", "[%0t] finish relax", $time {0 0 0};
    %vpi_call 2 56 "$display", "[%0t] start inject data", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000002618c0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000261830_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x600000261830_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000002618c0_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 64 "$display", "[%0t] end simulation", $time {0 0 0};
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x15b704080;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x600000261680_0;
    %inv;
    %store/vec4 v0x600000261680_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../src/fifo_tb.v";
    "../src/fifo.v";
