{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731042713316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731042713316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 12:11:53 2024 " "Processing started: Fri Nov 08 12:11:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731042713316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042713316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042713317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731042713534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731042713534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_single_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_single_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce_Single_Input-RTL " "Found design unit 1: Debounce_Single_Input-RTL" {  } { { "Debounce_Single_Input.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Single_Input.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719399 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce_Single_Input " "Found entity 1: Debounce_Single_Input" {  } { { "Debounce_Single_Input.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Single_Input.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_multi_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_multi_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce_Multi_Input-RTL " "Found design unit 1: Debounce_Multi_Input-RTL" {  } { { "Debounce_Multi_Input.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Multi_Input.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719400 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce_Multi_Input " "Found entity 1: Debounce_Multi_Input" {  } { { "Debounce_Multi_Input.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Multi_Input.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcp4725_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mcp4725_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcp4725_dac-behavior " "Found design unit 1: mcp4725_dac-behavior" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719401 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcp4725_dac " "Found entity 1: mcp4725_dac" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719402 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/virtual_clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file utils/virtual_clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 virtual_clock-vclock " "Found design unit 1: virtual_clock-vclock" {  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719403 ""} { "Info" "ISGN_ENTITY_NAME" "1 virtual_clock " "Found entity 1: virtual_clock" {  } { { "utils/virtual_clock.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/virtual_clock.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file utils/types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine_state_type (utils) " "Found design unit 1: machine_state_type (utils)" {  } { { "utils/types.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/types.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719405 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 machine_state_type-body " "Found design unit 2: machine_state_type-body" {  } { { "utils/types.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/types.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utils/fonts.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file utils/fonts.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fonts (utils) " "Found design unit 1: fonts (utils)" {  } { { "utils/fonts.vhdl" "" { Text "D:/Documents/Quartus_files/de0_nano/utils/fonts.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719406 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0nano_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0nano_adc-main " "Found design unit 1: de0nano_adc-main" {  } { { "de0nano_adc.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719407 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0nano_adc " "Found entity 1: de0nano_adc" {  } { { "de0nano_adc.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavior " "Found design unit 1: top_level-behavior" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719408 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_level-sim " "Found design unit 1: tb_top_level-sim" {  } { { "tb_top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/tb_top_level.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719409 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/tb_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_adjust.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_ADJUST-ADJUSTING " "Found design unit 1: CLK_ADJUST-ADJUSTING" {  } { { "CLK_ADJUST.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/CLK_ADJUST.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719410 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_ADJUST " "Found entity 1: CLK_ADJUST" {  } { { "CLK_ADJUST.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/CLK_ADJUST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731042719472 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "channel top_level.vhd(30) " "VHDL Signal Declaration warning at top_level.vhd(30): used explicit default value for signal \"channel\" because signal was never assigned a value" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731042719473 "|top_level"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "input 13 16 top_level.vhd(62) " "VHDL Incomplete Partial Association warning at top_level.vhd(62): port or argument \"input\" has 13/16 unassociated elements" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1731042719473 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce_Multi_Input Debounce_Multi_Input:debnce " "Elaborating entity \"Debounce_Multi_Input\" for hierarchy \"Debounce_Multi_Input:debnce\"" {  } { { "top_level.vhd" "debnce" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042719493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce_Single_Input Debounce_Multi_Input:debnce\|Debounce_Single_Input:\\Output_Assignment:0:Debounce_Single_Input_1 " "Elaborating entity \"Debounce_Single_Input\" for hierarchy \"Debounce_Multi_Input:debnce\|Debounce_Single_Input:\\Output_Assignment:0:Debounce_Single_Input_1\"" {  } { { "Debounce_Multi_Input.vhd" "\\Output_Assignment:0:Debounce_Single_Input_1" { Text "D:/Documents/Quartus_files/de0_nano/Debounce_Multi_Input.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042719494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "virtual_clock virtual_clock:vclock " "Elaborating entity \"virtual_clock\" for hierarchy \"virtual_clock:vclock\"" {  } { { "top_level.vhd" "vclock" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042719495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0nano_adc de0nano_adc:adc " "Elaborating entity \"de0nano_adc\" for hierarchy \"de0nano_adc:adc\"" {  } { { "top_level.vhd" "adc" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042719500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master de0nano_adc:adc\|spi_master:spi_driver " "Elaborating entity \"spi_master\" for hierarchy \"de0nano_adc:adc\|spi_master:spi_driver\"" {  } { { "de0nano_adc.vhd" "spi_driver" { Text "D:/Documents/Quartus_files/de0_nano/de0nano_adc.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042719501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcp4725_dac mcp4725_dac:dac " "Elaborating entity \"mcp4725_dac\" for hierarchy \"mcp4725_dac:dac\"" {  } { { "top_level.vhd" "dac" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042719503 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr mcp4725_dac.vhd(72) " "VHDL Process Statement warning at mcp4725_dac.vhd(72): signal \"incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719505 "|top_level|mcp4725_dac:dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_incr mcp4725_dac.vhd(72) " "VHDL Process Statement warning at mcp4725_dac.vhd(72): signal \"prev_incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719505 "|top_level|mcp4725_dac:dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decr mcp4725_dac.vhd(73) " "VHDL Process Statement warning at mcp4725_dac.vhd(73): signal \"decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719505 "|top_level|mcp4725_dac:dac"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_decr mcp4725_dac.vhd(73) " "VHDL Process Statement warning at mcp4725_dac.vhd(73): signal \"prev_decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719505 "|top_level|mcp4725_dac:dac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master mcp4725_dac:dac\|i2c_master:i2c_master_inst " "Elaborating entity \"i2c_master\" for hierarchy \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\"" {  } { { "mcp4725_dac.vhd" "i2c_master_inst" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042719505 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bus_clk i2c_master.vhd(51) " "VHDL Process Statement warning at i2c_master.vhd(51): signal \"bus_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719507 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr i2c_master.vhd(56) " "VHDL Process Statement warning at i2c_master.vhd(56): signal \"incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719507 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_incr i2c_master.vhd(56) " "VHDL Process Statement warning at i2c_master.vhd(56): signal \"prev_incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719507 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decr i2c_master.vhd(57) " "VHDL Process Statement warning at i2c_master.vhd(57): signal \"decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719507 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_decr i2c_master.vhd(57) " "VHDL Process Statement warning at i2c_master.vhd(57): signal \"prev_decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719507 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "incr i2c_master.vhd(116) " "VHDL Process Statement warning at i2c_master.vhd(116): signal \"incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719507 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_incr i2c_master.vhd(116) " "VHDL Process Statement warning at i2c_master.vhd(116): signal \"prev_incr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719508 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decr i2c_master.vhd(117) " "VHDL Process Statement warning at i2c_master.vhd(117): signal \"decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719508 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_decr i2c_master.vhd(117) " "VHDL Process Statement warning at i2c_master.vhd(117): signal \"prev_decr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731042719508 "|top_level|mcp4725_dac:dac|i2c_master:i2c_master_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_ADJUST CLK_ADJUST:clk_adj " "Elaborating entity \"CLK_ADJUST\" for hierarchy \"CLK_ADJUST:clk_adj\"" {  } { { "top_level.vhd" "clk_adj" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042719508 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Div0\"" {  } { { "i2c_master.vhd" "Div0" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042719859 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731042719859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\"" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042719877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0 " "Instantiated megafunction \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042719877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042719877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042719877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042719877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731042719877 ""}  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731042719877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042719967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042719967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042720008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042720008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042720041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042720041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Documents/Quartus_files/de0_nano/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731042720046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042720046 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 48 -1 0 } } { "CLK_ADJUST.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/CLK_ADJUST.vhd" 27 -1 0 } } { "spi_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/spi_master.vhd" 68 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 38 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 115 -1 0 } } { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731042720301 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731042720301 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[3\] GND " "Pin \"LED8\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042724680 "|top_level|LED8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[4\] GND " "Pin \"LED8\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042724680 "|top_level|LED8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[5\] GND " "Pin \"LED8\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042724680 "|top_level|LED8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[6\] GND " "Pin \"LED8\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042724680 "|top_level|LED8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8\[7\] GND " "Pin \"LED8\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731042724680 "|top_level|LED8[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731042724680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731042724732 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|count\[31\] Low " "Register mcp4725_dac:dac\|i2c_master:i2c_master_inst\|count\[31\] will power up to Low" {  } { { "i2c_master.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 55 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042724795 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[13\] High " "Register mcp4725_dac:dac\|wait_cnt\[13\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042724795 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[10\] High " "Register mcp4725_dac:dac\|wait_cnt\[10\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042724795 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[9\] High " "Register mcp4725_dac:dac\|wait_cnt\[9\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042724795 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[8\] High " "Register mcp4725_dac:dac\|wait_cnt\[8\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042724795 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mcp4725_dac:dac\|wait_cnt\[4\] High " "Register mcp4725_dac:dac\|wait_cnt\[4\] will power up to High" {  } { { "mcp4725_dac.vhd" "" { Text "D:/Documents/Quartus_files/de0_nano/mcp4725_dac.vhd" 71 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731042724795 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1731042724795 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[9\]~18 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[9\]~18\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[9\]~18" { Text "D:/Documents/Quartus_files/de0_nano/db/alt_u_div_6af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[8\]~20 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|lpm_divide:Div0\|lpm_divide_92p:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_17_result_int\[8\]~20\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_17_result_int\[8\]~20" { Text "D:/Documents/Quartus_files/de0_nano/db/alt_u_div_6af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~0 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~0\"" {  } { { "i2c_master.vhd" "Add0~0" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~2 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~2\"" {  } { { "i2c_master.vhd" "Add0~2" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~4 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~4\"" {  } { { "i2c_master.vhd" "Add0~4" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~6 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~6\"" {  } { { "i2c_master.vhd" "Add0~6" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~8 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~8\"" {  } { { "i2c_master.vhd" "Add0~8" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~10 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~10\"" {  } { { "i2c_master.vhd" "Add0~10" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~12 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~12\"" {  } { { "i2c_master.vhd" "Add0~12" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~14 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~14\"" {  } { { "i2c_master.vhd" "Add0~14" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~16 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~16\"" {  } { { "i2c_master.vhd" "Add0~16" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~18 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~18\"" {  } { { "i2c_master.vhd" "Add0~18" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~20 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~20\"" {  } { { "i2c_master.vhd" "Add0~20" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~22 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~22\"" {  } { { "i2c_master.vhd" "Add0~22" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~24 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~24\"" {  } { { "i2c_master.vhd" "Add0~24" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""} { "Info" "ISCL_SCL_CELL_NAME" "mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~26 " "Logic cell \"mcp4725_dac:dac\|i2c_master:i2c_master_inst\|Add0~26\"" {  } { { "i2c_master.vhd" "Add0~26" { Text "D:/Documents/Quartus_files/de0_nano/i2c_master.vhd" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1731042725171 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1731042725171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731042725289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731042725289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1468 " "Implemented 1468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731042725350 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731042725350 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731042725350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1450 " "Implemented 1450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731042725350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731042725350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731042725362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 12:12:05 2024 " "Processing ended: Fri Nov 08 12:12:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731042725362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731042725362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731042725362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731042725362 ""}
