Library IEEE;

use IEEE.std_logic_1164.all;



entity Flip_Flop_D is port (clock, D: in std_logic; Q: out std_logic); end Flip_Flop_D;