

Think of **Day-2** as:
> *â€œMaking SystemVerilog feel clearly more powerful than Verilog.â€*

---

# ğŸ“˜ DAY-2 â€” SYSTEMVERILOG FUNDAMENTALS (VERIFICATION VIEW)

## ğŸ¯ Day-2 Goal
By the end of Day-2, you must be able to:
- Confidently use **SystemVerilog data types**
- Understand **why they exist**
- Write **clean, bug-free testbench code**
- Avoid beginner mistakes that interviewers catch instantly

No classes.  
No UVM.  
No randomization yet.

---

## ğŸ§  DAY-2 TOPIC MAP

### 1ï¸âƒ£ Why SystemVerilog Data Types Exist  
### 2ï¸âƒ£ 2-State vs 4-State Logic  
### 3ï¸âƒ£ `logic`, `bit`, `byte`, `int` (Industry usage)  
### 4ï¸âƒ£ Packed vs Unpacked Arrays  
### 5ï¸âƒ£ `enum` â€” replacing magic numbers  
### 6ï¸âƒ£ `struct` â€” modeling transactions (basic)  
### 7ï¸âƒ£ `always_comb`, `always_ff` (verification relevance)  
### 8ï¸âƒ£ `$display` vs `$monitor` vs `$strobe`

---

## 1ï¸âƒ£ Why SystemVerilog Data Types Exist

### Verilog problem:
- `reg` and `wire` confused beginners
- Poor support for modeling real data
- Hard to scale testbenches

### SystemVerilog solution:
- Strong typing
- Cleaner intent
- Fewer bugs

**Verification engineers mostly write testbench code**, so **data modeling is critical**.

---

## 2ï¸âƒ£ 2-State vs 4-State Logic (VERY IMPORTANT)

### 4-State (default in RTL)
- `0`, `1`, `X`, `Z`
- Used for **hardware accuracy**

### 2-State (testbench friendly)
- `0`, `1`
- Faster simulation
- No unknowns

### Industry rule:
- **DUT â†’ 4-state**
- **Testbench â†’ 2-state where possible**

---

## 3ï¸âƒ£ Core Data Types (You MUST know these)

### ğŸ”¹ `logic` (Most used)
```systemverilog
logic a;
logic [7:0] data;
```

âœ” Can replace `reg` & `wire`  
âœ” Supports 4-state  
âœ” Safe default for TB & RTL

---

### ğŸ”¹ `bit` (2-state)
```systemverilog
bit valid;
```

âœ” Faster  
âœ” Use in testbench variables  
âŒ Donâ€™t connect directly to DUT pins blindly

---

### ğŸ”¹ `byte`, `int`
```systemverilog
byte b;   // 8-bit signed
int  i;   // 32-bit signed
```

âœ” Use for counters, loops, indices  
âœ” Cleaner than `[31:0]`

---

## 4ï¸âƒ£ Packed vs Unpacked Arrays (Interview favorite)

### Packed Array (bit-level)
```systemverilog
logic [7:0] data;
```

- Represents a **bus**
- Can do arithmetic

---

### Unpacked Array (array of elements)
```systemverilog
logic data_array [8];
```

- Represents **collection**
- Cannot be treated as a single number

---

### Combined (Very common in verification)
```systemverilog
logic [7:0] mem [16];  // 16 entries of 8-bit
```

ğŸ“Œ **Understand this well** â€” it appears everywhere.

---

## 5ï¸âƒ£ `enum` â€” Write Intent, Not Numbers

### âŒ Bad style
```systemverilog
if (state == 2) ...
```

### âœ… Industry style
```systemverilog
typedef enum logic [1:0] {
    IDLE,
    READ,
    WRITE
} state_t;

state_t state;
```

âœ” Readable  
âœ” Debug-friendly  
âœ” Interviewers LOVE this

---

## 6ï¸âƒ£ `struct` â€” Modeling Data (Very Important Later)

### Example
```systemverilog
typedef struct {
    logic [7:0] addr;
    logic [7:0] data;
    bit         valid;
} packet_t;

packet_t pkt;
```

Why this matters:
- This becomes **transaction objects** later
- Scoreboards & drivers use this concept

---

## 7ï¸âƒ£ `always_comb` & `always_ff`

### `always_comb`
```systemverilog
always_comb begin
    y = a & b;
end
```

âœ” Auto sensitivity  
âœ” Prevents latches  
âœ” Required in good RTL

---

### `always_ff`
```systemverilog
always_ff @(posedge clk) begin
    q <= d;
end
```

âœ” Ensures **only flip-flop behavior**  
âœ” Flags errors if misused

---

## 8ï¸âƒ£ Display System Tasks (Debugging Life Skill)

### `$display`
- Prints once when executed

### `$monitor`
- Prints whenever variable changes

### `$strobe`
- Prints at end of timestep

```systemverilog
$display("a=%0d b=%0d y=%0d", a, b, y);
```

---

## âœï¸ Day-2 Hands-On Task (MANDATORY)

Create **`day2_sv_types/`**

### Task 1:
- Rewrite Day-1 testbench using:
  - `logic`
  - `enum`
  - `struct` (just define, donâ€™t overuse)

### Task 2:
- Create a small packed+unpacked example
- Print values using `$display`

ğŸ¯ Goal:
- Comfort with data modeling

---

## ğŸ“š Best References (Only What You Need)

### ğŸ“˜ Read (Short & High Quality)
- Doulos SV Data Types  
ğŸ‘‰ https://www.doulos.com/knowhow/systemverilog/systemverilog-data-types/

### ğŸ“˜ Deep Understanding
- Cliff Cummings â€” *SystemVerilog for Design & Verification* (SNUG)

(Search: **Cliff Cummings SystemVerilog SNUG PDF**)

---

## âŒ Do NOT Do Today
- No classes
- No randomization
- No UVM
- No assertions

---

## âœ… Day-2 Completion Checklist

You should be able to answer:
- When to use `bit` vs `logic`
- Packed vs unpacked difference
- Why `enum` is better than parameters
- How `struct` helps verification

---

## ğŸ”œ Coming Next (Just Preview)
- **Day-3:** Procedural blocks, tasks, functions, `fork/join`
- **Day-4:** Constrained randomization & `rand`
- **Day-5:** Mailboxes, events, TB architecture

ğŸ‘‰ **Only do Day-2 today**.  
When finished, tell me:
> **â€œDay-2 doneâ€**

Then we continue to **Day-3**.