// Seed: 376530942
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    output tri id_4,
    output uwire id_5
);
  assign module_1.id_18 = 0;
endmodule
module module_1 #(
    parameter id_22 = 32'd51,
    parameter id_6  = 32'd25
) (
    input tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    output wire id_5
    , id_21, _id_22,
    input wand _id_6,
    input supply1 id_7,
    output wor id_8,
    input wire id_9,
    output uwire id_10,
    input tri0 id_11,
    input wand id_12,
    input uwire id_13,
    output supply0 id_14,
    output supply0 id_15
    , id_23,
    output tri id_16,
    output wire id_17,
    input wand id_18,
    output supply0 id_19
);
  logic [id_22  &&  -1 : id_6] id_24;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_3,
      id_3,
      id_14,
      id_19
  );
endmodule
