/usr/local/cuda/bin/nvcc   -o plot2.o -c plot2.cu
/usr/local/cuda/bin/nvcc   -o plot2 plot2.o 
./plot2


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5fdda468c7f1e43e89b7bb535300724c  /home/gpgpu-sim/submission/plot2/plot2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot2.cu
self exe links to: /home/gpgpu-sim/submission/plot2/plot2
Running md5sum using "md5sum /home/gpgpu-sim/submission/plot2/plot2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/gpgpu-sim/submission/plot2/plot2 > _cuobjdump_complete_output_XtEBUB"
Parsing file _cuobjdump_complete_output_XtEBUB
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot2.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot2.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z9vectorAddPKfS0_PfS1_i : hostFun 0x0x4015fa, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z9vectorAddPKfS0_PfS1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9vectorAddPKfS0_PfS1_i'...
GPGPU-Sim PTX: reconvergence points for _Z9vectorAddPKfS0_PfS1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:70) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:97) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9vectorAddPKfS0_PfS1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9vectorAddPKfS0_PfS1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2iwixV"
Running: cat _ptx_2iwixV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Eji09e
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Eji09e --output-file  /dev/null 2> _ptx_2iwixVinfo"
GPGPU-Sim PTX: Kernel '_Z9vectorAddPKfS0_PfS1_i' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2iwixV _ptx2_Eji09e _ptx_2iwixVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Vector addition of 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x4015fa (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z9vectorAddPKfS0_PfS1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z9vectorAddPKfS0_PfS1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9vectorAddPKfS0_PfS1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=112352 (inst/sec) elapsed = 0:0:00:01 / Wed Aug 30 20:14:09 2017
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 241792 (ipc=241.8) sim_rate=120896 (inst/sec) elapsed = 0:0:00:02 / Wed Aug 30 20:14:10 2017
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 350944 (ipc=234.0) sim_rate=116981 (inst/sec) elapsed = 0:0:00:03 / Wed Aug 30 20:14:11 2017
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(10,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(25,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 602304 (ipc=240.9) sim_rate=120460 (inst/sec) elapsed = 0:0:00:05 / Wed Aug 30 20:14:13 2017
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2616,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2617,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2643,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2644,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2678,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2679,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2684,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2685,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2702,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2703,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2742,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2743,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2793,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2794,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(82,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2920,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2921,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3096,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3097,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3215,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3216,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3256,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3257,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3331,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3332,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3335,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3336,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3344,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3345,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3372,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3373,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3404,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3405,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3419,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3420,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3441,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3442,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3464,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3465,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3469,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3470,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3491,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3492,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3502,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3503,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3537,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3538,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3563,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3564,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3567,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3568,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3601,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3602,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3606,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3607,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(93,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3630,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3631,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3631,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3632,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3635,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3636,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3661,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3662,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3667,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3668,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3695,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3696,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3698,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3699,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3701,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3702,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3702,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3703,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3708,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(3709,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3736,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3737,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3740,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3741,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3741,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3741,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3742,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3742,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3748,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3749,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3752,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3753,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3777,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3778,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3783,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3784,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3784,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3785,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3819,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3820,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3825,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3826,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3827,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3828,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3831,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3832,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3848,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3849,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3862,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3863,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3865,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3866,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3871,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3872,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3887,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(3888,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3894,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(3895,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3897,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3898,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3901,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3902,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3910,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3911,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3915,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3916,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3918,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3919,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3919,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3920,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(151,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3938,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(3939,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3944,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3945,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3966,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3967,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3978,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3979,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3984,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3987,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3987,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3988,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(3988,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 872960 (ipc=218.2) sim_rate=145493 (inst/sec) elapsed = 0:0:00:06 / Wed Aug 30 20:14:14 2017
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4001,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4002,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4003,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4004,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4005,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4006,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4052,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4053,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4061,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4062,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4063,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4064,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4081,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4082,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4091,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4092,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4097,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4098,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4176,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4177,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4178,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4179,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(154,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4239,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4240,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4265,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4266,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4271,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4272,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1003328 (ipc=223.0) sim_rate=143332 (inst/sec) elapsed = 0:0:00:07 / Wed Aug 30 20:14:15 2017
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4514,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4515,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4607,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4608,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4611,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4612,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(98,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4659,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4660,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4679,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4680,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4723,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4724,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4747,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4748,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1134976 (ipc=227.0) sim_rate=141872 (inst/sec) elapsed = 0:0:00:08 / Wed Aug 30 20:14:16 2017
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(137,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5190,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5191,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5231,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5232,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5344,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5345,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(109,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5441,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5442,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5472,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5473,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1258592 (ipc=228.8) sim_rate=139843 (inst/sec) elapsed = 0:0:00:09 / Wed Aug 30 20:14:17 2017
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5503,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5504,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5594,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5595,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5675,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5676,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5681,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5682,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5683,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5684,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5687,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5688,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5824,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5825,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5918,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5919,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5937,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5938,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1333472 (ipc=222.2) sim_rate=133347 (inst/sec) elapsed = 0:0:00:10 / Wed Aug 30 20:14:18 2017
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(177,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6056,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6057,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6060,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6061,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6075,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6101,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6113,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6151,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6158,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6192,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6202,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6219,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6228,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6250,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6278,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6381,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6384,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6425,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6447,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6469,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6490,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6493,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6553,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6562,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6664,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6685,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6689,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6725,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6734,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6767,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6793,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6796,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6828,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6834,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6836,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6857,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6878,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6898,0), 3 CTAs running
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(186,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6913,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6919,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6936,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6938,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6947,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6950,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1453792 (ipc=207.7) sim_rate=132162 (inst/sec) elapsed = 0:0:00:11 / Wed Aug 30 20:14:19 2017
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7013,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7035,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7068,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7114,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7124,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7163,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7188,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7217,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7223,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7261,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7305,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7323,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7335,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7348,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7371,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7384,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7413,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7456,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7474,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7501,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7531,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7544,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7550,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7575,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7581,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7588,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7611,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7641,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7646,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7646,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7686,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7703,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7706,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7763,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7779,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7794,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7796,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7797,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7816,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7819,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7825,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7938,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8075,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8253,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8439,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8483,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8549,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z9vectorAddPKfS0_PfS1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z9vectorAddPKfS0_PfS1_i' finished on shader 11.
kernel_name = _Z9vectorAddPKfS0_PfS1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8550
gpu_sim_insn = 1501584
gpu_ipc =     175.6239
gpu_tot_sim_cycle = 8550
gpu_tot_sim_insn = 1501584
gpu_tot_ipc =     175.6239
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17669
gpu_stall_icnt2sh    = 16939
gpu_total_sim_rate=136507

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25998
	L1I_total_cache_misses = 960
	L1I_total_cache_miss_rate = 0.0369
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4789
L1D_cache:
	L1D_cache_core[0]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2246
	L1D_cache_core[1]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2375
	L1D_cache_core[2]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2017
	L1D_cache_core[3]: Access = 460, Miss = 460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2505
	L1D_cache_core[4]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2348
	L1D_cache_core[5]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2873
	L1D_cache_core[6]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2757
	L1D_cache_core[7]: Access = 448, Miss = 448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2501
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2921
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2939
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3277
	L1D_cache_core[11]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3256
	L1D_cache_core[12]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2655
	L1D_cache_core[13]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3073
	L1D_cache_core[14]: Access = 416, Miss = 416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2954
	L1D_total_cache_accesses = 6252
	L1D_total_cache_misses = 6252
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 40697
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 7820
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0614
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7340
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2313
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25038
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
93, 93, 93, 93, 93, 93, 93, 93, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 62, 
gpgpu_n_tot_thrd_icount = 1551936
gpgpu_n_tot_w_icount = 48498
gpgpu_n_stall_shd_mem = 43938
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4689
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 150000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40697
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65743	W0_Idle:27614	W0_Scoreboard:95203	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:22	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:48476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37512 {8:4689,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 637704 {136:4689,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080 {136:30,}
maxmrqlatency = 1553 
maxdqlatency = 0 
maxmflatency = 2174 
averagemflatency = 554 
max_icnt2mem_latency = 788 
max_icnt2sh_latency = 8549 
mrq_lat_table:1997 	161 	365 	523 	946 	1138 	1152 	1253 	194 	61 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19 	3449 	2523 	273 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3224 	850 	635 	633 	480 	446 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1450 	2298 	915 	41 	0 	0 	0 	1 	682 	870 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	9 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         8        12        15        12        12        32        32        26        20        52        42        22        15        16        21 
dram[1]:         8        12         7        10        12        12        32        32        30        18        52        52        18        50        11        18 
dram[2]:         9        12         6         5        12        12        32        32        38        24        58        58        19        18        18        16 
dram[3]:         8         8         5        18        12        12        32        32        28        22        50        58        46        17        17        17 
dram[4]:         8        13        12        10        12        14        32        32        24        22        50        56        38        18        13        23 
dram[5]:         6        11        10         7        12        12        32        32        26        22        60        38        44        20        17        20 
maximum service time to same row:
dram[0]:       625      1613      4361      4410      2916      2578      1349      1468      1565      1349      4029      4105      3872      4201      1600      1625 
dram[1]:      1671      1615      4298      4425      2830      2643      1392      1409      1738      1332      4086      4085      4124      4600      1591      1626 
dram[2]:      1719      1668      4393      4449      2586      2863      1451      1285      1731      1423      4094      4103      4214      4242      1610      1629 
dram[3]:      1593      1675      4477      4378      2587      2932      1291      1197      1654      1465      4030      4112      4332      4125      1603      1632 
dram[4]:      1980      1631      4519      4550      2672      2892      1493      1360      1853      1513      4196      4076      4542      4368      1613      1597 
dram[5]:      1688      1603      4404      4534      2926      2834      1353      1330      1388      1376      4236      4016      4057      4228      1609      1599 
average row accesses per activate:
dram[0]:  2.481482  2.909091  3.555556  4.923077  2.758621  4.875000 48.000000 48.000000 16.000000 16.000000 16.000000 24.000000  6.266667  7.666667  4.571429  5.333333 
dram[1]:  2.666667  2.666667  2.909091  2.909091  2.962963  5.571429 48.000000 48.000000 12.000000 12.000000 24.000000  9.600000  7.076923  7.666667  2.909091  5.333333 
dram[2]:  2.666667  2.782609  2.560000  2.666667  2.666667  4.705883 48.000000 48.000000 16.000000 12.000000 24.000000 16.000000 10.222222  7.666667  4.571429  2.666667 
dram[3]:  2.909091  2.560000  2.909091  4.923077  3.160000  3.333333 48.000000 48.000000 16.000000 16.000000 16.000000 24.000000  9.200000  6.500000  4.571429  4.571429 
dram[4]:  2.285714  3.200000  3.200000  4.000000  3.391304  3.809524 48.000000 48.000000 12.000000 16.000000 24.000000 16.000000 10.222222 10.222222  4.571429  8.000000 
dram[5]:  2.461539  2.782609  4.000000  3.368421  3.250000  3.434783 48.000000 48.000000 16.000000 12.000000 24.000000 12.000000  6.571429 10.222222  3.555556  6.400000 
average row locality = 7818/1277 = 6.122161
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        72        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        74        72        64        64        64        64        64        64        63        64        64        64 
dram[2]:        64        64        64        64        74        74        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        73        74        64        64        64        64        64        64        64        63        64        64 
dram[4]:        64        64        64        64        72        74        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        72        73        64        64        64        64        64        64        64        64        64        64 
total reads: 6255
bank skew: 74/63 = 1.17
chip skew: 1045/1041 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        538       522       478       397       422       383       420       452       446       400       380       372       377       368       405       495
dram[1]:        558       524       535       385       477       483       417       434       505       342       439       434       374       500       379       510
dram[2]:        568       568       430       421       431       475       437       429       529       437       410       425       350       342       480       446
dram[3]:        508       526       340       488       421       394       411       414       372       436       378       442       349       299       452       387
dram[4]:        649       535       497       505       562       449       401       441       513       434       483       436       511       378       421       479
dram[5]:        619       496       651       390       553       398       419       444       539       408       546       360       466       304       390       456
maximum mf latency per bank:
dram[0]:       1192      1027       860       752       975       809      1340      1172      1341      1043      1638      1277      1335       904       696       743
dram[1]:       1270      1022       849       758       952       888      1285      1117      1773       897      1710      1773       943      2029       913       842
dram[2]:       1037      1120       757      1017       938      1056      1271      1112      2174      1327      2065      2063       985       954       794       675
dram[3]:        909       961       699       688      1028       900      1157      1124      1061      1333      1706      1945      1747       981       665       783
dram[4]:       1250      1011      1127       861      1233      1067      1225      1114      1489      1146      1390      1715      1802      1082       678       836
dram[5]:       1141       984       941       758      1150       867      1272      1105      1508      1183      2043      1166      1374       980       746       753
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11285 n_nop=8279 n_act=204 n_pre=188 n_req=1307 n_rd=2090 n_write=524 bw_util=0.4633
n_activity=8980 dram_eff=0.5822
bk0: 134a 9907i bk1: 128a 9848i bk2: 128a 10190i bk3: 128a 10009i bk4: 148a 8963i bk5: 144a 9087i bk6: 128a 8726i bk7: 128a 8682i bk8: 128a 8412i bk9: 128a 8121i bk10: 128a 8289i bk11: 128a 8535i bk12: 128a 8579i bk13: 128a 9004i bk14: 128a 10338i bk15: 128a 10195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3677
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11285 n_nop=8246 n_act=226 n_pre=210 n_req=1302 n_rd=2082 n_write=521 bw_util=0.4613
n_activity=9044 dram_eff=0.5756
bk0: 128a 9879i bk1: 128a 9757i bk2: 128a 10088i bk3: 128a 9985i bk4: 148a 9050i bk5: 144a 9496i bk6: 128a 8743i bk7: 128a 8583i bk8: 128a 8098i bk9: 128a 8455i bk10: 128a 8731i bk11: 128a 8644i bk12: 126a 8980i bk13: 128a 8964i bk14: 128a 10125i bk15: 128a 10283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11285 n_nop=8233 n_act=230 n_pre=214 n_req=1304 n_rd=2088 n_write=520 bw_util=0.4622
n_activity=8935 dram_eff=0.5838
bk0: 128a 9846i bk1: 128a 9785i bk2: 128a 10005i bk3: 128a 9856i bk4: 148a 9164i bk5: 148a 9329i bk6: 128a 8849i bk7: 128a 8516i bk8: 128a 8043i bk9: 128a 8358i bk10: 128a 8569i bk11: 128a 8340i bk12: 128a 9128i bk13: 128a 8871i bk14: 128a 10279i bk15: 128a 9755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8135
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11285 n_nop=8279 n_act=209 n_pre=193 n_req=1302 n_rd=2084 n_write=520 bw_util=0.4615
n_activity=9083 dram_eff=0.5734
bk0: 128a 9971i bk1: 128a 9841i bk2: 128a 10106i bk3: 128a 10036i bk4: 146a 9207i bk5: 148a 9073i bk6: 128a 8715i bk7: 128a 8459i bk8: 128a 8294i bk9: 128a 8416i bk10: 128a 8455i bk11: 128a 8401i bk12: 128a 8894i bk13: 126a 9200i bk14: 128a 10287i bk15: 128a 10066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.76535
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11285 n_nop=8305 n_act=196 n_pre=180 n_req=1302 n_rd=2084 n_write=520 bw_util=0.4615
n_activity=8914 dram_eff=0.5842
bk0: 128a 9785i bk1: 128a 9999i bk2: 128a 10178i bk3: 128a 10158i bk4: 144a 9171i bk5: 148a 8840i bk6: 128a 8885i bk7: 128a 8610i bk8: 128a 8947i bk9: 128a 8559i bk10: 128a 8851i bk11: 128a 8667i bk12: 128a 9008i bk13: 128a 9203i bk14: 128a 10346i bk15: 128a 10266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.3744
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x80091b80, atomic=0 1 entries : 0x2b5d65b13fe0 :  mf: uid= 90360, sid11:w07, part=5, addr=0x80091b80, load , size=128, unknown  status = IN_PARTITION_DRAM (8547), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11285 n_nop=8275 n_act=212 n_pre=196 n_req=1301 n_rd=2082 n_write=520 bw_util=0.4611
n_activity=9016 dram_eff=0.5772
bk0: 128a 9880i bk1: 128a 10031i bk2: 128a 10237i bk3: 128a 9972i bk4: 144a 9191i bk5: 146a 9022i bk6: 128a 8738i bk7: 128a 8504i bk8: 128a 8638i bk9: 128a 8484i bk10: 128a 8569i bk11: 128a 8315i bk12: 128a 9055i bk13: 128a 8964i bk14: 128a 10155i bk15: 128a 10249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 567, Miss = 525, Miss_rate = 0.926, Pending_hits = 9, Reservation_fails = 953
L2_cache_bank[1]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 348
L2_cache_bank[2]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
L2_cache_bank[3]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 759
L2_cache_bank[4]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 701
L2_cache_bank[5]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 442
L2_cache_bank[6]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86
L2_cache_bank[7]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 358
L2_cache_bank[8]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1292
L2_cache_bank[9]: Access = 522, Miss = 522, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 493
L2_cache_bank[10]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 768
L2_cache_bank[11]: Access = 521, Miss = 521, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 152
L2_total_cache_accesses = 6297
L2_total_cache_misses = 6255
L2_total_cache_miss_rate = 0.9933
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 7148
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1282
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 229
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.244

icnt_total_pkts_mem_to_simt=25203
icnt_total_pkts_simt_to_mem=12547
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.6563
	minimum = 6
	maximum = 512
Network latency average = 20.6518
	minimum = 6
	maximum = 478
Slowest packet = 10124
Flit latency average = 16.9239
	minimum = 6
	maximum = 478
Slowest flit = 30182
Fragmentation average = 0.195649
	minimum = 0
	maximum = 322
Injected packet rate average = 0.0545549
	minimum = 0.0452632 (at node 8)
	maximum = 0.0663158 (at node 15)
Accepted packet rate average = 0.0545549
	minimum = 0.0452632 (at node 8)
	maximum = 0.0663158 (at node 15)
Injected flit rate average = 0.163526
	minimum = 0.0901754 (at node 8)
	maximum = 0.266316 (at node 15)
Accepted flit rate average= 0.163526
	minimum = 0.121637 (at node 16)
	maximum = 0.216725 (at node 3)
Injected packet length average = 2.99746
Accepted packet length average = 2.99746
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.6563 (1 samples)
	minimum = 6 (1 samples)
	maximum = 512 (1 samples)
Network latency average = 20.6518 (1 samples)
	minimum = 6 (1 samples)
	maximum = 478 (1 samples)
Flit latency average = 16.9239 (1 samples)
	minimum = 6 (1 samples)
	maximum = 478 (1 samples)
Fragmentation average = 0.195649 (1 samples)
	minimum = 0 (1 samples)
	maximum = 322 (1 samples)
Injected packet rate average = 0.0545549 (1 samples)
	minimum = 0.0452632 (1 samples)
	maximum = 0.0663158 (1 samples)
Accepted packet rate average = 0.0545549 (1 samples)
	minimum = 0.0452632 (1 samples)
	maximum = 0.0663158 (1 samples)
Injected flit rate average = 0.163526 (1 samples)
	minimum = 0.0901754 (1 samples)
	maximum = 0.266316 (1 samples)
Accepted flit rate average = 0.163526 (1 samples)
	minimum = 0.121637 (1 samples)
	maximum = 0.216725 (1 samples)
Injected packet size average = 2.99746 (1 samples)
Accepted packet size average = 2.99746 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 136507 (inst/sec)
gpgpu_simulation_rate = 777 (cycle/sec)
Copy output data from the CUDA device to the host memory
Test PASSED
Done
