$date
	Fri May  3 01:41:30 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_proc $end
$var wire 9 ! res [8:0] $end
$var reg 1 " clk $end
$var reg 32 # instr [31:0] $end
$scope module p1 $end
$var wire 1 " clk $end
$var wire 32 $ instr [31:0] $end
$var wire 9 % res [8:0] $end
$var reg 24 & data_exec [23:0] $end
$var reg 9 ' data_write [8:0] $end
$var reg 1 ( instr_add $end
$var reg 1 ) instr_and $end
$var reg 1 * instr_fetch $end
$var reg 8 + location_write [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
x*
x)
x(
bx '
bx &
bx %
bx $
bx #
0"
bx !
$end
#5
0*
0)
0(
b110011100101100100 #
b110011100101100100 $
1"
#10
0"
#15
b1000001001111111111111111 #
b1000001001111111111111111 $
b110011100101100100 &
1)
1"
#20
0"
#25
b1001111111111111111 &
1(
0)
b11 +
b100000 !
b100000 %
b100000 '
b10000001010011100100000011 #
b10000001010011100100000011 $
1"
#30
0"
#35
b10000001100011100100000100 #
b10000001100011100100000100 $
b100 +
b111111110 !
b111111110 %
b111111110 '
b1010011100100000011 &
1*
0(
1"
#40
0"
#45
b1100011100100000100 &
1*
b101 +
b100000 !
b100000 %
b100000 '
1"
#50
0"
#55
b110 +
b111111110 !
b111111110 %
b111111110 '
1*
1"
#60
0"
#65
1*
1"
#70
0"
#75
1*
1"
#80
0"
#85
1*
1"
#90
0"
#95
1*
1"
#100
0"
#105
1*
1"
#110
0"
#115
1*
1"
#120
0"
#125
1*
1"
#130
0"
#135
1*
1"
