// Seed: 2023094365
module module_0 #(
    parameter id_6 = 32'd98,
    parameter id_7 = 32'd36
) (
    output tri0 id_0,
    output tri  id_1,
    input  tri1 id_2
);
  always @(posedge 1) begin
    $display(1'h0, 1, id_2 === id_2, 1, 1);
    id_4(id_4);
  end
  logic [7:0] id_5 = id_5;
  defparam id_6.id_7 = id_5[1];
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wire id_2
    , id_7,
    input  wand id_3,
    output tri  id_4,
    output tri  id_5
);
  assign id_7 = 1;
  module_0(
      id_0, id_5, id_3
  );
endmodule
