instrmemory.v,verilog,xil_defaultlib,../../../../V3.srcs/sources_1/ip/instrmemory/sim/instrmemory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
