###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Thu Mar  5 20:02:20 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.004
+ Hold                          0.094
+ Phase Shift                   0.000
= Required Time                 1.098
  Arrival Time                  1.548
  Slack Time                    0.450
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.350 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.202 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.163 | 
     | nclk__L2_I7                                   | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.593 |   1.548 |    1.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.090 | 0.000 |   1.548 |    1.098 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.550 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.698 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.063 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    1.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.425 | 0.049 |   1.004 |    1.454 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.994
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.086
  Arrival Time                  1.543
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.357 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.209 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.155 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.083 | 0.589 |   1.543 |    1.085 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.083 | 0.000 |   1.543 |    1.086 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.557 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.705 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.070 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.411 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.408 | 0.040 |   0.993 |    1.451 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.013
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.106
  Arrival Time                  1.564
  Slack Time                    0.458
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.358 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.210 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.154 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.495 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.085 | 0.610 |   1.564 |    1.105 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.085 | 0.000 |   1.564 |    1.106 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.558 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.071 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.412 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.410 | 0.060 |   1.013 |    1.472 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.019
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.111
  Arrival Time                  1.577
  Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.366 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.217 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.147 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.488 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.623 |   1.576 |    1.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.094 | 0.000 |   1.577 |    1.111 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.566 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.714 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.078 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.066 |   1.019 |    1.485 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.019
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.111
  Arrival Time                  1.577
  Slack Time                    0.466
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.366 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.218 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.146 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.487 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.623 |   1.577 |    1.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.098 | 0.000 |   1.577 |    1.111 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.566 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.715 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.079 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.409 | 0.065 |   1.019 |    1.485 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.020
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.112
  Arrival Time                  1.579
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.367 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.219 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.146 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.486 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.096 | 0.625 |   1.578 |    1.111 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | D v            | DFFSR  | 0.096 | 0.000 |   1.579 |    1.112 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.567 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.715 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.080 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.067 |   1.020 |    1.487 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.020
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.112
  Arrival Time                  1.580
  Slack Time                    0.469
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.369 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.220 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.144 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.099 | 0.627 |   1.580 |    1.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | D v            | DFFSR  | 0.099 | 0.000 |   1.580 |    1.112 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.569 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.717 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.081 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.409 | 0.067 |   1.020 |    1.489 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.020
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.111
  Arrival Time                  1.584
  Slack Time                    0.472
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.372 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.224 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.140 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.103 | 0.630 |   1.583 |    1.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.103 | 0.000 |   1.584 |    1.111 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.572 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.720 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.085 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.066 |   1.020 |    1.492 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.000
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.092
  Arrival Time                  1.569
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.377 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.229 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.135 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.476 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.118 | 0.615 |   1.568 |    1.091 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.118 | 0.000 |   1.569 |    1.092 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.577 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.725 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.090 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.410 | 0.047 |   1.000 |    1.477 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.022
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.114
  Arrival Time                  1.599
  Slack Time                    0.486
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.386 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.237 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.127 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.468 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.118 | 0.645 |   1.599 |    1.113 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | D v            | DFFSR  | 0.118 | 0.000 |   1.599 |    1.114 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.586 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.734 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.098 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.439 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.408 | 0.069 |   1.022 |    1.508 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.994
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.085
  Arrival Time                  1.575
  Slack Time                    0.490
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.390 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.242 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.122 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.463 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.140 | 0.621 |   1.574 |    1.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.140 | 0.001 |   1.575 |    1.085 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.590 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.739 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.103 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.408 | 0.041 |   0.994 |    1.484 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.020
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.111
  Arrival Time                  1.602
  Slack Time                    0.491
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.391 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.243 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.122 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.124 | 0.648 |   1.602 |    1.111 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.124 | 0.000 |   1.602 |    1.111 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.591 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.739 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.104 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.409 | 0.067 |   1.020 |    1.511 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.013
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.105
  Arrival Time                  1.597
  Slack Time                    0.492
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.392 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.244 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.120 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.133 | 0.643 |   1.597 |    1.104 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0]    | D v            | DFFSR  | 0.133 | 0.001 |   1.597 |    1.105 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.592 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.741 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.105 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.446 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.410 | 0.060 |   1.013 |    1.506 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.023
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.114
  Arrival Time                  1.607
  Slack Time                    0.492
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.392 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.244 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.120 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.127 | 0.653 |   1.606 |    1.114 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2]    | D v            | DFFSR  | 0.127 | 0.001 |   1.607 |    1.114 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.592 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.741 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.105 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.446 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.408 | 0.070 |   1.023 |    1.516 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.007
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.098
  Arrival Time                  1.595
  Slack Time                    0.497
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.397 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.249 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.116 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    0.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.151 | 0.641 |   1.594 |    1.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.151 | 0.001 |   1.595 |    1.098 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.597 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.745 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.109 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.411 | 0.054 |   1.007 |    1.504 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.995
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.085
  Arrival Time                  1.597
  Slack Time                    0.512
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.412 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |   -0.264 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    0.101 | 
     | nclk__L2_I7                                | A v -> Y ^     | INVX8  | 0.390 | 0.342 |   0.955 |    0.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.137 | 0.642 |   1.597 |    1.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | D v            | DFFSR  | 0.137 | 0.001 |   1.597 |    1.085 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.612 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.098 | 0.148 |   0.248 |    0.760 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.442 | 0.364 |   0.613 |    1.124 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.378 | 0.341 |   0.953 |    1.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.408 | 0.041 |   0.995 |    1.506 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.990
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.895
  Arrival Time                  1.530
  Slack Time                    0.636
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.536 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.387 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.023 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.163 | 0.322 |   1.295 |    0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | A ^ -> Y v     | INVX4    | 0.114 | 0.114 |   1.409 |    0.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | B v -> Y ^     | MUX2X1   | 0.122 | 0.120 |   1.530 |    0.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.122 | 0.000 |   1.530 |    0.895 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.736 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.884 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.248 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.375 | 0.016 |   0.990 |    1.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.025
+ Hold                         -0.090
+ Phase Shift                   0.000
= Required Time                 0.935
  Arrival Time                  1.572
  Slack Time                    0.637
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.537 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.389 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.024 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.318 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.161 | 0.377 |   1.331 |    0.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U202               | A ^ -> Y v     | INVX4    | 0.113 | 0.114 |   1.445 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215               | B v -> Y ^     | MUX2X1   | 0.130 | 0.127 |   1.572 |    0.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D ^            | DFFPOSX1 | 0.130 | 0.000 |   1.572 |    0.935 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.737 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.885 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.250 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    1.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.423 | 0.071 |   1.025 |    1.662 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.024
+ Hold                         -0.090
+ Phase Shift                   0.000
= Required Time                 0.934
  Arrival Time                  1.577
  Slack Time                    0.643
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.543 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.395 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.030 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.167 | 0.381 |   1.336 |    0.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U175               | A ^ -> Y v     | INVX4    | 0.116 | 0.117 |   1.453 |    0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B v -> Y ^     | MUX2X1   | 0.126 | 0.124 |   1.577 |    0.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D ^            | DFFPOSX1 | 0.126 | 0.000 |   1.577 |    0.934 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.743 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.891 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.256 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    1.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.423 | 0.069 |   1.024 |    1.667 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.023
+ Hold                         -0.088
+ Phase Shift                   0.000
= Required Time                 0.935
  Arrival Time                  1.595
  Slack Time                    0.660
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.560 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.411 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.047 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.215 | 0.400 |   1.379 |    0.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U291               | A ^ -> Y v     | INVX2    | 0.101 | 0.094 |   1.473 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | B v -> Y ^     | MUX2X1   | 0.129 | 0.122 |   1.595 |    0.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.595 |    0.935 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.760 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.908 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.272 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.438 | 0.045 |   1.023 |    1.683 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.985
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.890
  Arrival Time                  1.553
  Slack Time                    0.663
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.563 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.415 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.050 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.122 | 0.276 |   1.250 |    0.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U283               | A ^ -> Y v     | INVX2    | 0.172 | 0.166 |   1.416 |    0.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | B v -> Y ^     | MUX2X1   | 0.135 | 0.137 |   1.553 |    0.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.553 |    0.890 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.763 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.911 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.275 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.374 | 0.011 |   0.985 |    1.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.988
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.893
  Arrival Time                  1.558
  Slack Time                    0.664
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.564 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.416 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.052 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.126 | 0.283 |   1.257 |    0.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | A ^ -> Y v     | INVX2    | 0.176 | 0.169 |   1.426 |    0.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B v -> Y ^     | MUX2X1   | 0.123 | 0.131 |   1.557 |    0.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D ^            | DFFPOSX1 | 0.123 | 0.000 |   1.558 |    0.893 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.764 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.913 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.277 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.375 | 0.015 |   0.988 |    1.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.005
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.912
  Arrival Time                  1.577
  Slack Time                    0.665
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.565 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.417 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.052 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.123 | 0.315 |   1.271 |    0.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | A ^ -> Y v     | INVX2    | 0.178 | 0.171 |   1.442 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241               | B v -> Y ^     | MUX2X1   | 0.132 | 0.135 |   1.577 |    0.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.577 |    0.912 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.765 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.913 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.277 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.397 | 0.049 |   1.005 |    1.670 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.025
+ Hold                         -0.090
+ Phase Shift                   0.000
= Required Time                 0.935
  Arrival Time                  1.602
  Slack Time                    0.667
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.567 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.419 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.054 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.169 | 0.384 |   1.339 |    0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | A ^ -> Y v     | INVX4    | 0.116 | 0.117 |   1.457 |    0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1515_0       | A v -> Y ^     | AOI22X1  | 0.126 | 0.145 |   1.602 |    0.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D ^            | DFFPOSX1 | 0.126 | 0.000 |   1.602 |    0.935 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.767 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.915 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.279 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    1.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.423 | 0.071 |   1.025 |    1.692 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.973
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.877
  Arrival Time                  1.544
  Slack Time                    0.667
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.567 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.419 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.055 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    0.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.210 | 0.365 |   1.319 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U70                | A ^ -> Y v     | INVX2    | 0.103 | 0.097 |   1.416 |    0.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | B v -> Y ^     | MUX2X1   | 0.137 | 0.128 |   1.544 |    0.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.544 |    0.877 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.767 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.915 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.280 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.359 | 0.019 |   0.973 |    1.641 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.988
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.893
  Arrival Time                  1.561
  Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.568 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.420 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.056 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.126 | 0.284 |   1.258 |    0.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | A ^ -> Y v     | INVX2    | 0.177 | 0.171 |   1.428 |    0.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B v -> Y ^     | MUX2X1   | 0.125 | 0.133 |   1.561 |    0.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D ^            | DFFPOSX1 | 0.125 | 0.000 |   1.561 |    0.893 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.768 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.916 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.281 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.375 | 0.014 |   0.988 |    1.656 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.973
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.876
  Arrival Time                  1.548
  Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.423 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.059 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.162 | 0.330 |   1.276 |    0.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U285               | A ^ -> Y v     | INVX4    | 0.130 | 0.131 |   1.407 |    0.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | A v -> Y ^     | MUX2X1   | 0.137 | 0.140 |   1.547 |    0.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.548 |    0.876 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.771 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.920 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.284 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.352 | 0.026 |   0.973 |    1.644 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.992
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.897
  Arrival Time                  1.575
  Slack Time                    0.677
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.577 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.429 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.065 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.121 | 0.282 |   1.256 |    0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U78                | A ^ -> Y v     | INVX2    | 0.195 | 0.184 |   1.440 |    0.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                | B v -> Y ^     | MUX2X1   | 0.129 | 0.134 |   1.574 |    0.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.575 |    0.897 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.777 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.925 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.290 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.375 | 0.018 |   0.992 |    1.669 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.987
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.895
  Arrival Time                  1.573
  Slack Time                    0.678
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.578 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.430 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.065 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.393 | 0.368 |   0.980 |    0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.166 | 0.316 |   1.297 |    0.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A ^ -> Y v     | INVX4    | 0.139 | 0.140 |   1.437 |    0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1371_0       | B v -> Y ^     | MUX2X1   | 0.140 | 0.136 |   1.572 |    0.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.573 |    0.895 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.778 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.926 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.290 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.393 | 0.368 |   0.980 |    1.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.396 | 0.007 |   0.987 |    1.665 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.025
+ Hold                         -0.087
+ Phase Shift                   0.000
= Required Time                 0.938
  Arrival Time                  1.620
  Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.583 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.434 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.070 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.235 | 0.417 |   1.396 |    0.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | A ^ -> Y v     | INVX2    | 0.101 | 0.091 |   1.487 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | B v -> Y ^     | MUX2X1   | 0.145 | 0.133 |   1.620 |    0.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   1.620 |    0.938 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.783 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.931 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.295 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.438 | 0.046 |   1.025 |    1.707 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.986
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.890
  Arrival Time                  1.572
  Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.583 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.434 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.070 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.129 | 0.310 |   1.257 |    0.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | A ^ -> Y v     | INVX2    | 0.181 | 0.173 |   1.431 |    0.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                 | A v -> Y ^     | MUX2X1   | 0.135 | 0.141 |   1.572 |    0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.572 |    0.890 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.783 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.931 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.295 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.355 | 0.040 |   0.986 |    1.669 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.973
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.877
  Arrival Time                  1.561
  Slack Time                    0.684
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.584 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.436 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.072 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    0.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.236 | 0.385 |   1.339 |    0.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                | A ^ -> Y v     | INVX2    | 0.107 | 0.098 |   1.437 |    0.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | B v -> Y ^     | MUX2X1   | 0.133 | 0.124 |   1.561 |    0.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.561 |    0.877 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.784 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.932 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.297 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.359 | 0.019 |   0.973 |    1.657 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.991
+ Hold                         -0.094
+ Phase Shift                   0.000
= Required Time                 0.897
  Arrival Time                  1.583
  Slack Time                    0.686
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.586 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.438 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.073 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.217 | 0.369 |   1.343 |    0.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A ^ -> Y v     | INVX2    | 0.109 | 0.102 |   1.445 |    0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | B v -> Y ^     | MUX2X1   | 0.149 | 0.137 |   1.582 |    0.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.149 | 0.001 |   1.583 |    0.897 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.786 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.934 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.298 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.375 | 0.017 |   0.991 |    1.676 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.025
+ Hold                         -0.087
+ Phase Shift                   0.000
= Required Time                 0.937
  Arrival Time                  1.624
  Slack Time                    0.686
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.586 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.438 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.074 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.239 | 0.419 |   1.398 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U158               | A ^ -> Y v     | INVX2    | 0.102 | 0.091 |   1.489 |    0.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | B v -> Y ^     | MUX2X1   | 0.147 | 0.134 |   1.623 |    0.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D ^            | DFFPOSX1 | 0.147 | 0.000 |   1.624 |    0.937 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.786 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.935 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.299 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.438 | 0.046 |   1.025 |    1.711 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.012
+ Hold                         -0.087
+ Phase Shift                   0.000
= Required Time                 0.925
  Arrival Time                  1.613
  Slack Time                    0.689
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.589 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.440 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.076 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.236 | 0.405 |   1.383 |    0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U156               | A ^ -> Y v     | INVX2    | 0.108 | 0.099 |   1.482 |    0.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B v -> Y ^     | MUX2X1   | 0.140 | 0.131 |   1.613 |    0.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.613 |    0.925 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.789 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.937 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.301 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.439 | 0.034 |   1.012 |    1.701 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.986
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.889
  Arrival Time                  1.582
  Slack Time                    0.693
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.593 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.444 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.080 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.242 | 0.410 |   1.357 |    0.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252               | A ^ -> Y v     | INVX2    | 0.112 | 0.103 |   1.459 |    0.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264               | B v -> Y ^     | MUX2X1   | 0.127 | 0.122 |   1.582 |    0.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.582 |    0.889 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.793 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.941 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.305 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.355 | 0.040 |   0.986 |    1.679 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.977
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.880
  Arrival Time                  1.574
  Slack Time                    0.694
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.594 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.445 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.081 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.242 | 0.401 |   1.347 |    0.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | A ^ -> Y v     | INVX2    | 0.110 | 0.100 |   1.447 |    0.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | B v -> Y ^     | MUX2X1   | 0.136 | 0.126 |   1.573 |    0.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.574 |    0.880 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.794 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.942 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.306 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.030 |   0.977 |    1.671 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.012
+ Hold                         -0.091
+ Phase Shift                   0.000
= Required Time                 0.921
  Arrival Time                  1.625
  Slack Time                    0.704
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.604 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.456 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.091 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.242 | 0.428 |   1.384 |    0.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U190               | A ^ -> Y v     | INVX2    | 0.107 | 0.097 |   1.481 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B v -> Y ^     | MUX2X1   | 0.159 | 0.143 |   1.624 |    0.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D ^            | DFFPOSX1 | 0.159 | 0.000 |   1.625 |    0.921 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.804 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.952 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.316 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.397 | 0.056 |   1.012 |    1.716 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.016
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.924
  Arrival Time                  1.632
  Slack Time                    0.707
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.607 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.459 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.095 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.265 | 0.451 |   1.407 |    0.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U185               | A ^ -> Y v     | INVX2    | 0.108 | 0.093 |   1.500 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B v -> Y ^     | MUX2X1   | 0.143 | 0.131 |   1.631 |    0.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D ^            | DFFPOSX1 | 0.143 | 0.000 |   1.632 |    0.924 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.807 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.320 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.396 | 0.060 |   1.016 |    1.723 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.971
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.875
  Arrival Time                  1.582
  Slack Time                    0.708
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.608 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.460 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.095 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    0.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.258 | 0.399 |   1.353 |    0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_398_0        | A ^ -> Y v     | INVX2    | 0.111 | 0.098 |   1.451 |    0.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_397_0        | B v -> Y ^     | MUX2X1   | 0.142 | 0.131 |   1.582 |    0.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.582 |    0.875 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.808 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.321 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.357 | 0.017 |   0.971 |    1.678 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.985
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.890
  Arrival Time                  1.600
  Slack Time                    0.710
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.610 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.462 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.097 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.242 | 0.409 |   1.356 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U239               | A ^ -> Y v     | INVX2    | 0.109 | 0.098 |   1.454 |    0.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B v -> Y ^     | MUX2X1   | 0.162 | 0.146 |   1.599 |    0.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | D ^            | DFFPOSX1 | 0.162 | 0.001 |   1.600 |    0.890 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.810 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.322 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.355 | 0.039 |   0.985 |    1.695 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.978
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.883
  Arrival Time                  1.596
  Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.465 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.101 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.255 | 0.412 |   1.358 |    0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_176_0        | A ^ -> Y v     | INVX2    | 0.110 | 0.098 |   1.456 |    0.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_175_0        | B v -> Y ^     | MUX2X1   | 0.154 | 0.139 |   1.596 |    0.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D ^            | DFFPOSX1 | 0.154 | 0.000 |   1.596 |    0.883 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.813 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.326 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.032 |   0.978 |    1.692 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.032
+ Hold                         -0.090
+ Phase Shift                   0.000
= Required Time                 0.942
  Arrival Time                  1.655
  Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.466 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.101 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.139 | 0.362 |   1.316 |    0.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U177               | A ^ -> Y v     | INVX2    | 0.214 | 0.203 |   1.519 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0         | B v -> Y ^     | MUX2X1   | 0.125 | 0.136 |   1.655 |    0.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D ^            | DFFPOSX1 | 0.125 | 0.000 |   1.655 |    0.942 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.326 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    1.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.423 | 0.077 |   1.032 |    1.745 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.026
+ Hold                         -0.087
+ Phase Shift                   0.000
= Required Time                 0.939
  Arrival Time                  1.657
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.470 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.106 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.266 | 0.441 |   1.420 |    0.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U296               | A ^ -> Y v     | INVX2    | 0.109 | 0.095 |   1.515 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | B v -> Y ^     | MUX2X1   | 0.156 | 0.141 |   1.657 |    0.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D ^            | DFFPOSX1 | 0.156 | 0.000 |   1.657 |    0.939 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.331 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    1.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.437 | 0.047 |   1.026 |    1.744 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.977
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.881
  Arrival Time                  1.602
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.473 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.108 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.268 | 0.420 |   1.367 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U293               | A ^ -> Y v     | INVX2    | 0.117 | 0.104 |   1.470 |    0.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | B v -> Y ^     | MUX2X1   | 0.141 | 0.131 |   1.602 |    0.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D ^            | DFFPOSX1 | 0.141 | 0.000 |   1.602 |    0.881 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.969 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.334 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.031 |   0.977 |    1.698 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.006
+ Hold                         -0.091
+ Phase Shift                   0.000
= Required Time                 0.914
  Arrival Time                  1.636
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.474 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.109 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.268 | 0.442 |   1.398 |    0.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1962_0       | A ^ -> Y v     | INVX2    | 0.115 | 0.101 |   1.500 |    0.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1961_0       | B v -> Y ^     | MUX2X1   | 0.148 | 0.136 |   1.636 |    0.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D ^            | DFFPOSX1 | 0.148 | 0.000 |   1.636 |    0.914 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.970 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.335 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.397 | 0.050 |   1.006 |    1.728 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.985
+ Hold                         -0.094
+ Phase Shift                   0.000
= Required Time                 0.891
  Arrival Time                  1.619
  Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.628 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.115 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.254 | 0.418 |   1.364 |    0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244               | A ^ -> Y v     | INVX2    | 0.106 | 0.094 |   1.458 |    0.730 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B v -> Y ^     | MUX2X1   | 0.181 | 0.160 |   1.618 |    0.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D ^            | DFFPOSX1 | 0.181 | 0.001 |   1.619 |    0.891 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.828 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.976 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.341 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    1.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.355 | 0.038 |   0.985 |    1.713 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.016
+ Hold                         -0.092
+ Phase Shift                   0.000
= Required Time                 0.925
  Arrival Time                  1.660
  Slack Time                    0.736
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.636 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.488 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.123 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.294 | 0.473 |   1.429 |    0.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212               | A ^ -> Y v     | INVX2    | 0.116 | 0.096 |   1.525 |    0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | B v -> Y ^     | MUX2X1   | 0.146 | 0.135 |   1.660 |    0.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D ^            | DFFPOSX1 | 0.146 | 0.000 |   1.660 |    0.925 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.836 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.984 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.348 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    1.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.396 | 0.060 |   1.016 |    1.752 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.967
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.872
  Arrival Time                  1.620
  Slack Time                    0.747
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.647 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.499 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.135 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    0.207 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.279 | 0.412 |   1.365 |    0.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1261_0       | A ^ -> Y v     | INVX2    | 0.115 | 0.099 |   1.464 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1260_0       | B v -> Y ^     | MUX2X1   | 0.172 | 0.155 |   1.619 |    0.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.172 | 0.001 |   1.620 |    0.872 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.847 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.995 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.360 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.356 | 0.013 |   0.967 |    1.714 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.988
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.891
  Arrival Time                  1.647
  Slack Time                    0.756
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.656 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.508 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.143 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    0.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.219 | 0.388 |   1.341 |    0.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_753_0        | A ^ -> Y v     | NOR2X1   | 0.126 | 0.207 |   1.549 |    0.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_752_0        | C v -> Y ^     | AOI21X1  | 0.108 | 0.098 |   1.646 |    0.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D ^            | DFFPOSX1 | 0.108 | 0.000 |   1.647 |    0.891 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.856 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    1.004 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    1.368 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    1.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.366 | 0.034 |   0.988 |    1.744 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

