1. Gate logic is also called as
a) transistor logic
b) switch logic
c) complementary logic
d) restoring logic
d
2. Both NAND and NOR gates can be used in gate logic.
a) true
b) false
a
3. The CMOS inverter has _____ power dissipation.
a) low
b) more
c) no
d) very less
c
4. As the number of inputs increases, the NAND gate delay
a) increases
b) decreases
c) does not vary
d) exponentially decreases
a
5. NAND gate delay can be given as
a) Ʈint
b) Ʈint/n
c) n*Ʈint
d) 2n*Ʈint
c
Join [email protected]
6. In CMOS NAND gate, p transistors are connected in
a) series
b) parallel
c) cascade
d) random
b
7. BiCMOS is used for ____ fan-out.
a) less
b) more
c) no
d) very less
b
8. Which can handle high capacitance load?
a) NAND
b) nMOS NAND
c) CMOS NAND
d) BiCMOS NAND
d
9. Which gate is faster?
a) AND
b) NAND
c) NOR
d) OR
c
10. For a pseudo nMOS design the impedance of pull up and pull down ratio is
a) 4:1
b) 1:4
c) 3:1
d) 1:3
c
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Switch Logic» Next - VLSI Questions and Answers – CMOS Logics 
