# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../449_Project.srcs/sources_1/new/Register.vhd" \
"../../../../449_Project.srcs/sim_1/new/register_sim.vhd" \

# Do not sort compile order
nosort
