Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 22 12:21:46 2019
| Host         : genlisea running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_control_sets -verbose -file PmodJSTK_Demo_control_sets_placed.rpt
| Design       : PmodJSTK_Demo
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      6 |            4 |
|      8 |            8 |
|     10 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |             162 |           29 |
| No           | Yes                   | No                     |              32 |            4 |
| Yes          | No                    | No                     |              20 |            4 |
| Yes          | No                    | Yes                    |             334 |           54 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |                    Enable Signal                   |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------+----------------------------------------+------------------+----------------+
| ~CLKOUT_0      |                                                    | DispCtrl/AR[0]                         |                1 |              2 |
| ~CLKOUT_0      | PmodJSTK_Int/SPI_Int/wSR_0                         | DispCtrl/AR[0]                         |                1 |              2 |
|  CLK_IBUF_BUFG |                                                    |                                        |                1 |              2 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD1/tmpSR[11]_i_1__0_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                2 |              6 |
|  DispCtrl/DCLK |                                                    |                                        |                2 |              6 |
|  genSndRec/CLK |                                                    | PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]_0[0] |                2 |              6 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD2/tmpSR[11]_i_1__1_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                2 |              6 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD1/tmpSR[15]_i_1__0_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                2 |              8 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD2/tmpSR[19]_i_1__1_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                1 |              8 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD1/tmpSR[23]_i_1__0_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                1 |              8 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD1/tmpSR[27]_i_1__0_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                2 |              8 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD2/tmpSR[23]_i_1__1_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                2 |              8 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD2/tmpSR[27]_i_1__1_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                2 |              8 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD1/tmpSR[19]_i_1__0_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                2 |              8 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD2/tmpSR[15]_i_1__1_n_0              | DispCtrl/BtoBCD2/AR[0]                 |                2 |              8 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD2/shiftCount0                       |                                        |                2 |             10 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD1/shiftCount0                       |                                        |                2 |             10 |
|  CLK_IBUF_BUFG |                                                    | DispCtrl/BtoBCD2/AR[0]                 |                2 |             12 |
| ~CLKOUT_0      | PmodJSTK_Int/SPI_Int/wSR_0                         | PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]_0[0] |                2 |             14 |
|  CLKOUT_0      | PmodJSTK_Int/SPI_Int/rSR                           | PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]_0[0] |                1 |             16 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD2/tmpSR[11]_i_1__1_n_0              | PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]_0[0] |                3 |             18 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD1/tmpSR[11]_i_1__0_n_0              | PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]_0[0] |                3 |             18 |
|  CLK_IBUF_BUFG |                                                    | DispCtrl/AR[0]                         |                4 |             22 |
|  DispCtrl/DCLK |                                                    | DispCtrl/AR[0]                         |                5 |             30 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD2/BCDOUT[15]_i_1__0_n_0             | DispCtrl/BtoBCD2/AR[0]                 |                4 |             32 |
|  CLK_IBUF_BUFG | DispCtrl/BtoBCD1/BCDOUT[15]_i_1_n_0                | DispCtrl/BtoBCD2/AR[0]                 |                5 |             32 |
|  CLK_IBUF_BUFG |                                                    | DispCtrl/clear                         |                4 |             32 |
| ~CLKOUT_0      |                                                    | PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]_0[0] |                8 |             40 |
| ~CLKOUT_0      | PmodJSTK_Int/SPI_Ctrl/FSM_onehot_STATE_reg_n_0_[4] | PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]_0[0] |                6 |             46 |
|  CLK_IBUF_BUFG |                                                    | PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]_0[0] |                7 |             50 |
| ~CLKOUT_0      | PmodJSTK_Int/SPI_Ctrl/tmpSR                        | PmodJSTK_Int/SPI_Ctrl/DOUT_reg[0]_0[0] |               11 |             80 |
+----------------+----------------------------------------------------+----------------------------------------+------------------+----------------+


