Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 23bdc9ad2f16410eb67dc21791a3dcd2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_1bit_tb_behav xil_defaultlib.full_adder_1bit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.full_adder_1bit [full_adder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder_1bit_tb
Built simulation snapshot full_adder_1bit_tb_behav
