<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - MMC3 on CPLD</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">MMC3 on CPLD</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=9&amp;t=11121">http://forums.nesdev.com/viewtopic.php?f=9&amp;t=11121</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>3</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Wed Mar 26, 2014 6:29 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I want to make the MMC3 mapper on CPLD (XC9572)<br />On the first step I tried to make the first part of CHR bank switching<br /><br />Here what I did so far :<br />I used a nand to decode CPU R/W, /ROMSEL, CPU A14, CPU A13, CPU A0 to generate a clock signal right on the STA $8000<br />Then I used a 74HC161 to latch the command number<br />Then I used a 74HC138 to decode the command number <br />Based on the output of the 138 buffers latch PPU A10 / PPU A11 / PPU A12 to make available the needed block of VRAM<br /><br />Decoding 8000 (100xxxxxxxxxxxx0) :<br />CPU R/W = 0<br />A15 = 1 , PHI2 = 1 --&gt; /ROMSEL = 0<br />A14 = 0<br />A13 = 0<br />A0 = 0<br /><br />Latching 8KB VRAM (PPU) :<br />2KB VRAM --&gt; $8000 (XXXX X000)<br />PPU A10 = CHR A10<br />PPU A11 = 0<br />PPU A12 = 0<br /><br />2KB VRAM --&gt;$8000 (XXXX X001)<br />PPU A10 = CHR A10<br />PPU A11 = 1<br />PPU A12 = 0<br /><br />1KB VRAM --&gt; $8000 (XXXX X010)<br />PPU A10 = 0<br />PPU A11 = 0<br />PPU A12 = 1<br /><br />1KB VRAM --&gt; $8000 (XXXX X011)<br />PPU A10 = 1<br />PPU A11 = 0<br />PPU A12 = 1<br /><br />1KB VRAM --&gt; $8000 (XXXX X100)<br />PPU A10 = 0<br />PPU A11 = 1<br />PPU A12 = 1<br /><br />1KB VRAM --&gt; $8000 (XXXX X101)<br />PPU A10 = 1<br />PPU A11 = 1<br />PPU A12 = 1<br /><br />Am I on the right direction?

		
			<br clear="all" /><br />

			<table class="tablebg" width="100%" cellspacing="1">
			<tr>
				<td><b class="genmed">Attachments: </b></td>
			</tr>
			
				<tr>
					<td>
			<a href="./download/file.php?id=1379&amp;mode=view"><img src="./download/file.php?id=1379&amp;t=1" alt="02.PNG" /></a><br />
			<span class="gensmall">02.PNG [ 21.84 KiB | Viewed 810 times ]</span>
		

		<br />
	</td>
				</tr>
			
				<tr>
					<td>
			<a href="./download/file.php?id=1378&amp;mode=view"><img src="./download/file.php?id=1378&amp;t=1" alt="01.PNG" /></a><br />
			<span class="gensmall">01.PNG [ 28.03 KiB | Viewed 810 times ]</span>
		

		<br />
	</td>
				</tr>
			
			</table>
		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Quietust</b> [ Wed Mar 26, 2014 10:44 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />The value you write to $8000 determines which actual bank register gets updated when you write to $8001, and those various bank registers are chosen based on the PPU address lines going into the PPU (whereas your schematic seems to show it using the value written to $8000).

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Wed Mar 26, 2014 12:52 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />This is a simple CHR Bank Switch :<br /><br />LDA #$00 --&gt; Command number<br />STA $8000 --&gt; Selects 2 * 1KB VROM page at PPU 0000 <br />LDA #$78 --&gt; CHR bank number<br />STA $8001 --&gt; Load 800h block of CHR (From 1E000 to 1E800) to PPU (From 0000 to 0800)<br /><br />I don't know how to split and select VROM page (STA $8000), someone help me please.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>tepples</b> [ Wed Mar 26, 2014 1:02 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />First you'll want to implement the Namco 108 family (mapper 206 and friends) because it's simpler. Then you can add the extra MMC3 logic (mirroring switch, WRAM decoding, IRQ, etc.) once you have that working.<br /><br />In any case, for N108 family functionality, you'll need a few dozen D flip-flops for eight bank numbers. $8000 bits 0-2 select which flip-flop to write to, controlling a decoder attached to the flip-flops' load inputs. $8001 writes to the selected flip-flop. Then you use muxes selected by PPU A12-A10 to select whether flip-flops associated with register 0, 1, 2, 3, 4, or 5 control CHR A15-A10 (or A17-A10 for MMC3).

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Wed Mar 26, 2014 2:03 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Thanks for the info but I really need the answer for this :<br />How is the 8KB VRAM page of PPU selected?<br />Can I just hijack its high address lines (PPU A12, A11, A10) just similar to CHR-ROM?<br />I am talking about right at the STA $8000 for selecting the VRAM page<br />How does PPU know what address is going to fill in? 0000 or 1000 ... 2000

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>HardWareMan</b> [ Sun Mar 30, 2014 7:50 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><a href="http://savepic.net/4982472.png" class="postlink"><img src="http://savepic.net/4982472m.png" alt="Image" /></a>

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Sun Mar 30, 2014 9:04 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />@ HardWareMan<br />This is awesome!<br />Did you test it?<br />How many macrocells does it need?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>HardWareMan</b> [ Sun Mar 30, 2014 7:33 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I did my own implementation. I'm using Altera and not Xilinx. But in general, the scheme is taken from someone's working draft of a project, maybe even PowerPack. You should remember this: MMC3 on this scheme contain 6 8-bit CHR registers (used only 7 bit of each register) and 2 6-bit PRG registers. Also it require about 15 registers for IRQ. Every single bit uses 1 CPLD's register.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>infiniteneslives</b> [ Sun Mar 30, 2014 10:50 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />The full blown MMC3 requires over 100 macrocells.  Somewhere around 120 depending on the implementation.<br /><br /><div class="quotetitle">FARID wrote:</div><div class="quotecontent">Thanks for the info but I really need the answer for this :<br />How is the 8KB VRAM page of PPU selected?<br />Can I just hijack its high address lines (PPU A12, A11, A10) just similar to CHR-ROM?<br />I am talking about right at the STA $8000 for selecting the VRAM page<br />How does PPU know what address is going to fill in? 0000 or 1000 ... 2000</div><br />I'm not sure if I understand your question, but the CHR-RAM and CHR-ROM implementation of the mmc3 is the same.  The PPU has no idea what's going on with the MMC3.  It just reads from the addresses it normally does when rendering and the MMC3 switches things around behind the scenes with respect to the PPU.  The mmc3 is a slave to the CPU.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Mon Mar 31, 2014 12:13 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />@ HardWareMan<br />Thank you<br /><br />@ infiniteneslives<br />I am talking about the VRAM which is inside of the PPU, not CHR-RAM<br />Am I saying the wrong name?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>infiniteneslives</b> [ Mon Mar 31, 2014 12:22 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">FARID wrote:</div><div class="quotecontent">@ infiniteneslives<br />I am talking about the VRAM which is inside of the PPU, not CHR-RAM<br />Am I saying the wrong name?</div><br /><br />That's what I figured.  People typically call it VRAM on the famicom, but it's still ambiguous IMO.  Although VRAM (aka CIRAM, aka NT/AT RAM) isn't inside the PPU, it's on the main board though.  But you mention 8KB..  VRAM/CIRAM is 2KB.  CHR-RAM is typically 8KB, that's why I thought you might have been asking about CHR-RAM.<br /><br />I believe your question is actually to do with mirroring control.  Although I still don't understand your question.  There isn't really anything too special about the MMC3's method of mirroring control compared to other ASIC mappers with switchable mirroring.  The mapper controls mirroring with the VRAM/CIRAM A10 pin.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Mon Mar 31, 2014 1:41 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Look that this (Page 16) :<br /><a href="http://nesdev.com/NESDoc.pdf" class="postlink">Nintendo Entertainment System Documentation v1.0 by Patrick Diskin</a><br /><br />It says :<br />The PPU has its own memory, known as VRAM (Video RAM). Like the CPU, the PPU can also address 64 KB of memory although it only has 16 KB of physical RAM ....<br /><br />I said 8KB because I am referring to the pattern table area from $0000 ~ $1FFF<br />I want to know how can I split that area?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>infiniteneslives</b> [ Mon Mar 31, 2014 2:40 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Sounds like you're mixing things up.  That doc is okay for some light reading and gaining basic understanding of the NES.  <br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">It says :<br />The PPU has its own memory, known as VRAM (Video RAM).</div> Yes, true.  Like I said though that RAM is on the main board, not inside the PPU.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">Like the CPU, the PPU can also address 64 KB of memory </div>FALSE, the PPU has no A14 nor A15.  The PPU can only address 16KBYTE of memory.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">although it only has 16 KB of physical RAM ....</div>Also FALSE.  Well perhaps just bad notation.  The NES has 2KB (BYTES) of VRAM/CIRAM which is 16Kb (bits).  They improperly used big B instead of small b..<br /><br />I recommend the wiki as a more solid reference.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">I said 8KB because I am referring to the pattern table area from $0000 ~ $1FFF<br />I want to know how can I split that area?</div>  And now you're talking about CHR-RAM on the cartridge which is used for Pattern Tables.  You're not talking about VRAM/CIRAM on the NES main board which that doc is talking about.  VRAM/CIRAM on the NES main board is used for Name and Attribute Tables.  Cartridge CHR-RAM/ROM is used for Pattern Tables.<br /><br />In any event you want to have 1KB bankswitching, so the mapper will have to control CHR A10 and up.  That's the high level answer to your question.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>FARID</b> [ Mon Mar 31, 2014 4:59 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />@ infiniteneslives<br />Thank you for clarification<br />People says something about official docs!<br />Where are these official docs?<br />Can you introduce me some up to date and reliable source? (other than wiki)

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>tepples</b> [ Mon Mar 31, 2014 6:30 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: MMC3 on CPLD</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />The official Famicom docs are in Japanese, and the translations Nintendo provided to licensed developers were horrid. A lot of developers outside Japan ended up relying on reverse engineering to figure out how the PPU worked. (Source: posts by Andrew Davie, who worked on <em>The Three Stooges</em>, to the nesdev Yahoo! Group) Besides, I don't think anyone here has the legal right to distribute copies of the official docs to the public.

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>3</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>