0.6
2019.2
Nov  6 2019
21:57:16
F:/FPGA/FPGA/LED_1to4/LED_1to4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
F:/FPGA/FPGA/LED_1to4/LED_1to4.srcs/sources_1/new/led_1to4.v,1685675829,verilog,,,,led_1to4,,,,,,,,
