v 20110115 2
B 45600 20300 33100 46800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 77900 65900 9 90 1 0 180 0 1
SOCGEN     A design for reuse environment
T 77700 61500 9 50 1 0 180 0 16
Free opensourced toolkit and libraries for creating SoC designs
Available on opencores.org  [Project:  socgen]
IP-Xact based toolflow promoting easy exchange of ip between users
Correct by construction design methodology
Separate design view for each toolflow
Easy to retarget designs into different processes
Builds verilog files from ip-xact descriptions
Prevents name space collisions from module names and verilog `(tic) macros
Packages each component into single library file
Eliminates search paths
Supports IP-Xact  bus definitions

Icarus verilog simulation suites       Code Coverage using Covered
RTL checking using Verilator              Synthesys using Xilinx WebPack
Fizzim State Machine tool                   Control and status register generator

T 46000 41300 9 30 1 0 0 0 1
SOCGEN
T 47900 40000 9 30 1 0 0 0 1
DOC
T 47900 39400 9 30 1 0 0 0 1
TOOLS
T 49500 38700 9 30 1 0 0 0 1
BIN
T 47900 37400 9 30 1 0 0 0 1
PROJECTS
T 49500 36700 9 30 1 0 0 0 1
VENDOR1
T 49500 38100 9 30 1 0 0 0 1
INSTALL
T 50600 36000 9 30 1 0 0 0 1
LIBRARY1
T 52100 35300 9 30 1 0 0 0 1
IP
T 52400 34500 9 30 1 0 0 0 1
COMPONENT
T 52400 33000 9 30 1 0 0 0 1
PROGRAM
T 51900 33700 9 30 1 0 0 0 1
SW
T 57200 41200 9 30 1 0 0 0 1
WORK
T 58700 40300 9 30 1 0 0 0 1
LIBRARY
T 60500 39700 9 30 1 0 0 0 1
IP
T 60700 39000 9 30 1 0 0 0 1
COMPONENT
T 61900 37800 9 30 1 0 0 0 1
RTL
T 63200 37100 9 30 1 0 0 0 1
XML
T 63200 35000 9 30 1 0 0 0 1
VERILOG
T 63200 34300 9 30 1 0 0 0 1
VIEWS
T 63300 33600 9 30 1 0 0 0 1
FSM
T 61900 32800 9 30 1 0 0 0 1
SIM
T 61900 38400 9 30 1 0 0 0 1
IP-XACT
T 63200 32000 9 30 1 0 0 0 1
XML
T 63200 30900 9 30 1 0 0 0 1
ICARUS
T 63900 30200 9 30 1 0 0 0 1
COMP_VER_CFG_TEST
T 63200 29500 9 30 1 0 0 0 1
COV
T 63200 28200 9 30 1 0 0 0 1
LINT
T 63200 26900 9 30 1 0 0 0 1
VERILOG
T 61900 25600 9 30 1 0 0 0 1
SYN
T 62800 25000 9 30 1 0 0 0 1
ISE
T 63400 24400 9 30 1 0 0 0 1
COMP_VER_CFG
T 64000 36300 9 30 1 0 0 0 1
COMP_VER_CFG.XML
T 64000 35700 9 30 1 0 0 0 1
COMP_VER_CFG.DESIGN.XML
T 60300 23300 9 30 1 0 0 0 1
CHILDREN
T 62200 22700 9 30 1 0 0 0 1
LIBRARY
L 47600 41200 47600 31700 3 0 0 0 -1 -1
L 49300 39300 49300 38100 3 0 0 0 -1 -1
L 49300 37300 49300 36600 3 0 0 0 -1 -1
L 50600 36600 50600 35800 3 0 0 0 -1 -1
L 51700 35900 51700 32200 3 0 0 0 -1 -1
L 52300 35300 52300 34300 3 0 0 0 -1 -1
L 52300 33600 52300 32600 3 0 0 0 -1 -1
T 48000 31400 9 30 1 0 0 0 1
WORK
L 58500 41000 58500 22700 3 0 0 0 -1 -1
L 61800 38900 61800 24500 3 0 0 0 -1 -1
L 63100 37800 63100 33600 3 0 0 0 -1 -1
L 63100 32600 63100 26900 3 0 0 0 -1 -1
T 63900 31500 9 30 1 0 0 0 1
COMP_VER_TB
T 63900 28900 9 30 1 0 0 0 1
COMP_VER_TB
T 63900 27600 9 30 1 0 0 0 1
COMP_VER_TB
L 60200 40300 60200 22700 3 0 0 0 -1 -1
L 45600 64300 78700 64300 3 0 0 0 -1 -1
L 45600 63900 78700 63900 3 0 0 0 -1 -1
