# Parameterized_FIFO
Built an RTL design for Parameterized synchronous FIFO. It is a customizable digital circuit that stores data in the order it is received, operating on a shared clock signal. It allows configuration of parameters like data width and depth, making it adaptable for various applications. The design includes status flags like â€œfull"  and "empty"
