Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\pasca\Code\verbose-carnival\DE2_115_QSYS.qsys --block-symbol-file --output-directory=C:\Users\pasca\Code\verbose-carnival\DE2_115_QSYS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading verbose-carnival/DE2_115_QSYS.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding i2c_opencores_camera [i2c_opencores 13.0]
Warning: i2c_opencores_camera: Component type i2c_opencores is not in the library
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 13.0]
Warning: i2c_opencores_mipi: Component type i2c_opencores is not in the library
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 16.1]
Progress: Parameterizing module led
Progress: Adding nios2_qsys [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: DE2_115_QSYS.i2c_opencores_camera: Component i2c_opencores 13.0 not found or could not be instantiated
Error: DE2_115_QSYS.i2c_opencores_mipi: Component i2c_opencores 13.0 not found or could not be instantiated
Info: DE2_115_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\pasca\Code\verbose-carnival\DE2_115_QSYS.qsys --synthesis=VERILOG --output-directory=C:\Users\pasca\Code\verbose-carnival\DE2_115_QSYS\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading verbose-carnival/DE2_115_QSYS.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding i2c_opencores_camera [i2c_opencores 13.0]
Warning: i2c_opencores_camera: Component type i2c_opencores is not in the library
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 13.0]
Warning: i2c_opencores_mipi: Component type i2c_opencores is not in the library
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 16.1]
Progress: Parameterizing module led
Progress: Adding nios2_qsys [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: DE2_115_QSYS.i2c_opencores_camera: Component i2c_opencores 13.0 not found or could not be instantiated
Error: DE2_115_QSYS.i2c_opencores_mipi: Component i2c_opencores 13.0 not found or could not be instantiated
Info: DE2_115_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: DE2_115_QSYS: Generating DE2_115_QSYS "DE2_115_QSYS" for QUARTUS_SYNTH
Error: null
