<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_Test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ALU_design.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_design.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="ALU_design.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="ALU_design.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_design.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="ALU_design.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="ALU_design.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_design.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ALU_design.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_design.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ALU_design.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="ALU_design.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_design.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU_design.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_design.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_design.syr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU_design.tim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU_design.tspec"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="ALU_design.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU_design.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_design.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU_design_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_design_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="ALU_design_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_design_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ALU_design_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_design_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_design_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_design_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Arithmetic_component.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="Arithmetic_component.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="Arithmetic_component.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="Arithmetic_component.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="Arithmetic_component.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Arithmetic_component.ngd"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Arithmetic_component.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="Arithmetic_component.pnx"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Arithmetic_component.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="Arithmetic_component.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Arithmetic_component.xml"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Arithmetic_component_build.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="Arithmetic_component_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Arithmetic_component_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Arithmetic_component_pad.csv"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MUX_2x1.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="MUX_2x1.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="MUX_2x1.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="MUX_2x1.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="MUX_2x1.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MUX_2x1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MUX_2x1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MUX_2x1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="MUX_2x1.pnx"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MUX_2x1.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="MUX_2x1.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MUX_2x1.xml"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MUX_2x1_build.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="MUX_2x1_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MUX_2x1_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MUX_2x1_pad.csv"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="logic_unit.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="logic_unit.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="logic_unit.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="logic_unit.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="logic_unit.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="logic_unit.ngd"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="logic_unit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="logic_unit.pnx"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="logic_unit.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="logic_unit.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="logic_unit.xml"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="logic_unit_build.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="logic_unit_html"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="logic_unit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logic_unit_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="logic_unit_pad.csv"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="shift_unit.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="shift_unit.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="shift_unit.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="shift_unit.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="shift_unit.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="shift_unit.ngd"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="shift_unit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="shift_unit.pnx"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="shift_unit.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="shift_unit.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="shift_unit.xml"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="shift_unit_build.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="shift_unit_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shift_unit_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="shift_unit_pad.csv"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1681811712" xil_pn:name="TRANEXT_compLibraries_CPLD" xil_pn:prop_ck="660121160806305683" xil_pn:start_ts="1681811712">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682414310" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1682414310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682416287" xil_pn:in_ck="-9033634614977890122" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1682416287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_Test.vhd"/>
      <outfile xil_pn:name="ALU_design.vhd"/>
      <outfile xil_pn:name="Arithmetic_component.vhd"/>
      <outfile xil_pn:name="MUX_2x1.vhd"/>
      <outfile xil_pn:name="logic_unit.vhd"/>
      <outfile xil_pn:name="shift_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1682416299" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="912920170250547265" xil_pn:start_ts="1682416299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682416287" xil_pn:in_ck="-9033634614977890122" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1682416287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_Test.vhd"/>
      <outfile xil_pn:name="ALU_design.vhd"/>
      <outfile xil_pn:name="Arithmetic_component.vhd"/>
      <outfile xil_pn:name="MUX_2x1.vhd"/>
      <outfile xil_pn:name="logic_unit.vhd"/>
      <outfile xil_pn:name="shift_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1682416302" xil_pn:in_ck="-9033634614977890122" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3393031902783627946" xil_pn:start_ts="1682416299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_Test_beh.prj"/>
      <outfile xil_pn:name="ALU_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1682416302" xil_pn:in_ck="6173915497917225520" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5603159599883290615" xil_pn:start_ts="1682416302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1681809348" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1681809348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1681813677" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4227992439398626012" xil_pn:start_ts="1681813677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682416254" xil_pn:in_ck="-603918000034800923" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="2289696567682994286" xil_pn:start_ts="1682416248">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_design.cmd_log"/>
      <outfile xil_pn:name="ALU_design.lso"/>
      <outfile xil_pn:name="ALU_design.ngc"/>
      <outfile xil_pn:name="ALU_design.ngr"/>
      <outfile xil_pn:name="ALU_design.prj"/>
      <outfile xil_pn:name="ALU_design.stx"/>
      <outfile xil_pn:name="ALU_design.syr"/>
      <outfile xil_pn:name="ALU_design.xst"/>
      <outfile xil_pn:name="ALU_design_envsettings.html"/>
      <outfile xil_pn:name="ALU_design_summary.html"/>
      <outfile xil_pn:name="ALU_design_vhdl.prj"/>
      <outfile xil_pn:name="ALU_design_xst.xrpt"/>
      <outfile xil_pn:name="MUX_2x1.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1681813732" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8962249502095100079" xil_pn:start_ts="1681813732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1682416257" xil_pn:in_ck="1033421188825515585" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="8764765336521535190" xil_pn:start_ts="1682416254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_design.bld"/>
      <outfile xil_pn:name="ALU_design.cmd_log"/>
      <outfile xil_pn:name="ALU_design.ngd"/>
      <outfile xil_pn:name="ALU_design_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="xlnx_auto_0_xdb"/>
    </transform>
    <transform xil_pn:end_ts="1682416268" xil_pn:in_ck="-2790155079896841704" xil_pn:name="TRANEXT_vm6File_xa9500xl" xil_pn:prop_ck="-1682088443657251651" xil_pn:start_ts="1682416257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_design.gyd"/>
      <outfile xil_pn:name="ALU_design.mfd"/>
      <outfile xil_pn:name="ALU_design.nga"/>
      <outfile xil_pn:name="ALU_design.pad"/>
      <outfile xil_pn:name="ALU_design.pnx"/>
      <outfile xil_pn:name="ALU_design.rpt"/>
      <outfile xil_pn:name="ALU_design.tim"/>
      <outfile xil_pn:name="ALU_design.tspec"/>
      <outfile xil_pn:name="ALU_design.vm6"/>
      <outfile xil_pn:name="ALU_design.xml"/>
      <outfile xil_pn:name="ALU_design_build.xml"/>
      <outfile xil_pn:name="ALU_design_html"/>
      <outfile xil_pn:name="ALU_design_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1682416270" xil_pn:in_ck="-1257615297619513544" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="1356632172457111969" xil_pn:start_ts="1682416268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_design.jed"/>
    </transform>
    <transform xil_pn:end_ts="1682416268" xil_pn:in_ck="-1257615297619513544" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1682416267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
