
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.08

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ parallel_out[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.38    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: parallel_in[0] (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ parallel_in[0] (in)
                                         parallel_in[0] (net)
                  0.00    0.00    0.20 ^ _41_/A1 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.04    0.04    0.24 v _41_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _13_ (net)
                  0.04    0.00    0.24 v _43_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.06    0.10    0.34 ^ _43_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _00_ (net)
                  0.06    0.00    0.34 ^ parallel_out[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.34   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ parallel_out[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: parallel_out[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.06    0.36    0.36 v parallel_out[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         parallel_out[3] (net)
                  0.06    0.00    0.36 v _48_/A0 (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.05    0.26    0.62 v _48_/X (sky130_fd_sc_hd__mux2_4)
                                         _18_ (net)
                  0.05    0.00    0.62 v _49_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.11    0.12    0.74 ^ _49_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _19_ (net)
                  0.11    0.00    0.74 ^ _51_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.06    0.80 v _51_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _02_ (net)
                  0.05    0.00    0.80 v parallel_out[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.80   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ parallel_out[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  4.08   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.03    0.30    0.70    0.90 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.30    0.00    0.90 ^ parallel_out[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.90   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ parallel_out[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.15    5.15   library recovery time
                                  5.15   data required time
-----------------------------------------------------------------------------
                                  5.15   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  4.25   slack (MET)


Startpoint: parallel_out[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.06    0.36    0.36 v parallel_out[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         parallel_out[3] (net)
                  0.06    0.00    0.36 v _48_/A0 (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.05    0.26    0.62 v _48_/X (sky130_fd_sc_hd__mux2_4)
                                         _18_ (net)
                  0.05    0.00    0.62 v _49_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.11    0.12    0.74 ^ _49_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _19_ (net)
                  0.11    0.00    0.74 ^ _51_/A2 (sky130_fd_sc_hd__o21ai_1)
     1    0.00    0.05    0.06    0.80 v _51_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _02_ (net)
                  0.05    0.00    0.80 v parallel_out[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.80   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ parallel_out[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  4.08   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.72e-05   5.75e-06   9.99e-11   8.29e-05  66.8%
Combinational          2.86e-05   1.27e-05   1.64e-10   4.12e-05  33.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.06e-04   1.84e-05   2.64e-10   1.24e-04 100.0%
                          85.2%      14.8%       0.0%
