{
    "LexVerilog.cpp": {
        "modified": "2017-05-31 21:55:18.531040",
        "size": "11.17KB",
        "md5": "26445f055a8703ce987415f36381310f",
        "sha256": "0101bad9c125268697deb264a5832b7cf9cc053aab552dd459a6ab9a1800375e"
    },
    "Metadata": {
        "Content-Encoding": "windows-1252",
        "Content-Type": "text/plain; charset=windows-1252",
        "X-Parsed-By": [
            "org.apache.tika.parser.DefaultParser",
            "org.apache.tika.parser.csv.TextAndCSVParser"
        ],
        "X-TIKA:content_handler": "ToTextContentHandler",
        "X-TIKA:embedded_depth": "0",
        "X-TIKA:parse_time_millis": "1",
        "resourceName": "b'LexVerilog.cpp'"
    }
}