// Seed: 1768089594
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri1 id_8
);
  assign id_5 = 1;
  wire id_10;
  logic [7:0] id_11;
  assign id_11[1] = id_3;
endmodule
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    input wor id_7
    , id_15,
    output tri0 id_8,
    input wire module_1,
    input wand id_10,
    input tri0 id_11,
    output supply0 id_12,
    output supply1 id_13
);
  assign id_12 = 1;
  module_0(
      id_12, id_10, id_12, id_6, id_4, id_8, id_13, id_7, id_11
  );
endmodule
