<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>max_pool</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>max_pool</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>10.580</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>18414</Best-caseLatency>
<Average-caseLatency>18414</Average-caseLatency>
<Worst-caseLatency>18414</Worst-caseLatency>
<PipelineInitiationInterval>18415</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Row_Loop>
<Name>Row_Loop</Name>
<TripCount>13</TripCount>
<Latency>3068</Latency>
<IterationLatency>236</IterationLatency>
<PipelineDepth>236</PipelineDepth>
<Col_Loop>
<Name>Col_Loop</Name>
<TripCount>13</TripCount>
<Latency>234</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Pool_Row_Loop>
<Name>Pool_Row_Loop</Name>
<TripCount>2</TripCount>
<Latency>16</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Pool_Col_Loop>
<Name>Pool_Col_Loop</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Pool_Col_Loop>
</Pool_Row_Loop>
</Col_Loop>
</Row_Loop>
<Row_Loop>
<Name>Row_Loop</Name>
<TripCount>13</TripCount>
<Latency>3068</Latency>
<IterationLatency>236</IterationLatency>
<PipelineDepth>236</PipelineDepth>
<Col_Loop>
<Name>Col_Loop</Name>
<TripCount>13</TripCount>
<Latency>234</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Pool_Row_Loop>
<Name>Pool_Row_Loop</Name>
<TripCount>2</TripCount>
<Latency>16</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Pool_Col_Loop>
<Name>Pool_Col_Loop</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Pool_Col_Loop>
</Pool_Row_Loop>
</Col_Loop>
</Row_Loop>
<Row_Loop>
<Name>Row_Loop</Name>
<TripCount>13</TripCount>
<Latency>3068</Latency>
<IterationLatency>236</IterationLatency>
<PipelineDepth>236</PipelineDepth>
<Col_Loop>
<Name>Col_Loop</Name>
<TripCount>13</TripCount>
<Latency>234</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Pool_Row_Loop>
<Name>Pool_Row_Loop</Name>
<TripCount>2</TripCount>
<Latency>16</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Pool_Col_Loop>
<Name>Pool_Col_Loop</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Pool_Col_Loop>
</Pool_Row_Loop>
</Col_Loop>
</Row_Loop>
<Row_Loop>
<Name>Row_Loop</Name>
<TripCount>13</TripCount>
<Latency>3068</Latency>
<IterationLatency>236</IterationLatency>
<PipelineDepth>236</PipelineDepth>
<Col_Loop>
<Name>Col_Loop</Name>
<TripCount>13</TripCount>
<Latency>234</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Pool_Row_Loop>
<Name>Pool_Row_Loop</Name>
<TripCount>2</TripCount>
<Latency>16</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Pool_Col_Loop>
<Name>Pool_Col_Loop</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Pool_Col_Loop>
</Pool_Row_Loop>
</Col_Loop>
</Row_Loop>
<Row_Loop>
<Name>Row_Loop</Name>
<TripCount>13</TripCount>
<Latency>3068</Latency>
<IterationLatency>236</IterationLatency>
<PipelineDepth>236</PipelineDepth>
<Col_Loop>
<Name>Col_Loop</Name>
<TripCount>13</TripCount>
<Latency>234</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Pool_Row_Loop>
<Name>Pool_Row_Loop</Name>
<TripCount>2</TripCount>
<Latency>16</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Pool_Col_Loop>
<Name>Pool_Col_Loop</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Pool_Col_Loop>
</Pool_Row_Loop>
</Col_Loop>
</Row_Loop>
<Row_Loop>
<Name>Row_Loop</Name>
<TripCount>13</TripCount>
<Latency>3068</Latency>
<IterationLatency>236</IterationLatency>
<PipelineDepth>236</PipelineDepth>
<Col_Loop>
<Name>Col_Loop</Name>
<TripCount>13</TripCount>
<Latency>234</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Pool_Row_Loop>
<Name>Pool_Row_Loop</Name>
<TripCount>2</TripCount>
<Latency>16</Latency>
<IterationLatency>8</IterationLatency>
<PipelineDepth>8</PipelineDepth>
<Pool_Col_Loop>
<Name>Pool_Col_Loop</Name>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Pool_Col_Loop>
</Pool_Row_Loop>
</Col_Loop>
</Row_Loop>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>0</DSP48E>
<FF>861</FF>
<LUT>2824</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>max_pool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>max_pool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>max_pool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>max_pool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>max_pool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>max_pool</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv_out_address0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_ce0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_q0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>max_pool_out_address0</name>
<Object>max_pool_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>max_pool_out_ce0</name>
<Object>max_pool_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>max_pool_out_we0</name>
<Object>max_pool_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>max_pool_out_d0</name>
<Object>max_pool_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
