static inline struct V_1 * F_1 ( struct V_2 * V_3 )\r\n{\r\nreturn F_2 ( V_3 , struct V_1 , V_3 ) ;\r\n}\r\nstatic int F_3 ( struct V_2 * V_3 , unsigned V_4 )\r\n{\r\nint V_5 = V_3 -> V_6 + V_4 ;\r\nreturn F_4 ( V_5 ) ;\r\n}\r\nstatic void F_5 ( struct V_2 * V_3 , unsigned V_4 )\r\n{\r\nint V_5 = V_3 -> V_6 + V_4 ;\r\nF_6 ( V_5 ) ;\r\n}\r\nstatic int F_7 ( struct V_2 * V_3 , unsigned V_4 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nreturn F_8 ( F_9 ( V_4 , V_7 ) ) & F_10 ( V_4 ) ;\r\n}\r\nstatic void F_11 ( struct V_2 * V_3 , unsigned V_4 , int V_8 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nunsigned long V_9 ;\r\nT_1 V_10 ;\r\nF_12 ( V_9 ) ;\r\nV_10 = F_8 ( F_9 ( V_4 , V_11 ) ) ;\r\nif ( V_8 )\r\nF_13 ( V_10 | F_10 ( V_4 ) , F_9 ( V_4 , V_11 ) ) ;\r\nelse\r\nF_13 ( V_10 & ~ F_10 ( V_4 ) , F_9 ( V_4 , V_11 ) ) ;\r\nF_14 ( V_9 ) ;\r\n}\r\nstatic int F_15 ( struct V_2 * V_3 , unsigned V_4 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nunsigned long V_9 ;\r\nT_1 V_10 ;\r\nF_12 ( V_9 ) ;\r\nV_10 = F_8 ( F_9 ( V_4 , V_12 ) ) ;\r\nV_10 &= ~ ( V_13 << ( ( V_4 & 0x07 ) << 1 ) ) ;\r\nF_13 ( V_10 , F_9 ( V_4 , V_12 ) ) ;\r\nF_14 ( V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_2 * V_3 , unsigned V_4 ,\r\nint V_8 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nunsigned long V_9 ;\r\nT_1 V_14 ;\r\nT_1 V_10 ;\r\nF_12 ( V_9 ) ;\r\nV_10 = F_8 ( F_9 ( V_4 , V_12 ) ) ;\r\nV_14 = V_10 & ( V_13 <<\r\n( ( V_4 & 0x07 ) << 1 ) ) ;\r\nif ( V_14 == 0 ) {\r\nV_10 &= ~ ( V_13 <<\r\n( ( V_4 & 0x07 ) << 1 ) ) ;\r\nV_10 |= ( V_15\r\n<< ( ( V_4 & 0x07 ) << 1 ) ) ;\r\nF_13 ( V_10 , F_9 ( V_4 , V_12 ) ) ;\r\n}\r\nF_11 ( V_3 , V_4 , V_8 ) ;\r\nF_14 ( V_9 ) ;\r\nreturn 0 ;\r\n}\r\nint F_17 ( struct V_2 * V_3 ,\r\nunsigned V_4 ,\r\nunsigned long * V_16 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nenum V_17 V_18 = (enum V_17 ) * V_16 ;\r\nbool V_19 ;\r\nT_1 V_20 ;\r\nV_19 = ! ! ( F_8 ( F_9 ( V_4 , V_21 ) ) & F_10 ( V_4 ) ) ;\r\nV_20 = F_8 ( F_9 ( V_4 , V_12 ) ) ;\r\nV_20 &= ( V_13 << ( ( V_4 & 0x07 ) << 1 ) ) ;\r\nV_20 >>= ( ( V_4 & 0x07 ) << 1 ) ;\r\nswitch ( V_18 ) {\r\ncase V_22 :\r\n* V_16 = 0 ;\r\nif ( V_19 )\r\nreturn 0 ;\r\nelse\r\nreturn - V_23 ;\r\nbreak;\r\ncase V_24 :\r\n* V_16 = 0 ;\r\nif ( ! V_19 )\r\nreturn 0 ;\r\nelse\r\nreturn - V_23 ;\r\nbreak;\r\ncase V_25 :\r\n* V_16 = 0 ;\r\nif ( V_20 == V_15 )\r\nreturn 0 ;\r\nelse\r\nreturn - V_23 ;\r\nbreak;\r\ncase V_26 :\r\n* V_16 = 0 ;\r\nif ( V_20 == V_27 )\r\nreturn 0 ;\r\nelse\r\nreturn - V_23 ;\r\nbreak;\r\ncase V_28 :\r\n* V_16 = 0 ;\r\nif ( V_20 == V_29 )\r\nreturn 0 ;\r\nelse\r\nreturn - V_23 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn - V_30 ;\r\n}\r\nint F_18 ( struct V_2 * V_3 , unsigned V_4 ,\r\nenum V_17 V_18 )\r\n{\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nunsigned long V_9 ;\r\nT_1 V_10 ;\r\nF_12 ( V_9 ) ;\r\nswitch ( V_18 ) {\r\ncase V_31 :\r\ncase V_22 :\r\nV_10 = F_8 ( F_9 ( V_4 , V_21 ) ) ;\r\nF_13 ( V_10 | F_10 ( V_4 ) , F_9 ( V_4 , V_21 ) ) ;\r\nbreak;\r\ncase V_24 :\r\nV_10 = F_8 ( F_9 ( V_4 , V_21 ) ) ;\r\nF_13 ( V_10 & ~ F_10 ( V_4 ) , F_9 ( V_4 , V_21 ) ) ;\r\nbreak;\r\ncase V_25 :\r\nV_10 = F_8 ( F_9 ( V_4 , V_12 ) ) ;\r\nV_10 &= ~ ( V_13\r\n<< ( ( V_4 & 0x07 ) << 1 ) ) ;\r\nV_10 |= ( V_15\r\n<< ( ( V_4 & 0x07 ) << 1 ) ) ;\r\nF_13 ( V_10 , F_9 ( V_4 , V_12 ) ) ;\r\nbreak;\r\ncase V_26 :\r\nV_10 = F_8 ( F_9 ( V_4 , V_12 ) ) ;\r\nV_10 &= ~ ( V_13\r\n<< ( ( V_4 & 0x07 ) << 1 ) ) ;\r\nV_10 |= ( V_27\r\n<< ( ( V_4 & 0x07 ) << 1 ) ) ;\r\nF_13 ( V_10 , F_9 ( V_4 , V_12 ) ) ;\r\nbreak;\r\ncase V_28 :\r\nV_10 = F_8 ( F_9 ( V_4 , V_12 ) ) ;\r\nV_10 &= ~ ( V_13\r\n<< ( ( V_4 & 0x07 ) << 1 ) ) ;\r\nV_10 |= ( V_29\r\n<< ( ( V_4 & 0x07 ) << 1 ) ) ;\r\nF_13 ( V_10 , F_9 ( V_4 , V_12 ) ) ;\r\nbreak;\r\ndefault:\r\nF_14 ( V_9 ) ;\r\nF_19 ( V_5 -> V_32 , L_1 ) ;\r\nreturn - V_23 ;\r\n}\r\nF_14 ( V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_20 ( struct V_1 * V_5 , unsigned V_4 )\r\n{\r\nT_1 V_10 ;\r\nV_10 = F_8 ( F_9 ( V_4 , V_33 ) ) ;\r\nif ( F_7 ( & V_5 -> V_3 , V_4 ) ) {\r\nF_13 ( V_10 & ~ F_10 ( V_4 ) , F_9 ( V_4 , V_33 ) ) ;\r\nF_21 ( V_5 -> V_32 , L_2 ,\r\nV_4 ) ;\r\n} else {\r\nF_13 ( V_10 | F_10 ( V_4 ) , F_9 ( V_4 , V_33 ) ) ;\r\nF_21 ( V_5 -> V_32 , L_3 ,\r\nV_4 ) ;\r\n}\r\n}\r\nstatic int F_22 ( struct V_34 * V_35 , unsigned V_36 )\r\n{\r\nstruct V_2 * V_3 = F_23 ( V_35 ) ;\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_37 * V_38 = & V_5 -> V_39 [ V_35 -> V_40 >> 3 ] ;\r\nint V_4 = V_35 -> V_40 ;\r\nT_1 V_10 ;\r\nif ( ( V_36 & V_41 ) &&\r\n( V_36 & V_42 ) ) {\r\nF_21 ( V_5 -> V_32 ,\r\nL_4 ,\r\nV_4 ) ;\r\nV_38 -> V_43 |= F_10 ( V_4 ) ;\r\nF_20 ( V_5 , V_4 ) ;\r\n} else if ( V_36 & V_41 ) {\r\nF_21 ( V_5 -> V_32 , L_5 ,\r\nV_4 ) ;\r\nV_10 = F_8 ( F_9 ( V_4 , V_33 ) ) ;\r\nF_13 ( V_10 | F_10 ( V_4 ) , F_9 ( V_4 , V_33 ) ) ;\r\nV_38 -> V_43 &= ~ F_10 ( V_4 ) ;\r\n} else if ( V_36 & V_42 ) {\r\nF_21 ( V_5 -> V_32 , L_6 ,\r\nV_4 ) ;\r\nV_10 = F_8 ( F_9 ( V_4 , V_33 ) ) ;\r\nF_13 ( V_10 & ~ F_10 ( V_4 ) , F_9 ( V_4 , V_33 ) ) ;\r\nV_38 -> V_43 &= ~ F_10 ( V_4 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_24 ( struct V_34 * V_35 )\r\n{\r\nstruct V_2 * V_3 = F_23 ( V_35 ) ;\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_37 * V_38 = & V_5 -> V_39 [ V_35 -> V_40 >> 3 ] ;\r\nint V_4 = V_35 -> V_40 ;\r\nT_1 V_10 ;\r\nunsigned long V_9 ;\r\nF_21 ( V_5 -> V_32 , L_7 ,\r\nV_35 -> V_40 , V_38 -> V_44 , V_4 ) ;\r\nF_12 ( V_9 ) ;\r\nV_10 = F_8 ( F_9 ( V_4 , V_45 ) ) ;\r\nF_13 ( V_10 | F_10 ( V_4 ) , F_9 ( V_4 , V_45 ) ) ;\r\nF_14 ( V_9 ) ;\r\n}\r\nstatic void F_25 ( struct V_34 * V_35 )\r\n{\r\nstruct V_2 * V_3 = F_23 ( V_35 ) ;\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nint V_4 = V_35 -> V_40 ;\r\nT_1 V_10 ;\r\nunsigned long V_9 ;\r\nF_12 ( V_9 ) ;\r\nV_10 = F_8 ( F_9 ( V_4 , V_45 ) ) ;\r\nF_13 ( V_10 & ~ F_10 ( V_4 ) , F_9 ( V_4 , V_45 ) ) ;\r\nF_14 ( V_9 ) ;\r\n}\r\nstatic void F_26 ( unsigned V_46 , struct V_47 * V_48 )\r\n{\r\nstruct V_49 * V_50 = F_27 ( V_46 ) ;\r\nstruct V_2 * V_3 = F_28 ( V_46 ) ;\r\nstruct V_1 * V_5 = F_1 ( V_3 ) ;\r\nstruct V_37 * V_38 = & V_5 -> V_39 [ V_46 - V_3 -> V_6 ] ;\r\nint V_51 = V_38 -> V_52 << 3 ;\r\nunsigned long V_10 ;\r\nF_29 ( V_50 , V_48 ) ;\r\nV_10 = F_8 ( F_9 ( V_51 , V_53 ) ) ;\r\nV_10 &= 0xFFU ;\r\nF_13 ( V_10 , F_9 ( V_51 , V_53 ) ) ;\r\nif ( V_10 != 0 ) {\r\nint V_54 ;\r\nF_30 (irqoffset, &val, U300_GPIO_PINS_PER_PORT) {\r\nint V_4 = V_51 + V_54 ;\r\nint V_55 = F_31 ( V_3 -> V_56 , V_4 ) ;\r\nF_21 ( V_5 -> V_32 , L_8 ,\r\nV_55 , V_4 ) ;\r\nF_32 ( V_55 ) ;\r\nif ( V_38 -> V_43 & F_10 ( V_4 ) )\r\nF_20 ( V_5 , V_4 ) ;\r\n}\r\n}\r\nF_33 ( V_50 , V_48 ) ;\r\n}\r\nstatic void T_2 F_34 ( struct V_1 * V_5 ,\r\nint V_4 ,\r\nconst struct V_57 * V_58 )\r\n{\r\nif ( V_58 -> V_59 ) {\r\nF_16 ( & V_5 -> V_3 , V_4 , V_58 -> V_60 ) ;\r\nF_18 ( & V_5 -> V_3 , V_4 ,\r\nV_22 ) ;\r\nF_18 ( & V_5 -> V_3 , V_4 ,\r\nV_25 ) ;\r\nF_21 ( V_5 -> V_32 , L_9 ,\r\nV_4 , V_58 -> V_60 ) ;\r\n} else {\r\nF_15 ( & V_5 -> V_3 , V_4 ) ;\r\nF_11 ( & V_5 -> V_3 , V_4 , 0 ) ;\r\nF_18 ( & V_5 -> V_3 , V_4 , V_58 -> V_61 ) ;\r\nF_21 ( V_5 -> V_32 , L_10 ,\r\nV_4 , V_58 -> V_61 ) ;\r\n}\r\n}\r\nstatic void T_2 F_35 ( struct V_1 * V_5 )\r\n{\r\nint V_62 , V_63 ;\r\nfor ( V_62 = 0 ; V_62 < V_64 ; V_62 ++ ) {\r\nfor ( V_63 = 0 ; V_63 < 8 ; V_63 ++ ) {\r\nconst struct V_57 * V_58 ;\r\nint V_4 = ( V_62 * 8 ) + V_63 ;\r\nV_58 = & V_65 [ V_62 ] [ V_63 ] ;\r\nF_34 ( V_5 , V_4 , V_58 ) ;\r\n}\r\n}\r\n}\r\nstatic int T_2 F_36 ( struct V_66 * V_67 )\r\n{\r\nstruct V_1 * V_5 ;\r\nstruct V_68 * V_69 ;\r\nint V_70 = 0 ;\r\nint V_71 ;\r\nT_1 V_10 ;\r\nT_1 V_72 ;\r\nint V_62 ;\r\nV_5 = F_37 ( & V_67 -> V_32 , sizeof( struct V_1 ) , V_73 ) ;\r\nif ( V_5 == NULL )\r\nreturn - V_74 ;\r\nV_5 -> V_3 = V_75 ;\r\nV_5 -> V_3 . V_76 = V_64 * V_77 ;\r\nV_5 -> V_3 . V_32 = & V_67 -> V_32 ;\r\nV_5 -> V_3 . V_6 = 0 ;\r\nV_5 -> V_32 = & V_67 -> V_32 ;\r\nV_69 = F_38 ( V_67 , V_78 , 0 ) ;\r\nV_5 -> V_6 = F_39 ( & V_67 -> V_32 , V_69 ) ;\r\nif ( F_40 ( V_5 -> V_6 ) )\r\nreturn F_41 ( V_5 -> V_6 ) ;\r\nV_5 -> V_79 = F_42 ( V_5 -> V_32 , NULL ) ;\r\nif ( F_40 ( V_5 -> V_79 ) ) {\r\nV_70 = F_41 ( V_5 -> V_79 ) ;\r\nF_19 ( V_5 -> V_32 , L_11 ) ;\r\nreturn V_70 ;\r\n}\r\nV_70 = F_43 ( V_5 -> V_79 ) ;\r\nif ( V_70 ) {\r\nF_19 ( V_5 -> V_32 , L_12 ) ;\r\nreturn V_70 ;\r\n}\r\nF_44 ( V_5 -> V_32 ,\r\nL_13 ) ;\r\nV_5 -> V_80 = V_81 ;\r\nV_5 -> V_12 = V_82 ;\r\nV_5 -> V_11 = V_83 ;\r\nV_5 -> V_7 = V_84 ;\r\nV_5 -> V_21 = V_85 ;\r\nV_5 -> V_33 = V_86 ;\r\nV_5 -> V_45 = V_87 ;\r\nV_5 -> V_53 = V_88 ;\r\nV_72 = V_89 ;\r\nV_10 = F_8 ( V_5 -> V_6 + V_90 ) ;\r\nF_44 ( V_5 -> V_32 , L_14 \\r\nL_15 ,\r\n( ( V_10 & 0x000001FC ) >> 2 ) ,\r\n( ( V_10 & 0x0000FE00 ) >> 9 ) ,\r\n( ( V_10 & 0x0000FE00 ) >> 9 ) * 8 ) ;\r\nF_13 ( V_91 ,\r\nV_5 -> V_6 + V_90 ) ;\r\nF_35 ( V_5 ) ;\r\n#ifdef F_45\r\nV_5 -> V_3 . V_92 = V_67 -> V_32 . V_92 ;\r\n#endif\r\nV_70 = F_46 ( & V_5 -> V_3 ) ;\r\nif ( V_70 ) {\r\nF_19 ( V_5 -> V_32 , L_16 , V_70 ) ;\r\ngoto V_93;\r\n}\r\nV_70 = F_47 ( & V_5 -> V_3 ,\r\n& V_94 ,\r\n0 ,\r\nV_95 ,\r\nV_96 ) ;\r\nif ( V_70 ) {\r\nF_19 ( V_5 -> V_32 , L_17 ) ;\r\ngoto V_97;\r\n}\r\nfor ( V_71 = 0 ; V_71 < V_64 ; V_71 ++ ) {\r\nstruct V_37 * V_38 = & V_5 -> V_39 [ V_71 ] ;\r\nsnprintf ( V_38 -> V_44 , 8 , L_18 , V_71 ) ;\r\nV_38 -> V_52 = V_71 ;\r\nV_38 -> V_5 = V_5 ;\r\nV_38 -> V_46 = F_48 ( V_67 , V_71 ) ;\r\nF_49 ( & V_5 -> V_3 ,\r\n& V_94 ,\r\nV_38 -> V_46 ,\r\nF_26 ) ;\r\nF_13 ( 0x0 , V_5 -> V_6 + V_71 * V_5 -> V_80 + V_72 ) ;\r\n}\r\nF_21 ( V_5 -> V_32 , L_19 , V_71 ) ;\r\nfor ( V_62 = 0 ; V_62 < F_50 ( V_98 ) ; V_62 ++ ) {\r\nstruct V_99 * V_100 = & V_98 [ V_62 ] ;\r\nV_70 = F_51 ( & V_5 -> V_3 , L_20 ,\r\nV_100 -> V_4 , V_100 -> V_101 , 1 ) ;\r\nif ( V_70 )\r\ngoto V_102;\r\n}\r\nF_52 ( V_67 , V_5 ) ;\r\nreturn 0 ;\r\nV_102:\r\nV_97:\r\nF_53 ( & V_5 -> V_3 ) ;\r\nV_93:\r\nF_54 ( V_5 -> V_79 ) ;\r\nF_19 ( & V_67 -> V_32 , L_21 , V_70 ) ;\r\nreturn V_70 ;\r\n}\r\nstatic int T_3 F_55 ( struct V_66 * V_67 )\r\n{\r\nstruct V_1 * V_5 = F_56 ( V_67 ) ;\r\nF_13 ( 0x00000000U , V_5 -> V_6 + V_90 ) ;\r\nF_53 ( & V_5 -> V_3 ) ;\r\nF_54 ( V_5 -> V_79 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_57 ( void )\r\n{\r\nreturn F_58 ( & V_103 , F_36 ) ;\r\n}\r\nstatic void T_3 F_59 ( void )\r\n{\r\nF_60 ( & V_103 ) ;\r\n}
