$date
	Sun Nov 29 23:31:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module half_adder_test $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module HAD $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#20
0!
0"
0$
0#
#30
1!
1#
#40
0!
1"
1$
#50
1!
0"
0#
#60
