#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: False
    education: False # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Emrick Sinitambirivoutin
    tagline: R&D Engineer
    avatar: profile.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: emrick.sinitambirivoutin@grenoble-inp.org
    website: sinitame.github.io
    linkedin: emrick-sinitambirivoutin
    github: sinitame
    gitlab: sinitame

    languages:
      - idiom: French
        level: Native

      - idiom: English
        level: Fluent

    interests:
      - item: Piano
        link:

      - item: Windsurfing
        link:

      - item: Travel
        link:

career-profile:
    title: Career Profile
    summary: Currently, in my last year of engineering studies, I am looking for an internship in the field of AI.

After courses oriented embedded systems, Iâ€™m now getting specialized in the fields of Artificial Intelligence. This double expertise (Hardware/AI) allows me to understand these new technologies and to know how to develop and deploy them on data centers or in the edge. 

education:
    - degree: Incomming Exchange Student
      university: EPFL, Ecole Polytechnique Federale de Lausanne
      time: 2019 - 2020
      details: Major : Data science
    - degree: MSc in Embbeded Devices
      university: ENSIMAG, Grenoble Institute of Technology
      time: 2017 - 2019
      details:
    - degree: BSc in Engineering
      university: PHELMA, Grenoble Institute of Technology
      time: 2016 - 2017
      details: Core courses :
          - Physics
          - Electronics
          - Telecommunications

experiences:
    - role: R&D Engineer Internship 
      time: April 2019 - August 2019
      company: IBM, Montpellier
      details: |
        Design and development of a massaive data acquisition pipeline on Power9 servers.
          - Integration of an FPGA accelerator with CAPI
          - Integration of Nvidia GPU
          - Study and development of Proof Of Concepts integrating FPGA and GPU with optimized data transferts for clients

        | Team : Power sytems, Cognitive system Lab
        | Internship supervisor : Jean-Armand Broyelle and Bruno Mesnet
    
    - role: R&D Engineer Internship
      time: June 2018 - November 2018
      company: Bull (Atos), Echirolles
      details: Development of hardware accelerators (FPGA) for Deep Learning algorithms:
          - Development of RTL kernels (VHDL - Vivado and SDAccel)
          - VHDL components verification with GHDL and GTKwave using UVVM
          - OpenCL programming
          - Code generator development to support multiple networks architecture acceleration (Python and TCL)
        Big Data & Cybersecurity department (Extreme Big Data team - Hardware acceleration)
        | Internship Supervisor : Alban Bourge

projects:
    title: Projects
    intro: >
      You can list your side projects or open source libraries in this
      section. Lorem ipsum dolor sit amet, consectetur adipiscing elit.
      Vestibulum et ligula in nunc bibendum fringilla a eu lectus.

    assignments:
      - title: Velocity
        link: "#hook"
        tagline: "A responsive website template designed to help startups promote, market and sell their products."

      - title: DevStudio
        link: "#"
        tagline: "A responsive website template designed to help web developers/designers market their services."

      - title: Tempo
        link: "#"
        tagline: "A responsive website template designed to help startups promote their products or services and to attract users &amp; investors"

      - title: Atom
        link: "#"
        tagline: "A comprehensive website template solution for startups/developers to market their mobile apps."

      - title: Delta
        link: "#"
        tagline: "A responsive Bootstrap one page theme designed to help app developers promote their mobile apps"

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python
        level: 80%

      - name: VHDL & HDL
        level: 75%

      - name: C & CUDA
        level: 75%

      - name: Computer architecture
        level: 80%

      - name: FPGA & Xilinx Tools
        level: 80%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
