Analysis & Synthesis report for xlr8_top
Wed Nov 30 11:19:14 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for xlr8_atmega328clone:uc_top_wrp_vlog_inst
 16. Source assignments for xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated
 17. Source assignments for xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated
 18. Parameter Settings for User Entity Instance: xlr8_clocks:clocks_inst
 19. Parameter Settings for User Entity Instance: xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0
 21. Parameter Settings for User Entity Instance: xlr8_xb_pinmux:xb_pinmux_inst
 22. Parameter Settings for User Entity Instance: xlr8_d_mem:d_mem_inst
 23. Parameter Settings for User Entity Instance: xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst
 24. Parameter Settings for User Entity Instance: xlr8_p_mem:p_mem_inst
 25. Parameter Settings for User Entity Instance: xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: xlr8_atmega328clone:uc_top_wrp_vlog_inst
 27. Parameter Settings for User Entity Instance: xlr8_gpio:gpio_inst
 28. Parameter Settings for User Entity Instance: xlr8_lfsr:lfsr_inst
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "xlr8_lfsr:lfsr_inst"
 32. Port Connectivity Checks: "xlr8_gpio:gpio_inst"
 33. Port Connectivity Checks: "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst"
 34. Port Connectivity Checks: "xlr8_iomux328:iomux328_inst"
 35. Port Connectivity Checks: "xlr8_xb_pinmux:xb_pinmux_inst"
 36. Port Connectivity Checks: "xlr8_clocks:clocks_inst|pll16:pll_inst"
 37. Port Connectivity Checks: "xlr8_clocks:clocks_inst"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 30 11:19:13 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; xlr8_top                                    ;
; Top-level Entity Name              ; xlr8_top                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,374                                       ;
;     Total combinational functions  ; 5,753                                       ;
;     Dedicated logic registers      ; 2,319                                       ;
; Total registers                    ; 2319                                        ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 280,576                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 1                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAU169C8G     ;                    ;
; Top-level entity name                                                      ; xlr8_top           ; xlr8_top           ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                  ; Library    ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+------------+
; ../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v                   ; yes             ; User Verilog HDL File            ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v                   ; int_osc    ;
; ../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v ; yes             ; User Verilog HDL File            ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v ; int_osc    ;
; ../../../XLR8Core/extras/rtl/ip/pll16/pll16.v                                         ; yes             ; User Wizard-Generated File       ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v                                         ;            ;
; ../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v                         ; yes             ; User Wizard-Generated File       ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v                         ;            ;
; ../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp                              ; yes             ; User File                        ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp                              ;            ;
; ../rtl/alorium_lfsr.v                                                                 ; yes             ; User Verilog HDL File            ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v                                          ;            ;
; ../rtl/xlr8_lfsr.v                                                                    ; yes             ; User Verilog HDL File            ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v                                             ;            ;
; ../rtl/xb_adr_pack.vh                                                                 ; yes             ; User Verilog HDL File            ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xb_adr_pack.vh                                          ;            ;
; ../rtl/xlr8_top.v                                                                     ; yes             ; User SystemVerilog HDL File      ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v                                              ;            ;
; avr_adr_pack.vh                                                                       ; yes             ; Auto-Found Unspecified File      ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/avr_adr_pack.vh                                          ;            ;
; xlr8_clocks.v                                                                         ; yes             ; Auto-Found Verilog HDL File      ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v                                            ;            ;
; altpll.tdf                                                                            ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altpll.tdf                                        ;            ;
; aglobal151.inc                                                                        ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/aglobal151.inc                                    ;            ;
; stratix_pll.inc                                                                       ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/stratix_pll.inc                                   ;            ;
; stratixii_pll.inc                                                                     ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;            ;
; cycloneii_pll.inc                                                                     ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;            ;
; db/pll16_altpll.v                                                                     ; yes             ; Auto-Generated Megafunction      ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v                                   ;            ;
; xlr8_xb_pinmux.v                                                                      ; yes             ; Auto-Found Verilog HDL File      ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v                                         ;            ;
; xlr8_iomux328.v                                                                       ; yes             ; Auto-Found Verilog HDL File      ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v                                          ;            ;
; xlr8_d_mem.v                                                                          ; yes             ; Auto-Found Verilog HDL File      ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v                                             ;            ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altsyncram.tdf                                    ;            ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;            ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/lpm_mux.inc                                       ;            ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/lpm_decode.inc                                    ;            ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;            ;
; altrom.inc                                                                            ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altrom.inc                                        ;            ;
; altram.inc                                                                            ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altram.inc                                        ;            ;
; altdpram.inc                                                                          ; yes             ; Megafunction                     ; /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altdpram.inc                                      ;            ;
; db/altsyncram_s4h1.tdf                                                                ; yes             ; Auto-Generated Megafunction      ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_s4h1.tdf                              ;            ;
; xlr8_p_mem.v                                                                          ; yes             ; Auto-Found Verilog HDL File      ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v                                             ;            ;
; db/altsyncram_4hh2.tdf                                                                ; yes             ; Auto-Generated Megafunction      ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf                              ;            ;
; db/decode_97a.tdf                                                                     ; yes             ; Auto-Generated Megafunction      ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/decode_97a.tdf                                   ;            ;
; db/decode_2j9.tdf                                                                     ; yes             ; Auto-Generated Megafunction      ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/decode_2j9.tdf                                   ;            ;
; db/mux_83b.tdf                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/mux_83b.tdf                                      ;            ;
; xlr8_gpio.v                                                                           ; yes             ; Auto-Found Verilog HDL File      ; /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v                                              ;            ;
; ../ip/max10flash/synthesis/submodules/rtl/altera_onchip_flash_block.v                 ; yes             ; Encrypted User Verilog HDL File  ; ../ip/max10flash/synthesis/submodules/rtl/altera_onchip_flash_block.v                                         ; max10flash ;
; ../ip/dualconfig/synthesis/submodules/rtl/alt_dual_boot_avmm.v                        ; yes             ; Encrypted User Verilog HDL File  ; ../ip/dualconfig/synthesis/submodules/rtl/alt_dual_boot_avmm.v                                                ; dualconfig ;
; ../ip/dualconfig/synthesis/submodules/rtl/alt_dual_boot.v                             ; yes             ; Encrypted User Verilog HDL File  ; ../ip/dualconfig/synthesis/submodules/rtl/alt_dual_boot.v                                                     ; dualconfig ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 6,374       ;
;                                             ;             ;
; Total combinational functions               ; 5753        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3475        ;
;     -- 3 input functions                    ; 1395        ;
;     -- <=2 input functions                  ; 883         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 5371        ;
;     -- arithmetic mode                      ; 382         ;
;                                             ;             ;
; Total registers                             ; 2319        ;
;     -- Dedicated logic registers            ; 2319        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 45          ;
; Total memory bits                           ; 280576      ;
; UFM blocks                                  ; 1           ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 4           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 2300        ;
; Total fan-out                               ; 30035       ;
; Average fan-out                             ; 3.62        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |xlr8_top                                                                                               ; 5753 (48)         ; 2319 (0)     ; 280576      ; 1          ; 4            ; 2       ; 1         ; 45   ; 0            ; 0          ; |xlr8_top                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |xlr8_atmega328clone:uc_top_wrp_vlog_inst|                                                           ; 5586 (95)         ; 2247 (1)     ; 2048        ; 1          ; 4            ; 2       ; 1         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |avr_core:avr_core_inst|                                                                          ; 1724 (0)          ; 472 (0)      ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |alu_avr:ALU_Inst|                                                                             ; 112 (112)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|alu_avr:ALU_Inst                                                                                                                                                                                                                                                                                                       ; work         ;
;          |avr_mul_max10:mul_is_used.avr_mul_Inst|                                                       ; 9 (9)             ; 19 (19)      ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst                                                                                                                                                                                                                                                                                 ; work         ;
;             |alt_lpm_mult9sx9s:u_mult9sx9s|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s                                                                                                                                                                                                                                                   ; work         ;
;                |lpm_mult:lpm_mult_component|                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component                                                                                                                                                                                                                       ; work         ;
;                   |mult_jgm:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|avr_mul_max10:mul_is_used.avr_mul_Inst|alt_lpm_mult9sx9s:u_mult9sx9s|lpm_mult:lpm_mult_component|mult_jgm:auto_generated                                                                                                                                                                                               ; work         ;
;          |bit_processor:BP_Inst|                                                                        ; 39 (39)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|bit_processor:BP_Inst                                                                                                                                                                                                                                                                                                  ; work         ;
;          |io_adr_dec:io_dec_Inst|                                                                       ; 20 (20)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_adr_dec:io_dec_Inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |io_reg_file:IORegs_Inst|                                                                      ; 82 (82)           ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst                                                                                                                                                                                                                                                                                                ; work         ;
;          |pm_fetch_dec:pm_fetch_dec_Inst|                                                               ; 693 (693)         ; 165 (165)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst                                                                                                                                                                                                                                                                                         ; work         ;
;          |reg_file:GPRF_Inst|                                                                           ; 769 (769)         ; 256 (256)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|reg_file:GPRF_Inst                                                                                                                                                                                                                                                                                                     ; work         ;
;       |avr_ext_int:ext_int_inst|                                                                        ; 77 (77)           ; 87 (37)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |rsnc_vect:extint_sync|                                                                        ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|rsnc_vect:extint_sync                                                                                                                                                                                                                                                                                                ; work         ;
;          |rsnc_vect:pcint_sync|                                                                         ; 0 (0)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|rsnc_vect:pcint_sync                                                                                                                                                                                                                                                                                                 ; work         ;
;          |synch:eint_resync_inst[0]|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:eint_resync_inst[0]                                                                                                                                                                                                                                                                                            ; work         ;
;          |synch:eint_resync_inst[1]|                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:eint_resync_inst[1]                                                                                                                                                                                                                                                                                            ; work         ;
;          |synch:pcint_resync_inst[0]|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[0]                                                                                                                                                                                                                                                                                           ; work         ;
;          |synch:pcint_resync_inst[10]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[10]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[11]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[11]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[12]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[12]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[13]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[13]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[15]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[15]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[16]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[16]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[19]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[19]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[1]|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[1]                                                                                                                                                                                                                                                                                           ; work         ;
;          |synch:pcint_resync_inst[20]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[20]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[21]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[21]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[22]|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[22]                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:pcint_resync_inst[2]|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[2]                                                                                                                                                                                                                                                                                           ; work         ;
;          |synch:pcint_resync_inst[3]|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[3]                                                                                                                                                                                                                                                                                           ; work         ;
;          |synch:pcint_resync_inst[4]|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[4]                                                                                                                                                                                                                                                                                           ; work         ;
;          |synch:pcint_resync_inst[5]|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[5]                                                                                                                                                                                                                                                                                           ; work         ;
;          |synch:pcint_resync_inst[8]|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[8]                                                                                                                                                                                                                                                                                           ; work         ;
;          |synch:pcint_resync_inst[9]|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_ext_int:ext_int_inst|synch:pcint_resync_inst[9]                                                                                                                                                                                                                                                                                           ; work         ;
;       |avr_i2c:i2c_top_inst|                                                                            ; 448 (248)         ; 169 (81)     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |alt_lpm_mult51x9u:mult51_inst|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst                                                                                                                                                                                                                                                                                            ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                ; work         ;
;                |mult_3qs:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|alt_lpm_mult51x9u:mult51_inst|lpm_mult:lpm_mult_component|mult_3qs:auto_generated                                                                                                                                                                                                                                        ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|                                                         ; 200 (56)          ; 88 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                                                                     ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|                                                        ; 144 (144)         ; 62 (58)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                  ; work         ;
;                |synch:sclsync|                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|synch:sclsync                                                                                                                                                                                                                                    ; work         ;
;                |synch:sdasync|                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|synch:sdasync                                                                                                                                                                                                                                    ; work         ;
;       |avr_interconnect:avr_interconnect_inst|                                                          ; 376 (376)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_interconnect:avr_interconnect_inst                                                                                                                                                                                                                                                                                                        ; work         ;
;       |avr_port:pport_b_inst|                                                                           ; 15 (15)           ; 24 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |synch:Tn_sync[0]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[1]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[2]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[3]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[4]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[5]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_b_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                        ; work         ;
;       |avr_port:pport_c_inst|                                                                           ; 13 (13)           ; 24 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |synch:Tn_sync[0]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[1]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[2]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[3]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[4]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[5]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_c_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                        ; work         ;
;       |avr_port:pport_d_inst|                                                                           ; 19 (19)           ; 32 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |synch:Tn_sync[0]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[0]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[1]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[1]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[2]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[2]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[3]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[3]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[4]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[4]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[5]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[5]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[6]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[6]                                                                                                                                                                                                                                                                                                        ; work         ;
;          |synch:Tn_sync[7]|                                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_port:pport_d_inst|synch:Tn_sync[7]                                                                                                                                                                                                                                                                                                        ; work         ;
;       |avr_prescaler01:prescaler_inst|                                                                  ; 17 (17)           ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_prescaler01:prescaler_inst                                                                                                                                                                                                                                                                                                                ; work         ;
;       |avr_prescaler2:prescaler2_inst|                                                                  ; 19 (19)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_prescaler2:prescaler2_inst                                                                                                                                                                                                                                                                                                                ; work         ;
;       |avr_spi:spi_inst|                                                                                ; 146 (0)           ; 89 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |avr_spi_core:u_core|                                                                          ; 128 (128)         ; 75 (69)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core                                                                                                                                                                                                                                                                                                          ; work         ;
;             |rsnc_bit:u_sck_div2_sync|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_sck_div2_sync                                                                                                                                                                                                                                                                                 ; work         ;
;             |rsnc_bit:u_sck_drv_div2_sync|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_sck_drv_div2_sync                                                                                                                                                                                                                                                                             ; work         ;
;             |rsnc_bit:u_ss_b_rsnc|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|rsnc_bit:u_ss_b_rsnc                                                                                                                                                                                                                                                                                     ; work         ;
;          |avr_spi_sckd:u_sckd|                                                                          ; 17 (17)           ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd:u_sckd                                                                                                                                                                                                                                                                                                          ; work         ;
;          |avr_spi_sckd_rst_gen:u_rst_gen|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_sckd_rst_gen:u_rst_gen                                                                                                                                                                                                                                                                                               ; work         ;
;       |avr_spm:spm_inst|                                                                                ; 100 (100)         ; 38 (38)      ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:temp_buf_rtl_0|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0                                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_um71:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;       |avr_timer0:tcnt0_inst|                                                                           ; 147 (46)          ; 65 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |avr_timer:tc_inst|                                                                            ; 101 (101)         ; 28 (28)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;          |synch:tn_clk_sync|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|synch:tn_clk_sync                                                                                                                                                                                                                                                                                                       ; work         ;
;       |avr_timer1:tcnt1_inst|                                                                           ; 345 (144)         ; 141 (85)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |avr_timer:tc_inst|                                                                            ; 201 (201)         ; 52 (52)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;          |synch:icr_sync|                                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:icr_sync                                                                                                                                                                                                                                                                                                          ; work         ;
;          |synch:tn_clk_sync|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|synch:tn_clk_sync                                                                                                                                                                                                                                                                                                       ; work         ;
;       |avr_timer2:tcnt2_inst|                                                                           ; 145 (43)          ; 62 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;          |avr_timer:tc_inst|                                                                            ; 102 (102)         ; 28 (28)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;       |avr_usart:usart_inst|                                                                            ; 283 (173)         ; 171 (39)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |clk_gen_logic:clk_gen_logic_inst|                                                             ; 66 (66)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|clk_gen_logic:clk_gen_logic_inst                                                                                                                                                                                                                                                                                         ; work         ;
;          |fifo:fifo_rx_inst|                                                                            ; 11 (11)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_rx_inst                                                                                                                                                                                                                                                                                                        ; work         ;
;          |fifo:fifo_tx_inst|                                                                            ; 6 (6)             ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|fifo:fifo_tx_inst                                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_shiftreg:rx_shift_reg_inst|                                                               ; 0 (0)             ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|lpm_shiftreg:rx_shift_reg_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:tx_shift_reg_inst|                                                               ; 23 (23)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|lpm_shiftreg:tx_shift_reg_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |rc_sync_voter:u_rx_sync_voter|                                                                ; 2 (1)             ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter                                                                                                                                                                                                                                                                                            ; work         ;
;             |rsnc_cfg_vlog:rsnc_cfg_vlog_inst|                                                          ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter|rsnc_cfg_vlog:rsnc_cfg_vlog_inst                                                                                                                                                                                                                                                           ; work         ;
;          |rg_md:rg_md_baudctrla_inst|                                                                   ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_baudctrla_inst                                                                                                                                                                                                                                                                                               ; work         ;
;          |rg_md:rg_md_baudctrlb_inst|                                                                   ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_baudctrlb_inst                                                                                                                                                                                                                                                                                               ; work         ;
;          |rg_md:rg_md_ctrla_inst|                                                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrla_inst                                                                                                                                                                                                                                                                                                   ; work         ;
;          |rg_md:rg_md_ctrlb_inst|                                                                       ; 0 (0)             ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrlb_inst                                                                                                                                                                                                                                                                                                   ; work         ;
;          |rg_md:rg_md_ctrlc_inst|                                                                       ; 2 (2)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrlc_inst                                                                                                                                                                                                                                                                                                   ; work         ;
;       |avr_wdt:wdt_inst|                                                                                ; 63 (63)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_wdt:wdt_inst                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |ram_data_rg:ram_data_rg_inst|                                                                    ; 0 (0)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|ram_data_rg:ram_data_rg_inst                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |xlr8_adc:adc_inst|                                                                               ; 415 (208)         ; 190 (77)     ; 768         ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |alt_lpm_mult12ux12u:adc_mult|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult                                                                                                                                                                                                                                                                                                ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                    ; work         ;
;                |mult_jdq:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|alt_lpm_mult12ux12u:adc_mult|lpm_mult:lpm_mult_component|mult_jdq:auto_generated                                                                                                                                                                                                                                            ; work         ;
;          |max10adc:max10adc_inst|                                                                       ; 207 (0)           ; 113 (0)      ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst                                                                                                                                                                                                                                                                                                      ; max10adc     ;
;             |max10adc_modular_adc_0:modular_adc_0|                                                      ; 207 (0)           ; 113 (0)      ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                 ; max10adc     ;
;                |altera_modular_adc_control:control_internal|                                            ; 207 (0)           ; 113 (0)      ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                     ; max10adc     ;
;                   |altera_modular_adc_control_fsm:u_control_fsm|                                        ; 196 (160)         ; 113 (89)     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                        ; max10adc     ;
;                      |altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|                                ; 36 (0)            ; 20 (0)       ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo                                                                                                                      ; max10adc     ;
;                         |scfifo:scfifo_component|                                                       ; 36 (0)            ; 20 (0)       ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component                                                                                              ; work         ;
;                            |scfifo_ds61:auto_generated|                                                 ; 36 (0)            ; 20 (0)       ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated                                                                   ; work         ;
;                               |a_dpfifo_3o41:dpfifo|                                                    ; 36 (8)            ; 20 (0)       ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo                                              ; work         ;
;                                  |a_fefifo_c6e:fifo_state|                                              ; 15 (8)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state                      ; work         ;
;                                     |cntr_337:count_usedw|                                              ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw ; work         ;
;                                  |altsyncram_rqn1:FIFOram|                                              ; 0 (0)             ; 0 (0)        ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram                      ; work         ;
;                                  |cntr_n2b:rd_ptr_count|                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count                        ; work         ;
;                                  |cntr_n2b:wr_ptr|                                                      ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr                              ; work         ;
;                      |altera_std_synchronizer:u_clk_dft_synchronizer|                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                         ; work         ;
;                      |altera_std_synchronizer:u_eoc_synchronizer|                                       ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                             ; work         ;
;                   |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                           ; 11 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                           ; max10adc     ;
;                      |chsel_code_converter_sw_to_hw:decoder|                                            ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                     ; max10adc     ;
;                      |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                  ; max10adc     ;
;       |xlr8_flashload:flashload_inst|                                                                   ; 908 (226)         ; 490 (143)    ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |chipid:chipid_inst|                                                                           ; 56 (0)            ; 77 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst                                                                                                                                                                                                                                                                                              ; chipid       ;
;             |altchip_id:chipid_inst|                                                                    ; 56 (12)           ; 77 (37)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst                                                                                                                                                                                                                                                                       ; chipid       ;
;                |a_graycounter:gen_cntr|                                                                 ; 12 (0)            ; 8 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|a_graycounter:gen_cntr                                                                                                                                                                                                                                                ; work         ;
;                   |a_graycounter_3ag:auto_generated|                                                    ; 12 (12)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|a_graycounter:gen_cntr|a_graycounter_3ag:auto_generated                                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:shift_reg|                                                                 ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|chipid:chipid_inst|altchip_id:chipid_inst|lpm_shiftreg:shift_reg                                                                                                                                                                                                                                                ; work         ;
;          |dualconfig:u_dual_config|                                                                     ; 129 (0)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config                                                                                                                                                                                                                                                                                        ; dualconfig   ;
;             |altera_dual_boot:dual_boot_0|                                                              ; 129 (0)           ; 83 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0                                                                                                                                                                                                                                                           ; dualconfig   ;
;                |alt_dual_boot_avmm:alt_dual_boot_avmm_comp|                                             ; 129 (8)           ; 83 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                                                                                                                                                                                                                ; dualconfig   ;
;                   |alt_dual_boot:alt_dual_boot|                                                         ; 121 (73)          ; 82 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot                                                                                                                                                                                    ; dualconfig   ;
;                      |lpm_counter:counter|                                                              ; 7 (0)             ; 6 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter                                                                                                                                                                ; work         ;
;                         |cntr_d7i:auto_generated|                                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated                                                                                                                                        ; work         ;
;                      |lpm_shiftreg:write_reg|                                                           ; 41 (41)           ; 41 (41)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|dualconfig:u_dual_config|altera_dual_boot:dual_boot_0|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg                                                                                                                                                             ; work         ;
;          |max10flash:flash_inst|                                                                        ; 497 (0)           ; 187 (0)      ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst                                                                                                                                                                                                                                                                                           ; max10flash   ;
;             |altera_onchip_flash:onchip_flash_0|                                                        ; 497 (0)           ; 187 (0)      ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                        ; max10flash   ;
;                |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                            ; 43 (43)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                            ; max10flash   ;
;                |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                          ; 454 (382)         ; 155 (119)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                          ; max10flash   ;
;                   |altera_onchip_flash_address_write_protection_check:address_write_protection_checker| ; 20 (20)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_write_protection_check:address_write_protection_checker                                                                                                      ; max10flash   ;
;                   |altera_onchip_flash_convert_address:address_convertor|                               ; 15 (15)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                    ; max10flash   ;
;                   |altera_std_synchronizer:stdsync_1|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_1                                                                                                                                                        ; work         ;
;                   |altera_std_synchronizer:stdsync_2|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_2                                                                                                                                                        ; work         ;
;                   |lpm_shiftreg:ufm_data_shiftreg|                                                      ; 37 (37)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                           ; work         ;
;                |altera_onchip_flash_block:altera_onchip_flash_block|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                    ; max10flash   ;
;       |xlr8_pmem_ctl:u_pmem_ctl|                                                                        ; 201 (201)         ; 95 (95)      ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram:fe_mem[0][15]__1|                                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|altsyncram:fe_mem[0][15]__1                                                                                                                                                                                                                                                                                          ; work         ;
;             |altsyncram_a7g1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|altsyncram:fe_mem[0][15]__1|altsyncram_a7g1:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;       |xlr8_rst_gen:rst_gen_inst|                                                                       ; 27 (27)           ; 27 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |synch:nrst_sync_inst|                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|synch:nrst_sync_inst                                                                                                                                                                                                                                                                                                ; work         ;
;       |xlr8_version:version_inst|                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_version:version_inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |xlr8_clocks:clocks_inst|                                                                            ; 26 (26)           ; 21 (21)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |int_osc:int_osc_inst|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst                                                                                                                                                                                                                                                                                                                                           ; int_osc      ;
;          |altera_int_osc:int_osc_0|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0                                                                                                                                                                                                                                                                                                                  ; int_osc      ;
;       |pll16:pll_inst|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |pll16_altpll:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated                                                                                                                                                                                                                                                                                             ; work         ;
;    |xlr8_d_mem:d_mem_inst|                                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_d_mem:d_mem_inst                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |altsyncram:altsyncram_inst|                                                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_s4h1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated                                                                                                                                                                                                                                                                                                        ; work         ;
;    |xlr8_gpio:gpio_inst|                                                                                ; 9 (9)             ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_gpio:gpio_inst                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |xlr8_iomux328:iomux328_inst|                                                                        ; 28 (28)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_iomux328:iomux328_inst                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |xlr8_lfsr:lfsr_inst|                                                                                ; 22 (8)            ; 24 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |alorium_lfsr:lfsr_inst|                                                                          ; 14 (14)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |xlr8_p_mem:p_mem_inst|                                                                              ; 34 (0)            ; 2 (0)        ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |ram2p16384x16:ram16k.ram2p16384x16_inst|                                                         ; 34 (0)            ; 2 (0)        ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 34 (0)            ; 2 (0)        ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ; work         ;
;             |altsyncram_4hh2:auto_generated|                                                            ; 34 (0)            ; 2 (2)        ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;                |decode_97a:decode2|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode2                                                                                                                                                                                                                                        ; work         ;
;                |mux_83b:mux4|                                                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|mux_83b:mux4                                                                                                                                                                                                                                              ; work         ;
;                |mux_83b:mux5|                                                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|mux_83b:mux5                                                                                                                                                                                                                                              ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spm:spm_inst|altsyncram:temp_buf_rtl_0|altsyncram_um71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 64           ; 16           ; --           ; --           ; 1024   ; None ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_adc:adc_inst|max10adc:max10adc_inst|max10adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768    ; None ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_pmem_ctl:u_pmem_ctl|altsyncram:fe_mem[0][15]__1|altsyncram_a7g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; M9K  ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384  ; None ;
; xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                     ;
+--------+----------------+---------+--------------+--------------+-------------------------------------------------------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name   ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File                                               ;
+--------+----------------+---------+--------------+--------------+-------------------------------------------------------------------------+---------------------------------------------------------------+
; N/A    ; altera_int_osc ; 15.1    ; N/A          ; N/A          ; |xlr8_top|xlr8_clocks:clocks_inst|int_osc:int_osc_inst                  ; ../../../XLR8Core/extras/rtl/ip/int_osc/int_osc.qsys          ;
; Altera ; ALTPLL         ; 15.1    ; N/A          ; N/A          ; |xlr8_top|xlr8_clocks:clocks_inst|pll16:pll_inst                        ; ../../../XLR8Core/extras/rtl/ip/pll16/pll16.v                 ;
; Altera ; RAM: 2-PORT    ; 15.1    ; N/A          ; N/A          ; |xlr8_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst ; ../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v ;
+--------+----------------+---------+--------------+--------------+-------------------------------------------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; xlr8_clocks:clocks_inst|PRADC         ; Stuck at GND due to stuck port data_in ;
; xlr8_clocks:clocks_inst|PRSPI         ; Stuck at GND due to stuck port data_in ;
; xlr8_clocks:clocks_inst|PRTIM0        ; Stuck at GND due to stuck port data_in ;
; xlr8_clocks:clocks_inst|PRTIM1        ; Stuck at GND due to stuck port data_in ;
; xlr8_clocks:clocks_inst|PRTIM2        ; Stuck at GND due to stuck port data_in ;
; xlr8_clocks:clocks_inst|PRTWI         ; Stuck at GND due to stuck port data_in ;
; xlr8_clocks:clocks_inst|PRUSART0      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2319  ;
; Number of registers using Synchronous Clear  ; 127   ;
; Number of registers using Synchronous Load   ; 170   ;
; Number of registers using Asynchronous Clear ; 1860  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1472  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|lfsr_data[0]                                                                                                                                                                        ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|lpm_shiftreg:tx_shift_reg_inst|dffs[0]                                                                                                                           ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                  ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                  ; 6       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|insert_nop_rst[1]                                                                                                               ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[0]  ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[1]  ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                                                                       ; 11      ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_rst_gen:rst_gen_inst|PORF                                                                                                                                                        ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_current[0]                                                                                                                         ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrlc_inst|rg_current[2]                                                                                                                             ; 34      ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWAR[2]                                                                                                                                                          ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                                                                       ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_current[2]                                                                                                                         ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rg_md:rg_md_ctrlc_inst|rg_current[1]                                                                                                                             ; 38      ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWAR[1]                                                                                                                                                          ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                                                                       ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_current[1]                                                                                                                         ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWAR[3]                                                                                                                                                          ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWSR[3]                                                                                                                                                          ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                                                                       ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|sph_current[3]                                                                                                                         ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_current[3]                                                                                                                         ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWAR[5]                                                                                                                                                          ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWSR[5]                                                                                                                                                          ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                                                                       ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_current[5]                                                                                                                         ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWAR[6]                                                                                                                                                          ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWSR[6]                                                                                                                                                          ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                       ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_current[6]                                                                                                                         ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWAR[4]                                                                                                                                                          ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWSR[4]                                                                                                                                                          ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                                                                       ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_current[4]                                                                                                                         ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWAR[7]                                                                                                                                                          ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWSR[7]                                                                                                                                                          ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                       ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|io_reg_file:IORegs_Inst|spl_current[7]                                                                                                                         ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_low_current[0]                                                                                                               ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_low_current[1]                                                                                                               ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_low_current[2]                                                                                                               ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_low_current[3]                                                                                                               ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_low_current[4]                                                                                                               ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_low_current[5]                                                                                                               ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_low_current[6]                                                                                                               ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_low_current[7]                                                                                                               ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_high_current[1]                                                                                                              ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_high_current[2]                                                                                                              ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_high_current[3]                                                                                                              ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_high_current[4]                                                                                                              ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|pc_high_current[5]                                                                                                              ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg             ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20] ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21] ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22] ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[2]  ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[3]  ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[4]  ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[5]  ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[6]  ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[7]  ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[8]  ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[9]  ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[15] ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[14] ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[13] ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[12] ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[11] ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[10] ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[17] ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[18] ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[16] ; 2       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[19] ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer0:tcnt0_inst|avr_timer:tc_inst|compare_match_block                                                                                                                           ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer1:tcnt1_inst|avr_timer:tc_inst|compare_match_block                                                                                                                           ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_timer2:tcnt2_inst|avr_timer:tc_inst|compare_match_block                                                                                                                           ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|lpm_shiftreg:tx_shift_reg_inst|dffs[1]                                                                                                                           ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[7]                                                                                                                               ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[6]                                                                                                                               ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                   ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_core:avr_core_inst|pm_fetch_dec:pm_fetch_dec_Inst|insert_nop_rst[0]                                                                                                               ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[0]                                                                                                                                                          ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[0]                                                                                                                               ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[2]                                                                                                                                                          ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[2]                                                                                                                               ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[1]                                                                                                                               ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[5]                                                                                                                               ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[4]                                                                                                                               ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[1]                                                                                                                                                          ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter|sh_rg_current[0]                                                                                                                   ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter|sh_rg_current[1]                                                                                                                   ; 5       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_usart:usart_inst|rc_sync_voter:u_rx_sync_voter|sh_rg_current[2]                                                                                                                   ; 4       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[3]                                                                                                                                                          ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_spi:spi_inst|avr_spi_core:u_core|SPDR_Sh_Current[3]                                                                                                                               ; 3       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[5]                                                                                                                                                          ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[6]                                                                                                                                                          ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[4]                                                                                                                                                          ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|avr_i2c:i2c_top_inst|TWDR[7]                                                                                                                                                          ; 1       ;
; xlr8_atmega328clone:uc_top_wrp_vlog_inst|xlr8_flashload:flashload_inst|max10flash:flash_inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                 ; 2       ;
; Total number of inverted registers = 132*                                                                                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |xlr8_top|xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst|lfsr_data[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |xlr8_top|stgi_xf_io_slv_dbusout[3]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for xlr8_atmega328clone:uc_top_wrp_vlog_inst                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------------+
; Assignment                                                                     ; Value                                                                                                                                    ; From ; To                ;
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------------+
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                                                                                                                                      ;      ;                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                                                                                                                                      ;      ;                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                                                                                                                                        ;      ;                   ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION                                                                                                                       ;      ;                   ;
; TXPMA_SLEW_RATE                                                                ; LOW                                                                                                                                      ;      ;                   ;
; ADCE_ENABLED                                                                   ; AUTO                                                                                                                                     ;      ;                   ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                                                                                                                                       ;      ;                   ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                                                                                                                                     ;      ;                   ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                                                                                                                                     ;      ;                   ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION                                                                                                                       ;      ;                   ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                                                                                                                                      ;      ;                   ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                                                                                                                                      ;      ;                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                                                                                                                                      ;      ;                   ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                                                                                                                                      ;      ;                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                                                                                                                                      ;      ;                   ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                                                                                                                                      ;      ;                   ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                                                                                                                                       ;      ;                   ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                                                                                                                                      ;      ;                   ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING                                      ; 0                                                                                                                                        ;      ;                   ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                                                                                                                                     ;      ;                   ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                                                                                                                                     ;      ;                   ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                                                                                                                                       ;      ;                   ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                                                                                                                                       ;      ;                   ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                                                                                                                                      ;      ;                   ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                                                                                                                                      ;      ;                   ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                                                                                                                                      ;      ;                   ;
; MUX_RESTRUCTURE                                                                ; AUTO                                                                                                                                     ;      ;                   ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                                                                                                                                      ;      ;                   ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                                                                                                                                     ;      ;                   ;
; SAFE_STATE_MACHINE                                                             ; OFF                                                                                                                                      ;      ;                   ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                                                                                                                                      ;      ;                   ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                                                                                                                                     ;      ;                   ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                                                                                                                                      ;      ;                   ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                                                                                                                                       ;      ;                   ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                                                                                                                                     ;      ;                   ;
; NOT_GATE_PUSH_BACK                                                             ; ON                                                                                                                                       ;      ;                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                                                                                                                                      ;      ;                   ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                                                                                                                                       ;      ;                   ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                                                                                                                                      ;      ;                   ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                                                                                                                                      ;      ;                   ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                                                                                                                                      ;      ;                   ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                                                                                                                                      ;      ;                   ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                                                                                                                                      ;      ;                   ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                                                                                                                                     ;      ;                   ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                                                                                                                                       ;      ;                   ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                                                                                                                                      ;      ;                   ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                                                                                                                                       ;      ;                   ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                                                                                                                                       ;      ;                   ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                                                                                                                                       ;      ;                   ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                                                                                                                                      ;      ;                   ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                                                                                                                                      ;      ;                   ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED                                                                                                                                 ;      ;                   ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED                                                                                                                                 ;      ;                   ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED                                                                                                                                 ;      ;                   ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED                                                                                                                                 ;      ;                   ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED                                                                                                                                 ;      ;                   ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED                                                                                                                                 ;      ;                   ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                                                                                                                                    ;      ;                   ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED                                                                                                                                 ;      ;                   ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                                                                                                                                     ;      ;                   ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                                                                                                                                     ;      ;                   ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                                                                                                                                     ;      ;                   ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                                                                                                                                       ;      ;                   ;
; AUTO_LCELL_INSERTION                                                           ; ON                                                                                                                                       ;      ;                   ;
; CARRY_CHAIN_LENGTH                                                             ; 48                                                                                                                                       ;      ;                   ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                                                                                                                                       ;      ;                   ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                                                                                                                                       ;      ;                   ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                                                                                                                                       ;      ;                   ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                                                                                                                                       ;      ;                   ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                                                                                                                                       ;      ;                   ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                                                                                                                                        ;      ;                   ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                                                                                                                                       ;      ;                   ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                                                                                                                                        ;      ;                   ;
; AUTO_CARRY_CHAINS                                                              ; ON                                                                                                                                       ;      ;                   ;
; AUTO_CASCADE_CHAINS                                                            ; ON                                                                                                                                       ;      ;                   ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                                                                                                                                       ;      ;                   ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                                                                                                                                       ;      ;                   ;
; AUTO_ROM_RECOGNITION                                                           ; ON                                                                                                                                       ;      ;                   ;
; AUTO_RAM_RECOGNITION                                                           ; ON                                                                                                                                       ;      ;                   ;
; AUTO_DSP_RECOGNITION                                                           ; ON                                                                                                                                       ;      ;                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                                                                                                                                     ;      ;                   ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                                                                                                                                     ;      ;                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                                                                                                                                       ;      ;                   ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                                                                                                                                      ;      ;                   ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                                                                                                                                       ;      ;                   ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                                                                                                                                      ;      ;                   ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                                                                                                                                      ;      ;                   ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                                                                                                                                      ;      ;                   ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                                                                                                                                      ;      ;                   ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                                                                                                                                      ;      ;                   ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                                                                                                                                      ;      ;                   ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                                                                                                                                      ;      ;                   ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                                                                                                                                       ;      ;                   ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                                                                                                                                      ;      ;                   ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                                                                                                                                     ;      ;                   ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                                                                                                                                      ;      ;                   ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                                                                                                                                     ;      ;                   ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                                                                                                                                       ;      ;                   ;
; PRPOF_ID                                                                       ; OFF                                                                                                                                      ;      ;                   ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                                                                                                                                      ;      ;                   ;
; AUTO_MERGE_PLLS                                                                ; ON                                                                                                                                       ;      ;                   ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                                                                                                                                      ;      ;                   ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                                                                                                                                      ;      ;                   ;
; SLOW_SLEW_RATE                                                                 ; OFF                                                                                                                                      ;      ;                   ;
; PCI_IO                                                                         ; OFF                                                                                                                                      ;      ;                   ;
; TURBO_BIT                                                                      ; ON                                                                                                                                       ;      ;                   ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                                                                                                                                      ;      ;                   ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                                                                                                                                      ;      ;                   ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                                                                                                                                      ;      ;                   ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                                                                                                                                     ;      ;                   ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                                                                                                                                     ;      ;                   ;
; NORMAL_LCELL_INSERT                                                            ; ON                                                                                                                                       ;      ;                   ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                                                                                                                                       ;      ;                   ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                                                                                                                                      ;      ;                   ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                                                                                                                                      ;      ;                   ;
; AUTO_TURBO_BIT                                                                 ; ON                                                                                                                                       ;      ;                   ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                                                                                                                                       ;      ;                   ;
; AUTO_GLOBAL_OE                                                                 ; ON                                                                                                                                       ;      ;                   ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                                                                                                                                       ;      ;                   ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                                                                                                                                     ;      ;                   ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                                                                                                                                      ;      ;                   ;
; CLAMPING_DIODE                                                                 ; OFF                                                                                                                                      ;      ;                   ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                                                                                                                                      ;      ;                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; off                                                                                                                                      ;      ; ru_captnupdt      ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; off                                                                                                                                      ;      ; ru_rconfig        ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; off                                                                                                                                      ;      ; ru_regin          ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; off                                                                                                                                      ;      ; ru_rsttimer       ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; off                                                                                                                                      ;      ; ru_shiftnld       ;
; IGNORE_LCELL_BUFFERS                                                           ; off                                                                                                                                      ;      ; ru_captnupdt      ;
; IGNORE_LCELL_BUFFERS                                                           ; off                                                                                                                                      ;      ; ru_rconfig        ;
; IGNORE_LCELL_BUFFERS                                                           ; off                                                                                                                                      ;      ; ru_regin          ;
; IGNORE_LCELL_BUFFERS                                                           ; off                                                                                                                                      ;      ; ru_rsttimer       ;
; IGNORE_LCELL_BUFFERS                                                           ; off                                                                                                                                      ;      ; ru_shiftnld       ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; off                                                                                                                                      ;      ; dual_boot_int_clk ;
; IGNORE_LCELL_BUFFERS                                                           ; off                                                                                                                                      ;      ; dual_boot_int_clk ;
; IP_TOOL_NAME                                                                   ; altchip_id                                                                                                                               ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_ENV                                                                    ; mwpim                                                                                                                                    ;      ;                   ;
; IP_COMPONENT_NAME                                                              ; YWx0Y2hpcF9pZA==                                                                                                                         ;      ;                   ;
; IP_COMPONENT_DISPLAY_NAME                                                      ; QWx0ZXJhIFVuaXF1ZSBDaGlwIElE                                                                                                             ;      ;                   ;
; IP_COMPONENT_REPORT_HIERARCHY                                                  ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_INTERNAL                                                          ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_AUTHOR                                                            ; QWx0ZXJhIENvcnBvcmF0aW9u                                                                                                                 ;      ;                   ;
; IP_COMPONENT_VERSION                                                           ; MTUuMQ==                                                                                                                                 ;      ;                   ;
; IP_COMPONENT_DESCRIPTION                                                       ; VGhlIEFsdGVyYSBVbmlxdWUgQ2hpcCBJRCBtZWdhZnVuY3Rpb24gcHJvdmlkZXMgZmVhdHVyZSB0byBhY3F1aXJlIHRoZSB1bmlxdWUgY2hpcCBJRCBvZiBGUEdBLg==         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; REVWSUNFX0ZBTUlMWQ==::TUFYIDEw::REVWSUNFX0ZBTUlMWQ==                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; SURfVkFMVUU=::ODE5ODU1MjkyMDUyNDk4ODk=::UGxlYXNlIGVudGVyIHRoZSBkZXNpcmVkIFVuaXF1ZSBDaGlwIElEIGluIEhleGFkZWNpbWFsIGZvciBzaW11bGF0aW9uOg== ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; SURfVkFMVUVfU1RS::MDEyMzQ1Njc4OTAwNTc2MQ==::SURfVkFMVUVfU1RS                                                                             ;      ;                   ;
; IP_TOOL_NAME                                                                   ; altera_dual_boot                                                                                                                         ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_ENV                                                                    ; Qsys                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_NAME                                                              ; YWx0ZXJhX2R1YWxfYm9vdA==                                                                                                                 ;      ;                   ;
; IP_COMPONENT_DISPLAY_NAME                                                      ; QWx0ZXJhIER1YWwgQ29uZmlndXJhdGlvbg==                                                                                                     ;      ;                   ;
; IP_COMPONENT_REPORT_HIERARCHY                                                  ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_INTERNAL                                                          ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_AUTHOR                                                            ; QWx0ZXJhIENvcnBvcmF0aW9u                                                                                                                 ;      ;                   ;
; IP_COMPONENT_VERSION                                                           ; MTUuMQ==                                                                                                                                 ;      ;                   ;
; IP_COMPONENT_DESCRIPTION                                                       ; QWx0ZXJhIER1YWwgQ29uZmlndXJhdGlvbiBhbGxvdyBjdXN0b21lcnMgdG8gcGVyZm9ybSBkZXNpZ24gdXBkYXRlLg==                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; SU5URU5ERURfREVWSUNFX0ZBTUlMWQ==::TUFYIDEw::RGV2aWNlIGZhbWlseQ==                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; Q0xPQ0tfRlJFUVVFTkNZ::MTYuMA==::Q2xvY2sgZnJlcXVlbmN5                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; Q09ORklHX0NZQ0xF::Ng==::Q09ORklHX0NZQ0xF                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; UkVTRVRfVElNRVJfQ1lDTEU=::OQ==::UkVTRVRfVElNRVJfQ1lDTEU=                                                                                 ;      ;                   ;
; IP_TOOL_NAME                                                                   ; altera_modular_adc_control                                                                                                               ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_ENV                                                                    ; Qsys                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_NAME                                                              ; YWx0ZXJhX21vZHVsYXJfYWRjX2NvbnRyb2w=                                                                                                     ;      ;                   ;
; IP_COMPONENT_DISPLAY_NAME                                                      ; QWx0ZXJhIE1vZHVsYXIgQURDIENvbnRyb2wgY29yZQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_REPORT_HIERARCHY                                                  ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_INTERNAL                                                          ; ON                                                                                                                                       ;      ;                   ;
; IP_COMPONENT_AUTHOR                                                            ; QWx0ZXJhIENvcnBvcmF0aW9u                                                                                                                 ;      ;                   ;
; IP_COMPONENT_VERSION                                                           ; MTUuMQ==                                                                                                                                 ;      ;                   ;
; IP_COMPONENT_DESCRIPTION                                                       ; QWx0ZXJhIE1vZHVsYXIgQURDIC0gQ29udHJvbCBjb3Jl                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; Y2xrZGl2::MQ==::Y2xrZGl2                                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dHNjbGtkaXY=::MQ==::dHNjbGtkaXY=                                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dHNjbGtzZWw=::MQ==::dHNjbGtzZWw=                                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; aGFyZF9wd2Q=::MA==::aGFyZF9wd2Q=                                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; cHJlc2NhbGFy::MA==::cHJlc2NhbGFy                                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; cmVmc2Vs::MA==::cmVmc2Vs                                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZGV2aWNlX3BhcnRuYW1lX2ZpdmVjaGFyX3ByZWZpeA==::MTBNMDg=::ZGV2aWNlX3BhcnRuYW1lX2ZpdmVjaGFyX3ByZWZpeA==                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; aXNfdGhpc19maXJzdF9vcl9zZWNvbmRfYWRj::MQ==::aXNfdGhpc19maXJzdF9vcl9zZWNvbmRfYWRj                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; YW5hbG9nX2lucHV0X3Bpbl9tYXNr::NjU1OTk=::YW5hbG9nX2lucHV0X3Bpbl9tYXNr                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZHVhbF9hZGNfbW9kZQ==::ZmFsc2U=::RW5hYmxlIER1YWwgQURDIE1vZGU=                                                                             ;      ;                   ;
; IP_TOOL_NAME                                                                   ; altera_onchip_flash                                                                                                                      ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_ENV                                                                    ; Qsys                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_NAME                                                              ; YWx0ZXJhX29uY2hpcF9mbGFzaA==                                                                                                             ;      ;                   ;
; IP_COMPONENT_DISPLAY_NAME                                                      ; QWx0ZXJhIE9uLUNoaXAgRmxhc2g=                                                                                                             ;      ;                   ;
; IP_COMPONENT_REPORT_HIERARCHY                                                  ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_INTERNAL                                                          ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_AUTHOR                                                            ; QWx0ZXJhIENvcnBvcmF0aW9u                                                                                                                 ;      ;                   ;
; IP_COMPONENT_VERSION                                                           ; MTUuMQ==                                                                                                                                 ;      ;                   ;
; IP_COMPONENT_DESCRIPTION                                                       ; QWx0ZXJhIE9uLUNoaXAgRmxhc2ggTWVnYWZ1bmN0aW9uIHdpdGggQXZhbG9uLU1NIFNsYXZlIEludGVyZmFjZS4=                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; REFUQV9JTlRFUkZBQ0U=::UGFyYWxsZWw=::RGF0YSBpbnRlcmZhY2U=                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; UkVBRF9CVVJTVF9NT0RF::SW5jcmVtZW50aW5n::UmVhZCBidXJzdCBtb2Rl                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; UkVBRF9CVVJTVF9DT1VOVA==::MTI4::UmVhZCBidXJzdCBjb3VudA==                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; Q0xPQ0tfRlJFUVVFTkNZ::NjQuMA==::Q2xvY2sgZnJlcXVlbmN5                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; Q09ORklHVVJBVElPTl9NT0RF::RHVhbCBDb21wcmVzc2VkIEltYWdlcw==::Q29uZmlndXJhdGlvbiBNb2Rl                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SX0FDQ0VTU19NT0RF::UmVhZCBhbmQgd3JpdGUsUmVhZCBhbmQgd3JpdGUsUmVhZCBhbmQgd3JpdGUsUmVhZCBhbmQgd3JpdGUsSGlkZGVu::QWNjZXNzIE1vZGU=     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; aW5pdEZsYXNoQ29udGVudA==::ZmFsc2U=::SW5pdGlhbGl6ZSBmbGFzaCBjb250ZW50                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; YXV0b0luaXRpYWxpemF0aW9uRmlsZU5hbWU=::bWF4MTBmbGFzaF9vbmNoaXBfZmxhc2hfMA==::YXV0b0luaXRpYWxpemF0aW9uRmlsZU5hbWU=                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; REVWSUNFX0ZBTUlMWQ==::TUFYIDEw::REVWSUNFX0ZBTUlMWQ==                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; UEFSVF9OQU1F::MTBNMDhTQVUxNjlDOEc=::UEFSVF9OQU1F                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTE9DS19SQVRF::MA==::QVVUT19DTE9DS19SQVRF                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; REVWSUNFX0lE::MDg=::REVWSUNFX0lE                                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SMV9TVEFSVF9BRERS::MA==::U0VDVE9SMV9TVEFSVF9BRERS                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SMV9FTkRfQUREUg==::NDA5NQ==::U0VDVE9SMV9FTkRfQUREUg==                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SMl9TVEFSVF9BRERS::NDA5Ng==::U0VDVE9SMl9TVEFSVF9BRERS                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SMl9FTkRfQUREUg==::ODE5MQ==::U0VDVE9SMl9FTkRfQUREUg==                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SM19TVEFSVF9BRERS::ODE5Mg==::U0VDVE9SM19TVEFSVF9BRERS                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SM19FTkRfQUREUg==::MjkxODM=::U0VDVE9SM19FTkRfQUREUg==                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SNF9TVEFSVF9BRERS::MjkxODQ=::U0VDVE9SNF9TVEFSVF9BRERS                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SNF9FTkRfQUREUg==::NDQwMzE=::U0VDVE9SNF9FTkRfQUREUg==                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; TUlOX1ZBTElEX0FERFI=::MA==::TUlOX1ZBTElEX0FERFI=                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; TUFYX1ZBTElEX0FERFI=::NDQwMzE=::TUFYX1ZBTElEX0FERFI=                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; TUlOX1VGTV9WQUxJRF9BRERS::MA==::TUlOX1VGTV9WQUxJRF9BRERS                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; TUFYX1VGTV9WQUxJRF9BRERS::ODE5MQ==::TUFYX1VGTV9WQUxJRF9BRERS                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SMV9NQVA=::MQ==::U0VDVE9SMV9NQVA=                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SMl9NQVA=::Mg==::U0VDVE9SMl9NQVA=                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SM19NQVA=::Mw==::U0VDVE9SM19NQVA=                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SNF9NQVA=::NA==::U0VDVE9SNF9NQVA=                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SNV9NQVA=::MA==::U0VDVE9SNV9NQVA=                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QUREUl9SQU5HRTFfRU5EX0FERFI=::NDQwMzE=::QUREUl9SQU5HRTFfRU5EX0FERFI=                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QUREUl9SQU5HRTFfT0ZGU0VU::NTEy::QUREUl9SQU5HRTFfT0ZGU0VU                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QUREUl9SQU5HRTJfT0ZGU0VU::MA==::QUREUl9SQU5HRTJfT0ZGU0VU                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVZNTV9EQVRBX0FERFJfV0lEVEg=::MTY=::QVZNTV9EQVRBX0FERFJfV0lEVEg=                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVZNTV9EQVRBX0RBVEFfV0lEVEg=::MzI=::QVZNTV9EQVRBX0RBVEFfV0lEVEg=                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVZNTV9EQVRBX0JVUlNUQ09VTlRfV0lEVEg=::OA==::QVZNTV9EQVRBX0JVUlNUQ09VTlRfV0lEVEg=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; U0VDVE9SX1JFQURfUFJPVEVDVElPTl9NT0RF::MTY=::U0VDVE9SX1JFQURfUFJPVEVDVElPTl9NT0RF                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; RkxBU0hfU0VRX1JFQURfREFUQV9DT1VOVA==::Mg==::RkxBU0hfU0VRX1JFQURfREFUQV9DT1VOVA==                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; RkxBU0hfQUREUl9BTElHTk1FTlRfQklUUw==::MQ==::RkxBU0hfQUREUl9BTElHTk1FTlRfQklUUw==                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; RkxBU0hfUkVBRF9DWUNMRV9NQVhfSU5ERVg=::Mw==::RkxBU0hfUkVBRF9DWUNMRV9NQVhfSU5ERVg=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; RkxBU0hfUkVTRVRfQ1lDTEVfTUFYX0lOREVY::MTY=::RkxBU0hfUkVTRVRfQ1lDTEVfTUFYX0lOREVY                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; RkxBU0hfQlVTWV9USU1FT1VUX0NZQ0xFX01BWF9JTkRFWA==::NjE=::RkxBU0hfQlVTWV9USU1FT1VUX0NZQ0xFX01BWF9JTkRFWA==                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; RkxBU0hfRVJBU0VfVElNRU9VVF9DWUNMRV9NQVhfSU5ERVg=::MjI0MDAwMDA=::RkxBU0hfRVJBU0VfVElNRU9VVF9DWUNMRV9NQVhfSU5ERVg=                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; RkxBU0hfV1JJVEVfVElNRU9VVF9DWUNMRV9NQVhfSU5ERVg=::MTk1MjA=::RkxBU0hfV1JJVEVfVElNRU9VVF9DWUNMRV9NQVhfSU5ERVg=                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; UEFSQUxMRUxfTU9ERQ==::dHJ1ZQ==::UEFSQUxMRUxfTU9ERQ==                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; UkVBRF9BTkRfV1JJVEVfTU9ERQ==::dHJ1ZQ==::UkVBRF9BTkRfV1JJVEVfTU9ERQ==                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; V1JBUFBJTkdfQlVSU1RfTU9ERQ==::ZmFsc2U=::V1JBUFBJTkdfQlVSU1RfTU9ERQ==                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; SVNfRFVBTF9CT09U::VHJ1ZQ==::SVNfRFVBTF9CT09U                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; SVNfRVJBTV9TS0lQ::VHJ1ZQ==::SVNfRVJBTV9TS0lQ                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; SVNfQ09NUFJFU1NFRF9JTUFHRQ==::VHJ1ZQ==::SVNfQ09NUFJFU1NFRF9JTUFHRQ==                                                                     ;      ;                   ;
; PRESERVE_REGISTER                                                              ; ON                                                                                                                                       ;      ; din_s1            ;
; PRESERVE_REGISTER                                                              ; ON                                                                                                                                       ;      ; dreg[0]           ;
; DONT_MERGE_REGISTER                                                            ; ON                                                                                                                                       ;      ; din_s1            ;
; DONT_MERGE_REGISTER                                                            ; ON                                                                                                                                       ;      ; dreg[0]           ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS                                                                                                                   ;      ; din_s1            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS                                                                                                                   ;      ; dreg[0]           ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                                                                                                                       ;      ;                   ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                                                                                                                       ;      ;                   ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION                                                                                                                       ;      ;                   ;
; IP_GENERATED_DEVICE_FAMILY                                                     ; {MAX 10}                                                                                                                                 ;      ;                   ;
; IP_TARGETED_DEVICE_FAMILY                                                      ; MAX 10                                                                                                                                   ;      ;                   ;
; IP_QSYS_MODE                                                                   ; UNKNOWN                                                                                                                                  ;      ;                   ;
; IP_TOOL_NAME                                                                   ; altchip_id                                                                                                                               ;      ;                   ;
; IP_TOOL_NAME                                                                   ; altchip_id                                                                                                                               ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_ENV                                                                    ; mwpim                                                                                                                                    ;      ;                   ;
; IP_TOOL_ENV                                                                    ; mwpim                                                                                                                                    ;      ;                   ;
; IP_COMPONENT_NAME                                                              ; Y2hpcGlk                                                                                                                                 ;      ;                   ;
; IP_COMPONENT_DISPLAY_NAME                                                      ; QWx0ZXJhIFVuaXF1ZSBDaGlwIElE                                                                                                             ;      ;                   ;
; IP_COMPONENT_REPORT_HIERARCHY                                                  ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_INTERNAL                                                          ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_AUTHOR                                                            ; QWx0ZXJhIENvcnBvcmF0aW9u                                                                                                                 ;      ;                   ;
; IP_COMPONENT_VERSION                                                           ; MTUuMQ==                                                                                                                                 ;      ;                   ;
; IP_COMPONENT_DESCRIPTION                                                       ; VGhlIEFsdGVyYSBVbmlxdWUgQ2hpcCBJRCBtZWdhZnVuY3Rpb24gcHJvdmlkZXMgZmVhdHVyZSB0byBhY3F1aXJlIHRoZSB1bmlxdWUgY2hpcCBJRCBvZiBGUEdBLg==         ;      ;                   ;
; IP_GENERATED_DEVICE_FAMILY                                                     ; {MAX 10}                                                                                                                                 ;      ;                   ;
; IP_TARGETED_DEVICE_FAMILY                                                      ; MAX 10                                                                                                                                   ;      ;                   ;
; IP_QSYS_MODE                                                                   ; STANDALONE                                                                                                                               ;      ;                   ;
; IP_TOOL_NAME                                                                   ; Qsys                                                                                                                                     ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_ENV                                                                    ; Qsys                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_NAME                                                              ; ZHVhbGNvbmZpZw==                                                                                                                         ;      ;                   ;
; IP_COMPONENT_DISPLAY_NAME                                                      ; ZHVhbGNvbmZpZw==                                                                                                                         ;      ;                   ;
; IP_COMPONENT_REPORT_HIERARCHY                                                  ; ON                                                                                                                                       ;      ;                   ;
; IP_COMPONENT_INTERNAL                                                          ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_VERSION                                                           ; MS4w                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19HRU5FUkFUSU9OX0lE::MTQ1MTQxODA2Nw==::QXV0byBHRU5FUkFUSU9OX0lE                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0VfRkFNSUxZ::TUFYIDEw::QXV0byBERVZJQ0VfRkFNSUxZ                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0U=::MTBNMDhTQVUxNjlDOEc=::QXV0byBERVZJQ0U=                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::OA==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTEtfQ0xPQ0tfRE9NQUlO::LTE=::QXV0byBDTE9DS19ET01BSU4=                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTEtfUkVTRVRfRE9NQUlO::LTE=::QXV0byBSRVNFVF9ET01BSU4=                                                                             ;      ;                   ;
; IP_GENERATED_DEVICE_FAMILY                                                     ; {MAX 10}                                                                                                                                 ;      ;                   ;
; IP_TARGETED_DEVICE_FAMILY                                                      ; MAX 10                                                                                                                                   ;      ;                   ;
; IP_QSYS_MODE                                                                   ; STANDALONE                                                                                                                               ;      ;                   ;
; IP_TOOL_NAME                                                                   ; Qsys                                                                                                                                     ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_ENV                                                                    ; Qsys                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_NAME                                                              ; bWF4MTBhZGM=                                                                                                                             ;      ;                   ;
; IP_COMPONENT_DISPLAY_NAME                                                      ; bWF4MTBhZGM=                                                                                                                             ;      ;                   ;
; IP_COMPONENT_REPORT_HIERARCHY                                                  ; ON                                                                                                                                       ;      ;                   ;
; IP_COMPONENT_INTERNAL                                                          ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_VERSION                                                           ; MS4w                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19HRU5FUkFUSU9OX0lE::MTQ1MzkzMzQ1OA==::QXV0byBHRU5FUkFUSU9OX0lE                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0VfRkFNSUxZ::TUFYIDEw::QXV0byBERVZJQ0VfRkFNSUxZ                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0U=::MTBNMDhTQVUxNjlDOEc=::QXV0byBERVZJQ0U=                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::OA==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19BRENfUExMX0NMT0NLX0NMT0NLX1JBVEU=::LTE=::QXV0byBDTE9DS19SQVRF                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19BRENfUExMX0NMT0NLX0NMT0NLX0RPTUFJTg==::LTE=::QXV0byBDTE9DS19ET01BSU4=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19BRENfUExMX0NMT0NLX1JFU0VUX0RPTUFJTg==::LTE=::QXV0byBSRVNFVF9ET01BSU4=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTE9DS19DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTE9DS19DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4=                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTE9DS19SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4=                                                                         ;      ;                   ;
; IP_TOOL_NAME                                                                   ; altera_modular_adc                                                                                                                       ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_ENV                                                                    ; Qsys                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_NAME                                                              ; bWF4MTBhZGNfbW9kdWxhcl9hZGNfMA==                                                                                                         ;      ;                   ;
; IP_COMPONENT_DISPLAY_NAME                                                      ; QWx0ZXJhIE1vZHVsYXIgQURDIGNvcmU=                                                                                                         ;      ;                   ;
; IP_COMPONENT_REPORT_HIERARCHY                                                  ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_INTERNAL                                                          ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_AUTHOR                                                            ; QWx0ZXJhIENvcnBvcmF0aW9u                                                                                                                 ;      ;                   ;
; IP_COMPONENT_VERSION                                                           ; MTUuMQ==                                                                                                                                 ;      ;                   ;
; IP_COMPONENT_DESCRIPTION                                                       ; QWx0ZXJhIE1vZHVsYXIgQURD                                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; Q09SRV9WQVI=::Mw==::Q29yZSBWYXJpYW50                                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; RU5BQkxFX0RFQlVH::MA==::RGVidWcgUGF0aA==                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; TU9OSVRPUl9DT1VOVF9XSURUSA==::MTI=::TU9OSVRPUl9DT1VOVF9XSURUSA==                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; Q0xPQ0tfRlJFUQ==::MA==::Q0xPQ0tfRlJFUQ==                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; RkFNSUxZ::TUFYIDEw::RGV2aWNlIEZhbWlseQ==                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; REVWSUNFX1BBUlQ=::MTBNMDhTQVUxNjlDOEc=::RGV2aWNlIFBhcnQ=                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZGV2aWNlX3BhcnRuYW1lX2ZpdmVjaGFyX3ByZWZpeA==::MTBNMDg=::ZGV2aWNlX3BhcnRuYW1lX2ZpdmVjaGFyX3ByZWZpeA==                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZGV2aWNlX2FkY190eXBl::MjI=::UGxlYXNlIHNlbGVjdCBkZXZpY2UgUGFydCBOdW1iZXIgcHJlZml4                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; bWF4X2FkY19jb3VudF9vbl9kaWU=::MQ==::TWF4IEFEQ3MgY291bnQgb24gc2lsaWNvbiBkaWU=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; YWRjX2NvdW50X29uX2RldmljZQ==::MQ==::QURDcyBjb3VudCBvbiBkZXZpY2U=                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZGV2aWNlX3Bvd2VyX3N1cHBseV90eXBl::MQ==::SXMgdGhpcyBhIHNpbmdsZSBvciBkdWFsIHN1cHBseSB2b2x0YWdlIGRldmljZQ==                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; aXBfaXNfZm9yX3doaWNoX2FkYw==::MQ==::R2VuZXJhdGUgSVAgZm9yIHdoaWNoIEFEQ3Mgb2YgdGhpcyBkZXZpY2U/                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; aXNfdGhpc19maXJzdF9vcl9zZWNvbmRfYWRj::MQ==::VGhpcyBBREMgYXRvbSBwcmltaXRpdmUgKFdZU0lXWUcpIGlzIGZvciBmaXJzdCBvciBzZWNvbmQgQURDPw==         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; YW5hbG9nX2lucHV0X3Bpbl9tYXNr::MA==::YW5hbG9nX2lucHV0X3Bpbl9tYXNr                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; aGFyZF9wd2Q=::MA==::aGFyZF9wd2Q=                                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; Y2xrZGl2::MQ==::QURDIElucHV0IENsb2Nr                                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dHNjbGtkaXY=::MQ==::dHNjbGtkaXY=                                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dHNjbGtzZWw=::MQ==::dHNjbGtzZWw=                                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; cmVmc2Vs::MA==::UmVmZXJlbmNlIFZvbHRhZ2UgU291cmNl                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZXh0ZXJuYWxfdnJlZg==::My4z::RXh0ZXJuYWwgUmVmZXJlbmNlIFZvbHRhZ2U=                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; aW50X3ZyZWZfdnI=::My4w::SW50ZXJuYWwgUmVmZXJlbmNlIFZvbHRhZ2U=                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; aW50X3ZyZWZfbm9udnI=::Mi41::SW50ZXJuYWwgUmVmZXJlbmNlIFZvbHRhZ2U=                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; cmVmZXJlbmNlX3ZvbHRhZ2U=::My4z::QURDIFJlZmVyZW5jZSBWb2x0YWdl                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; cHJlc2NhbGFy::MA==::cHJlc2NhbGFy                                                                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX3RzZA==::dHJ1ZQ==::VXNlIG9uLWNoaXAgVFNE                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdHNkX21heA==::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBvbi1jaGlwIFRTRA==                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dHNkX21heA==::MTI1::TWF4aW11bSBUZW1wZXJhdHVyZSBUaHJlc2hvbGQ=                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdHNkX21pbg==::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBvbi1jaGlwIFRTRA==                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dHNkX21pbg==::MA==::TWluaW11bSBUZW1wZXJhdHVyZSBUaHJlc2hvbGQ=                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMA==::dHJ1ZQ==::VXNlIENoYW5uZWwgMCAoRGVkaWNhdGVkIGFuYWxvZyBpbnB1dCBwaW4gLSBBTkFJTik=                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gw::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDA=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gw::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMA==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gw::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDA=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gw::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMA==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMQ==::dHJ1ZQ==::VXNlIENoYW5uZWwgMQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gx::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDE=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gx::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMQ==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gx::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDE=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gx::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMQ==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMg==::dHJ1ZQ==::VXNlIENoYW5uZWwgMg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gy::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDI=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gy::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMg==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gy::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDI=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gy::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMg==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMw==::dHJ1ZQ==::VXNlIENoYW5uZWwgMw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gz::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDM=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gz::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMw==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gz::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDM=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gz::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMw==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoNA==::dHJ1ZQ==::VXNlIENoYW5uZWwgNA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2g0::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDQ=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2g0::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgNA==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2g0::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDQ=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2g0::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgNA==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoNQ==::dHJ1ZQ==::VXNlIENoYW5uZWwgNQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2g1::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDU=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2g1::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgNQ==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2g1::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDU=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2g1::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgNQ==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoNg==::dHJ1ZQ==::VXNlIENoYW5uZWwgNg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2g2::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDY=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2g2::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgNg==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2g2::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDY=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2g2::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgNg==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoNw==::ZmFsc2U=::VXNlIENoYW5uZWwgNw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2g3::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDc=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2g3::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgNw==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2g3::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDc=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2g3::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgNw==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoOA==::ZmFsc2U=::VXNlIENoYW5uZWwgOA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; cHJlc2NhbGVyX2NoOA==::ZmFsc2U=::RW5hYmxlIFByZXNjYWxlciBmb3IgQ2hhbm5lbCA4                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2g4::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDg=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2g4::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgOA==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2g4::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDg=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2g4::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgOA==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoOQ==::ZmFsc2U=::VXNlIENoYW5uZWwgOQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2g5::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDk=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2g5::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgOQ==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2g5::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDk=                                                         ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2g5::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgOQ==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMTA=::ZmFsc2U=::VXNlIENoYW5uZWwgMTA=                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gxMA==::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDEw                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gxMA==::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTA=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gxMA==::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDEw                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gxMA==::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTA=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMTE=::ZmFsc2U=::VXNlIENoYW5uZWwgMTE=                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gxMQ==::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDEx                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gxMQ==::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTE=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gxMQ==::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDEx                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gxMQ==::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTE=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMTI=::ZmFsc2U=::VXNlIENoYW5uZWwgMTI=                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gxMg==::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDEy                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gxMg==::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTI=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gxMg==::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDEy                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gxMg==::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTI=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMTM=::ZmFsc2U=::VXNlIENoYW5uZWwgMTM=                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gxMw==::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDEz                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gxMw==::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTM=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gxMw==::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDEz                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gxMw==::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTM=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMTQ=::ZmFsc2U=::VXNlIENoYW5uZWwgMTQ=                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gxNA==::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDE0                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gxNA==::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTQ=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gxNA==::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDE0                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gxNA==::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTQ=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMTU=::ZmFsc2U=::VXNlIENoYW5uZWwgMTU=                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gxNQ==::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDE1                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gxNQ==::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTU=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gxNQ==::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDE1                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gxNQ==::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTU=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dXNlX2NoMTY=::ZmFsc2U=::VXNlIENoYW5uZWwgMTY=                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; cHJlc2NhbGVyX2NoMTY=::ZmFsc2U=::RW5hYmxlIFByZXNjYWxlciBmb3IgQ2hhbm5lbCAxNg==                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtYXhfY2gxNg==::ZmFsc2U=::RW5hYmxlIE1heGltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDE2                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtYXhfY2gxNg==::MC4w::RW50ZXIgTWF4aW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTY=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; ZW5fdGhtaW5fY2gxNg==::ZmFsc2U=::RW5hYmxlIE1pbmltdW0gdGhyZXNob2xkIGZvciBDaGFubmVsIDE2                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; dGhtaW5fY2gxNg==::MC4w::RW50ZXIgTWluaW11bSBUaHJlc2hvbGQgZm9yIENoYW5uZWwgMTY=                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX2xlbmd0aA==::MQ==::TnVtYmVyIG9mIHNsb3QgdXNlZA==                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMQ==::MzA=::U2xvdCAx                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMg==::MzA=::U2xvdCAy                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMw==::MzA=::U2xvdCAz                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNA==::MzA=::U2xvdCA0                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNQ==::MzA=::U2xvdCA1                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNg==::MzA=::U2xvdCA2                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNw==::MzA=::U2xvdCA3                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfOA==::MzA=::U2xvdCA4                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfOQ==::MzA=::U2xvdCA5                                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTA=::MzA=::U2xvdCAxMA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTE=::MzA=::U2xvdCAxMQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTI=::MzA=::U2xvdCAxMg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTM=::MzA=::U2xvdCAxMw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTQ=::MzA=::U2xvdCAxNA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTU=::MzA=::U2xvdCAxNQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTY=::MzA=::U2xvdCAxNg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTc=::MzA=::U2xvdCAxNw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTg=::MzA=::U2xvdCAxOA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMTk=::MzA=::U2xvdCAxOQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjA=::MzA=::U2xvdCAyMA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjE=::MzA=::U2xvdCAyMQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjI=::MzA=::U2xvdCAyMg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjM=::MzA=::U2xvdCAyMw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjQ=::MzA=::U2xvdCAyNA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjU=::MzA=::U2xvdCAyNQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjY=::MzA=::U2xvdCAyNg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjc=::MzA=::U2xvdCAyNw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjg=::MzA=::U2xvdCAyOA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMjk=::MzA=::U2xvdCAyOQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzA=::MzA=::U2xvdCAzMA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzE=::MzA=::U2xvdCAzMQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzI=::MzA=::U2xvdCAzMg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzM=::MzA=::U2xvdCAzMw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzQ=::MzA=::U2xvdCAzNA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzU=::MzA=::U2xvdCAzNQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzY=::MzA=::U2xvdCAzNg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzc=::MzA=::U2xvdCAzNw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzg=::MzA=::U2xvdCAzOA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfMzk=::MzA=::U2xvdCAzOQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDA=::MzA=::U2xvdCA0MA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDE=::MzA=::U2xvdCA0MQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDI=::MzA=::U2xvdCA0Mg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDM=::MzA=::U2xvdCA0Mw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDQ=::MzA=::U2xvdCA0NA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDU=::MzA=::U2xvdCA0NQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDY=::MzA=::U2xvdCA0Ng==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDc=::MzA=::U2xvdCA0Nw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDg=::MzA=::U2xvdCA0OA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNDk=::MzA=::U2xvdCA0OQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTA=::MzA=::U2xvdCA1MA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTE=::MzA=::U2xvdCA1MQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTI=::MzA=::U2xvdCA1Mg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTM=::MzA=::U2xvdCA1Mw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTQ=::MzA=::U2xvdCA1NA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTU=::MzA=::U2xvdCA1NQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTY=::MzA=::U2xvdCA1Ng==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTc=::MzA=::U2xvdCA1Nw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTg=::MzA=::U2xvdCA1OA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNTk=::MzA=::U2xvdCA1OQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNjA=::MzA=::U2xvdCA2MA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNjE=::MzA=::U2xvdCA2MQ==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNjI=::MzA=::U2xvdCA2Mg==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNjM=::MzA=::U2xvdCA2Mw==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; c2VxX29yZGVyX3Nsb3RfNjQ=::MzA=::U2xvdCA2NA==                                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::OA==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ==                                                                 ;      ;                   ;
; IP_GENERATED_DEVICE_FAMILY                                                     ; {MAX 10}                                                                                                                                 ;      ;                   ;
; IP_TARGETED_DEVICE_FAMILY                                                      ; MAX 10                                                                                                                                   ;      ;                   ;
; IP_QSYS_MODE                                                                   ; STANDALONE                                                                                                                               ;      ;                   ;
; IP_TOOL_NAME                                                                   ; Qsys                                                                                                                                     ;      ;                   ;
; IP_TOOL_VERSION                                                                ; 15.1                                                                                                                                     ;      ;                   ;
; IP_TOOL_ENV                                                                    ; Qsys                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_NAME                                                              ; bWF4MTBmbGFzaA==                                                                                                                         ;      ;                   ;
; IP_COMPONENT_DISPLAY_NAME                                                      ; bWF4MTBmbGFzaA==                                                                                                                         ;      ;                   ;
; IP_COMPONENT_REPORT_HIERARCHY                                                  ; ON                                                                                                                                       ;      ;                   ;
; IP_COMPONENT_INTERNAL                                                          ; OFF                                                                                                                                      ;      ;                   ;
; IP_COMPONENT_VERSION                                                           ; MS4w                                                                                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19HRU5FUkFUSU9OX0lE::MTQ1Mjc5NTc0NA==::QXV0byBHRU5FUkFUSU9OX0lE                                                                     ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0VfRkFNSUxZ::TUFYIDEw::QXV0byBERVZJQ0VfRkFNSUxZ                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0U=::MTBNMDhTQVUxNjlDOEc=::QXV0byBERVZJQ0U=                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::OA==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ==                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF                                                                                 ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTEtfQ0xPQ0tfRE9NQUlO::LTE=::QXV0byBDTE9DS19ET01BSU4=                                                                             ;      ;                   ;
; IP_COMPONENT_PARAMETER                                                         ; QVVUT19DTEtfUkVTRVRfRE9NQUlO::LTE=::QXV0byBSRVNFVF9ET01BSU4=                                                                             ;      ;                   ;
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_clocks:clocks_inst ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; CLOCK_SELECT   ; 00       ; Unsigned Binary                          ;
; PRR_ADDR       ; 01100100 ; Unsigned Binary                          ;
; PRADC_BIT      ; 0        ; Signed Integer                           ;
; PRUSART0_BIT   ; 1        ; Signed Integer                           ;
; PRSPI_BIT      ; 2        ; Signed Integer                           ;
; PRTIM1_BIT     ; 3        ; Signed Integer                           ;
; PRINTOSC_BIT   ; 4        ; Signed Integer                           ;
; PRTIM0_BIT     ; 5        ; Signed Integer                           ;
; PRTIM2_BIT     ; 6        ; Signed Integer                           ;
; PRTWI_BIT      ; 7        ; Signed Integer                           ;
; PLL_SELECT     ; 0        ; Unsigned Binary                          ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+---------------------------------------------------+
; Parameter Name                ; Value                   ; Type                                              ;
+-------------------------------+-------------------------+---------------------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION         ; Untyped                                           ;
; PLL_TYPE                      ; AUTO                    ; Untyped                                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll16 ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 62500                   ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                                           ;
; LOCK_HIGH                     ; 1                       ; Untyped                                           ;
; LOCK_LOW                      ; 1                       ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                                           ;
; SKIP_VCO                      ; OFF                     ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                                           ;
; BANDWIDTH                     ; 0                       ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                       ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 2                       ; Signed Integer                                    ;
; CLK3_MULTIPLY_BY              ; 2                       ; Signed Integer                                    ;
; CLK2_MULTIPLY_BY              ; 4                       ; Signed Integer                                    ;
; CLK1_MULTIPLY_BY              ; 4                       ; Signed Integer                                    ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                       ; Signed Integer                                    ;
; CLK3_DIVIDE_BY                ; 1                       ; Signed Integer                                    ;
; CLK2_DIVIDE_BY                ; 1                       ; Signed Integer                                    ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer                                    ;
; CLK0_DIVIDE_BY                ; 8                       ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 1953                    ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 1953                    ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                      ; Signed Integer                                    ;
; CLK3_DUTY_CYCLE               ; 50                      ; Signed Integer                                    ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer                                    ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer                                    ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                       ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                                           ;
; VCO_MIN                       ; 0                       ; Untyped                                           ;
; VCO_MAX                       ; 0                       ; Untyped                                           ;
; VCO_CENTER                    ; 0                       ; Untyped                                           ;
; PFD_MIN                       ; 0                       ; Untyped                                           ;
; PFD_MAX                       ; 0                       ; Untyped                                           ;
; M_INITIAL                     ; 0                       ; Untyped                                           ;
; M                             ; 0                       ; Untyped                                           ;
; N                             ; 1                       ; Untyped                                           ;
; M2                            ; 1                       ; Untyped                                           ;
; N2                            ; 1                       ; Untyped                                           ;
; SS                            ; 1                       ; Untyped                                           ;
; C0_HIGH                       ; 0                       ; Untyped                                           ;
; C1_HIGH                       ; 0                       ; Untyped                                           ;
; C2_HIGH                       ; 0                       ; Untyped                                           ;
; C3_HIGH                       ; 0                       ; Untyped                                           ;
; C4_HIGH                       ; 0                       ; Untyped                                           ;
; C5_HIGH                       ; 0                       ; Untyped                                           ;
; C6_HIGH                       ; 0                       ; Untyped                                           ;
; C7_HIGH                       ; 0                       ; Untyped                                           ;
; C8_HIGH                       ; 0                       ; Untyped                                           ;
; C9_HIGH                       ; 0                       ; Untyped                                           ;
; C0_LOW                        ; 0                       ; Untyped                                           ;
; C1_LOW                        ; 0                       ; Untyped                                           ;
; C2_LOW                        ; 0                       ; Untyped                                           ;
; C3_LOW                        ; 0                       ; Untyped                                           ;
; C4_LOW                        ; 0                       ; Untyped                                           ;
; C5_LOW                        ; 0                       ; Untyped                                           ;
; C6_LOW                        ; 0                       ; Untyped                                           ;
; C7_LOW                        ; 0                       ; Untyped                                           ;
; C8_LOW                        ; 0                       ; Untyped                                           ;
; C9_LOW                        ; 0                       ; Untyped                                           ;
; C0_INITIAL                    ; 0                       ; Untyped                                           ;
; C1_INITIAL                    ; 0                       ; Untyped                                           ;
; C2_INITIAL                    ; 0                       ; Untyped                                           ;
; C3_INITIAL                    ; 0                       ; Untyped                                           ;
; C4_INITIAL                    ; 0                       ; Untyped                                           ;
; C5_INITIAL                    ; 0                       ; Untyped                                           ;
; C6_INITIAL                    ; 0                       ; Untyped                                           ;
; C7_INITIAL                    ; 0                       ; Untyped                                           ;
; C8_INITIAL                    ; 0                       ; Untyped                                           ;
; C9_INITIAL                    ; 0                       ; Untyped                                           ;
; C0_MODE                       ; BYPASS                  ; Untyped                                           ;
; C1_MODE                       ; BYPASS                  ; Untyped                                           ;
; C2_MODE                       ; BYPASS                  ; Untyped                                           ;
; C3_MODE                       ; BYPASS                  ; Untyped                                           ;
; C4_MODE                       ; BYPASS                  ; Untyped                                           ;
; C5_MODE                       ; BYPASS                  ; Untyped                                           ;
; C6_MODE                       ; BYPASS                  ; Untyped                                           ;
; C7_MODE                       ; BYPASS                  ; Untyped                                           ;
; C8_MODE                       ; BYPASS                  ; Untyped                                           ;
; C9_MODE                       ; BYPASS                  ; Untyped                                           ;
; C0_PH                         ; 0                       ; Untyped                                           ;
; C1_PH                         ; 0                       ; Untyped                                           ;
; C2_PH                         ; 0                       ; Untyped                                           ;
; C3_PH                         ; 0                       ; Untyped                                           ;
; C4_PH                         ; 0                       ; Untyped                                           ;
; C5_PH                         ; 0                       ; Untyped                                           ;
; C6_PH                         ; 0                       ; Untyped                                           ;
; C7_PH                         ; 0                       ; Untyped                                           ;
; C8_PH                         ; 0                       ; Untyped                                           ;
; C9_PH                         ; 0                       ; Untyped                                           ;
; L0_HIGH                       ; 1                       ; Untyped                                           ;
; L1_HIGH                       ; 1                       ; Untyped                                           ;
; G0_HIGH                       ; 1                       ; Untyped                                           ;
; G1_HIGH                       ; 1                       ; Untyped                                           ;
; G2_HIGH                       ; 1                       ; Untyped                                           ;
; G3_HIGH                       ; 1                       ; Untyped                                           ;
; E0_HIGH                       ; 1                       ; Untyped                                           ;
; E1_HIGH                       ; 1                       ; Untyped                                           ;
; E2_HIGH                       ; 1                       ; Untyped                                           ;
; E3_HIGH                       ; 1                       ; Untyped                                           ;
; L0_LOW                        ; 1                       ; Untyped                                           ;
; L1_LOW                        ; 1                       ; Untyped                                           ;
; G0_LOW                        ; 1                       ; Untyped                                           ;
; G1_LOW                        ; 1                       ; Untyped                                           ;
; G2_LOW                        ; 1                       ; Untyped                                           ;
; G3_LOW                        ; 1                       ; Untyped                                           ;
; E0_LOW                        ; 1                       ; Untyped                                           ;
; E1_LOW                        ; 1                       ; Untyped                                           ;
; E2_LOW                        ; 1                       ; Untyped                                           ;
; E3_LOW                        ; 1                       ; Untyped                                           ;
; L0_INITIAL                    ; 1                       ; Untyped                                           ;
; L1_INITIAL                    ; 1                       ; Untyped                                           ;
; G0_INITIAL                    ; 1                       ; Untyped                                           ;
; G1_INITIAL                    ; 1                       ; Untyped                                           ;
; G2_INITIAL                    ; 1                       ; Untyped                                           ;
; G3_INITIAL                    ; 1                       ; Untyped                                           ;
; E0_INITIAL                    ; 1                       ; Untyped                                           ;
; E1_INITIAL                    ; 1                       ; Untyped                                           ;
; E2_INITIAL                    ; 1                       ; Untyped                                           ;
; E3_INITIAL                    ; 1                       ; Untyped                                           ;
; L0_MODE                       ; BYPASS                  ; Untyped                                           ;
; L1_MODE                       ; BYPASS                  ; Untyped                                           ;
; G0_MODE                       ; BYPASS                  ; Untyped                                           ;
; G1_MODE                       ; BYPASS                  ; Untyped                                           ;
; G2_MODE                       ; BYPASS                  ; Untyped                                           ;
; G3_MODE                       ; BYPASS                  ; Untyped                                           ;
; E0_MODE                       ; BYPASS                  ; Untyped                                           ;
; E1_MODE                       ; BYPASS                  ; Untyped                                           ;
; E2_MODE                       ; BYPASS                  ; Untyped                                           ;
; E3_MODE                       ; BYPASS                  ; Untyped                                           ;
; L0_PH                         ; 0                       ; Untyped                                           ;
; L1_PH                         ; 0                       ; Untyped                                           ;
; G0_PH                         ; 0                       ; Untyped                                           ;
; G1_PH                         ; 0                       ; Untyped                                           ;
; G2_PH                         ; 0                       ; Untyped                                           ;
; G3_PH                         ; 0                       ; Untyped                                           ;
; E0_PH                         ; 0                       ; Untyped                                           ;
; E1_PH                         ; 0                       ; Untyped                                           ;
; E2_PH                         ; 0                       ; Untyped                                           ;
; E3_PH                         ; 0                       ; Untyped                                           ;
; M_PH                          ; 0                       ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                      ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                      ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                      ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                      ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                      ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                      ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                      ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                      ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                      ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                      ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                       ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                       ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                       ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                                           ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                                           ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                                           ;
; PORT_CLK3                     ; PORT_USED               ; Untyped                                           ;
; PORT_CLK4                     ; PORT_USED               ; Untyped                                           ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                                           ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                                           ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                                           ;
; CBXI_PARAMETER                ; pll16_altpll            ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                                           ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                                           ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                                    ;
+-------------------------------+-------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0 ;
+-----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                                                    ;
+-----------------+--------+-----------------------------------------------------------------------------------------+
; DEVICE_FAMILY   ; MAX 10 ; String                                                                                  ;
; DEVICE_ID       ; 08     ; String                                                                                  ;
; CLOCK_FREQUENCY ; 116    ; String                                                                                  ;
+-----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_xb_pinmux:xb_pinmux_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; NUM_PINS       ; 20    ; Signed Integer                                    ;
; NUM_XBS        ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_d_mem:d_mem_inst ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; dm_size        ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_s4h1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_p_mem:p_mem_inst ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; pm_size        ; 16    ; Signed Integer                            ;
; PM_REAL_SIZE   ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                         ;
+------------------------------------+------------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                      ;
; WIDTH_A                            ; 16                     ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                      ;
; WIDTH_B                            ; 16                     ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 14                     ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 16384                  ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_4hh2        ; Untyped                                                                      ;
+------------------------------------+------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_atmega328clone:uc_top_wrp_vlog_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DESIGN_CONFIG  ; 8     ; Signed Integer                                               ;
; UFM_ADR_WIDTH  ; 13    ; Signed Integer                                               ;
; PM_REAL_SIZE   ; 16    ; Signed Integer                                               ;
; UFM_BC_WIDTH   ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_gpio:gpio_inst    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DESIGN_CONFIG  ; 8                                ; Signed Integer  ;
; APP_XB0_ENABLE ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CLKSPD_ADDR    ; 101001                           ; Unsigned Binary ;
; GPIOR0_ADDR    ; 011110                           ; Unsigned Binary ;
; GPIOR1_ADDR    ; 101010                           ; Unsigned Binary ;
; GPIOR2_ADDR    ; 101011                           ; Unsigned Binary ;
; READREG0_ADDR  ; 000000                           ; Unsigned Binary ;
; READREG1_ADDR  ; 000000                           ; Unsigned Binary ;
; READREG2_ADDR  ; 000000                           ; Unsigned Binary ;
; READREG3_ADDR  ; 000000                           ; Unsigned Binary ;
; READREG0_VAL   ; 00000000                         ; Unsigned Binary ;
; READREG1_VAL   ; 00000000                         ; Unsigned Binary ;
; READREG2_VAL   ; 00000000                         ; Unsigned Binary ;
; READREG3_VAL   ; 00000000                         ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xlr8_lfsr:lfsr_inst ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; LFSR_CTRL_ADDR ; 11100000 ; Unsigned Binary                      ;
; LFSR_SEED_ADDR ; 11100001 ; Unsigned Binary                      ;
; LFSR_DATA_ADDR ; 11100010 ; Unsigned Binary                      ;
; WIDTH          ; 8        ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                   ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; Value                                                          ;
+-------------------------------+----------------------------------------------------------------+
; Number of entity instances    ; 1                                                              ;
; Entity Instance               ; xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                                ;
;     -- PLL_TYPE               ; AUTO                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 62500                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                              ;
+-------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                             ;
; Entity Instance                           ; xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                            ;
;     -- NUMWORDS_B                         ; 16384                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "xlr8_lfsr:lfsr_inst" ;
+-------+-------+----------+----------------------+
; Port  ; Type  ; Severity ; Details              ;
+-------+-------+----------+----------------------+
; clken ; Input ; Info     ; Stuck at VCC         ;
+-------+-------+----------+----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "xlr8_gpio:gpio_inst" ;
+-------+-------+----------+----------------------+
; Port  ; Type  ; Severity ; Details              ;
+-------+-------+----------+----------------------+
; clken ; Input ; Info     ; Stuck at VCC         ;
+-------+-------+----------+----------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                  ;
; wren_b ; Input ; Info     ; Stuck at GND                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "xlr8_iomux328:iomux328_inst"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; xck_rcv  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; INT1_rcv ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; INT0_rcv ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PUD      ; Input  ; Info     ; Stuck at GND                                                                        ;
; SLEEP    ; Input  ; Info     ; Stuck at GND                                                                        ;
; UMSEL    ; Input  ; Info     ; Stuck at GND                                                                        ;
; xcko     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "xlr8_xb_pinmux:xb_pinmux_inst" ;
+-------------+-------+----------+--------------------------+
; Port        ; Type  ; Severity ; Details                  ;
+-------------+-------+----------+--------------------------+
; xbs_ddov[0] ; Input ; Info     ; Stuck at VCC             ;
; xbs_pvov[0] ; Input ; Info     ; Stuck at GND             ;
+-------------+-------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "xlr8_clocks:clocks_inst|pll16:pll_inst"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "xlr8_clocks:clocks_inst"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_usart0 ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk_spi    ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk_tim1   ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk_intosc ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk_tim0   ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk_tim2   ; Output ; Info     ; Explicitly unconnected                                                              ;
; clk_twi    ; Output ; Info     ; Explicitly unconnected                                                              ;
; en1mhz     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition  ;
+----------------------------------------------+-------+
; Type                                         ; Count ;
+----------------------------------------------+-------+
; blackbox                                     ; 1     ;
;     xlr8_atmega328clone:uc_top_wrp_vlog_inst ; 1     ;
; boundary_port                                ; 45    ;
; cycloneiii_ff                                ; 72    ;
;     CLR                                      ; 13    ;
;     ENA CLR                                  ; 47    ;
;     plain                                    ; 12    ;
; cycloneiii_io_obuf                           ; 38    ;
; cycloneiii_lcell_comb                        ; 167   ;
;     arith                                    ; 15    ;
;         2 data inputs                        ; 15    ;
;     normal                                   ; 152   ;
;         0 data inputs                        ; 2     ;
;         1 data inputs                        ; 2     ;
;         2 data inputs                        ; 13    ;
;         3 data inputs                        ; 53    ;
;         4 data inputs                        ; 82    ;
; cycloneiii_pll                               ; 1     ;
; cycloneiii_ram_block                         ; 40    ;
; fiftyfivenm_oscillator                       ; 1     ;
;                                              ;       ;
; Max LUT depth                                ; 6.00  ;
; Average LUT depth                            ; 1.59  ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Nov 30 11:18:03 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v
    Info (12023): Found entity 1: int_osc File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v
    Info (12023): Found entity 1: altera_int_osc File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v
    Info (12023): Found entity 1: pll16 File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v
    Info (12023): Found entity 1: ram2p16384x16 File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp
    Info (12023): Found entity 1: xlr8_atmega328clone File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v
    Info (12023): Found entity 1: alorium_lfsr File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v Line: 14
Warning (10238): Verilog Module Declaration warning at xlr8_lfsr.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "xlr8_lfsr" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v
    Info (12023): Found entity 1: xlr8_lfsr File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xb_adr_pack.vh
Info (12021): Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v
    Info (12023): Found entity 1: xlr8_top File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 16
Info (12127): Elaborating entity "xlr8_top" for the top level hierarchy
Warning (12125): Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: xlr8_clocks File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v Line: 19
Info (12128): Elaborating entity "xlr8_clocks" for hierarchy "xlr8_clocks:clocks_inst" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 251
Warning (10230): Verilog HDL assignment warning at xlr8_clocks.v(203): truncated value with size 32 to match size of target (4) File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v Line: 203
Info (12128): Elaborating entity "pll16" for hierarchy "xlr8_clocks:clocks_inst|pll16:pll_inst" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v Line: 186
Info (12128): Elaborating entity "altpll" for hierarchy "xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v Line: 111
Info (12130): Elaborated megafunction instantiation "xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v Line: 111
Info (12133): Instantiated megafunction "xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component" with the following parameter: File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "8"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "1953"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "1"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "2"
    Info (12134): Parameter "clk4_phase_shift" = "1953"
    Info (12134): Parameter "inclk0_input_frequency" = "62500"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll16"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll16_altpll.v
    Info (12023): Found entity 1: pll16_altpll File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v Line: 30
Info (12128): Elaborating entity "pll16_altpll" for hierarchy "xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated" File: /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "int_osc" for hierarchy "xlr8_clocks:clocks_inst|int_osc:int_osc_inst" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v Line: 255
Info (12128): Elaborating entity "altera_int_osc" for hierarchy "xlr8_clocks:clocks_inst|int_osc:int_osc_inst|altera_int_osc:int_osc_0" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v Line: 18
Warning (12125): Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: xlr8_xb_pinmux File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v Line: 17
Info (12128): Elaborating entity "xlr8_xb_pinmux" for hierarchy "xlr8_xb_pinmux:xb_pinmux_inst" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 284
Warning (12125): Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: xlr8_iomux328 File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v Line: 13
Info (12128): Elaborating entity "xlr8_iomux328" for hierarchy "xlr8_iomux328:iomux328_inst" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 388
Warning (10036): Verilog HDL or VHDL warning at xlr8_iomux328.v(370): object "_unused_ok" assigned a value but never read File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v Line: 370
Warning (12125): Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: xlr8_d_mem File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v Line: 11
Info (12128): Elaborating entity "xlr8_d_mem" for hierarchy "xlr8_d_mem:d_mem_inst" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 400
Warning (10036): Verilog HDL or VHDL warning at xlr8_d_mem.v(100): object "_unused_ok" assigned a value but never read File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v Line: 94
Info (12130): Elaborated megafunction instantiation "xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v Line: 94
Info (12133): Instantiated megafunction "xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst" with the following parameter: File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v Line: 94
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s4h1.tdf
    Info (12023): Found entity 1: altsyncram_s4h1 File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_s4h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s4h1" for hierarchy "xlr8_d_mem:d_mem_inst|altsyncram:altsyncram_inst|altsyncram_s4h1:auto_generated" File: /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: xlr8_p_mem File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v Line: 10
Info (12128): Elaborating entity "xlr8_p_mem" for hierarchy "xlr8_p_mem:p_mem_inst" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 424
Warning (10036): Verilog HDL or VHDL warning at xlr8_p_mem.v(52): object "_unused_ok" assigned a value but never read File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at xlr8_p_mem.v(66): object "core_rd_addr" assigned a value but never read File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at xlr8_p_mem.v(67): object "rw_addr" assigned a value but never read File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v Line: 67
Info (12128): Elaborating entity "ram2p16384x16" for hierarchy "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v Line: 98
Info (12130): Elaborated megafunction instantiation "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component" File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v Line: 98
Info (12133): Instantiated megafunction "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4hh2.tdf
    Info (12023): Found entity 1: altsyncram_4hh2 File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_4hh2" for hierarchy "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated" File: /cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/decode_97a.tdf Line: 23
Info (12128): Elaborating entity "decode_97a" for hierarchy "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_97a:decode2" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/decode_2j9.tdf Line: 23
Info (12128): Elaborating entity "decode_2j9" for hierarchy "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|decode_2j9:rden_decode_a" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_83b.tdf
    Info (12023): Found entity 1: mux_83b File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/mux_83b.tdf Line: 23
Info (12128): Elaborating entity "mux_83b" for hierarchy "xlr8_p_mem:p_mem_inst|ram2p16384x16:ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_4hh2:auto_generated|mux_83b:mux4" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf Line: 53
Info (12128): Elaborating entity "xlr8_atmega328clone" for hierarchy "xlr8_atmega328clone:uc_top_wrp_vlog_inst" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 524
Warning (12125): Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: xlr8_gpio File: /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v Line: 20
Info (12128): Elaborating entity "xlr8_gpio" for hierarchy "xlr8_gpio:gpio_inst" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 579
Info (12128): Elaborating entity "xlr8_lfsr" for hierarchy "xlr8_lfsr:lfsr_inst" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 609
Warning (10036): Verilog HDL or VHDL warning at xlr8_lfsr.v(49): object "data_we" assigned a value but never read File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v Line: 49
Info (12128): Elaborating entity "alorium_lfsr" for hierarchy "xlr8_lfsr:lfsr_inst|alorium_lfsr:lfsr_inst" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v Line: 94
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "JT9" and its non-tri-state driver. File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 37
    Warning (13035): Inserted always-enabled tri-state buffer between "JT6" and its non-tri-state driver. File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 39
    Warning (13035): Inserted always-enabled tri-state buffer between "JT5" and its non-tri-state driver. File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 40
    Warning (13035): Inserted always-enabled tri-state buffer between "JT1" and its non-tri-state driver. File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 42
Info (13000): Registers with preset signals will power-up high File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v Line: 43
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "JT9~synth" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 37
    Warning (13010): Node "JT7~synth" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 38
    Warning (13010): Node "JT6~synth" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 39
    Warning (13010): Node "JT5~synth" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 40
    Warning (13010): Node "JT3~synth" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 41
    Warning (13010): Node "JT1~synth" File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 42
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "PIN13LED" driven by bidirectional pin "D13" cannot be tri-stated File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v Line: 29
Info (144001): Generated suppressed messages file /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "xlr8_clocks:clocks_inst|pll16:pll_inst|altpll:altpll_component|pll16_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v Line: 46
Info (21057): Implemented 6733 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 6594 logic cells
    Info (21064): Implemented 84 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1331 megabytes
    Info: Processing ended: Wed Nov 30 11:19:14 2016
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_top.map.smsg.


