<?xml version="1.0" encoding="UTF-8"?>
<project name="FPGA-16-bit-ALU" board="Alchitry Au" language="Lucid" version="3">
  <files>
    <src>shifter_16.luc</src>
    <src>compare_16.luc</src>
    <component>reset_conditioner.luc</component>
    <src>rom1.luc</src>
    <src top="true">au_top.luc</src>
    <component>button_conditioner.luc</component>
    <src>input_storer.luc</src>
    <src>auto_tester.luc</src>
    <component>decoder.luc</component>
    <src>rom2.luc</src>
    <component>counter.luc</component>
    <src>adder_16.luc</src>
    <src>alu.luc</src>
    <src>boolean_16.luc</src>
    <component>pipeline.luc</component>
    <component>edge_detector.luc</component>
    <constraint lib="true">au.xdc</constraint>
    <constraint lib="true">io.acf</constraint>
    <constraint lib="true">alchitry.acf</constraint>
  </files>
</project>
