
HAR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f39c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000c284  0800f540  0800f540  0001f540  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b7c4  0801b7c4  00030b80  2**0
                  CONTENTS
  4 .ARM          00000008  0801b7c4  0801b7c4  0002b7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b7cc  0801b7cc  00030b80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b7cc  0801b7cc  0002b7cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b7d0  0801b7d0  0002b7d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000b80  20000000  0801b7d4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000116c  20000b80  0801c354  00030b80  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20001cec  0801c354  00031cec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030b80  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033c70  00000000  00000000  00030bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c38  00000000  00000000  00064820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002b60  00000000  00000000  00069458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002950  00000000  00000000  0006bfb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bfc1  00000000  00000000  0006e908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000261b8  00000000  00000000  0009a8c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b0cb  00000000  00000000  000c0a81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001cbb4c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cd68  00000000  00000000  001cbb9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000b4  00000000  00000000  001d8904  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000183  00000000  00000000  001d89b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000b80 	.word	0x20000b80
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f514 	.word	0x0800f514

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000b84 	.word	0x20000b84
 80001cc:	0800f514 	.word	0x0800f514

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eac:	b590      	push	{r4, r7, lr}
 8000eae:	b093      	sub	sp, #76	; 0x4c
 8000eb0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eb2:	f004 fb79 	bl	80055a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb6:	f000 f909 	bl	80010cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eba:	f000 fab5 	bl	8001428 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000ebe:	f000 f989 	bl	80011d4 <MX_DFSDM1_Init>
  MX_QUADSPI_Init();
 8000ec2:	f000 f9bf 	bl	8001244 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000ec6:	f000 f9e3 	bl	8001290 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000eca:	f000 fa1f 	bl	800130c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000ece:	f000 fa4d 	bl	800136c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000ed2:	f000 fa7b 	bl	80013cc <MX_USB_OTG_FS_PCD_Init>
  MX_CRC_Init();
 8000ed6:	f000 f95b 	bl	8001190 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  dataRdyIntReceived = 0;
 8000eda:	4b6b      	ldr	r3, [pc, #428]	; (8001088 <main+0x1dc>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
  init_LSM6DSL();
 8000ee0:	f000 fd36 	bl	8001950 <init_LSM6DSL>
  init_HTS221();
 8000ee4:	f000 fcf0 	bl	80018c8 <init_HTS221>
  init_LIS3MDL();
 8000ee8:	f000 fc9a 	bl	8001820 <init_LIS3MDL>
  init_LPS22HB();
 8000eec:	f000 fc5c 	bl	80017a8 <init_LPS22HB>
  AI_Init();
 8000ef0:	f000 fdc2 	bl	8001a78 <AI_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t write_index = 0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	63fb      	str	r3, [r7, #60]	; 0x3c
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (dataRdyIntReceived != 0) {
 8000ef8:	4b63      	ldr	r3, [pc, #396]	; (8001088 <main+0x1dc>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0fb      	beq.n	8000ef8 <main+0x4c>
		dataRdyIntReceived = 0;
 8000f00:	4b61      	ldr	r3, [pc, #388]	; (8001088 <main+0x1dc>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]

		// read motion data
		LSM6DSL_Axes_t acc_axes, gyro_axes;
		LSM6DSL_ACC_GetAxes(&MotionSensor, &acc_axes);
 8000f06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	485f      	ldr	r0, [pc, #380]	; (800108c <main+0x1e0>)
 8000f0e:	f003 fa51 	bl	80043b4 <LSM6DSL_ACC_GetAxes>
		LSM6DSL_GYRO_GetAxes(&MotionSensor, &gyro_axes);
 8000f12:	f107 031c 	add.w	r3, r7, #28
 8000f16:	4619      	mov	r1, r3
 8000f18:	485c      	ldr	r0, [pc, #368]	; (800108c <main+0x1e0>)
 8000f1a:	f003 fb88 	bl	800462e <LSM6DSL_GYRO_GetAxes>

		// read temperature and humidity
		float hum, temp;
		HTS221_HUM_GetHumidity(&EnvSensor, &hum);
 8000f1e:	f107 0318 	add.w	r3, r7, #24
 8000f22:	4619      	mov	r1, r3
 8000f24:	485a      	ldr	r0, [pc, #360]	; (8001090 <main+0x1e4>)
 8000f26:	f001 fbd7 	bl	80026d8 <HTS221_HUM_GetHumidity>
		HTS221_TEMP_GetTemperature(&EnvSensor, &temp);
 8000f2a:	f107 0314 	add.w	r3, r7, #20
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4857      	ldr	r0, [pc, #348]	; (8001090 <main+0x1e4>)
 8000f32:	f001 fc8e 	bl	8002852 <HTS221_TEMP_GetTemperature>


		// read magnetic field data
		LIS3MDL_Axes_t mag_axes;
		LIS3MDL_MAG_GetAxes(&MagSensor, &mag_axes);
 8000f36:	f107 0308 	add.w	r3, r7, #8
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4855      	ldr	r0, [pc, #340]	; (8001094 <main+0x1e8>)
 8000f3e:	f002 f9e3 	bl	8003308 <LIS3MDL_MAG_GetAxes>

		// read pressure data
		float pressure;
		LPS22HB_PRESS_GetPressure(&PressureSensor, &pressure);
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	4619      	mov	r1, r3
 8000f46:	4854      	ldr	r0, [pc, #336]	; (8001098 <main+0x1ec>)
 8000f48:	f002 fd39 	bl	80039be <LPS22HB_PRESS_GetPressure>

		if (tick / cycle_size != tick_cycle)
 8000f4c:	4b53      	ldr	r3, [pc, #332]	; (800109c <main+0x1f0>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2214      	movs	r2, #20
 8000f52:	fbb3 f2f2 	udiv	r2, r3, r2
 8000f56:	4b52      	ldr	r3, [pc, #328]	; (80010a0 <main+0x1f4>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d048      	beq.n	8000ff0 <main+0x144>
		{
			tick_cycle = tick / cycle_size;
 8000f5e:	4b4f      	ldr	r3, [pc, #316]	; (800109c <main+0x1f0>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2214      	movs	r2, #20
 8000f64:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f68:	4a4d      	ldr	r2, [pc, #308]	; (80010a0 <main+0x1f4>)
 8000f6a:	6013      	str	r3, [r2, #0]
			printf("ACC,%ld,3,%ld,%ld,%ld\r\n", tick, acc_axes.x, acc_axes.y, acc_axes.z);
 8000f6c:	4b4b      	ldr	r3, [pc, #300]	; (800109c <main+0x1f0>)
 8000f6e:	6819      	ldr	r1, [r3, #0]
 8000f70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	4603      	mov	r3, r0
 8000f7a:	484a      	ldr	r0, [pc, #296]	; (80010a4 <main+0x1f8>)
 8000f7c:	f00c f918 	bl	800d1b0 <iprintf>
			printf("GYR,%ld,3,%ld,%ld,%ld\r\n", tick, gyro_axes.x, gyro_axes.y, gyro_axes.z);
 8000f80:	4b46      	ldr	r3, [pc, #280]	; (800109c <main+0x1f0>)
 8000f82:	6819      	ldr	r1, [r3, #0]
 8000f84:	69fa      	ldr	r2, [r7, #28]
 8000f86:	6a38      	ldr	r0, [r7, #32]
 8000f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4846      	ldr	r0, [pc, #280]	; (80010a8 <main+0x1fc>)
 8000f90:	f00c f90e 	bl	800d1b0 <iprintf>
			printf("HUM,%ld,1,%f\r\n", tick, hum);
 8000f94:	4b41      	ldr	r3, [pc, #260]	; (800109c <main+0x1f0>)
 8000f96:	681c      	ldr	r4, [r3, #0]
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fad4 	bl	8000548 <__aeabi_f2d>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	4621      	mov	r1, r4
 8000fa6:	4841      	ldr	r0, [pc, #260]	; (80010ac <main+0x200>)
 8000fa8:	f00c f902 	bl	800d1b0 <iprintf>
			printf("TMP,%ld,1,%f\r\n", tick, temp);
 8000fac:	4b3b      	ldr	r3, [pc, #236]	; (800109c <main+0x1f0>)
 8000fae:	681c      	ldr	r4, [r3, #0]
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fac8 	bl	8000548 <__aeabi_f2d>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4621      	mov	r1, r4
 8000fbe:	483c      	ldr	r0, [pc, #240]	; (80010b0 <main+0x204>)
 8000fc0:	f00c f8f6 	bl	800d1b0 <iprintf>
			printf("MAG,%ld,3,%ld,%ld,%ld\r\n", tick, mag_axes.x, mag_axes.y, mag_axes.z);
 8000fc4:	4b35      	ldr	r3, [pc, #212]	; (800109c <main+0x1f0>)
 8000fc6:	6819      	ldr	r1, [r3, #0]
 8000fc8:	68ba      	ldr	r2, [r7, #8]
 8000fca:	68f8      	ldr	r0, [r7, #12]
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	4838      	ldr	r0, [pc, #224]	; (80010b4 <main+0x208>)
 8000fd4:	f00c f8ec 	bl	800d1b0 <iprintf>
			printf("PRS,%ld,1,%.5f\r\n", tick, pressure);
 8000fd8:	4b30      	ldr	r3, [pc, #192]	; (800109c <main+0x1f0>)
 8000fda:	681c      	ldr	r4, [r3, #0]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff fab2 	bl	8000548 <__aeabi_f2d>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	4621      	mov	r1, r4
 8000fea:	4833      	ldr	r0, [pc, #204]	; (80010b8 <main+0x20c>)
 8000fec:	f00c f8e0 	bl	800d1b0 <iprintf>
		}


		aiInData[write_index + 0] = (float) acc_axes.x / 4000.0f;
 8000ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff2:	ee07 3a90 	vmov	s15, r3
 8000ff6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ffa:	eddf 6a30 	vldr	s13, [pc, #192]	; 80010bc <main+0x210>
 8000ffe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001002:	4a2f      	ldr	r2, [pc, #188]	; (80010c0 <main+0x214>)
 8001004:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	4413      	add	r3, r2
 800100a:	edc3 7a00 	vstr	s15, [r3]
		aiInData[write_index + 1] = (float) acc_axes.y / 4000.0f;
 800100e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001010:	ee07 3a90 	vmov	s15, r3
 8001014:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800101a:	3301      	adds	r3, #1
 800101c:	eddf 6a27 	vldr	s13, [pc, #156]	; 80010bc <main+0x210>
 8001020:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001024:	4a26      	ldr	r2, [pc, #152]	; (80010c0 <main+0x214>)
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4413      	add	r3, r2
 800102a:	edc3 7a00 	vstr	s15, [r3]
		aiInData[write_index + 2] = (float) acc_axes.z / 4000.0f;
 800102e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001030:	ee07 3a90 	vmov	s15, r3
 8001034:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800103a:	3302      	adds	r3, #2
 800103c:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80010bc <main+0x210>
 8001040:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001044:	4a1e      	ldr	r2, [pc, #120]	; (80010c0 <main+0x214>)
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	4413      	add	r3, r2
 800104a:	edc3 7a00 	vstr	s15, [r3]
		write_index += 3;
 800104e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001050:	3303      	adds	r3, #3
 8001052:	63fb      	str	r3, [r7, #60]	; 0x3c

		if (write_index == AI_HAR_IN_1_SIZE) {
 8001054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001056:	2b4e      	cmp	r3, #78	; 0x4e
 8001058:	f47f af4e 	bne.w	8000ef8 <main+0x4c>
		  start_tick = tick;
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <main+0x1f0>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	63bb      	str	r3, [r7, #56]	; 0x38
		  write_index = 0;
 8001062:	2300      	movs	r3, #0
 8001064:	63fb      	str	r3, [r7, #60]	; 0x3c

		  AI_Run(aiInData, aiOutData);
 8001066:	4917      	ldr	r1, [pc, #92]	; (80010c4 <main+0x218>)
 8001068:	4815      	ldr	r0, [pc, #84]	; (80010c0 <main+0x214>)
 800106a:	f000 fd41 	bl	8001af0 <AI_Run>

		  uint32_t class = argmax(aiOutData, AI_HAR_OUT_1_SIZE);
 800106e:	2103      	movs	r1, #3
 8001070:	4814      	ldr	r0, [pc, #80]	; (80010c4 <main+0x218>)
 8001072:	f000 fd75 	bl	8001b60 <argmax>
 8001076:	6378      	str	r0, [r7, #52]	; 0x34
		  printf("MLR,%ld,1,%ld\r\n", tick, class);
 8001078:	4b08      	ldr	r3, [pc, #32]	; (800109c <main+0x1f0>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800107e:	4619      	mov	r1, r3
 8001080:	4811      	ldr	r0, [pc, #68]	; (80010c8 <main+0x21c>)
 8001082:	f00c f895 	bl	800d1b0 <iprintf>
	  if (dataRdyIntReceived != 0) {
 8001086:	e737      	b.n	8000ef8 <main+0x4c>
 8001088:	20001394 	.word	0x20001394
 800108c:	200012b4 	.word	0x200012b4
 8001090:	200012ec 	.word	0x200012ec
 8001094:	20001320 	.word	0x20001320
 8001098:	20001354 	.word	0x20001354
 800109c:	20001388 	.word	0x20001388
 80010a0:	2000138c 	.word	0x2000138c
 80010a4:	0800f55c 	.word	0x0800f55c
 80010a8:	0800f574 	.word	0x0800f574
 80010ac:	0800f58c 	.word	0x0800f58c
 80010b0:	0800f59c 	.word	0x0800f59c
 80010b4:	0800f5ac 	.word	0x0800f5ac
 80010b8:	0800f5c4 	.word	0x0800f5c4
 80010bc:	457a0000 	.word	0x457a0000
 80010c0:	2000139c 	.word	0x2000139c
 80010c4:	200014d4 	.word	0x200014d4
 80010c8:	0800f5d8 	.word	0x0800f5d8

080010cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b096      	sub	sp, #88	; 0x58
 80010d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2244      	movs	r2, #68	; 0x44
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f00b fb16 	bl	800c70c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e0:	463b      	mov	r3, r7
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
 80010ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010f2:	f006 f8a5 	bl	8007240 <HAL_PWREx_ControlVoltageScaling>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010fc:	f000 fd60 	bl	8001bc0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001100:	f006 f880 	bl	8007204 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001104:	4b21      	ldr	r3, [pc, #132]	; (800118c <SystemClock_Config+0xc0>)
 8001106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800110a:	4a20      	ldr	r2, [pc, #128]	; (800118c <SystemClock_Config+0xc0>)
 800110c:	f023 0318 	bic.w	r3, r3, #24
 8001110:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001114:	2314      	movs	r3, #20
 8001116:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001118:	2301      	movs	r3, #1
 800111a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800111c:	2301      	movs	r3, #1
 800111e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001124:	2360      	movs	r3, #96	; 0x60
 8001126:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001128:	2302      	movs	r3, #2
 800112a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800112c:	2301      	movs	r3, #1
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001130:	2301      	movs	r3, #1
 8001132:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001134:	2328      	movs	r3, #40	; 0x28
 8001136:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001138:	2307      	movs	r3, #7
 800113a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800113c:	2302      	movs	r3, #2
 800113e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001140:	2302      	movs	r3, #2
 8001142:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4618      	mov	r0, r3
 800114a:	f006 f99b 	bl	8007484 <HAL_RCC_OscConfig>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001154:	f000 fd34 	bl	8001bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001158:	230f      	movs	r3, #15
 800115a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115c:	2303      	movs	r3, #3
 800115e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	2104      	movs	r1, #4
 8001170:	4618      	mov	r0, r3
 8001172:	f006 fd63 	bl	8007c3c <HAL_RCC_ClockConfig>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800117c:	f000 fd20 	bl	8001bc0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001180:	f007 fa6a 	bl	8008658 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001184:	bf00      	nop
 8001186:	3758      	adds	r7, #88	; 0x58
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40021000 	.word	0x40021000

08001190 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001194:	4b0d      	ldr	r3, [pc, #52]	; (80011cc <MX_CRC_Init+0x3c>)
 8001196:	4a0e      	ldr	r2, [pc, #56]	; (80011d0 <MX_CRC_Init+0x40>)
 8001198:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800119a:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <MX_CRC_Init+0x3c>)
 800119c:	2200      	movs	r2, #0
 800119e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80011a0:	4b0a      	ldr	r3, [pc, #40]	; (80011cc <MX_CRC_Init+0x3c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80011a6:	4b09      	ldr	r3, [pc, #36]	; (80011cc <MX_CRC_Init+0x3c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80011ac:	4b07      	ldr	r3, [pc, #28]	; (80011cc <MX_CRC_Init+0x3c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80011b2:	4b06      	ldr	r3, [pc, #24]	; (80011cc <MX_CRC_Init+0x3c>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80011b8:	4804      	ldr	r0, [pc, #16]	; (80011cc <MX_CRC_Init+0x3c>)
 80011ba:	f004 fba5 	bl	8005908 <HAL_CRC_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80011c4:	f000 fcfc 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20000b9c 	.word	0x20000b9c
 80011d0:	40023000 	.word	0x40023000

080011d4 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80011d8:	4b18      	ldr	r3, [pc, #96]	; (800123c <MX_DFSDM1_Init+0x68>)
 80011da:	4a19      	ldr	r2, [pc, #100]	; (8001240 <MX_DFSDM1_Init+0x6c>)
 80011dc:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 80011de:	4b17      	ldr	r3, [pc, #92]	; (800123c <MX_DFSDM1_Init+0x68>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80011e4:	4b15      	ldr	r3, [pc, #84]	; (800123c <MX_DFSDM1_Init+0x68>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 80011ea:	4b14      	ldr	r3, [pc, #80]	; (800123c <MX_DFSDM1_Init+0x68>)
 80011ec:	2202      	movs	r2, #2
 80011ee:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80011f0:	4b12      	ldr	r3, [pc, #72]	; (800123c <MX_DFSDM1_Init+0x68>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80011f6:	4b11      	ldr	r3, [pc, #68]	; (800123c <MX_DFSDM1_Init+0x68>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80011fc:	4b0f      	ldr	r3, [pc, #60]	; (800123c <MX_DFSDM1_Init+0x68>)
 80011fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001202:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8001204:	4b0d      	ldr	r3, [pc, #52]	; (800123c <MX_DFSDM1_Init+0x68>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800120a:	4b0c      	ldr	r3, [pc, #48]	; (800123c <MX_DFSDM1_Init+0x68>)
 800120c:	2204      	movs	r2, #4
 800120e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001210:	4b0a      	ldr	r3, [pc, #40]	; (800123c <MX_DFSDM1_Init+0x68>)
 8001212:	2200      	movs	r2, #0
 8001214:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8001216:	4b09      	ldr	r3, [pc, #36]	; (800123c <MX_DFSDM1_Init+0x68>)
 8001218:	2201      	movs	r2, #1
 800121a:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 800121c:	4b07      	ldr	r3, [pc, #28]	; (800123c <MX_DFSDM1_Init+0x68>)
 800121e:	2200      	movs	r2, #0
 8001220:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8001222:	4b06      	ldr	r3, [pc, #24]	; (800123c <MX_DFSDM1_Init+0x68>)
 8001224:	2200      	movs	r2, #0
 8001226:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8001228:	4804      	ldr	r0, [pc, #16]	; (800123c <MX_DFSDM1_Init+0x68>)
 800122a:	f004 fc57 	bl	8005adc <HAL_DFSDM_ChannelInit>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8001234:	f000 fcc4 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000bc0 	.word	0x20000bc0
 8001240:	40016020 	.word	0x40016020

08001244 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <MX_QUADSPI_Init+0x44>)
 800124a:	4a10      	ldr	r2, [pc, #64]	; (800128c <MX_QUADSPI_Init+0x48>)
 800124c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800124e:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <MX_QUADSPI_Init+0x44>)
 8001250:	2202      	movs	r2, #2
 8001252:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001254:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <MX_QUADSPI_Init+0x44>)
 8001256:	2204      	movs	r2, #4
 8001258:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800125a:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <MX_QUADSPI_Init+0x44>)
 800125c:	2210      	movs	r2, #16
 800125e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <MX_QUADSPI_Init+0x44>)
 8001262:	2217      	movs	r2, #23
 8001264:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001266:	4b08      	ldr	r3, [pc, #32]	; (8001288 <MX_QUADSPI_Init+0x44>)
 8001268:	2200      	movs	r2, #0
 800126a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800126c:	4b06      	ldr	r3, [pc, #24]	; (8001288 <MX_QUADSPI_Init+0x44>)
 800126e:	2200      	movs	r2, #0
 8001270:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001272:	4805      	ldr	r0, [pc, #20]	; (8001288 <MX_QUADSPI_Init+0x44>)
 8001274:	f006 f84a 	bl	800730c <HAL_QSPI_Init>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800127e:	f000 fc9f 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000bf8 	.word	0x20000bf8
 800128c:	a0001000 	.word	0xa0001000

08001290 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001294:	4b1b      	ldr	r3, [pc, #108]	; (8001304 <MX_SPI3_Init+0x74>)
 8001296:	4a1c      	ldr	r2, [pc, #112]	; (8001308 <MX_SPI3_Init+0x78>)
 8001298:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800129a:	4b1a      	ldr	r3, [pc, #104]	; (8001304 <MX_SPI3_Init+0x74>)
 800129c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012a0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80012a2:	4b18      	ldr	r3, [pc, #96]	; (8001304 <MX_SPI3_Init+0x74>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80012a8:	4b16      	ldr	r3, [pc, #88]	; (8001304 <MX_SPI3_Init+0x74>)
 80012aa:	f44f 7240 	mov.w	r2, #768	; 0x300
 80012ae:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012b0:	4b14      	ldr	r3, [pc, #80]	; (8001304 <MX_SPI3_Init+0x74>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012b6:	4b13      	ldr	r3, [pc, #76]	; (8001304 <MX_SPI3_Init+0x74>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <MX_SPI3_Init+0x74>)
 80012be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012c2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012c4:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <MX_SPI3_Init+0x74>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012ca:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <MX_SPI3_Init+0x74>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80012d0:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <MX_SPI3_Init+0x74>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012d6:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <MX_SPI3_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80012dc:	4b09      	ldr	r3, [pc, #36]	; (8001304 <MX_SPI3_Init+0x74>)
 80012de:	2207      	movs	r2, #7
 80012e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012e2:	4b08      	ldr	r3, [pc, #32]	; (8001304 <MX_SPI3_Init+0x74>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <MX_SPI3_Init+0x74>)
 80012ea:	2208      	movs	r2, #8
 80012ec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80012ee:	4805      	ldr	r0, [pc, #20]	; (8001304 <MX_SPI3_Init+0x74>)
 80012f0:	f007 fb94 	bl	8008a1c <HAL_SPI_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80012fa:	f000 fc61 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000c3c 	.word	0x20000c3c
 8001308:	40003c00 	.word	0x40003c00

0800130c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001310:	4b14      	ldr	r3, [pc, #80]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001312:	4a15      	ldr	r2, [pc, #84]	; (8001368 <MX_USART1_UART_Init+0x5c>)
 8001314:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001316:	4b13      	ldr	r3, [pc, #76]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001318:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800131c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800131e:	4b11      	ldr	r3, [pc, #68]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001324:	4b0f      	ldr	r3, [pc, #60]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800132a:	4b0e      	ldr	r3, [pc, #56]	; (8001364 <MX_USART1_UART_Init+0x58>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001332:	220c      	movs	r2, #12
 8001334:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <MX_USART1_UART_Init+0x58>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001344:	2200      	movs	r2, #0
 8001346:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <MX_USART1_UART_Init+0x58>)
 800134a:	2200      	movs	r2, #0
 800134c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800134e:	4805      	ldr	r0, [pc, #20]	; (8001364 <MX_USART1_UART_Init+0x58>)
 8001350:	f007 fc07 	bl	8008b62 <HAL_UART_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800135a:	f000 fc31 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000ca0 	.word	0x20000ca0
 8001368:	40013800 	.word	0x40013800

0800136c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001370:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 8001372:	4a15      	ldr	r2, [pc, #84]	; (80013c8 <MX_USART3_UART_Init+0x5c>)
 8001374:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001376:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 8001378:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800137c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800137e:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 8001386:	2200      	movs	r2, #0
 8001388:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800138a:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001390:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 8001392:	220c      	movs	r2, #12
 8001394:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001396:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800139c:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013a2:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013ae:	4805      	ldr	r0, [pc, #20]	; (80013c4 <MX_USART3_UART_Init+0x58>)
 80013b0:	f007 fbd7 	bl	8008b62 <HAL_UART_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80013ba:	f000 fc01 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000d24 	.word	0x20000d24
 80013c8:	40004800 	.word	0x40004800

080013cc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80013d0:	4b14      	ldr	r3, [pc, #80]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013d2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80013d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80013d8:	4b12      	ldr	r3, [pc, #72]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013da:	2206      	movs	r2, #6
 80013dc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80013de:	4b11      	ldr	r3, [pc, #68]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013e0:	2202      	movs	r2, #2
 80013e2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013e6:	2202      	movs	r2, #2
 80013e8:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80013ea:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013fe:	2200      	movs	r2, #0
 8001400:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001402:	4b08      	ldr	r3, [pc, #32]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001404:	2200      	movs	r2, #0
 8001406:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800140a:	2200      	movs	r2, #0
 800140c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800140e:	4805      	ldr	r0, [pc, #20]	; (8001424 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001410:	f005 fdaf 	bl	8006f72 <HAL_PCD_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800141a:	f000 fbd1 	bl	8001bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000da8 	.word	0x20000da8

08001428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08a      	sub	sp, #40	; 0x28
 800142c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142e:	f107 0314 	add.w	r3, r7, #20
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
 800143a:	60da      	str	r2, [r3, #12]
 800143c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800143e:	4bbd      	ldr	r3, [pc, #756]	; (8001734 <MX_GPIO_Init+0x30c>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001442:	4abc      	ldr	r2, [pc, #752]	; (8001734 <MX_GPIO_Init+0x30c>)
 8001444:	f043 0310 	orr.w	r3, r3, #16
 8001448:	64d3      	str	r3, [r2, #76]	; 0x4c
 800144a:	4bba      	ldr	r3, [pc, #744]	; (8001734 <MX_GPIO_Init+0x30c>)
 800144c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144e:	f003 0310 	and.w	r3, r3, #16
 8001452:	613b      	str	r3, [r7, #16]
 8001454:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001456:	4bb7      	ldr	r3, [pc, #732]	; (8001734 <MX_GPIO_Init+0x30c>)
 8001458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145a:	4ab6      	ldr	r2, [pc, #728]	; (8001734 <MX_GPIO_Init+0x30c>)
 800145c:	f043 0304 	orr.w	r3, r3, #4
 8001460:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001462:	4bb4      	ldr	r3, [pc, #720]	; (8001734 <MX_GPIO_Init+0x30c>)
 8001464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001466:	f003 0304 	and.w	r3, r3, #4
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	4bb1      	ldr	r3, [pc, #708]	; (8001734 <MX_GPIO_Init+0x30c>)
 8001470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001472:	4ab0      	ldr	r2, [pc, #704]	; (8001734 <MX_GPIO_Init+0x30c>)
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	64d3      	str	r3, [r2, #76]	; 0x4c
 800147a:	4bae      	ldr	r3, [pc, #696]	; (8001734 <MX_GPIO_Init+0x30c>)
 800147c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	60bb      	str	r3, [r7, #8]
 8001484:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001486:	4bab      	ldr	r3, [pc, #684]	; (8001734 <MX_GPIO_Init+0x30c>)
 8001488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148a:	4aaa      	ldr	r2, [pc, #680]	; (8001734 <MX_GPIO_Init+0x30c>)
 800148c:	f043 0302 	orr.w	r3, r3, #2
 8001490:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001492:	4ba8      	ldr	r3, [pc, #672]	; (8001734 <MX_GPIO_Init+0x30c>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	607b      	str	r3, [r7, #4]
 800149c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800149e:	4ba5      	ldr	r3, [pc, #660]	; (8001734 <MX_GPIO_Init+0x30c>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a2:	4aa4      	ldr	r2, [pc, #656]	; (8001734 <MX_GPIO_Init+0x30c>)
 80014a4:	f043 0308 	orr.w	r3, r3, #8
 80014a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014aa:	4ba2      	ldr	r3, [pc, #648]	; (8001734 <MX_GPIO_Init+0x30c>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ae:	f003 0308 	and.w	r3, r3, #8
 80014b2:	603b      	str	r3, [r7, #0]
 80014b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80014b6:	2200      	movs	r2, #0
 80014b8:	f44f 718a 	mov.w	r1, #276	; 0x114
 80014bc:	489e      	ldr	r0, [pc, #632]	; (8001738 <MX_GPIO_Init+0x310>)
 80014be:	f004 feb7 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80014c2:	2200      	movs	r2, #0
 80014c4:	f248 1104 	movw	r1, #33028	; 0x8104
 80014c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014cc:	f004 feb0 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80014d0:	2200      	movs	r2, #0
 80014d2:	f24f 0114 	movw	r1, #61460	; 0xf014
 80014d6:	4899      	ldr	r0, [pc, #612]	; (800173c <MX_GPIO_Init+0x314>)
 80014d8:	f004 feaa 	bl	8006230 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80014dc:	2200      	movs	r2, #0
 80014de:	f241 0181 	movw	r1, #4225	; 0x1081
 80014e2:	4897      	ldr	r0, [pc, #604]	; (8001740 <MX_GPIO_Init+0x318>)
 80014e4:	f004 fea4 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 80014e8:	2201      	movs	r2, #1
 80014ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ee:	4894      	ldr	r0, [pc, #592]	; (8001740 <MX_GPIO_Init+0x318>)
 80014f0:	f004 fe9e 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 80014f4:	2200      	movs	r2, #0
 80014f6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80014fa:	4892      	ldr	r0, [pc, #584]	; (8001744 <MX_GPIO_Init+0x31c>)
 80014fc:	f004 fe98 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001500:	2201      	movs	r2, #1
 8001502:	2120      	movs	r1, #32
 8001504:	488d      	ldr	r0, [pc, #564]	; (800173c <MX_GPIO_Init+0x314>)
 8001506:	f004 fe93 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800150a:	2201      	movs	r2, #1
 800150c:	2101      	movs	r1, #1
 800150e:	488a      	ldr	r0, [pc, #552]	; (8001738 <MX_GPIO_Init+0x310>)
 8001510:	f004 fe8e 	bl	8006230 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001514:	f240 1315 	movw	r3, #277	; 0x115
 8001518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800151a:	2301      	movs	r3, #1
 800151c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001522:	2300      	movs	r3, #0
 8001524:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	4619      	mov	r1, r3
 800152c:	4882      	ldr	r0, [pc, #520]	; (8001738 <MX_GPIO_Init+0x310>)
 800152e:	f004 fbe1 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001532:	236a      	movs	r3, #106	; 0x6a
 8001534:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001536:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800153a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001540:	f107 0314 	add.w	r3, r7, #20
 8001544:	4619      	mov	r1, r3
 8001546:	487c      	ldr	r0, [pc, #496]	; (8001738 <MX_GPIO_Init+0x310>)
 8001548:	f004 fbd4 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 800154c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001550:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001552:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	4619      	mov	r1, r3
 8001562:	4878      	ldr	r0, [pc, #480]	; (8001744 <MX_GPIO_Init+0x31c>)
 8001564:	f004 fbc6 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001568:	233f      	movs	r3, #63	; 0x3f
 800156a:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800156c:	230b      	movs	r3, #11
 800156e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001570:	2300      	movs	r3, #0
 8001572:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	4619      	mov	r1, r3
 800157a:	4872      	ldr	r0, [pc, #456]	; (8001744 <MX_GPIO_Init+0x31c>)
 800157c:	f004 fbba 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001580:	2303      	movs	r3, #3
 8001582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001584:	2302      	movs	r3, #2
 8001586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158c:	2303      	movs	r3, #3
 800158e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001590:	2308      	movs	r3, #8
 8001592:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	4619      	mov	r1, r3
 800159a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800159e:	f004 fba9 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80015a2:	f248 1304 	movw	r3, #33028	; 0x8104
 80015a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a8:	2301      	movs	r3, #1
 80015aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b0:	2300      	movs	r3, #0
 80015b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	4619      	mov	r1, r3
 80015ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015be:	f004 fb99 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80015c2:	2308      	movs	r3, #8
 80015c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c6:	2302      	movs	r3, #2
 80015c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ca:	2300      	movs	r3, #0
 80015cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	2300      	movs	r3, #0
 80015d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015d2:	2301      	movs	r3, #1
 80015d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	4619      	mov	r1, r3
 80015dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015e0:	f004 fb88 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80015e4:	2310      	movs	r3, #16
 80015e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015e8:	230b      	movs	r3, #11
 80015ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80015f0:	f107 0314 	add.w	r3, r7, #20
 80015f4:	4619      	mov	r1, r3
 80015f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015fa:	f004 fb7b 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80015fe:	23e0      	movs	r3, #224	; 0xe0
 8001600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001602:	2302      	movs	r3, #2
 8001604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160a:	2303      	movs	r3, #3
 800160c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800160e:	2305      	movs	r3, #5
 8001610:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800161c:	f004 fb6a 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001620:	2301      	movs	r3, #1
 8001622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001624:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800162e:	f107 0314 	add.w	r3, r7, #20
 8001632:	4619      	mov	r1, r3
 8001634:	4841      	ldr	r0, [pc, #260]	; (800173c <MX_GPIO_Init+0x314>)
 8001636:	f004 fb5d 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800163a:	2302      	movs	r3, #2
 800163c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800163e:	230b      	movs	r3, #11
 8001640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	483b      	ldr	r0, [pc, #236]	; (800173c <MX_GPIO_Init+0x314>)
 800164e:	f004 fb51 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001652:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001656:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001658:	2301      	movs	r3, #1
 800165a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	2300      	movs	r3, #0
 800165e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001660:	2300      	movs	r3, #0
 8001662:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	4619      	mov	r1, r3
 800166a:	4834      	ldr	r0, [pc, #208]	; (800173c <MX_GPIO_Init+0x314>)
 800166c:	f004 fb42 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001670:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001674:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001676:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800167a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001680:	f107 0314 	add.w	r3, r7, #20
 8001684:	4619      	mov	r1, r3
 8001686:	482e      	ldr	r0, [pc, #184]	; (8001740 <MX_GPIO_Init+0x318>)
 8001688:	f004 fb34 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800168c:	f243 0381 	movw	r3, #12417	; 0x3081
 8001690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001692:	2301      	movs	r3, #1
 8001694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169a:	2300      	movs	r3, #0
 800169c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800169e:	f107 0314 	add.w	r3, r7, #20
 80016a2:	4619      	mov	r1, r3
 80016a4:	4826      	ldr	r0, [pc, #152]	; (8001740 <MX_GPIO_Init+0x318>)
 80016a6:	f004 fb25 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80016aa:	f44f 7310 	mov.w	r3, #576	; 0x240
 80016ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	2301      	movs	r3, #1
 80016b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	4619      	mov	r1, r3
 80016c2:	4820      	ldr	r0, [pc, #128]	; (8001744 <MX_GPIO_Init+0x31c>)
 80016c4:	f004 fb16 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80016c8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80016cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016ce:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80016d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d8:	f107 0314 	add.w	r3, r7, #20
 80016dc:	4619      	mov	r1, r3
 80016de:	4819      	ldr	r0, [pc, #100]	; (8001744 <MX_GPIO_Init+0x31c>)
 80016e0:	f004 fb08 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80016e4:	2302      	movs	r3, #2
 80016e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e8:	2302      	movs	r3, #2
 80016ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f0:	2303      	movs	r3, #3
 80016f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016f4:	2305      	movs	r3, #5
 80016f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	4619      	mov	r1, r3
 80016fe:	4810      	ldr	r0, [pc, #64]	; (8001740 <MX_GPIO_Init+0x318>)
 8001700:	f004 faf8 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001704:	2378      	movs	r3, #120	; 0x78
 8001706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001708:	2302      	movs	r3, #2
 800170a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001710:	2303      	movs	r3, #3
 8001712:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001714:	2307      	movs	r3, #7
 8001716:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	4619      	mov	r1, r3
 800171e:	4808      	ldr	r0, [pc, #32]	; (8001740 <MX_GPIO_Init+0x318>)
 8001720:	f004 fae8 	bl	8005cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001724:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800172a:	2312      	movs	r3, #18
 800172c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	e00a      	b.n	8001748 <MX_GPIO_Init+0x320>
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000
 8001738:	48001000 	.word	0x48001000
 800173c:	48000400 	.word	0x48000400
 8001740:	48000c00 	.word	0x48000c00
 8001744:	48000800 	.word	0x48000800
 8001748:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174a:	2303      	movs	r3, #3
 800174c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800174e:	2304      	movs	r3, #4
 8001750:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001752:	f107 0314 	add.w	r3, r7, #20
 8001756:	4619      	mov	r1, r3
 8001758:	480b      	ldr	r0, [pc, #44]	; (8001788 <MX_GPIO_Init+0x360>)
 800175a:	f004 facb 	bl	8005cf4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800175e:	2200      	movs	r2, #0
 8001760:	2100      	movs	r1, #0
 8001762:	2017      	movs	r0, #23
 8001764:	f004 f893 	bl	800588e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001768:	2017      	movs	r0, #23
 800176a:	f004 f8ac 	bl	80058c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800176e:	2200      	movs	r2, #0
 8001770:	2100      	movs	r1, #0
 8001772:	2028      	movs	r0, #40	; 0x28
 8001774:	f004 f88b 	bl	800588e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001778:	2028      	movs	r0, #40	; 0x28
 800177a:	f004 f8a4 	bl	80058c6 <HAL_NVIC_EnableIRQ>

}
 800177e:	bf00      	nop
 8001780:	3728      	adds	r7, #40	; 0x28
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	48000400 	.word	0x48000400

0800178c <HAL_SYSTICK_Callback>:
{

}

void HAL_SYSTICK_Callback(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
	tick++;
 8001790:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <HAL_SYSTICK_Callback+0x18>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	3301      	adds	r3, #1
 8001796:	4a03      	ldr	r2, [pc, #12]	; (80017a4 <HAL_SYSTICK_Callback+0x18>)
 8001798:	6013      	str	r3, [r2, #0]
}
 800179a:	bf00      	nop
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	20001388 	.word	0x20001388

080017a8 <init_LPS22HB>:

static void init_LPS22HB(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08a      	sub	sp, #40	; 0x28
 80017ac:	af00      	add	r7, sp, #0
	LPS22HB_IO_t io_ctx;
	uint8_t id;

	io_ctx.BusType     = LPS22HB_I2C_BUS;
 80017ae:	2300      	movs	r3, #0
 80017b0:	613b      	str	r3, [r7, #16]
	io_ctx.Address     = LPS22HB_I2C_ADD_H;
 80017b2:	23bb      	movs	r3, #187	; 0xbb
 80017b4:	753b      	strb	r3, [r7, #20]
	io_ctx.Init        = BSP_I2C2_Init;
 80017b6:	4b14      	ldr	r3, [pc, #80]	; (8001808 <init_LPS22HB+0x60>)
 80017b8:	60bb      	str	r3, [r7, #8]
	io_ctx.DeInit      = BSP_I2C2_DeInit;
 80017ba:	4b14      	ldr	r3, [pc, #80]	; (800180c <init_LPS22HB+0x64>)
 80017bc:	60fb      	str	r3, [r7, #12]
	io_ctx.ReadReg     = BSP_I2C2_ReadReg;
 80017be:	4b14      	ldr	r3, [pc, #80]	; (8001810 <init_LPS22HB+0x68>)
 80017c0:	61fb      	str	r3, [r7, #28]
	io_ctx.WriteReg    = BSP_I2C2_WriteReg;
 80017c2:	4b14      	ldr	r3, [pc, #80]	; (8001814 <init_LPS22HB+0x6c>)
 80017c4:	61bb      	str	r3, [r7, #24]
	io_ctx.GetTick     = BSP_GetTick;
 80017c6:	4b14      	ldr	r3, [pc, #80]	; (8001818 <init_LPS22HB+0x70>)
 80017c8:	623b      	str	r3, [r7, #32]

	LPS22HB_RegisterBusIO(&PressureSensor, &io_ctx);
 80017ca:	f107 0308 	add.w	r3, r7, #8
 80017ce:	4619      	mov	r1, r3
 80017d0:	4812      	ldr	r0, [pc, #72]	; (800181c <init_LPS22HB+0x74>)
 80017d2:	f002 f819 	bl	8003808 <LPS22HB_RegisterBusIO>

	LPS22HB_ReadID(&PressureSensor, &id);
 80017d6:	1dfb      	adds	r3, r7, #7
 80017d8:	4619      	mov	r1, r3
 80017da:	4810      	ldr	r0, [pc, #64]	; (800181c <init_LPS22HB+0x74>)
 80017dc:	f002 f899 	bl	8003912 <LPS22HB_ReadID>
	if(id != LPS22HB_ID) {
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	2bb1      	cmp	r3, #177	; 0xb1
 80017e4:	d001      	beq.n	80017ea <init_LPS22HB+0x42>
		Error_Handler();
 80017e6:	f000 f9eb 	bl	8001bc0 <Error_Handler>
	}

	LPS22HB_Init(&PressureSensor);
 80017ea:	480c      	ldr	r0, [pc, #48]	; (800181c <init_LPS22HB+0x74>)
 80017ec:	f002 f876 	bl	80038dc <LPS22HB_Init>

	LPS22HB_PRESS_Enable(&PressureSensor);
 80017f0:	480a      	ldr	r0, [pc, #40]	; (800181c <init_LPS22HB+0x74>)
 80017f2:	f002 f8a4 	bl	800393e <LPS22HB_PRESS_Enable>
	LPS22HB_PRESS_SetOutputDataRate(&PressureSensor, 30.0f);
 80017f6:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 80017fa:	4808      	ldr	r0, [pc, #32]	; (800181c <init_LPS22HB+0x74>)
 80017fc:	f002 f8c3 	bl	8003986 <LPS22HB_PRESS_SetOutputDataRate>
//	LPS22HB_PRESS_Get_DRDY_Status(&MagSensor, &status);
//	if(status == 0) {
//		printf("Press sensor data ready\r\n");
//		LIS3MDL_MAG_GetAxesRaw(&MagSensor, &axes_raw);
//	}
}
 8001800:	bf00      	nop
 8001802:	3728      	adds	r7, #40	; 0x28
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	08002255 	.word	0x08002255
 800180c:	080022d1 	.word	0x080022d1
 8001810:	08002385 	.word	0x08002385
 8001814:	08002321 	.word	0x08002321
 8001818:	080023e9 	.word	0x080023e9
 800181c:	20001354 	.word	0x20001354

08001820 <init_LIS3MDL>:

static void init_LIS3MDL(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08c      	sub	sp, #48	; 0x30
 8001824:	af00      	add	r7, sp, #0
	LIS3MDL_IO_t io_ctx;
	uint8_t id;

	io_ctx.BusType     = LIS3MDL_I2C_BUS;
 8001826:	2300      	movs	r3, #0
 8001828:	61bb      	str	r3, [r7, #24]
	io_ctx.Address     = LIS3MDL_I2C_ADD_H;
 800182a:	233d      	movs	r3, #61	; 0x3d
 800182c:	773b      	strb	r3, [r7, #28]
	io_ctx.Init        = BSP_I2C2_Init;
 800182e:	4b1f      	ldr	r3, [pc, #124]	; (80018ac <init_LIS3MDL+0x8c>)
 8001830:	613b      	str	r3, [r7, #16]
	io_ctx.DeInit      = BSP_I2C2_DeInit;
 8001832:	4b1f      	ldr	r3, [pc, #124]	; (80018b0 <init_LIS3MDL+0x90>)
 8001834:	617b      	str	r3, [r7, #20]
	io_ctx.ReadReg     = BSP_I2C2_ReadReg;
 8001836:	4b1f      	ldr	r3, [pc, #124]	; (80018b4 <init_LIS3MDL+0x94>)
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
	io_ctx.WriteReg    = BSP_I2C2_WriteReg;
 800183a:	4b1f      	ldr	r3, [pc, #124]	; (80018b8 <init_LIS3MDL+0x98>)
 800183c:	623b      	str	r3, [r7, #32]
	io_ctx.GetTick     = BSP_GetTick;
 800183e:	4b1f      	ldr	r3, [pc, #124]	; (80018bc <init_LIS3MDL+0x9c>)
 8001840:	62bb      	str	r3, [r7, #40]	; 0x28

	LIS3MDL_RegisterBusIO(&MagSensor, &io_ctx);
 8001842:	f107 0310 	add.w	r3, r7, #16
 8001846:	4619      	mov	r1, r3
 8001848:	481d      	ldr	r0, [pc, #116]	; (80018c0 <init_LIS3MDL+0xa0>)
 800184a:	f001 fb8b 	bl	8002f64 <LIS3MDL_RegisterBusIO>

	LIS3MDL_ReadID(&MagSensor, &id);
 800184e:	f107 030f 	add.w	r3, r7, #15
 8001852:	4619      	mov	r1, r3
 8001854:	481a      	ldr	r0, [pc, #104]	; (80018c0 <init_LIS3MDL+0xa0>)
 8001856:	f001 fc2b 	bl	80030b0 <LIS3MDL_ReadID>
	if (id != LIS3MDL_ID) {
 800185a:	7bfb      	ldrb	r3, [r7, #15]
 800185c:	2b3d      	cmp	r3, #61	; 0x3d
 800185e:	d001      	beq.n	8001864 <init_LIS3MDL+0x44>
		Error_Handler();
 8001860:	f000 f9ae 	bl	8001bc0 <Error_Handler>
	}

	LIS3MDL_Init(&MagSensor);
 8001864:	4816      	ldr	r0, [pc, #88]	; (80018c0 <init_LIS3MDL+0xa0>)
 8001866:	f001 fbe7 	bl	8003038 <LIS3MDL_Init>

	LIS3MDL_MAG_Enable(&MagSensor);
 800186a:	4815      	ldr	r0, [pc, #84]	; (80018c0 <init_LIS3MDL+0xa0>)
 800186c:	f001 fc36 	bl	80030dc <LIS3MDL_MAG_Enable>
	LIS3MDL_MAG_SetOutputDataRate(&MagSensor, 30.0f);
 8001870:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8001874:	4812      	ldr	r0, [pc, #72]	; (80018c0 <init_LIS3MDL+0xa0>)
 8001876:	f001 fc91 	bl	800319c <LIS3MDL_MAG_SetOutputDataRate>
	LIS3MDL_MAG_SetFullScale(&MagSensor, 4);
 800187a:	2104      	movs	r1, #4
 800187c:	4810      	ldr	r0, [pc, #64]	; (80018c0 <init_LIS3MDL+0xa0>)
 800187e:	f001 fcf7 	bl	8003270 <LIS3MDL_MAG_SetFullScale>

	LIS3MDL_AxesRaw_t axes_raw;
	uint8_t status;
	LIS3MDL_MAG_Get_DRDY_Status(&MagSensor, &status);
 8001882:	1dfb      	adds	r3, r7, #7
 8001884:	4619      	mov	r1, r3
 8001886:	480e      	ldr	r0, [pc, #56]	; (80018c0 <init_LIS3MDL+0xa0>)
 8001888:	f001 fdb0 	bl	80033ec <LIS3MDL_MAG_Get_DRDY_Status>
	if(status == 0) {
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d108      	bne.n	80018a4 <init_LIS3MDL+0x84>
		printf("MagSensor data ready\r\n");
 8001892:	480c      	ldr	r0, [pc, #48]	; (80018c4 <init_LIS3MDL+0xa4>)
 8001894:	f00b fd12 	bl	800d2bc <puts>
		LIS3MDL_MAG_GetAxesRaw(&MagSensor, &axes_raw);
 8001898:	f107 0308 	add.w	r3, r7, #8
 800189c:	4619      	mov	r1, r3
 800189e:	4808      	ldr	r0, [pc, #32]	; (80018c0 <init_LIS3MDL+0xa0>)
 80018a0:	f001 fd0e 	bl	80032c0 <LIS3MDL_MAG_GetAxesRaw>
	}
//	LIS3MDL_Axes_t axes;
}
 80018a4:	bf00      	nop
 80018a6:	3730      	adds	r7, #48	; 0x30
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	08002255 	.word	0x08002255
 80018b0:	080022d1 	.word	0x080022d1
 80018b4:	08002385 	.word	0x08002385
 80018b8:	08002321 	.word	0x08002321
 80018bc:	080023e9 	.word	0x080023e9
 80018c0:	20001320 	.word	0x20001320
 80018c4:	0800f5e8 	.word	0x0800f5e8

080018c8 <init_HTS221>:

static void init_HTS221(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08a      	sub	sp, #40	; 0x28
 80018cc:	af00      	add	r7, sp, #0
	HTS221_IO_t io_ctx;
	uint8_t id;

	io_ctx.BusType     = HTS221_I2C_BUS;
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]
	io_ctx.Address     = HTS221_I2C_ADDRESS;
 80018d2:	23bf      	movs	r3, #191	; 0xbf
 80018d4:	753b      	strb	r3, [r7, #20]
	io_ctx.Init        = BSP_I2C2_Init;
 80018d6:	4b18      	ldr	r3, [pc, #96]	; (8001938 <init_HTS221+0x70>)
 80018d8:	60bb      	str	r3, [r7, #8]
	io_ctx.DeInit      = BSP_I2C2_DeInit;
 80018da:	4b18      	ldr	r3, [pc, #96]	; (800193c <init_HTS221+0x74>)
 80018dc:	60fb      	str	r3, [r7, #12]
	io_ctx.ReadReg     = BSP_I2C2_ReadReg;
 80018de:	4b18      	ldr	r3, [pc, #96]	; (8001940 <init_HTS221+0x78>)
 80018e0:	61fb      	str	r3, [r7, #28]
	io_ctx.WriteReg    = BSP_I2C2_WriteReg;
 80018e2:	4b18      	ldr	r3, [pc, #96]	; (8001944 <init_HTS221+0x7c>)
 80018e4:	61bb      	str	r3, [r7, #24]
	io_ctx.GetTick     = BSP_GetTick;
 80018e6:	4b18      	ldr	r3, [pc, #96]	; (8001948 <init_HTS221+0x80>)
 80018e8:	623b      	str	r3, [r7, #32]

	HTS221_RegisterBusIO(&EnvSensor, &io_ctx);
 80018ea:	f107 0308 	add.w	r3, r7, #8
 80018ee:	4619      	mov	r1, r3
 80018f0:	4816      	ldr	r0, [pc, #88]	; (800194c <init_HTS221+0x84>)
 80018f2:	f000 fe41 	bl	8002578 <HTS221_RegisterBusIO>

	HTS221_ReadID(&EnvSensor, &id);
 80018f6:	1dfb      	adds	r3, r7, #7
 80018f8:	4619      	mov	r1, r3
 80018fa:	4814      	ldr	r0, [pc, #80]	; (800194c <init_HTS221+0x84>)
 80018fc:	f000 fea1 	bl	8002642 <HTS221_ReadID>
	if (id != HTS221_ID) {
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	2bbc      	cmp	r3, #188	; 0xbc
 8001904:	d001      	beq.n	800190a <init_HTS221+0x42>
		Error_Handler();
 8001906:	f000 f95b 	bl	8001bc0 <Error_Handler>
	}

	HTS221_Init(&EnvSensor);
 800190a:	4810      	ldr	r0, [pc, #64]	; (800194c <init_HTS221+0x84>)
 800190c:	f000 fe7e 	bl	800260c <HTS221_Init>

	HTS221_HUM_Enable(&EnvSensor);
 8001910:	480e      	ldr	r0, [pc, #56]	; (800194c <init_HTS221+0x84>)
 8001912:	f000 feac 	bl	800266e <HTS221_HUM_Enable>
	HTS221_TEMP_Enable(&EnvSensor);
 8001916:	480d      	ldr	r0, [pc, #52]	; (800194c <init_HTS221+0x84>)
 8001918:	f000 ff66 	bl	80027e8 <HTS221_TEMP_Enable>
	HTS221_HUM_SetOutputDataRate(&EnvSensor, 30.0f);
 800191c:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8001920:	480a      	ldr	r0, [pc, #40]	; (800194c <init_HTS221+0x84>)
 8001922:	f000 fec9 	bl	80026b8 <HTS221_HUM_SetOutputDataRate>
	HTS221_TEMP_SetOutputDataRate(&EnvSensor, 30.0f);
 8001926:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 800192a:	4808      	ldr	r0, [pc, #32]	; (800194c <init_HTS221+0x84>)
 800192c:	f000 ff81 	bl	8002832 <HTS221_TEMP_SetOutputDataRate>
}
 8001930:	bf00      	nop
 8001932:	3728      	adds	r7, #40	; 0x28
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	08002255 	.word	0x08002255
 800193c:	080022d1 	.word	0x080022d1
 8001940:	08002385 	.word	0x08002385
 8001944:	08002321 	.word	0x08002321
 8001948:	080023e9 	.word	0x080023e9
 800194c:	200012ec 	.word	0x200012ec

08001950 <init_LSM6DSL>:

static void init_LSM6DSL(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08a      	sub	sp, #40	; 0x28
 8001954:	af00      	add	r7, sp, #0
  LSM6DSL_IO_t io_ctx;
  uint8_t id;
  LSM6DSL_AxesRaw_t axes;

  /* Link I2C functions to the LSM6DSL driver */
  io_ctx.BusType     = LSM6DSL_I2C_BUS;
 8001956:	2300      	movs	r3, #0
 8001958:	613b      	str	r3, [r7, #16]
  io_ctx.Address     = LSM6DSL_I2C_ADD_L;
 800195a:	23d5      	movs	r3, #213	; 0xd5
 800195c:	753b      	strb	r3, [r7, #20]
  io_ctx.Init        = BSP_I2C2_Init;
 800195e:	4b25      	ldr	r3, [pc, #148]	; (80019f4 <init_LSM6DSL+0xa4>)
 8001960:	60bb      	str	r3, [r7, #8]
  io_ctx.DeInit      = BSP_I2C2_DeInit;
 8001962:	4b25      	ldr	r3, [pc, #148]	; (80019f8 <init_LSM6DSL+0xa8>)
 8001964:	60fb      	str	r3, [r7, #12]
  io_ctx.ReadReg     = BSP_I2C2_ReadReg;
 8001966:	4b25      	ldr	r3, [pc, #148]	; (80019fc <init_LSM6DSL+0xac>)
 8001968:	61fb      	str	r3, [r7, #28]
  io_ctx.WriteReg    = BSP_I2C2_WriteReg;
 800196a:	4b25      	ldr	r3, [pc, #148]	; (8001a00 <init_LSM6DSL+0xb0>)
 800196c:	61bb      	str	r3, [r7, #24]
  io_ctx.GetTick     = BSP_GetTick;
 800196e:	4b25      	ldr	r3, [pc, #148]	; (8001a04 <init_LSM6DSL+0xb4>)
 8001970:	623b      	str	r3, [r7, #32]
  LSM6DSL_RegisterBusIO(&MotionSensor, &io_ctx);
 8001972:	f107 0308 	add.w	r3, r7, #8
 8001976:	4619      	mov	r1, r3
 8001978:	4823      	ldr	r0, [pc, #140]	; (8001a08 <init_LSM6DSL+0xb8>)
 800197a:	f002 fb5f 	bl	800403c <LSM6DSL_RegisterBusIO>

  /* Read the LSM6DSL WHO_AM_I register */
  LSM6DSL_ReadID(&MotionSensor, &id);
 800197e:	1dfb      	adds	r3, r7, #7
 8001980:	4619      	mov	r1, r3
 8001982:	4821      	ldr	r0, [pc, #132]	; (8001a08 <init_LSM6DSL+0xb8>)
 8001984:	f002 fc2d 	bl	80041e2 <LSM6DSL_ReadID>
  if (id != LSM6DSL_ID) {
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	2b6a      	cmp	r3, #106	; 0x6a
 800198c:	d001      	beq.n	8001992 <init_LSM6DSL+0x42>
    Error_Handler();
 800198e:	f000 f917 	bl	8001bc0 <Error_Handler>
  }

  /* Initialize the LSM6DSL sensor */
  LSM6DSL_Init(&MotionSensor);
 8001992:	481d      	ldr	r0, [pc, #116]	; (8001a08 <init_LSM6DSL+0xb8>)
 8001994:	f002 fbbc 	bl	8004110 <LSM6DSL_Init>

  /* Configure the LSM6DSL accelerometer (ODR, scale and interrupt) */
  LSM6DSL_ACC_SetOutputDataRate(&MotionSensor, 26.0f); /* 26 Hz */
 8001998:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800199c:	481a      	ldr	r0, [pc, #104]	; (8001a08 <init_LSM6DSL+0xb8>)
 800199e:	f002 fca1 	bl	80042e4 <LSM6DSL_ACC_SetOutputDataRate>
  LSM6DSL_ACC_SetFullScale(&MotionSensor, 4);          /* [-4000mg; +4000mg] */
 80019a2:	2104      	movs	r1, #4
 80019a4:	4818      	ldr	r0, [pc, #96]	; (8001a08 <init_LSM6DSL+0xb8>)
 80019a6:	f002 fcb9 	bl	800431c <LSM6DSL_ACC_SetFullScale>
  LSM6DSL_ACC_Set_INT1_DRDY(&MotionSensor, ENABLE);    /* Enable DRDY */
 80019aa:	2101      	movs	r1, #1
 80019ac:	4816      	ldr	r0, [pc, #88]	; (8001a08 <init_LSM6DSL+0xb8>)
 80019ae:	f002 fead 	bl	800470c <LSM6DSL_ACC_Set_INT1_DRDY>
  LSM6DSL_ACC_GetAxesRaw(&MotionSensor, &axes);        /* Clear DRDY */
 80019b2:	463b      	mov	r3, r7
 80019b4:	4619      	mov	r1, r3
 80019b6:	4814      	ldr	r0, [pc, #80]	; (8001a08 <init_LSM6DSL+0xb8>)
 80019b8:	f002 fcd8 	bl	800436c <LSM6DSL_ACC_GetAxesRaw>

  LSM6DSL_GYRO_SetOutputDataRate(&MotionSensor, 26.0f);
 80019bc:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 80019c0:	4811      	ldr	r0, [pc, #68]	; (8001a08 <init_LSM6DSL+0xb8>)
 80019c2:	f002 fdc5 	bl	8004550 <LSM6DSL_GYRO_SetOutputDataRate>
  LSM6DSL_GYRO_SetFullScale(&MotionSensor, 125);
 80019c6:	217d      	movs	r1, #125	; 0x7d
 80019c8:	480f      	ldr	r0, [pc, #60]	; (8001a08 <init_LSM6DSL+0xb8>)
 80019ca:	f002 fddd 	bl	8004588 <LSM6DSL_GYRO_SetFullScale>
  LSM6DSL_GYRO_Set_INT1_DRDY(&MotionSensor, ENABLE);
 80019ce:	2101      	movs	r1, #1
 80019d0:	480d      	ldr	r0, [pc, #52]	; (8001a08 <init_LSM6DSL+0xb8>)
 80019d2:	f002 fecf 	bl	8004774 <LSM6DSL_GYRO_Set_INT1_DRDY>
  LSM6DSL_GYRO_GetAxesRaw(&MotionSensor, &axes);
 80019d6:	463b      	mov	r3, r7
 80019d8:	4619      	mov	r1, r3
 80019da:	480b      	ldr	r0, [pc, #44]	; (8001a08 <init_LSM6DSL+0xb8>)
 80019dc:	f002 fe03 	bl	80045e6 <LSM6DSL_GYRO_GetAxesRaw>

  /* Start the LSM6DSL accelerometer */
  LSM6DSL_ACC_Enable(&MotionSensor);
 80019e0:	4809      	ldr	r0, [pc, #36]	; (8001a08 <init_LSM6DSL+0xb8>)
 80019e2:	f002 fc14 	bl	800420e <LSM6DSL_ACC_Enable>
  LSM6DSL_GYRO_Enable(&MotionSensor);
 80019e6:	4808      	ldr	r0, [pc, #32]	; (8001a08 <init_LSM6DSL+0xb8>)
 80019e8:	f002 fd3b 	bl	8004462 <LSM6DSL_GYRO_Enable>
}
 80019ec:	bf00      	nop
 80019ee:	3728      	adds	r7, #40	; 0x28
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	08002255 	.word	0x08002255
 80019f8:	080022d1 	.word	0x080022d1
 80019fc:	08002385 	.word	0x08002385
 8001a00:	08002321 	.word	0x08002321
 8001a04:	080023e9 	.word	0x080023e9
 8001a08:	200012b4 	.word	0x200012b4

08001a0c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_11) {
 8001a16:	88fb      	ldrh	r3, [r7, #6]
 8001a18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a1c:	d104      	bne.n	8001a28 <HAL_GPIO_EXTI_Callback+0x1c>
    dataRdyIntReceived++;
 8001a1e:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <HAL_GPIO_EXTI_Callback+0x38>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	3301      	adds	r3, #1
 8001a24:	4a07      	ldr	r2, [pc, #28]	; (8001a44 <HAL_GPIO_EXTI_Callback+0x38>)
 8001a26:	6013      	str	r3, [r2, #0]
  }
  if (GPIO_Pin == GPIO_PIN_13) {
 8001a28:	88fb      	ldrh	r3, [r7, #6]
 8001a2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a2e:	d102      	bne.n	8001a36 <HAL_GPIO_EXTI_Callback+0x2a>
	urgent_flag = 1;
 8001a30:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]
  }
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	20001394 	.word	0x20001394
 8001a48:	20001390 	.word	0x20001390

08001a4c <_write>:

int _write(int fd, char * ptr, int len)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a60:	68b9      	ldr	r1, [r7, #8]
 8001a62:	4804      	ldr	r0, [pc, #16]	; (8001a74 <_write+0x28>)
 8001a64:	f007 f8cb 	bl	8008bfe <HAL_UART_Transmit>
  return len;
 8001a68:	687b      	ldr	r3, [r7, #4]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	20000ca0 	.word	0x20000ca0

08001a78 <AI_Init>:

static void AI_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
  ai_error err;

  /* Create a local array with the addresses of the activations buffers */
  const ai_handle act_addr[] = { activations };
 8001a7e:	4b17      	ldr	r3, [pc, #92]	; (8001adc <AI_Init+0x64>)
 8001a80:	603b      	str	r3, [r7, #0]
  /* Create an instance of the model */
  err = ai_har_create_and_init(&network, act_addr, NULL);
 8001a82:	463b      	mov	r3, r7
 8001a84:	2200      	movs	r2, #0
 8001a86:	4619      	mov	r1, r3
 8001a88:	4815      	ldr	r0, [pc, #84]	; (8001ae0 <AI_Init+0x68>)
 8001a8a:	f008 f9d5 	bl	8009e38 <ai_har_create_and_init>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	607b      	str	r3, [r7, #4]
  if (err.type != AI_ERROR_NONE) {
 8001a92:	793b      	ldrb	r3, [r7, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d00a      	beq.n	8001aae <AI_Init+0x36>
    printf("ai_network_create error - type=%d code=%d\r\n", err.type, err.code);
 8001a98:	793b      	ldrb	r3, [r7, #4]
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	480f      	ldr	r0, [pc, #60]	; (8001ae4 <AI_Init+0x6c>)
 8001aa6:	f00b fb83 	bl	800d1b0 <iprintf>
    Error_Handler();
 8001aaa:	f000 f889 	bl	8001bc0 <Error_Handler>
  }
  ai_input = ai_har_inputs_get(network, NULL);
 8001aae:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <AI_Init+0x68>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f008 fa33 	bl	8009f20 <ai_har_inputs_get>
 8001aba:	4603      	mov	r3, r0
 8001abc:	4a0a      	ldr	r2, [pc, #40]	; (8001ae8 <AI_Init+0x70>)
 8001abe:	6013      	str	r3, [r2, #0]
  ai_output = ai_har_outputs_get(network, NULL);
 8001ac0:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <AI_Init+0x68>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f008 fa44 	bl	8009f54 <ai_har_outputs_get>
 8001acc:	4603      	mov	r3, r0
 8001ace:	4a07      	ldr	r2, [pc, #28]	; (8001aec <AI_Init+0x74>)
 8001ad0:	6013      	str	r3, [r2, #0]
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	200014e0 	.word	0x200014e0
 8001ae0:	20001398 	.word	0x20001398
 8001ae4:	0800f600 	.word	0x0800f600
 8001ae8:	20001b8c 	.word	0x20001b8c
 8001aec:	20001b90 	.word	0x20001b90

08001af0 <AI_Run>:

static void AI_Run(float *pIn, float *pOut)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  ai_i32 batch;
  ai_error err;

  /* Update IO handlers with the data payload */
  ai_input[0].data = AI_HANDLE_PTR(pIn);
 8001afa:	4b15      	ldr	r3, [pc, #84]	; (8001b50 <AI_Run+0x60>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	605a      	str	r2, [r3, #4]
  ai_output[0].data = AI_HANDLE_PTR(pOut);
 8001b02:	4b14      	ldr	r3, [pc, #80]	; (8001b54 <AI_Run+0x64>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	683a      	ldr	r2, [r7, #0]
 8001b08:	605a      	str	r2, [r3, #4]

  batch = ai_har_run(network, ai_input, ai_output);
 8001b0a:	4b13      	ldr	r3, [pc, #76]	; (8001b58 <AI_Run+0x68>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a10      	ldr	r2, [pc, #64]	; (8001b50 <AI_Run+0x60>)
 8001b10:	6811      	ldr	r1, [r2, #0]
 8001b12:	4a10      	ldr	r2, [pc, #64]	; (8001b54 <AI_Run+0x64>)
 8001b14:	6812      	ldr	r2, [r2, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f008 fa72 	bl	800a000 <ai_har_run>
 8001b1c:	60f8      	str	r0, [r7, #12]
  if (batch != 1) {
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d011      	beq.n	8001b48 <AI_Run+0x58>
    err = ai_har_get_error(network);
 8001b24:	4b0c      	ldr	r3, [pc, #48]	; (8001b58 <AI_Run+0x68>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f008 f963 	bl	8009df4 <ai_har_get_error>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	60bb      	str	r3, [r7, #8]
    printf("AI ai_har_run error - type=%d code=%d\r\n", err.type, err.code);
 8001b32:	7a3b      	ldrb	r3, [r7, #8]
 8001b34:	4619      	mov	r1, r3
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	4807      	ldr	r0, [pc, #28]	; (8001b5c <AI_Run+0x6c>)
 8001b40:	f00b fb36 	bl	800d1b0 <iprintf>
    Error_Handler();
 8001b44:	f000 f83c 	bl	8001bc0 <Error_Handler>
  }
}
 8001b48:	bf00      	nop
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20001b8c 	.word	0x20001b8c
 8001b54:	20001b90 	.word	0x20001b90
 8001b58:	20001398 	.word	0x20001398
 8001b5c:	0800f62c 	.word	0x0800f62c

08001b60 <argmax>:

static uint32_t argmax(const float * values, uint32_t len)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b087      	sub	sp, #28
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  float max_value = values[0];
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	617b      	str	r3, [r7, #20]
  uint32_t max_index = 0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	613b      	str	r3, [r7, #16]
  for (uint32_t i = 1; i < len; i++) {
 8001b74:	2301      	movs	r3, #1
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	e017      	b.n	8001baa <argmax+0x4a>
    if (values[i] > max_value) {
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	687a      	ldr	r2, [r7, #4]
 8001b80:	4413      	add	r3, r2
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b92:	d507      	bpl.n	8001ba4 <argmax+0x44>
      max_value = values[i];
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	617b      	str	r3, [r7, #20]
      max_index = i;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	613b      	str	r3, [r7, #16]
  for (uint32_t i = 1; i < len; i++) {
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d3e3      	bcc.n	8001b7a <argmax+0x1a>
    }
  }
  return max_index;
 8001bb2:	693b      	ldr	r3, [r7, #16]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	371c      	adds	r7, #28
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
//  __disable_irq();
	printf("An error occurred.\r\n");
 8001bc4:	4805      	ldr	r0, [pc, #20]	; (8001bdc <Error_Handler+0x1c>)
 8001bc6:	f00b fb79 	bl	800d2bc <puts>
	while(1) {
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001bca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bce:	4804      	ldr	r0, [pc, #16]	; (8001be0 <Error_Handler+0x20>)
 8001bd0:	f004 fb46 	bl	8006260 <HAL_GPIO_TogglePin>
	  HAL_Delay(50); /* wait 50 ms */
 8001bd4:	2032      	movs	r0, #50	; 0x32
 8001bd6:	f003 fd5b 	bl	8005690 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001bda:	e7f6      	b.n	8001bca <Error_Handler+0xa>
 8001bdc:	0800f654 	.word	0x0800f654
 8001be0:	48000400 	.word	0x48000400

08001be4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bea:	4b0f      	ldr	r3, [pc, #60]	; (8001c28 <HAL_MspInit+0x44>)
 8001bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bee:	4a0e      	ldr	r2, [pc, #56]	; (8001c28 <HAL_MspInit+0x44>)
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	6613      	str	r3, [r2, #96]	; 0x60
 8001bf6:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <HAL_MspInit+0x44>)
 8001bf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	607b      	str	r3, [r7, #4]
 8001c00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c02:	4b09      	ldr	r3, [pc, #36]	; (8001c28 <HAL_MspInit+0x44>)
 8001c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c06:	4a08      	ldr	r2, [pc, #32]	; (8001c28 <HAL_MspInit+0x44>)
 8001c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c0c:	6593      	str	r3, [r2, #88]	; 0x58
 8001c0e:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <HAL_MspInit+0x44>)
 8001c10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c16:	603b      	str	r3, [r7, #0]
 8001c18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40021000 	.word	0x40021000

08001c2c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a0a      	ldr	r2, [pc, #40]	; (8001c64 <HAL_CRC_MspInit+0x38>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d10b      	bne.n	8001c56 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001c3e:	4b0a      	ldr	r3, [pc, #40]	; (8001c68 <HAL_CRC_MspInit+0x3c>)
 8001c40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c42:	4a09      	ldr	r2, [pc, #36]	; (8001c68 <HAL_CRC_MspInit+0x3c>)
 8001c44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c48:	6493      	str	r3, [r2, #72]	; 0x48
 8001c4a:	4b07      	ldr	r3, [pc, #28]	; (8001c68 <HAL_CRC_MspInit+0x3c>)
 8001c4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001c56:	bf00      	nop
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40023000 	.word	0x40023000
 8001c68:	40021000 	.word	0x40021000

08001c6c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b0ac      	sub	sp, #176	; 0xb0
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c84:	f107 0314 	add.w	r3, r7, #20
 8001c88:	2288      	movs	r2, #136	; 0x88
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f00a fd3d 	bl	800c70c <memset>
  if(DFSDM1_Init == 0)
 8001c92:	4b25      	ldr	r3, [pc, #148]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d142      	bne.n	8001d20 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001c9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c9e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ca6:	f107 0314 	add.w	r3, r7, #20
 8001caa:	4618      	mov	r0, r3
 8001cac:	f006 f9ea 	bl	8008084 <HAL_RCCEx_PeriphCLKConfig>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001cb6:	f7ff ff83 	bl	8001bc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001cba:	4b1c      	ldr	r3, [pc, #112]	; (8001d2c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001cbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cbe:	4a1b      	ldr	r2, [pc, #108]	; (8001d2c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001cc0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cc4:	6613      	str	r3, [r2, #96]	; 0x60
 8001cc6:	4b19      	ldr	r3, [pc, #100]	; (8001d2c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cd2:	4b16      	ldr	r3, [pc, #88]	; (8001d2c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd6:	4a15      	ldr	r2, [pc, #84]	; (8001d2c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001cd8:	f043 0310 	orr.w	r3, r3, #16
 8001cdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cde:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ce2:	f003 0310 	and.w	r3, r3, #16
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001cea:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001cee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001d04:	2306      	movs	r3, #6
 8001d06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d0a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d0e:	4619      	mov	r1, r3
 8001d10:	4807      	ldr	r0, [pc, #28]	; (8001d30 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001d12:	f003 ffef 	bl	8005cf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001d16:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	4a02      	ldr	r2, [pc, #8]	; (8001d28 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001d1e:	6013      	str	r3, [r2, #0]
  }

}
 8001d20:	bf00      	nop
 8001d22:	37b0      	adds	r7, #176	; 0xb0
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20001b94 	.word	0x20001b94
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	48001000 	.word	0x48001000

08001d34 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b08a      	sub	sp, #40	; 0x28
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	f107 0314 	add.w	r3, r7, #20
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a17      	ldr	r2, [pc, #92]	; (8001db0 <HAL_QSPI_MspInit+0x7c>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d128      	bne.n	8001da8 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001d56:	4b17      	ldr	r3, [pc, #92]	; (8001db4 <HAL_QSPI_MspInit+0x80>)
 8001d58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d5a:	4a16      	ldr	r2, [pc, #88]	; (8001db4 <HAL_QSPI_MspInit+0x80>)
 8001d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d60:	6513      	str	r3, [r2, #80]	; 0x50
 8001d62:	4b14      	ldr	r3, [pc, #80]	; (8001db4 <HAL_QSPI_MspInit+0x80>)
 8001d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d6a:	613b      	str	r3, [r7, #16]
 8001d6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d6e:	4b11      	ldr	r3, [pc, #68]	; (8001db4 <HAL_QSPI_MspInit+0x80>)
 8001d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d72:	4a10      	ldr	r2, [pc, #64]	; (8001db4 <HAL_QSPI_MspInit+0x80>)
 8001d74:	f043 0310 	orr.w	r3, r3, #16
 8001d78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d7a:	4b0e      	ldr	r3, [pc, #56]	; (8001db4 <HAL_QSPI_MspInit+0x80>)
 8001d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d7e:	f003 0310 	and.w	r3, r3, #16
 8001d82:	60fb      	str	r3, [r7, #12]
 8001d84:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001d86:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001d8a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d94:	2303      	movs	r3, #3
 8001d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001d98:	230a      	movs	r3, #10
 8001d9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	4619      	mov	r1, r3
 8001da2:	4805      	ldr	r0, [pc, #20]	; (8001db8 <HAL_QSPI_MspInit+0x84>)
 8001da4:	f003 ffa6 	bl	8005cf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001da8:	bf00      	nop
 8001daa:	3728      	adds	r7, #40	; 0x28
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	a0001000 	.word	0xa0001000
 8001db4:	40021000 	.word	0x40021000
 8001db8:	48001000 	.word	0x48001000

08001dbc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08a      	sub	sp, #40	; 0x28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc4:	f107 0314 	add.w	r3, r7, #20
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a17      	ldr	r2, [pc, #92]	; (8001e38 <HAL_SPI_MspInit+0x7c>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d128      	bne.n	8001e30 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001dde:	4b17      	ldr	r3, [pc, #92]	; (8001e3c <HAL_SPI_MspInit+0x80>)
 8001de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001de2:	4a16      	ldr	r2, [pc, #88]	; (8001e3c <HAL_SPI_MspInit+0x80>)
 8001de4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001de8:	6593      	str	r3, [r2, #88]	; 0x58
 8001dea:	4b14      	ldr	r3, [pc, #80]	; (8001e3c <HAL_SPI_MspInit+0x80>)
 8001dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001df2:	613b      	str	r3, [r7, #16]
 8001df4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001df6:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <HAL_SPI_MspInit+0x80>)
 8001df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dfa:	4a10      	ldr	r2, [pc, #64]	; (8001e3c <HAL_SPI_MspInit+0x80>)
 8001dfc:	f043 0304 	orr.w	r3, r3, #4
 8001e00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e02:	4b0e      	ldr	r3, [pc, #56]	; (8001e3c <HAL_SPI_MspInit+0x80>)
 8001e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e06:	f003 0304 	and.w	r3, r3, #4
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001e0e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e14:	2302      	movs	r3, #2
 8001e16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e20:	2306      	movs	r3, #6
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4805      	ldr	r0, [pc, #20]	; (8001e40 <HAL_SPI_MspInit+0x84>)
 8001e2c:	f003 ff62 	bl	8005cf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e30:	bf00      	nop
 8001e32:	3728      	adds	r7, #40	; 0x28
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40003c00 	.word	0x40003c00
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	48000800 	.word	0x48000800

08001e44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b0ae      	sub	sp, #184	; 0xb8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e4c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	605a      	str	r2, [r3, #4]
 8001e56:	609a      	str	r2, [r3, #8]
 8001e58:	60da      	str	r2, [r3, #12]
 8001e5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e5c:	f107 031c 	add.w	r3, r7, #28
 8001e60:	2288      	movs	r2, #136	; 0x88
 8001e62:	2100      	movs	r1, #0
 8001e64:	4618      	mov	r0, r3
 8001e66:	f00a fc51 	bl	800c70c <memset>
  if(huart->Instance==USART1)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a42      	ldr	r2, [pc, #264]	; (8001f78 <HAL_UART_MspInit+0x134>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d13b      	bne.n	8001eec <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e74:	2301      	movs	r3, #1
 8001e76:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e7c:	f107 031c 	add.w	r3, r7, #28
 8001e80:	4618      	mov	r0, r3
 8001e82:	f006 f8ff 	bl	8008084 <HAL_RCCEx_PeriphCLKConfig>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e8c:	f7ff fe98 	bl	8001bc0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e90:	4b3a      	ldr	r3, [pc, #232]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e94:	4a39      	ldr	r2, [pc, #228]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001e96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e9a:	6613      	str	r3, [r2, #96]	; 0x60
 8001e9c:	4b37      	ldr	r3, [pc, #220]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001e9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ea0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ea4:	61bb      	str	r3, [r7, #24]
 8001ea6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea8:	4b34      	ldr	r3, [pc, #208]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001eaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eac:	4a33      	ldr	r2, [pc, #204]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001eae:	f043 0302 	orr.w	r3, r3, #2
 8001eb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eb4:	4b31      	ldr	r3, [pc, #196]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001eb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb8:	f003 0302 	and.w	r3, r3, #2
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001ec0:	23c0      	movs	r3, #192	; 0xc0
 8001ec2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ed8:	2307      	movs	r3, #7
 8001eda:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ede:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4826      	ldr	r0, [pc, #152]	; (8001f80 <HAL_UART_MspInit+0x13c>)
 8001ee6:	f003 ff05 	bl	8005cf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001eea:	e040      	b.n	8001f6e <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a24      	ldr	r2, [pc, #144]	; (8001f84 <HAL_UART_MspInit+0x140>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d13b      	bne.n	8001f6e <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ef6:	2304      	movs	r3, #4
 8001ef8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001efa:	2300      	movs	r3, #0
 8001efc:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001efe:	f107 031c 	add.w	r3, r7, #28
 8001f02:	4618      	mov	r0, r3
 8001f04:	f006 f8be 	bl	8008084 <HAL_RCCEx_PeriphCLKConfig>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001f0e:	f7ff fe57 	bl	8001bc0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f12:	4b1a      	ldr	r3, [pc, #104]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f16:	4a19      	ldr	r2, [pc, #100]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001f18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f1c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f1e:	4b17      	ldr	r3, [pc, #92]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f26:	613b      	str	r3, [r7, #16]
 8001f28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f2a:	4b14      	ldr	r3, [pc, #80]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2e:	4a13      	ldr	r2, [pc, #76]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001f30:	f043 0308 	orr.w	r3, r3, #8
 8001f34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f36:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <HAL_UART_MspInit+0x138>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001f42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f50:	2300      	movs	r3, #0
 8001f52:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f56:	2303      	movs	r3, #3
 8001f58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f5c:	2307      	movs	r3, #7
 8001f5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f62:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f66:	4619      	mov	r1, r3
 8001f68:	4807      	ldr	r0, [pc, #28]	; (8001f88 <HAL_UART_MspInit+0x144>)
 8001f6a:	f003 fec3 	bl	8005cf4 <HAL_GPIO_Init>
}
 8001f6e:	bf00      	nop
 8001f70:	37b8      	adds	r7, #184	; 0xb8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40013800 	.word	0x40013800
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	48000400 	.word	0x48000400
 8001f84:	40004800 	.word	0x40004800
 8001f88:	48000c00 	.word	0x48000c00

08001f8c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b0ac      	sub	sp, #176	; 0xb0
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fa4:	f107 0314 	add.w	r3, r7, #20
 8001fa8:	2288      	movs	r2, #136	; 0x88
 8001faa:	2100      	movs	r1, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f00a fbad 	bl	800c70c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fba:	d17c      	bne.n	80020b6 <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001fbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fc0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001fc2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001fc6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001fd2:	2318      	movs	r3, #24
 8001fd4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001fd6:	2307      	movs	r3, #7
 8001fd8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001fe2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001fe6:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	4618      	mov	r0, r3
 8001fee:	f006 f849 	bl	8008084 <HAL_RCCEx_PeriphCLKConfig>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001ff8:	f7ff fde2 	bl	8001bc0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffc:	4b30      	ldr	r3, [pc, #192]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 8001ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002000:	4a2f      	ldr	r2, [pc, #188]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 8002002:	f043 0301 	orr.w	r3, r3, #1
 8002006:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002008:	4b2d      	ldr	r3, [pc, #180]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 800200a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002014:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002018:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800201c:	2300      	movs	r3, #0
 800201e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002028:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800202c:	4619      	mov	r1, r3
 800202e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002032:	f003 fe5f 	bl	8005cf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8002036:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800203a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203e:	2302      	movs	r3, #2
 8002040:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204a:	2303      	movs	r3, #3
 800204c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002050:	230a      	movs	r3, #10
 8002052:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002056:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800205a:	4619      	mov	r1, r3
 800205c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002060:	f003 fe48 	bl	8005cf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002064:	4b16      	ldr	r3, [pc, #88]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 8002066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002068:	4a15      	ldr	r2, [pc, #84]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 800206a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800206e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002070:	4b13      	ldr	r3, [pc, #76]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 8002072:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002074:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800207c:	4b10      	ldr	r3, [pc, #64]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 800207e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d114      	bne.n	80020b2 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002088:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 800208a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800208c:	4a0c      	ldr	r2, [pc, #48]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 800208e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002092:	6593      	str	r3, [r2, #88]	; 0x58
 8002094:	4b0a      	ldr	r3, [pc, #40]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 8002096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80020a0:	f005 f924 	bl	80072ec <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80020a4:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 80020a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a8:	4a05      	ldr	r2, [pc, #20]	; (80020c0 <HAL_PCD_MspInit+0x134>)
 80020aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020ae:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80020b0:	e001      	b.n	80020b6 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 80020b2:	f005 f91b 	bl	80072ec <HAL_PWREx_EnableVddUSB>
}
 80020b6:	bf00      	nop
 80020b8:	37b0      	adds	r7, #176	; 0xb0
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40021000 	.word	0x40021000

080020c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020c8:	e7fe      	b.n	80020c8 <NMI_Handler+0x4>

080020ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ca:	b480      	push	{r7}
 80020cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ce:	e7fe      	b.n	80020ce <HardFault_Handler+0x4>

080020d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020d4:	e7fe      	b.n	80020d4 <MemManage_Handler+0x4>

080020d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020da:	e7fe      	b.n	80020da <BusFault_Handler+0x4>

080020dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <UsageFault_Handler+0x4>

080020e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020f4:	bf00      	nop
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020fe:	b480      	push	{r7}
 8002100:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002102:	bf00      	nop
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  HAL_SYSTICK_IRQHandler();
 8002110:	f003 fbf3 	bl	80058fa <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002114:	f003 fa9c 	bl	8005650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}

0800211c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002120:	2020      	movs	r0, #32
 8002122:	f004 f8b7 	bl	8006294 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8002126:	2040      	movs	r0, #64	; 0x40
 8002128:	f004 f8b4 	bl	8006294 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800212c:	2080      	movs	r0, #128	; 0x80
 800212e:	f004 f8b1 	bl	8006294 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002132:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002136:	f004 f8ad 	bl	8006294 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}

0800213e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8002142:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002146:	f004 f8a5 	bl	8006294 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 800214a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800214e:	f004 f8a1 	bl	8006294 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8002152:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002156:	f004 f89d 	bl	8006294 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800215a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800215e:	f004 f899 	bl	8006294 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002162:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002166:	f004 f895 	bl	8006294 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b086      	sub	sp, #24
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002178:	4a14      	ldr	r2, [pc, #80]	; (80021cc <_sbrk+0x5c>)
 800217a:	4b15      	ldr	r3, [pc, #84]	; (80021d0 <_sbrk+0x60>)
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002184:	4b13      	ldr	r3, [pc, #76]	; (80021d4 <_sbrk+0x64>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d102      	bne.n	8002192 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800218c:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <_sbrk+0x64>)
 800218e:	4a12      	ldr	r2, [pc, #72]	; (80021d8 <_sbrk+0x68>)
 8002190:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002192:	4b10      	ldr	r3, [pc, #64]	; (80021d4 <_sbrk+0x64>)
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4413      	add	r3, r2
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	429a      	cmp	r2, r3
 800219e:	d207      	bcs.n	80021b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021a0:	f00a fa74 	bl	800c68c <__errno>
 80021a4:	4603      	mov	r3, r0
 80021a6:	220c      	movs	r2, #12
 80021a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021aa:	f04f 33ff 	mov.w	r3, #4294967295
 80021ae:	e009      	b.n	80021c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021b0:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <_sbrk+0x64>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021b6:	4b07      	ldr	r3, [pc, #28]	; (80021d4 <_sbrk+0x64>)
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4413      	add	r3, r2
 80021be:	4a05      	ldr	r2, [pc, #20]	; (80021d4 <_sbrk+0x64>)
 80021c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021c2:	68fb      	ldr	r3, [r7, #12]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20018000 	.word	0x20018000
 80021d0:	00000800 	.word	0x00000800
 80021d4:	20001b98 	.word	0x20001b98
 80021d8:	20001cf0 	.word	0x20001cf0

080021dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80021e0:	4b06      	ldr	r3, [pc, #24]	; (80021fc <SystemInit+0x20>)
 80021e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021e6:	4a05      	ldr	r2, [pc, #20]	; (80021fc <SystemInit+0x20>)
 80021e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	e000ed00 	.word	0xe000ed00

08002200 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002200:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002238 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002204:	f7ff ffea 	bl	80021dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002208:	480c      	ldr	r0, [pc, #48]	; (800223c <LoopForever+0x6>)
  ldr r1, =_edata
 800220a:	490d      	ldr	r1, [pc, #52]	; (8002240 <LoopForever+0xa>)
  ldr r2, =_sidata
 800220c:	4a0d      	ldr	r2, [pc, #52]	; (8002244 <LoopForever+0xe>)
  movs r3, #0
 800220e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002210:	e002      	b.n	8002218 <LoopCopyDataInit>

08002212 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002212:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002214:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002216:	3304      	adds	r3, #4

08002218 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002218:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800221a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800221c:	d3f9      	bcc.n	8002212 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800221e:	4a0a      	ldr	r2, [pc, #40]	; (8002248 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002220:	4c0a      	ldr	r4, [pc, #40]	; (800224c <LoopForever+0x16>)
  movs r3, #0
 8002222:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002224:	e001      	b.n	800222a <LoopFillZerobss>

08002226 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002226:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002228:	3204      	adds	r2, #4

0800222a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800222a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800222c:	d3fb      	bcc.n	8002226 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800222e:	f00a fa33 	bl	800c698 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002232:	f7fe fe3b 	bl	8000eac <main>

08002236 <LoopForever>:

LoopForever:
    b LoopForever
 8002236:	e7fe      	b.n	8002236 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002238:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800223c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002240:	20000b80 	.word	0x20000b80
  ldr r2, =_sidata
 8002244:	0801b7d4 	.word	0x0801b7d4
  ldr r2, =_sbss
 8002248:	20000b80 	.word	0x20000b80
  ldr r4, =_ebss
 800224c:	20001cec 	.word	0x20001cec

08002250 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002250:	e7fe      	b.n	8002250 <ADC1_2_IRQHandler>
	...

08002254 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 800225a:	2300      	movs	r3, #0
 800225c:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 800225e:	4b19      	ldr	r3, [pc, #100]	; (80022c4 <BSP_I2C2_Init+0x70>)
 8002260:	4a19      	ldr	r2, [pc, #100]	; (80022c8 <BSP_I2C2_Init+0x74>)
 8002262:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8002264:	4b19      	ldr	r3, [pc, #100]	; (80022cc <BSP_I2C2_Init+0x78>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	1c5a      	adds	r2, r3, #1
 800226a:	4918      	ldr	r1, [pc, #96]	; (80022cc <BSP_I2C2_Init+0x78>)
 800226c:	600a      	str	r2, [r1, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d122      	bne.n	80022b8 <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8002272:	4814      	ldr	r0, [pc, #80]	; (80022c4 <BSP_I2C2_Init+0x70>)
 8002274:	f004 fb26 	bl	80068c4 <HAL_I2C_GetState>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d11c      	bne.n	80022b8 <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 800227e:	4811      	ldr	r0, [pc, #68]	; (80022c4 <BSP_I2C2_Init+0x70>)
 8002280:	f000 f8fe 	bl	8002480 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d116      	bne.n	80022b8 <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 800228a:	480e      	ldr	r0, [pc, #56]	; (80022c4 <BSP_I2C2_Init+0x70>)
 800228c:	f000 f8b4 	bl	80023f8 <MX_I2C2_Init>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d003      	beq.n	800229e <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002296:	f06f 0307 	mvn.w	r3, #7
 800229a:	607b      	str	r3, [r7, #4]
 800229c:	e00c      	b.n	80022b8 <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800229e:	2100      	movs	r1, #0
 80022a0:	4808      	ldr	r0, [pc, #32]	; (80022c4 <BSP_I2C2_Init+0x70>)
 80022a2:	f004 fdcf 	bl	8006e44 <HAL_I2CEx_ConfigAnalogFilter>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 80022ac:	f06f 0307 	mvn.w	r3, #7
 80022b0:	607b      	str	r3, [r7, #4]
 80022b2:	e001      	b.n	80022b8 <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 80022b4:	2300      	movs	r3, #0
 80022b6:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 80022b8:	687b      	ldr	r3, [r7, #4]
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20001b9c 	.word	0x20001b9c
 80022c8:	40005800 	.word	0x40005800
 80022cc:	20001bf0 	.word	0x20001bf0

080022d0 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80022d6:	2300      	movs	r3, #0
 80022d8:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 80022da:	4b0f      	ldr	r3, [pc, #60]	; (8002318 <BSP_I2C2_DeInit+0x48>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d014      	beq.n	800230c <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 80022e2:	4b0d      	ldr	r3, [pc, #52]	; (8002318 <BSP_I2C2_DeInit+0x48>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	4a0b      	ldr	r2, [pc, #44]	; (8002318 <BSP_I2C2_DeInit+0x48>)
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	4b0a      	ldr	r3, [pc, #40]	; (8002318 <BSP_I2C2_DeInit+0x48>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10b      	bne.n	800230c <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 80022f4:	4809      	ldr	r0, [pc, #36]	; (800231c <BSP_I2C2_DeInit+0x4c>)
 80022f6:	f000 f923 	bl	8002540 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 80022fa:	4808      	ldr	r0, [pc, #32]	; (800231c <BSP_I2C2_DeInit+0x4c>)
 80022fc:	f004 f871 	bl	80063e2 <HAL_I2C_DeInit>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d002      	beq.n	800230c <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8002306:	f06f 0307 	mvn.w	r3, #7
 800230a:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 800230c:	687b      	ldr	r3, [r7, #4]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20001bf0 	.word	0x20001bf0
 800231c:	20001b9c 	.word	0x20001b9c

08002320 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b08a      	sub	sp, #40	; 0x28
 8002324:	af04      	add	r7, sp, #16
 8002326:	60ba      	str	r2, [r7, #8]
 8002328:	461a      	mov	r2, r3
 800232a:	4603      	mov	r3, r0
 800232c:	81fb      	strh	r3, [r7, #14]
 800232e:	460b      	mov	r3, r1
 8002330:	81bb      	strh	r3, [r7, #12]
 8002332:	4613      	mov	r3, r2
 8002334:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002336:	2300      	movs	r3, #0
 8002338:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 800233a:	89ba      	ldrh	r2, [r7, #12]
 800233c:	89f9      	ldrh	r1, [r7, #14]
 800233e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002342:	9302      	str	r3, [sp, #8]
 8002344:	88fb      	ldrh	r3, [r7, #6]
 8002346:	9301      	str	r3, [sp, #4]
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	9300      	str	r3, [sp, #0]
 800234c:	2301      	movs	r3, #1
 800234e:	480c      	ldr	r0, [pc, #48]	; (8002380 <BSP_I2C2_WriteReg+0x60>)
 8002350:	f004 f88a 	bl	8006468 <HAL_I2C_Mem_Write>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00c      	beq.n	8002374 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 800235a:	4809      	ldr	r0, [pc, #36]	; (8002380 <BSP_I2C2_WriteReg+0x60>)
 800235c:	f004 fac0 	bl	80068e0 <HAL_I2C_GetError>
 8002360:	4603      	mov	r3, r0
 8002362:	2b04      	cmp	r3, #4
 8002364:	d103      	bne.n	800236e <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002366:	f06f 0365 	mvn.w	r3, #101	; 0x65
 800236a:	617b      	str	r3, [r7, #20]
 800236c:	e002      	b.n	8002374 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800236e:	f06f 0303 	mvn.w	r3, #3
 8002372:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002374:	697b      	ldr	r3, [r7, #20]
}
 8002376:	4618      	mov	r0, r3
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20001b9c 	.word	0x20001b9c

08002384 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	; 0x28
 8002388:	af04      	add	r7, sp, #16
 800238a:	60ba      	str	r2, [r7, #8]
 800238c:	461a      	mov	r2, r3
 800238e:	4603      	mov	r3, r0
 8002390:	81fb      	strh	r3, [r7, #14]
 8002392:	460b      	mov	r3, r1
 8002394:	81bb      	strh	r3, [r7, #12]
 8002396:	4613      	mov	r3, r2
 8002398:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800239a:	2300      	movs	r3, #0
 800239c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 800239e:	89ba      	ldrh	r2, [r7, #12]
 80023a0:	89f9      	ldrh	r1, [r7, #14]
 80023a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023a6:	9302      	str	r3, [sp, #8]
 80023a8:	88fb      	ldrh	r3, [r7, #6]
 80023aa:	9301      	str	r3, [sp, #4]
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	2301      	movs	r3, #1
 80023b2:	480c      	ldr	r0, [pc, #48]	; (80023e4 <BSP_I2C2_ReadReg+0x60>)
 80023b4:	f004 f96c 	bl	8006690 <HAL_I2C_Mem_Read>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d00c      	beq.n	80023d8 <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 80023be:	4809      	ldr	r0, [pc, #36]	; (80023e4 <BSP_I2C2_ReadReg+0x60>)
 80023c0:	f004 fa8e 	bl	80068e0 <HAL_I2C_GetError>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b04      	cmp	r3, #4
 80023c8:	d103      	bne.n	80023d2 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80023ca:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	e002      	b.n	80023d8 <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80023d2:	f06f 0303 	mvn.w	r3, #3
 80023d6:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 80023d8:	697b      	ldr	r3, [r7, #20]
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3718      	adds	r7, #24
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20001b9c 	.word	0x20001b9c

080023e8 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80023ec:	f003 f944 	bl	8005678 <HAL_GetTick>
 80023f0:	4603      	mov	r3, r0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002400:	2300      	movs	r3, #0
 8002402:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a1c      	ldr	r2, [pc, #112]	; (8002478 <MX_I2C2_Init+0x80>)
 8002408:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x00702991;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a1b      	ldr	r2, [pc, #108]	; (800247c <MX_I2C2_Init+0x84>)
 800240e:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2201      	movs	r2, #1
 800241a:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f003 ff42 	bl	80062c4 <HAL_I2C_Init>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800244a:	2100      	movs	r1, #0
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f004 fcf9 	bl	8006e44 <HAL_I2CEx_ConfigAnalogFilter>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 800245c:	2100      	movs	r1, #0
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f004 fd3b 	bl	8006eda <HAL_I2CEx_ConfigDigitalFilter>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800246e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40005800 	.word	0x40005800
 800247c:	00702991 	.word	0x00702991

08002480 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b0ac      	sub	sp, #176	; 0xb0
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002488:	f107 0314 	add.w	r3, r7, #20
 800248c:	2288      	movs	r2, #136	; 0x88
 800248e:	2100      	movs	r1, #0
 8002490:	4618      	mov	r0, r3
 8002492:	f00a f93b 	bl	800c70c <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002496:	2380      	movs	r3, #128	; 0x80
 8002498:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800249a:	2300      	movs	r3, #0
 800249c:	66bb      	str	r3, [r7, #104]	; 0x68
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800249e:	f107 0314 	add.w	r3, r7, #20
 80024a2:	4618      	mov	r0, r3
 80024a4:	f005 fdee 	bl	8008084 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024a8:	4b23      	ldr	r3, [pc, #140]	; (8002538 <I2C2_MspInit+0xb8>)
 80024aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ac:	4a22      	ldr	r2, [pc, #136]	; (8002538 <I2C2_MspInit+0xb8>)
 80024ae:	f043 0302 	orr.w	r3, r3, #2
 80024b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024b4:	4b20      	ldr	r3, [pc, #128]	; (8002538 <I2C2_MspInit+0xb8>)
 80024b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	613b      	str	r3, [r7, #16]
 80024be:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 80024c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024c8:	2312      	movs	r3, #18
 80024ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ce:	2300      	movs	r3, #0
 80024d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d4:	2303      	movs	r3, #3
 80024d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 80024da:	2304      	movs	r3, #4
 80024dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 80024e0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80024e4:	4619      	mov	r1, r3
 80024e6:	4815      	ldr	r0, [pc, #84]	; (800253c <I2C2_MspInit+0xbc>)
 80024e8:	f003 fc04 	bl	8005cf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 80024ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024f4:	2312      	movs	r3, #18
 80024f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002500:	2303      	movs	r3, #3
 8002502:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8002506:	2304      	movs	r3, #4
 8002508:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 800250c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002510:	4619      	mov	r1, r3
 8002512:	480a      	ldr	r0, [pc, #40]	; (800253c <I2C2_MspInit+0xbc>)
 8002514:	f003 fbee 	bl	8005cf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002518:	4b07      	ldr	r3, [pc, #28]	; (8002538 <I2C2_MspInit+0xb8>)
 800251a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800251c:	4a06      	ldr	r2, [pc, #24]	; (8002538 <I2C2_MspInit+0xb8>)
 800251e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002522:	6593      	str	r3, [r2, #88]	; 0x58
 8002524:	4b04      	ldr	r3, [pc, #16]	; (8002538 <I2C2_MspInit+0xb8>)
 8002526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002528:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8002530:	bf00      	nop
 8002532:	37b0      	adds	r7, #176	; 0xb0
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40021000 	.word	0x40021000
 800253c:	48000400 	.word	0x48000400

08002540 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002548:	4b09      	ldr	r3, [pc, #36]	; (8002570 <I2C2_MspDeInit+0x30>)
 800254a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800254c:	4a08      	ldr	r2, [pc, #32]	; (8002570 <I2C2_MspDeInit+0x30>)
 800254e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002552:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 8002554:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002558:	4806      	ldr	r0, [pc, #24]	; (8002574 <I2C2_MspDeInit+0x34>)
 800255a:	f003 fd75 	bl	8006048 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 800255e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002562:	4804      	ldr	r0, [pc, #16]	; (8002574 <I2C2_MspDeInit+0x34>)
 8002564:	f003 fd70 	bl	8006048 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8002568:	bf00      	nop
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40021000 	.word	0x40021000
 8002574:	48000400 	.word	0x48000400

08002578 <HTS221_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t HTS221_RegisterBusIO(HTS221_Object_t *pObj, HTS221_IO_t *pIO)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d103      	bne.n	8002590 <HTS221_RegisterBusIO+0x18>
  {
    ret = HTS221_ERROR;
 8002588:	f04f 33ff 	mov.w	r3, #4294967295
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	e034      	b.n	80025fa <HTS221_RegisterBusIO+0x82>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	7b1a      	ldrb	r2, [r3, #12]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	691a      	ldr	r2, [r3, #16]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	695a      	ldr	r2, [r3, #20]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	699a      	ldr	r2, [r3, #24]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a0e      	ldr	r2, [pc, #56]	; (8002604 <HTS221_RegisterBusIO+0x8c>)
 80025cc:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a0d      	ldr	r2, [pc, #52]	; (8002608 <HTS221_RegisterBusIO+0x90>)
 80025d2:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	69da      	ldr	r2, [r3, #28]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init != NULL)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d004      	beq.n	80025f4 <HTS221_RegisterBusIO+0x7c>
    {
      ret = pObj->IO.Init();
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4798      	blx	r3
 80025f0:	60f8      	str	r0, [r7, #12]
 80025f2:	e002      	b.n	80025fa <HTS221_RegisterBusIO+0x82>
    }
    else
    {
      ret = HTS221_ERROR;
 80025f4:	f04f 33ff 	mov.w	r3, #4294967295
 80025f8:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80025fa:	68fb      	ldr	r3, [r7, #12]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	08002a51 	.word	0x08002a51
 8002608:	08002ab3 	.word	0x08002ab3

0800260c <HTS221_Init>:
  * @brief  Initialize the HTS221 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t HTS221_Init(HTS221_Object_t *pObj)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800261a:	2b00      	cmp	r3, #0
 800261c:	d108      	bne.n	8002630 <HTS221_Init+0x24>
  {
    if (HTS221_Initialize(pObj) != HTS221_OK)
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f000 f9b1 	bl	8002986 <HTS221_Initialize>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d002      	beq.n	8002630 <HTS221_Init+0x24>
    {
      return HTS221_ERROR;
 800262a:	f04f 33ff 	mov.w	r3, #4294967295
 800262e:	e004      	b.n	800263a <HTS221_Init+0x2e>
    }
  }

  pObj->is_initialized = 1;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2201      	movs	r2, #1
 8002634:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HTS221_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HTS221_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t HTS221_ReadID(HTS221_Object_t *pObj, uint8_t *Id)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
 800264a:	6039      	str	r1, [r7, #0]
  if (hts221_device_id_get(&(pObj->Ctx), Id) != HTS221_OK)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3320      	adds	r3, #32
 8002650:	6839      	ldr	r1, [r7, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f000 fb20 	bl	8002c98 <hts221_device_id_get>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d002      	beq.n	8002664 <HTS221_ReadID+0x22>
  {
    return HTS221_ERROR;
 800265e:	f04f 33ff 	mov.w	r3, #4294967295
 8002662:	e000      	b.n	8002666 <HTS221_ReadID+0x24>
  }

  return HTS221_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <HTS221_HUM_Enable>:
  * @brief  Enable the HTS221 humidity sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t HTS221_HUM_Enable(HTS221_Object_t *pObj)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->hum_is_enabled == 1U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800267c:	2b01      	cmp	r3, #1
 800267e:	d101      	bne.n	8002684 <HTS221_HUM_Enable+0x16>
  {
    return HTS221_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	e015      	b.n	80026b0 <HTS221_HUM_Enable+0x42>
  }

  /* Check if the HTS221 temperature sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if (pObj->temp_is_enabled == 0U)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800268a:	2b00      	cmp	r3, #0
 800268c:	d10b      	bne.n	80026a6 <HTS221_HUM_Enable+0x38>
  {
    /* Power on the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	3320      	adds	r3, #32
 8002692:	2101      	movs	r1, #1
 8002694:	4618      	mov	r0, r3
 8002696:	f000 fb10 	bl	8002cba <hts221_power_on_set>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d002      	beq.n	80026a6 <HTS221_HUM_Enable+0x38>
    {
      return HTS221_ERROR;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
 80026a4:	e004      	b.n	80026b0 <HTS221_HUM_Enable+0x42>
    }
  }

  pObj->hum_is_enabled = 1;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2201      	movs	r2, #1
 80026aa:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return HTS221_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <HTS221_HUM_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t HTS221_HUM_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	ed87 0a00 	vstr	s0, [r7]
  return HTS221_SetOutputDataRate(pObj, Odr);
 80026c4:	ed97 0a00 	vldr	s0, [r7]
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f000 f92c 	bl	8002926 <HTS221_SetOutputDataRate>
 80026ce:	4603      	mov	r3, r0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <HTS221_HUM_GetHumidity>:
  * @param  pObj the device pObj
  * @param  Value pointer where the humidity value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t HTS221_HUM_GetHumidity(HTS221_Object_t *pObj, float *Value)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b088      	sub	sp, #32
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  hts221_axis1bit16_t data_raw_humidity;
  lin_t lin_hum;

  if (hts221_hum_adc_point_0_get(&(pObj->Ctx), &lin_hum.x0) != HTS221_OK)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	3320      	adds	r3, #32
 80026e6:	f107 020c 	add.w	r2, r7, #12
 80026ea:	4611      	mov	r1, r2
 80026ec:	4618      	mov	r0, r3
 80026ee:	f000 fba8 	bl	8002e42 <hts221_hum_adc_point_0_get>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d002      	beq.n	80026fe <HTS221_HUM_GetHumidity+0x26>
  {
    return HTS221_ERROR;
 80026f8:	f04f 33ff 	mov.w	r3, #4294967295
 80026fc:	e06b      	b.n	80027d6 <HTS221_HUM_GetHumidity+0xfe>
  }

  if (hts221_hum_rh_point_0_get(&(pObj->Ctx), &lin_hum.y0) != HTS221_OK)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f103 0220 	add.w	r2, r3, #32
 8002704:	f107 030c 	add.w	r3, r7, #12
 8002708:	3304      	adds	r3, #4
 800270a:	4619      	mov	r1, r3
 800270c:	4610      	mov	r0, r2
 800270e:	f000 fafa 	bl	8002d06 <hts221_hum_rh_point_0_get>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d002      	beq.n	800271e <HTS221_HUM_GetHumidity+0x46>
  {
    return HTS221_ERROR;
 8002718:	f04f 33ff 	mov.w	r3, #4294967295
 800271c:	e05b      	b.n	80027d6 <HTS221_HUM_GetHumidity+0xfe>
  }

  if (hts221_hum_adc_point_1_get(&(pObj->Ctx), &lin_hum.x1) != HTS221_OK)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f103 0220 	add.w	r2, r3, #32
 8002724:	f107 030c 	add.w	r3, r7, #12
 8002728:	3308      	adds	r3, #8
 800272a:	4619      	mov	r1, r3
 800272c:	4610      	mov	r0, r2
 800272e:	f000 fbac 	bl	8002e8a <hts221_hum_adc_point_1_get>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d002      	beq.n	800273e <HTS221_HUM_GetHumidity+0x66>
  {
    return HTS221_ERROR;
 8002738:	f04f 33ff 	mov.w	r3, #4294967295
 800273c:	e04b      	b.n	80027d6 <HTS221_HUM_GetHumidity+0xfe>
  }

  if (hts221_hum_rh_point_1_get(&(pObj->Ctx), &lin_hum.y1) != HTS221_OK)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f103 0220 	add.w	r2, r3, #32
 8002744:	f107 030c 	add.w	r3, r7, #12
 8002748:	330c      	adds	r3, #12
 800274a:	4619      	mov	r1, r3
 800274c:	4610      	mov	r0, r2
 800274e:	f000 faf8 	bl	8002d42 <hts221_hum_rh_point_1_get>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d002      	beq.n	800275e <HTS221_HUM_GetHumidity+0x86>
  {
    return HTS221_ERROR;
 8002758:	f04f 33ff 	mov.w	r3, #4294967295
 800275c:	e03b      	b.n	80027d6 <HTS221_HUM_GetHumidity+0xfe>
 800275e:	2300      	movs	r3, #0
 8002760:	83bb      	strh	r3, [r7, #28]
  }

  (void)memset(&data_raw_humidity.i16bit, 0x00, sizeof(int16_t));
  if (hts221_humidity_raw_get(&(pObj->Ctx), &data_raw_humidity.i16bit) != HTS221_OK)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	3320      	adds	r3, #32
 8002766:	f107 021c 	add.w	r2, r7, #28
 800276a:	4611      	mov	r1, r2
 800276c:	4618      	mov	r0, r3
 800276e:	f000 fa4d 	bl	8002c0c <hts221_humidity_raw_get>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d002      	beq.n	800277e <HTS221_HUM_GetHumidity+0xa6>
  {
    return HTS221_ERROR;
 8002778:	f04f 33ff 	mov.w	r3, #4294967295
 800277c:	e02b      	b.n	80027d6 <HTS221_HUM_GetHumidity+0xfe>
  }

  *Value = Linear_Interpolation(&lin_hum, (float)data_raw_humidity.i16bit);
 800277e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002782:	ee07 3a90 	vmov	s15, r3
 8002786:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800278a:	f107 030c 	add.w	r3, r7, #12
 800278e:	eeb0 0a67 	vmov.f32	s0, s15
 8002792:	4618      	mov	r0, r3
 8002794:	f000 f923 	bl	80029de <Linear_Interpolation>
 8002798:	eef0 7a40 	vmov.f32	s15, s0
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	edc3 7a00 	vstr	s15, [r3]

  if (*Value < 0.0f)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	edd3 7a00 	vldr	s15, [r3]
 80027a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b0:	d503      	bpl.n	80027ba <HTS221_HUM_GetHumidity+0xe2>
  {
    *Value = 0.0f;
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	f04f 0200 	mov.w	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
  }

  if (*Value > 100.0f)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	edd3 7a00 	vldr	s15, [r3]
 80027c0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80027e0 <HTS221_HUM_GetHumidity+0x108>
 80027c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027cc:	dd02      	ble.n	80027d4 <HTS221_HUM_GetHumidity+0xfc>
  {
    *Value = 100.0f;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	4a04      	ldr	r2, [pc, #16]	; (80027e4 <HTS221_HUM_GetHumidity+0x10c>)
 80027d2:	601a      	str	r2, [r3, #0]
  }

  return HTS221_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3720      	adds	r7, #32
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	42c80000 	.word	0x42c80000
 80027e4:	42c80000 	.word	0x42c80000

080027e8 <HTS221_TEMP_Enable>:
  * @brief  Enable the HTS221 temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t HTS221_TEMP_Enable(HTS221_Object_t *pObj)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d101      	bne.n	80027fe <HTS221_TEMP_Enable+0x16>
  {
    return HTS221_OK;
 80027fa:	2300      	movs	r3, #0
 80027fc:	e015      	b.n	800282a <HTS221_TEMP_Enable+0x42>
  }

  /* Check if the HTS221 humidity sensor is already enabled. */
  /* If yes, skip the enable function, if not call enable function */
  if (pObj->hum_is_enabled == 0U)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002804:	2b00      	cmp	r3, #0
 8002806:	d10b      	bne.n	8002820 <HTS221_TEMP_Enable+0x38>
  {
    /* Power on the component. */
    if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3320      	adds	r3, #32
 800280c:	2101      	movs	r1, #1
 800280e:	4618      	mov	r0, r3
 8002810:	f000 fa53 	bl	8002cba <hts221_power_on_set>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d002      	beq.n	8002820 <HTS221_TEMP_Enable+0x38>
    {
      return HTS221_ERROR;
 800281a:	f04f 33ff 	mov.w	r3, #4294967295
 800281e:	e004      	b.n	800282a <HTS221_TEMP_Enable+0x42>
    }
  }

  pObj->temp_is_enabled = 1;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return HTS221_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}

08002832 <HTS221_TEMP_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t HTS221_TEMP_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b082      	sub	sp, #8
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
 800283a:	ed87 0a00 	vstr	s0, [r7]
  return HTS221_SetOutputDataRate(pObj, Odr);
 800283e:	ed97 0a00 	vldr	s0, [r7]
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f86f 	bl	8002926 <HTS221_SetOutputDataRate>
 8002848:	4603      	mov	r3, r0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HTS221_TEMP_GetTemperature>:
  * @param  pObj the device pObj
  * @param  Value pointer where the temperature value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t HTS221_TEMP_GetTemperature(HTS221_Object_t *pObj, float *Value)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b088      	sub	sp, #32
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
 800285a:	6039      	str	r1, [r7, #0]
  hts221_axis1bit16_t data_raw_temperature;
  lin_t lin_temp;

  if (hts221_temp_adc_point_0_get(&(pObj->Ctx), &lin_temp.x0) != HTS221_OK)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	3320      	adds	r3, #32
 8002860:	f107 020c 	add.w	r2, r7, #12
 8002864:	4611      	mov	r1, r2
 8002866:	4618      	mov	r0, r3
 8002868:	f000 fb33 	bl	8002ed2 <hts221_temp_adc_point_0_get>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d002      	beq.n	8002878 <HTS221_TEMP_GetTemperature+0x26>
  {
    return HTS221_ERROR;
 8002872:	f04f 33ff 	mov.w	r3, #4294967295
 8002876:	e052      	b.n	800291e <HTS221_TEMP_GetTemperature+0xcc>
  }

  if (hts221_temp_deg_point_0_get(&(pObj->Ctx), &lin_temp.y0) != HTS221_OK)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f103 0220 	add.w	r2, r3, #32
 800287e:	f107 030c 	add.w	r3, r7, #12
 8002882:	3304      	adds	r3, #4
 8002884:	4619      	mov	r1, r3
 8002886:	4610      	mov	r0, r2
 8002888:	f000 fa79 	bl	8002d7e <hts221_temp_deg_point_0_get>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d002      	beq.n	8002898 <HTS221_TEMP_GetTemperature+0x46>
  {
    return HTS221_ERROR;
 8002892:	f04f 33ff 	mov.w	r3, #4294967295
 8002896:	e042      	b.n	800291e <HTS221_TEMP_GetTemperature+0xcc>
  }

  if (hts221_temp_adc_point_1_get(&(pObj->Ctx), &lin_temp.x1) != HTS221_OK)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f103 0220 	add.w	r2, r3, #32
 800289e:	f107 030c 	add.w	r3, r7, #12
 80028a2:	3308      	adds	r3, #8
 80028a4:	4619      	mov	r1, r3
 80028a6:	4610      	mov	r0, r2
 80028a8:	f000 fb37 	bl	8002f1a <hts221_temp_adc_point_1_get>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d002      	beq.n	80028b8 <HTS221_TEMP_GetTemperature+0x66>
  {
    return HTS221_ERROR;
 80028b2:	f04f 33ff 	mov.w	r3, #4294967295
 80028b6:	e032      	b.n	800291e <HTS221_TEMP_GetTemperature+0xcc>
  }

  if (hts221_temp_deg_point_1_get(&(pObj->Ctx), &lin_temp.y1) != HTS221_OK)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	f103 0220 	add.w	r2, r3, #32
 80028be:	f107 030c 	add.w	r3, r7, #12
 80028c2:	330c      	adds	r3, #12
 80028c4:	4619      	mov	r1, r3
 80028c6:	4610      	mov	r0, r2
 80028c8:	f000 fa8a 	bl	8002de0 <hts221_temp_deg_point_1_get>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d002      	beq.n	80028d8 <HTS221_TEMP_GetTemperature+0x86>
  {
    return HTS221_ERROR;
 80028d2:	f04f 33ff 	mov.w	r3, #4294967295
 80028d6:	e022      	b.n	800291e <HTS221_TEMP_GetTemperature+0xcc>
 80028d8:	2300      	movs	r3, #0
 80028da:	83bb      	strh	r3, [r7, #28]
  }

  (void)memset(&data_raw_temperature.i16bit, 0x00, sizeof(int16_t));
  if (hts221_temperature_raw_get(&(pObj->Ctx), &data_raw_temperature.i16bit) != HTS221_OK)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3320      	adds	r3, #32
 80028e0:	f107 021c 	add.w	r2, r7, #28
 80028e4:	4611      	mov	r1, r2
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 f9b3 	bl	8002c52 <hts221_temperature_raw_get>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d002      	beq.n	80028f8 <HTS221_TEMP_GetTemperature+0xa6>
  {
    return HTS221_ERROR;
 80028f2:	f04f 33ff 	mov.w	r3, #4294967295
 80028f6:	e012      	b.n	800291e <HTS221_TEMP_GetTemperature+0xcc>
  }

  *Value = Linear_Interpolation(&lin_temp, (float)data_raw_temperature.i16bit);
 80028f8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80028fc:	ee07 3a90 	vmov	s15, r3
 8002900:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002904:	f107 030c 	add.w	r3, r7, #12
 8002908:	eeb0 0a67 	vmov.f32	s0, s15
 800290c:	4618      	mov	r0, r3
 800290e:	f000 f866 	bl	80029de <Linear_Interpolation>
 8002912:	eef0 7a40 	vmov.f32	s15, s0
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	edc3 7a00 	vstr	s15, [r3]

  return HTS221_OK;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3720      	adds	r7, #32
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <HTS221_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t HTS221_SetOutputDataRate(HTS221_Object_t *pObj, float Odr)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b084      	sub	sp, #16
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
 800292e:	ed87 0a00 	vstr	s0, [r7]
  hts221_odr_t new_odr;

  new_odr = (Odr <= 1.0f) ? HTS221_ODR_1Hz
            : (Odr <= 7.0f) ? HTS221_ODR_7Hz
 8002932:	edd7 7a00 	vldr	s15, [r7]
 8002936:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800293a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800293e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002942:	d801      	bhi.n	8002948 <HTS221_SetOutputDataRate+0x22>
 8002944:	2301      	movs	r3, #1
 8002946:	e00b      	b.n	8002960 <HTS221_SetOutputDataRate+0x3a>
 8002948:	edd7 7a00 	vldr	s15, [r7]
 800294c:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 8002950:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002958:	d801      	bhi.n	800295e <HTS221_SetOutputDataRate+0x38>
 800295a:	2302      	movs	r3, #2
 800295c:	e000      	b.n	8002960 <HTS221_SetOutputDataRate+0x3a>
 800295e:	2303      	movs	r3, #3
  new_odr = (Odr <= 1.0f) ? HTS221_ODR_1Hz
 8002960:	73fb      	strb	r3, [r7, #15]
            :                 HTS221_ODR_12Hz5;

  if (hts221_data_rate_set(&(pObj->Ctx), new_odr) != HTS221_OK)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3320      	adds	r3, #32
 8002966:	7bfa      	ldrb	r2, [r7, #15]
 8002968:	4611      	mov	r1, r2
 800296a:	4618      	mov	r0, r3
 800296c:	f000 f902 	bl	8002b74 <hts221_data_rate_set>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d002      	beq.n	800297c <HTS221_SetOutputDataRate+0x56>
  {
    return HTS221_ERROR;
 8002976:	f04f 33ff 	mov.w	r3, #4294967295
 800297a:	e000      	b.n	800297e <HTS221_SetOutputDataRate+0x58>
  }

  return HTS221_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HTS221_Initialize>:
  * @brief  Initialize the HTS221 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t HTS221_Initialize(HTS221_Object_t *pObj)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b082      	sub	sp, #8
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  /* Power off the component. */
  if (hts221_power_on_set(&(pObj->Ctx), PROPERTY_DISABLE) != HTS221_OK)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	3320      	adds	r3, #32
 8002992:	2100      	movs	r1, #0
 8002994:	4618      	mov	r0, r3
 8002996:	f000 f990 	bl	8002cba <hts221_power_on_set>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <HTS221_Initialize+0x20>
  {
    return HTS221_ERROR;
 80029a0:	f04f 33ff 	mov.w	r3, #4294967295
 80029a4:	e017      	b.n	80029d6 <HTS221_Initialize+0x50>
  }

  /* Enable BDU */
  if (hts221_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != HTS221_OK)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	3320      	adds	r3, #32
 80029aa:	2101      	movs	r1, #1
 80029ac:	4618      	mov	r0, r3
 80029ae:	f000 f907 	bl	8002bc0 <hts221_block_data_update_set>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d002      	beq.n	80029be <HTS221_Initialize+0x38>
  {
    return HTS221_ERROR;
 80029b8:	f04f 33ff 	mov.w	r3, #4294967295
 80029bc:	e00b      	b.n	80029d6 <HTS221_Initialize+0x50>
  }

  /* Set default ODR */
  if (HTS221_SetOutputDataRate(pObj, 1.0f) != HTS221_OK)
 80029be:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f7ff ffaf 	bl	8002926 <HTS221_SetOutputDataRate>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d002      	beq.n	80029d4 <HTS221_Initialize+0x4e>
  {
    return HTS221_ERROR;
 80029ce:	f04f 33ff 	mov.w	r3, #4294967295
 80029d2:	e000      	b.n	80029d6 <HTS221_Initialize+0x50>
  }

  return HTS221_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <Linear_Interpolation>:
  * @param  Lin the line
  * @param  Coeff the coefficient
  * @retval Calculation result
  */
static float Linear_Interpolation(lin_t *Lin, float Coeff)
{
 80029de:	b480      	push	{r7}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
 80029e6:	ed87 0a00 	vstr	s0, [r7]
  return (((Lin->y1 - Lin->y0) * Coeff) + ((Lin->x1 * Lin->y0) - (Lin->x0 * Lin->y1))) / (Lin->x1 - Lin->x0);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	ed93 7a03 	vldr	s14, [r3, #12]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80029f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029fa:	edd7 7a00 	vldr	s15, [r7]
 80029fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	edd3 6a02 	vldr	s13, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a0e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	ed93 6a00 	vldr	s12, [r3]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a1e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a22:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	edd3 7a00 	vldr	s15, [r3]
 8002a36:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a3a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002a3e:	eef0 7a66 	vmov.f32	s15, s13
}
 8002a42:	eeb0 0a67 	vmov.f32	s0, s15
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002a50:	b590      	push	{r4, r7, lr}
 8002a52:	b087      	sub	sp, #28
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	60f8      	str	r0, [r7, #12]
 8002a58:	607a      	str	r2, [r7, #4]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	72fb      	strb	r3, [r7, #11]
 8002a60:	4613      	mov	r3, r2
 8002a62:	813b      	strh	r3, [r7, #8]
  HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) /* I2C */
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10e      	bne.n	8002a8e <ReadRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	695c      	ldr	r4, [r3, #20]
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	7b1b      	ldrb	r3, [r3, #12]
 8002a78:	b298      	uxth	r0, r3
 8002a7a:	7afb      	ldrb	r3, [r7, #11]
 8002a7c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	b299      	uxth	r1, r3
 8002a84:	893b      	ldrh	r3, [r7, #8]
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	47a0      	blx	r4
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	e00d      	b.n	8002aaa <ReadRegWrap+0x5a>
  }
  else /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	695c      	ldr	r4, [r3, #20]
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	7b1b      	ldrb	r3, [r3, #12]
 8002a96:	b298      	uxth	r0, r3
 8002a98:	7afb      	ldrb	r3, [r7, #11]
 8002a9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	b299      	uxth	r1, r3
 8002aa2:	893b      	ldrh	r3, [r7, #8]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	47a0      	blx	r4
 8002aa8:	4603      	mov	r3, r0
  }
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	371c      	adds	r7, #28
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd90      	pop	{r4, r7, pc}

08002ab2 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002ab2:	b590      	push	{r4, r7, lr}
 8002ab4:	b087      	sub	sp, #28
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	60f8      	str	r0, [r7, #12]
 8002aba:	607a      	str	r2, [r7, #4]
 8002abc:	461a      	mov	r2, r3
 8002abe:	460b      	mov	r3, r1
 8002ac0:	72fb      	strb	r3, [r7, #11]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	813b      	strh	r3, [r7, #8]
  HTS221_Object_t *pObj = (HTS221_Object_t *)Handle;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)HTS221_I2C_BUS) /* I2C */
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10e      	bne.n	8002af0 <WriteRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	691c      	ldr	r4, [r3, #16]
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	7b1b      	ldrb	r3, [r3, #12]
 8002ada:	b298      	uxth	r0, r3
 8002adc:	7afb      	ldrb	r3, [r7, #11]
 8002ade:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	b299      	uxth	r1, r3
 8002ae6:	893b      	ldrh	r3, [r7, #8]
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	47a0      	blx	r4
 8002aec:	4603      	mov	r3, r0
 8002aee:	e00d      	b.n	8002b0c <WriteRegWrap+0x5a>
  }
  else /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	691c      	ldr	r4, [r3, #16]
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	7b1b      	ldrb	r3, [r3, #12]
 8002af8:	b298      	uxth	r0, r3
 8002afa:	7afb      	ldrb	r3, [r7, #11]
 8002afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	b299      	uxth	r1, r3
 8002b04:	893b      	ldrh	r3, [r7, #8]
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	47a0      	blx	r4
 8002b0a:	4603      	mov	r3, r0
  }
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	371c      	adds	r7, #28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd90      	pop	{r4, r7, pc}

08002b14 <hts221_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t __weak hts221_read_reg(stmdev_ctx_t *ctx, uint8_t reg, uint8_t *data,
                               uint16_t len)
{
 8002b14:	b590      	push	{r4, r7, lr}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	607a      	str	r2, [r7, #4]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	460b      	mov	r3, r1
 8002b22:	72fb      	strb	r3, [r7, #11]
 8002b24:	4613      	mov	r3, r2
 8002b26:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	685c      	ldr	r4, [r3, #4]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	68d8      	ldr	r0, [r3, #12]
 8002b30:	893b      	ldrh	r3, [r7, #8]
 8002b32:	7af9      	ldrb	r1, [r7, #11]
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	47a0      	blx	r4
 8002b38:	6178      	str	r0, [r7, #20]

  return ret;
 8002b3a:	697b      	ldr	r3, [r7, #20]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	371c      	adds	r7, #28
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd90      	pop	{r4, r7, pc}

08002b44 <hts221_write_reg>:
  *
  */
int32_t __weak hts221_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8002b44:	b590      	push	{r4, r7, lr}
 8002b46:	b087      	sub	sp, #28
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	607a      	str	r2, [r7, #4]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	460b      	mov	r3, r1
 8002b52:	72fb      	strb	r3, [r7, #11]
 8002b54:	4613      	mov	r3, r2
 8002b56:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681c      	ldr	r4, [r3, #0]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	68d8      	ldr	r0, [r3, #12]
 8002b60:	893b      	ldrh	r3, [r7, #8]
 8002b62:	7af9      	ldrb	r1, [r7, #11]
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	47a0      	blx	r4
 8002b68:	6178      	str	r0, [r7, #20]

  return ret;
 8002b6a:	697b      	ldr	r3, [r7, #20]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	371c      	adds	r7, #28
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd90      	pop	{r4, r7, pc}

08002b74 <hts221_data_rate_set>:
  * @param  val     change the values of odr in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_data_rate_set(stmdev_ctx_t *ctx, hts221_odr_t val)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8002b80:	f107 0208 	add.w	r2, r7, #8
 8002b84:	2301      	movs	r3, #1
 8002b86:	2120      	movs	r1, #32
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7ff ffc3 	bl	8002b14 <hts221_read_reg>
 8002b8e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d10f      	bne.n	8002bb6 <hts221_data_rate_set+0x42>
  {
    reg.odr = (uint8_t)val;
 8002b96:	78fb      	ldrb	r3, [r7, #3]
 8002b98:	f003 0303 	and.w	r3, r3, #3
 8002b9c:	b2da      	uxtb	r2, r3
 8002b9e:	7a3b      	ldrb	r3, [r7, #8]
 8002ba0:	f362 0301 	bfi	r3, r2, #0, #2
 8002ba4:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8002ba6:	f107 0208 	add.w	r2, r7, #8
 8002baa:	2301      	movs	r3, #1
 8002bac:	2120      	movs	r1, #32
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f7ff ffc8 	bl	8002b44 <hts221_write_reg>
 8002bb4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <hts221_block_data_update_set>:
  * @param  val     change the values of bdu in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8002bcc:	f107 0208 	add.w	r2, r7, #8
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	2120      	movs	r1, #32
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7ff ff9d 	bl	8002b14 <hts221_read_reg>
 8002bda:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10f      	bne.n	8002c02 <hts221_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8002be2:	78fb      	ldrb	r3, [r7, #3]
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	7a3b      	ldrb	r3, [r7, #8]
 8002bec:	f362 0382 	bfi	r3, r2, #2, #1
 8002bf0:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8002bf2:	f107 0208 	add.w	r2, r7, #8
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	2120      	movs	r1, #32
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7ff ffa2 	bl	8002b44 <hts221_write_reg>
 8002c00:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002c02:	68fb      	ldr	r3, [r7, #12]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <hts221_humidity_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_humidity_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_HUMIDITY_OUT_L, buff, 2);
 8002c16:	f107 0208 	add.w	r2, r7, #8
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	2128      	movs	r1, #40	; 0x28
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ff78 	bl	8002b14 <hts221_read_reg>
 8002c24:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 8002c26:	7a7b      	ldrb	r3, [r7, #9]
 8002c28:	b21a      	sxth	r2, r3
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	021b      	lsls	r3, r3, #8
 8002c38:	b29a      	uxth	r2, r3
 8002c3a:	7a3b      	ldrb	r3, [r7, #8]
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	4413      	add	r3, r2
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	b21a      	sxth	r2, r3
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	801a      	strh	r2, [r3, #0]

  return ret;
 8002c48:	68fb      	ldr	r3, [r7, #12]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <hts221_temperature_raw_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b084      	sub	sp, #16
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
 8002c5a:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_TEMP_OUT_L, buff, 2);
 8002c5c:	f107 0208 	add.w	r2, r7, #8
 8002c60:	2302      	movs	r3, #2
 8002c62:	212a      	movs	r1, #42	; 0x2a
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f7ff ff55 	bl	8002b14 <hts221_read_reg>
 8002c6a:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 8002c6c:	7a7b      	ldrb	r3, [r7, #9]
 8002c6e:	b21a      	sxth	r2, r3
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	021b      	lsls	r3, r3, #8
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	7a3b      	ldrb	r3, [r7, #8]
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	4413      	add	r3, r2
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	b21a      	sxth	r2, r3
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	801a      	strh	r2, [r3, #0]

  return ret;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <hts221_device_id_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_WHO_AM_I, buff, 1);
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	210f      	movs	r1, #15
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f7ff ff33 	bl	8002b14 <hts221_read_reg>
 8002cae:	60f8      	str	r0, [r7, #12]

  return ret;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <hts221_power_on_set>:
  * @param  val     change the values of pd in reg CTRL_REG1
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_power_on_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b084      	sub	sp, #16
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	70fb      	strb	r3, [r7, #3]
  hts221_ctrl_reg1_t reg;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8002cc6:	f107 0208 	add.w	r2, r7, #8
 8002cca:	2301      	movs	r3, #1
 8002ccc:	2120      	movs	r1, #32
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7ff ff20 	bl	8002b14 <hts221_read_reg>
 8002cd4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d10f      	bne.n	8002cfc <hts221_power_on_set+0x42>
  {
    reg.pd = val;
 8002cdc:	78fb      	ldrb	r3, [r7, #3]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	b2da      	uxtb	r2, r3
 8002ce4:	7a3b      	ldrb	r3, [r7, #8]
 8002ce6:	f362 13c7 	bfi	r3, r2, #7, #1
 8002cea:	723b      	strb	r3, [r7, #8]
    ret = hts221_write_reg(ctx, HTS221_CTRL_REG1, (uint8_t *) &reg, 1);
 8002cec:	f107 0208 	add.w	r2, r7, #8
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	2120      	movs	r1, #32
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f7ff ff25 	bl	8002b44 <hts221_write_reg>
 8002cfa:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <hts221_hum_rh_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b084      	sub	sp, #16
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
 8002d0e:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_RH_X2, &coeff, 1);
 8002d10:	f107 020b 	add.w	r2, r7, #11
 8002d14:	2301      	movs	r3, #1
 8002d16:	2130      	movs	r1, #48	; 0x30
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f7ff fefb 	bl	8002b14 <hts221_read_reg>
 8002d1e:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 8002d20:	7afb      	ldrb	r3, [r7, #11]
 8002d22:	ee07 3a90 	vmov	s15, r3
 8002d26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d2a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002d2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 8002d38:	68fb      	ldr	r3, [r7, #12]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <hts221_hum_rh_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_rh_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8002d42:	b580      	push	{r7, lr}
 8002d44:	b084      	sub	sp, #16
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
 8002d4a:	6039      	str	r1, [r7, #0]
  uint8_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_RH_X2, &coeff, 1);
 8002d4c:	f107 020b 	add.w	r2, r7, #11
 8002d50:	2301      	movs	r3, #1
 8002d52:	2131      	movs	r1, #49	; 0x31
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f7ff fedd 	bl	8002b14 <hts221_read_reg>
 8002d5a:	60f8      	str	r0, [r7, #12]
  *val = coeff / 2.0f;
 8002d5c:	7afb      	ldrb	r3, [r7, #11]
 8002d5e:	ee07 3a90 	vmov	s15, r3
 8002d62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d66:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002d6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 8002d74:	68fb      	ldr	r3, [r7, #12]
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <hts221_temp_deg_point_0_get>:
  * @param  buff    buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b086      	sub	sp, #24
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
 8002d86:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_DEGC_X8, &coeff_l, 1);
 8002d88:	f107 020f 	add.w	r2, r7, #15
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	2132      	movs	r1, #50	; 0x32
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f7ff febf 	bl	8002b14 <hts221_read_reg>
 8002d96:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d11b      	bne.n	8002dd6 <hts221_temp_deg_point_0_get+0x58>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 8002d9e:	f107 0210 	add.w	r2, r7, #16
 8002da2:	2301      	movs	r3, #1
 8002da4:	2135      	movs	r1, #53	; 0x35
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f7ff feb4 	bl	8002b14 <hts221_read_reg>
 8002dac:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t0_msb;
 8002dae:	7c3b      	ldrb	r3, [r7, #16]
 8002db0:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	74fb      	strb	r3, [r7, #19]
    *val = ((coeff_h * 256) + coeff_l) / 8.0f;
 8002db8:	7cfb      	ldrb	r3, [r7, #19]
 8002dba:	021b      	lsls	r3, r3, #8
 8002dbc:	7bfa      	ldrb	r2, [r7, #15]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	ee07 3a90 	vmov	s15, r3
 8002dc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dc8:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8002dcc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 8002dd6:	697b      	ldr	r3, [r7, #20]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <hts221_temp_deg_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_deg_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  hts221_t1_t0_msb_t reg;
  uint8_t coeff_h, coeff_l;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_DEGC_X8, &coeff_l, 1);
 8002dea:	f107 020f 	add.w	r2, r7, #15
 8002dee:	2301      	movs	r3, #1
 8002df0:	2133      	movs	r1, #51	; 0x33
 8002df2:	6878      	ldr	r0, [r7, #4]
 8002df4:	f7ff fe8e 	bl	8002b14 <hts221_read_reg>
 8002df8:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d11b      	bne.n	8002e38 <hts221_temp_deg_point_1_get+0x58>
  {
    ret = hts221_read_reg(ctx, HTS221_T1_T0_MSB, (uint8_t *) &reg, 1);
 8002e00:	f107 0210 	add.w	r2, r7, #16
 8002e04:	2301      	movs	r3, #1
 8002e06:	2135      	movs	r1, #53	; 0x35
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f7ff fe83 	bl	8002b14 <hts221_read_reg>
 8002e0e:	6178      	str	r0, [r7, #20]
    coeff_h = reg.t1_msb;
 8002e10:	7c3b      	ldrb	r3, [r7, #16]
 8002e12:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	74fb      	strb	r3, [r7, #19]
    *val = ((coeff_h * 256) + coeff_l) / 8.0f;
 8002e1a:	7cfb      	ldrb	r3, [r7, #19]
 8002e1c:	021b      	lsls	r3, r3, #8
 8002e1e:	7bfa      	ldrb	r2, [r7, #15]
 8002e20:	4413      	add	r3, r2
 8002e22:	ee07 3a90 	vmov	s15, r3
 8002e26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e2a:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8002e2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	edc3 7a00 	vstr	s15, [r3]
  }

  return ret;
 8002e38:	697b      	ldr	r3, [r7, #20]
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3718      	adds	r7, #24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <hts221_hum_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b084      	sub	sp, #16
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
 8002e4a:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H0_T0_OUT_L, coeff_p, 2);
 8002e4c:	f107 0208 	add.w	r2, r7, #8
 8002e50:	2302      	movs	r3, #2
 8002e52:	2136      	movs	r1, #54	; 0x36
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f7ff fe5d 	bl	8002b14 <hts221_read_reg>
 8002e5a:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8002e5c:	7a7b      	ldrb	r3, [r7, #9]
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	021b      	lsls	r3, r3, #8
 8002e62:	b29a      	uxth	r2, r3
 8002e64:	7a3b      	ldrb	r3, [r7, #8]
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8002e6e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002e72:	ee07 3a90 	vmov	s15, r3
 8002e76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 8002e80:	68fb      	ldr	r3, [r7, #12]
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <hts221_hum_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_hum_adc_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b084      	sub	sp, #16
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
 8002e92:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_H1_T0_OUT_L, coeff_p, 2);
 8002e94:	f107 0208 	add.w	r2, r7, #8
 8002e98:	2302      	movs	r3, #2
 8002e9a:	213a      	movs	r1, #58	; 0x3a
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f7ff fe39 	bl	8002b14 <hts221_read_reg>
 8002ea2:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8002ea4:	7a7b      	ldrb	r3, [r7, #9]
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	021b      	lsls	r3, r3, #8
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	7a3b      	ldrb	r3, [r7, #8]
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	4413      	add	r3, r2
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8002eb6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002eba:	ee07 3a90 	vmov	s15, r3
 8002ebe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <hts221_temp_adc_point_0_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_0_get(stmdev_ctx_t *ctx, float_t *val)
{
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b084      	sub	sp, #16
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
 8002eda:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T0_OUT_L, coeff_p, 2);
 8002edc:	f107 0208 	add.w	r2, r7, #8
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	213c      	movs	r1, #60	; 0x3c
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f7ff fe15 	bl	8002b14 <hts221_read_reg>
 8002eea:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8002eec:	7a7b      	ldrb	r3, [r7, #9]
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	021b      	lsls	r3, r3, #8
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	7a3b      	ldrb	r3, [r7, #8]
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	4413      	add	r3, r2
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8002efe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f02:	ee07 3a90 	vmov	s15, r3
 8002f06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 8002f10:	68fb      	ldr	r3, [r7, #12]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <hts221_temp_adc_point_1_get>:
  * @param  val     buffer that stores data read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t hts221_temp_adc_point_1_get(stmdev_ctx_t *ctx, float_t *val)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b084      	sub	sp, #16
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
 8002f22:	6039      	str	r1, [r7, #0]
  uint8_t coeff_p[2];
  int16_t coeff;
  int32_t ret;

  ret = hts221_read_reg(ctx, HTS221_T1_OUT_L, coeff_p, 2);
 8002f24:	f107 0208 	add.w	r2, r7, #8
 8002f28:	2302      	movs	r3, #2
 8002f2a:	213e      	movs	r1, #62	; 0x3e
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7ff fdf1 	bl	8002b14 <hts221_read_reg>
 8002f32:	60f8      	str	r0, [r7, #12]
  coeff = (coeff_p[1] * 256) + coeff_p[0];
 8002f34:	7a7b      	ldrb	r3, [r7, #9]
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	021b      	lsls	r3, r3, #8
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	7a3b      	ldrb	r3, [r7, #8]
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	4413      	add	r3, r2
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	817b      	strh	r3, [r7, #10]
  *val = coeff * 1.0f;
 8002f46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f4a:	ee07 3a90 	vmov	s15, r3
 8002f4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	edc3 7a00 	vstr	s15, [r3]

  return ret;
 8002f58:	68fb      	ldr	r3, [r7, #12]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <LIS3MDL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  Component object pointer
  * @retval Component status
  */
int32_t LIS3MDL_RegisterBusIO(LIS3MDL_Object_t *pObj, LIS3MDL_IO_t *pIO)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS3MDL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d103      	bne.n	8002f80 <LIS3MDL_RegisterBusIO+0x1c>
  {
    ret = LIS3MDL_ERROR;
 8002f78:	f04f 33ff 	mov.w	r3, #4294967295
 8002f7c:	60fb      	str	r3, [r7, #12]
 8002f7e:	e051      	b.n	8003024 <LIS3MDL_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685a      	ldr	r2, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	7b1a      	ldrb	r2, [r3, #12]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	691a      	ldr	r2, [r3, #16]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	695a      	ldr	r2, [r3, #20]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	699a      	ldr	r2, [r3, #24]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a1d      	ldr	r2, [pc, #116]	; (8003030 <LIS3MDL_RegisterBusIO+0xcc>)
 8002fbc:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a1c      	ldr	r2, [pc, #112]	; (8003034 <LIS3MDL_RegisterBusIO+0xd0>)
 8002fc2:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	69da      	ldr	r2, [r3, #28]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d103      	bne.n	8002fe2 <LIS3MDL_RegisterBusIO+0x7e>
    {
      ret = LIS3MDL_ERROR;
 8002fda:	f04f 33ff 	mov.w	r3, #4294967295
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	e020      	b.n	8003024 <LIS3MDL_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LIS3MDL_OK)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4798      	blx	r3
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <LIS3MDL_RegisterBusIO+0x92>
    {
      ret = LIS3MDL_ERROR;
 8002fee:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	e016      	b.n	8003024 <LIS3MDL_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LIS3MDL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d112      	bne.n	8003024 <LIS3MDL_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10d      	bne.n	8003024 <LIS3MDL_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x07;
 8003008:	2307      	movs	r3, #7
 800300a:	72fb      	strb	r3, [r7, #11]

          if (LIS3MDL_Write_Reg(pObj, LIS3MDL_CTRL_REG3, data) != LIS3MDL_OK)
 800300c:	7afb      	ldrb	r3, [r7, #11]
 800300e:	461a      	mov	r2, r3
 8003010:	2122      	movs	r1, #34	; 0x22
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f000 f9cf 	bl	80033b6 <LIS3MDL_Write_Reg>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d002      	beq.n	8003024 <LIS3MDL_RegisterBusIO+0xc0>
          {
            ret = LIS3MDL_ERROR;
 800301e:	f04f 33ff 	mov.w	r3, #4294967295
 8003022:	60fb      	str	r3, [r7, #12]
          }
        }
      }
    }
  }
  return ret;
 8003024:	68fb      	ldr	r3, [r7, #12]
}
 8003026:	4618      	mov	r0, r3
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	08003419 	.word	0x08003419
 8003034:	0800347b 	.word	0x0800347b

08003038 <LIS3MDL_Init>:
  * @brief  Component initialization
  * @param  Component object pointer
  * @retval Component status
  */
int32_t LIS3MDL_Init(LIS3MDL_Object_t *pObj)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Operating mode selection - power down */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_POWER_DOWN) != LIS3MDL_OK)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3320      	adds	r3, #32
 8003044:	2102      	movs	r1, #2
 8003046:	4618      	mov	r0, r3
 8003048:	f000 fb1c 	bl	8003684 <lis3mdl_operating_mode_set>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d002      	beq.n	8003058 <LIS3MDL_Init+0x20>
  {
    return LIS3MDL_ERROR;
 8003052:	f04f 33ff 	mov.w	r3, #4294967295
 8003056:	e025      	b.n	80030a4 <LIS3MDL_Init+0x6c>
  }

  /* Enable BDU */
  if (lis3mdl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS3MDL_OK)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3320      	adds	r3, #32
 800305c:	2101      	movs	r1, #1
 800305e:	4618      	mov	r0, r3
 8003060:	f000 fb36 	bl	80036d0 <lis3mdl_block_data_update_set>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d002      	beq.n	8003070 <LIS3MDL_Init+0x38>
  {
    return LIS3MDL_ERROR;
 800306a:	f04f 33ff 	mov.w	r3, #4294967295
 800306e:	e019      	b.n	80030a4 <LIS3MDL_Init+0x6c>
  }

  /* Set Output data rate. */
  if (LIS3MDL_MAG_SetOutputDataRate(pObj, 80.0f) != LIS3MDL_OK)
 8003070:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80030ac <LIS3MDL_Init+0x74>
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 f891 	bl	800319c <LIS3MDL_MAG_SetOutputDataRate>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d002      	beq.n	8003086 <LIS3MDL_Init+0x4e>
  {
    return LIS3MDL_ERROR;
 8003080:	f04f 33ff 	mov.w	r3, #4294967295
 8003084:	e00e      	b.n	80030a4 <LIS3MDL_Init+0x6c>
  }

  /* Full scale selection. */
  if (LIS3MDL_MAG_SetFullScale(pObj, 4) != LIS3MDL_OK)
 8003086:	2104      	movs	r1, #4
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f000 f8f1 	bl	8003270 <LIS3MDL_MAG_SetFullScale>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d002      	beq.n	800309a <LIS3MDL_Init+0x62>
  {
    return LIS3MDL_ERROR;
 8003094:	f04f 33ff 	mov.w	r3, #4294967295
 8003098:	e004      	b.n	80030a4 <LIS3MDL_Init+0x6c>
  }

  pObj->is_initialized = 1;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LIS3MDL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	42a00000 	.word	0x42a00000

080030b0 <LIS3MDL_ReadID>:
  * @param  pObj pointer to Component object
  * @param  Id pointer to Component ID
  * @retval Component status
  */
int32_t LIS3MDL_ReadID(LIS3MDL_Object_t *pObj, uint8_t *Id)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  if (lis3mdl_device_id_get(&(pObj->Ctx), Id) != LIS3MDL_OK)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	3320      	adds	r3, #32
 80030be:	6839      	ldr	r1, [r7, #0]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f000 fb8f 	bl	80037e4 <lis3mdl_device_id_get>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d002      	beq.n	80030d2 <LIS3MDL_ReadID+0x22>
  {
    return LIS3MDL_ERROR;
 80030cc:	f04f 33ff 	mov.w	r3, #4294967295
 80030d0:	e000      	b.n	80030d4 <LIS3MDL_ReadID+0x24>
  }

  return LIS3MDL_OK;
 80030d2:	2300      	movs	r3, #0
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3708      	adds	r7, #8
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <LIS3MDL_MAG_Enable>:
  * @brief Enable the LIS3MDL accelerometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS3MDL_MAG_Enable(LIS3MDL_Object_t *pObj)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d101      	bne.n	80030f2 <LIS3MDL_MAG_Enable+0x16>
  {
    return LIS3MDL_OK;
 80030ee:	2300      	movs	r3, #0
 80030f0:	e010      	b.n	8003114 <LIS3MDL_MAG_Enable+0x38>
  }

  /* Operating mode selection - continuous */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_CONTINUOUS_MODE) != LIS3MDL_OK)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	3320      	adds	r3, #32
 80030f6:	2100      	movs	r1, #0
 80030f8:	4618      	mov	r0, r3
 80030fa:	f000 fac3 	bl	8003684 <lis3mdl_operating_mode_set>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d002      	beq.n	800310a <LIS3MDL_MAG_Enable+0x2e>
  {
    return LIS3MDL_ERROR;
 8003104:	f04f 33ff 	mov.w	r3, #4294967295
 8003108:	e004      	b.n	8003114 <LIS3MDL_MAG_Enable+0x38>
  }

  pObj->mag_is_enabled = 1;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LIS3MDL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <LIS3MDL_MAG_GetSensitivity>:
  * @param pObj the device pObj
  * @param Sensitivity pointer to Sensitivity value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS3MDL_MAG_GetSensitivity(LIS3MDL_Object_t *pObj, float *Sensitivity)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lis3mdl_full_scale_get(&(pObj->Ctx), &full_scale) != LIS3MDL_OK)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	3320      	adds	r3, #32
 800312a:	f107 020f 	add.w	r2, r7, #15
 800312e:	4611      	mov	r1, r2
 8003130:	4618      	mov	r0, r3
 8003132:	f000 fa6f 	bl	8003614 <lis3mdl_full_scale_get>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d002      	beq.n	8003142 <LIS3MDL_MAG_GetSensitivity+0x26>
  {
    return LIS3MDL_ERROR;
 800313c:	f04f 33ff 	mov.w	r3, #4294967295
 8003140:	e020      	b.n	8003184 <LIS3MDL_MAG_GetSensitivity+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8003142:	7bfb      	ldrb	r3, [r7, #15]
 8003144:	2b03      	cmp	r3, #3
 8003146:	d81b      	bhi.n	8003180 <LIS3MDL_MAG_GetSensitivity+0x64>
 8003148:	a201      	add	r2, pc, #4	; (adr r2, 8003150 <LIS3MDL_MAG_GetSensitivity+0x34>)
 800314a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314e:	bf00      	nop
 8003150:	08003161 	.word	0x08003161
 8003154:	08003169 	.word	0x08003169
 8003158:	08003171 	.word	0x08003171
 800315c:	08003179 	.word	0x08003179
  {
    case LIS3MDL_4_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_4GAUSS;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	4a0a      	ldr	r2, [pc, #40]	; (800318c <LIS3MDL_MAG_GetSensitivity+0x70>)
 8003164:	601a      	str	r2, [r3, #0]
      break;
 8003166:	e00c      	b.n	8003182 <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_8_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_8GAUSS;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	4a09      	ldr	r2, [pc, #36]	; (8003190 <LIS3MDL_MAG_GetSensitivity+0x74>)
 800316c:	601a      	str	r2, [r3, #0]
      break;
 800316e:	e008      	b.n	8003182 <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_12_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_12GAUSS;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	4a08      	ldr	r2, [pc, #32]	; (8003194 <LIS3MDL_MAG_GetSensitivity+0x78>)
 8003174:	601a      	str	r2, [r3, #0]
      break;
 8003176:	e004      	b.n	8003182 <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_16_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_16GAUSS;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	4a07      	ldr	r2, [pc, #28]	; (8003198 <LIS3MDL_MAG_GetSensitivity+0x7c>)
 800317c:	601a      	str	r2, [r3, #0]
      break;
 800317e:	e000      	b.n	8003182 <LIS3MDL_MAG_GetSensitivity+0x66>
    default:
      break;
 8003180:	bf00      	nop
  }

  return LIS3MDL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	3710      	adds	r7, #16
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	3e158106 	.word	0x3e158106
 8003190:	3e958106 	.word	0x3e958106
 8003194:	3ee04189 	.word	0x3ee04189
 8003198:	3f158106 	.word	0x3f158106

0800319c <LIS3MDL_MAG_SetOutputDataRate>:
  * @param pObj the device pObj
  * @param Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS3MDL_MAG_SetOutputDataRate(LIS3MDL_Object_t *pObj, float Odr)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	ed87 0a00 	vstr	s0, [r7]
  lis3mdl_om_t new_odr;

  new_odr = (Odr <=  0.625f) ? LIS3MDL_LP_Hz625
            : (Odr <=  1.250f) ? LIS3MDL_LP_1Hz25
 80031a8:	edd7 7a00 	vldr	s15, [r7]
 80031ac:	eeb6 7a04 	vmov.f32	s14, #100	; 0x3f200000  0.625
 80031b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b8:	d801      	bhi.n	80031be <LIS3MDL_MAG_SetOutputDataRate+0x22>
 80031ba:	2300      	movs	r3, #0
 80031bc:	e042      	b.n	8003244 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 80031be:	edd7 7a00 	vldr	s15, [r7]
 80031c2:	eeb7 7a04 	vmov.f32	s14, #116	; 0x3fa00000  1.250
 80031c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ce:	d801      	bhi.n	80031d4 <LIS3MDL_MAG_SetOutputDataRate+0x38>
 80031d0:	2302      	movs	r3, #2
 80031d2:	e037      	b.n	8003244 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 80031d4:	edd7 7a00 	vldr	s15, [r7]
 80031d8:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 80031dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e4:	d801      	bhi.n	80031ea <LIS3MDL_MAG_SetOutputDataRate+0x4e>
 80031e6:	2304      	movs	r3, #4
 80031e8:	e02c      	b.n	8003244 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 80031ea:	edd7 7a00 	vldr	s15, [r7]
 80031ee:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80031f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031fa:	d801      	bhi.n	8003200 <LIS3MDL_MAG_SetOutputDataRate+0x64>
 80031fc:	2306      	movs	r3, #6
 80031fe:	e021      	b.n	8003244 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003200:	edd7 7a00 	vldr	s15, [r7]
 8003204:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003208:	eef4 7ac7 	vcmpe.f32	s15, s14
 800320c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003210:	d801      	bhi.n	8003216 <LIS3MDL_MAG_SetOutputDataRate+0x7a>
 8003212:	2308      	movs	r3, #8
 8003214:	e016      	b.n	8003244 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003216:	edd7 7a00 	vldr	s15, [r7]
 800321a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800321e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003226:	d801      	bhi.n	800322c <LIS3MDL_MAG_SetOutputDataRate+0x90>
 8003228:	230a      	movs	r3, #10
 800322a:	e00b      	b.n	8003244 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 800322c:	edd7 7a00 	vldr	s15, [r7]
 8003230:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800326c <LIS3MDL_MAG_SetOutputDataRate+0xd0>
 8003234:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800323c:	d801      	bhi.n	8003242 <LIS3MDL_MAG_SetOutputDataRate+0xa6>
 800323e:	230c      	movs	r3, #12
 8003240:	e000      	b.n	8003244 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003242:	230e      	movs	r3, #14
  new_odr = (Odr <=  0.625f) ? LIS3MDL_LP_Hz625
 8003244:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 10.000f) ? LIS3MDL_LP_10Hz
            : (Odr <= 20.000f) ? LIS3MDL_LP_20Hz
            : (Odr <= 40.000f) ? LIS3MDL_LP_40Hz
            :                      LIS3MDL_LP_80Hz;

  if (lis3mdl_data_rate_set(&(pObj->Ctx), new_odr) != LIS3MDL_OK)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	3320      	adds	r3, #32
 800324a:	7bfa      	ldrb	r2, [r7, #15]
 800324c:	4611      	mov	r1, r2
 800324e:	4618      	mov	r0, r3
 8003250:	f000 f974 	bl	800353c <lis3mdl_data_rate_set>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d002      	beq.n	8003260 <LIS3MDL_MAG_SetOutputDataRate+0xc4>
  {
    return LIS3MDL_ERROR;
 800325a:	f04f 33ff 	mov.w	r3, #4294967295
 800325e:	e000      	b.n	8003262 <LIS3MDL_MAG_SetOutputDataRate+0xc6>
  }

  return LIS3MDL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	42200000 	.word	0x42200000

08003270 <LIS3MDL_MAG_SetFullScale>:
  * @param pObj the device pObj
  * @param FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS3MDL_MAG_SetFullScale(LIS3MDL_Object_t *pObj, int32_t FullScale)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t new_fs;

  new_fs = (FullScale <= 4) ? LIS3MDL_4_GAUSS
           : (FullScale <= 8) ? LIS3MDL_8_GAUSS
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	2b04      	cmp	r3, #4
 800327e:	dd0b      	ble.n	8003298 <LIS3MDL_MAG_SetFullScale+0x28>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	2b08      	cmp	r3, #8
 8003284:	dd06      	ble.n	8003294 <LIS3MDL_MAG_SetFullScale+0x24>
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	2b0c      	cmp	r3, #12
 800328a:	dc01      	bgt.n	8003290 <LIS3MDL_MAG_SetFullScale+0x20>
 800328c:	2302      	movs	r3, #2
 800328e:	e004      	b.n	800329a <LIS3MDL_MAG_SetFullScale+0x2a>
 8003290:	2303      	movs	r3, #3
 8003292:	e002      	b.n	800329a <LIS3MDL_MAG_SetFullScale+0x2a>
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <LIS3MDL_MAG_SetFullScale+0x2a>
 8003298:	2300      	movs	r3, #0
  new_fs = (FullScale <= 4) ? LIS3MDL_4_GAUSS
 800329a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 12) ? LIS3MDL_12_GAUSS
           :                       LIS3MDL_16_GAUSS;

  if (lis3mdl_full_scale_set(&(pObj->Ctx), new_fs) != LIS3MDL_OK)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3320      	adds	r3, #32
 80032a0:	7bfa      	ldrb	r2, [r7, #15]
 80032a2:	4611      	mov	r1, r2
 80032a4:	4618      	mov	r0, r3
 80032a6:	f000 f98f 	bl	80035c8 <lis3mdl_full_scale_set>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d002      	beq.n	80032b6 <LIS3MDL_MAG_SetFullScale+0x46>
  {
    return LIS3MDL_ERROR;
 80032b0:	f04f 33ff 	mov.w	r3, #4294967295
 80032b4:	e000      	b.n	80032b8 <LIS3MDL_MAG_SetFullScale+0x48>
  }

  return LIS3MDL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <LIS3MDL_MAG_GetAxesRaw>:
  * @param pObj the device pObj
  * @param Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS3MDL_MAG_GetAxesRaw(LIS3MDL_Object_t *pObj, LIS3MDL_AxesRaw_t *Value)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  lis3mdl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lis3mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS3MDL_OK)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	3320      	adds	r3, #32
 80032ce:	f107 0208 	add.w	r2, r7, #8
 80032d2:	4611      	mov	r1, r2
 80032d4:	4618      	mov	r0, r3
 80032d6:	f000 fa3a 	bl	800374e <lis3mdl_magnetic_raw_get>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d002      	beq.n	80032e6 <LIS3MDL_MAG_GetAxesRaw+0x26>
  {
    return LIS3MDL_ERROR;
 80032e0:	f04f 33ff 	mov.w	r3, #4294967295
 80032e4:	e00c      	b.n	8003300 <LIS3MDL_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 80032e6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80032ee:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80032f6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	809a      	strh	r2, [r3, #4]

  return LIS3MDL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <LIS3MDL_MAG_GetAxes>:
  * @param pObj the device pObj
  * @param MagneticField pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS3MDL_MAG_GetAxes(LIS3MDL_Object_t *pObj, LIS3MDL_Axes_t *MagneticField)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b086      	sub	sp, #24
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  lis3mdl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8003312:	f04f 0300 	mov.w	r3, #0
 8003316:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lis3mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS3MDL_OK)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	3320      	adds	r3, #32
 800331c:	f107 0210 	add.w	r2, r7, #16
 8003320:	4611      	mov	r1, r2
 8003322:	4618      	mov	r0, r3
 8003324:	f000 fa13 	bl	800374e <lis3mdl_magnetic_raw_get>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <LIS3MDL_MAG_GetAxes+0x2c>
  {
    return LIS3MDL_ERROR;
 800332e:	f04f 33ff 	mov.w	r3, #4294967295
 8003332:	e03c      	b.n	80033ae <LIS3MDL_MAG_GetAxes+0xa6>
  }

  /* Get LIS3MDL actual sensitivity. */
  if (LIS3MDL_MAG_GetSensitivity(pObj, &sensitivity) != LIS3MDL_OK)
 8003334:	f107 030c 	add.w	r3, r7, #12
 8003338:	4619      	mov	r1, r3
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff feee 	bl	800311c <LIS3MDL_MAG_GetSensitivity>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <LIS3MDL_MAG_GetAxes+0x44>
  {
    return LIS3MDL_ERROR;
 8003346:	f04f 33ff 	mov.w	r3, #4294967295
 800334a:	e030      	b.n	80033ae <LIS3MDL_MAG_GetAxes+0xa6>
  }

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 800334c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003350:	ee07 3a90 	vmov	s15, r3
 8003354:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003358:	edd7 7a03 	vldr	s15, [r7, #12]
 800335c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003360:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003364:	ee17 2a90 	vmov	r2, s15
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800336c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003370:	ee07 3a90 	vmov	s15, r3
 8003374:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003378:	edd7 7a03 	vldr	s15, [r7, #12]
 800337c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003380:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003384:	ee17 2a90 	vmov	r2, s15
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 800338c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003390:	ee07 3a90 	vmov	s15, r3
 8003394:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003398:	edd7 7a03 	vldr	s15, [r7, #12]
 800339c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033a4:	ee17 2a90 	vmov	r2, s15
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	609a      	str	r2, [r3, #8]

  return LIS3MDL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3718      	adds	r7, #24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <LIS3MDL_Write_Reg>:
  * @param Reg address to be written
  * @param Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS3MDL_Write_Reg(LIS3MDL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b082      	sub	sp, #8
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
 80033be:	460b      	mov	r3, r1
 80033c0:	70fb      	strb	r3, [r7, #3]
 80033c2:	4613      	mov	r3, r2
 80033c4:	70bb      	strb	r3, [r7, #2]
  if (lis3mdl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS3MDL_OK)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f103 0020 	add.w	r0, r3, #32
 80033cc:	1cba      	adds	r2, r7, #2
 80033ce:	78f9      	ldrb	r1, [r7, #3]
 80033d0:	2301      	movs	r3, #1
 80033d2:	f000 f89b 	bl	800350c <lis3mdl_write_reg>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d002      	beq.n	80033e2 <LIS3MDL_Write_Reg+0x2c>
  {
    return LIS3MDL_ERROR;
 80033dc:	f04f 33ff 	mov.w	r3, #4294967295
 80033e0:	e000      	b.n	80033e4 <LIS3MDL_Write_Reg+0x2e>
  }

  return LIS3MDL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <LIS3MDL_MAG_Get_DRDY_Status>:
  * @param  pObj the device pObj
  * @param  Status the status of data ready bit
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LIS3MDL_MAG_Get_DRDY_Status(LIS3MDL_Object_t *pObj, uint8_t *Status)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  if (lis3mdl_mag_data_ready_get(&(pObj->Ctx), Status) != LIS3MDL_OK)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	3320      	adds	r3, #32
 80033fa:	6839      	ldr	r1, [r7, #0]
 80033fc:	4618      	mov	r0, r3
 80033fe:	f000 f98d 	bl	800371c <lis3mdl_mag_data_ready_get>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d002      	beq.n	800340e <LIS3MDL_MAG_Get_DRDY_Status+0x22>
  {
    return LIS3MDL_ERROR;
 8003408:	f04f 33ff 	mov.w	r3, #4294967295
 800340c:	e000      	b.n	8003410 <LIS3MDL_MAG_Get_DRDY_Status+0x24>
  }

  return LIS3MDL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3708      	adds	r7, #8
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <ReadRegWrap>:
  * @brief  Wrap Read register component function to Bus IO function
  * @param  Component object pointer
  * @retval Component status
  */
static int32_t ReadRegWrap(void *handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003418:	b590      	push	{r4, r7, lr}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	607a      	str	r2, [r7, #4]
 8003422:	461a      	mov	r2, r3
 8003424:	460b      	mov	r3, r1
 8003426:	72fb      	strb	r3, [r7, #11]
 8003428:	4613      	mov	r3, r2
 800342a:	813b      	strh	r3, [r7, #8]
  LIS3MDL_Object_t *pObj = (LIS3MDL_Object_t *)handle;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS3MDL_I2C_BUS) /* I2C */
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10e      	bne.n	8003456 <ReadRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	695c      	ldr	r4, [r3, #20]
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	7b1b      	ldrb	r3, [r3, #12]
 8003440:	b298      	uxth	r0, r3
 8003442:	7afb      	ldrb	r3, [r7, #11]
 8003444:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003448:	b2db      	uxtb	r3, r3
 800344a:	b299      	uxth	r1, r3
 800344c:	893b      	ldrh	r3, [r7, #8]
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	47a0      	blx	r4
 8003452:	4603      	mov	r3, r0
 8003454:	e00d      	b.n	8003472 <ReadRegWrap+0x5a>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	695c      	ldr	r4, [r3, #20]
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	7b1b      	ldrb	r3, [r3, #12]
 800345e:	b298      	uxth	r0, r3
 8003460:	7afb      	ldrb	r3, [r7, #11]
 8003462:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003466:	b2db      	uxtb	r3, r3
 8003468:	b299      	uxth	r1, r3
 800346a:	893b      	ldrh	r3, [r7, #8]
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	47a0      	blx	r4
 8003470:	4603      	mov	r3, r0
  }
}
 8003472:	4618      	mov	r0, r3
 8003474:	371c      	adds	r7, #28
 8003476:	46bd      	mov	sp, r7
 8003478:	bd90      	pop	{r4, r7, pc}

0800347a <WriteRegWrap>:
  * @brief  Wrap Write register component function to Bus IO function
  * @param  Component object pointer
  * @retval Component status
  */
static int32_t WriteRegWrap(void *handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800347a:	b590      	push	{r4, r7, lr}
 800347c:	b087      	sub	sp, #28
 800347e:	af00      	add	r7, sp, #0
 8003480:	60f8      	str	r0, [r7, #12]
 8003482:	607a      	str	r2, [r7, #4]
 8003484:	461a      	mov	r2, r3
 8003486:	460b      	mov	r3, r1
 8003488:	72fb      	strb	r3, [r7, #11]
 800348a:	4613      	mov	r3, r2
 800348c:	813b      	strh	r3, [r7, #8]
  LIS3MDL_Object_t *pObj = (LIS3MDL_Object_t *)handle;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS3MDL_I2C_BUS) /* I2C */
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10e      	bne.n	80034b8 <WriteRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	691c      	ldr	r4, [r3, #16]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	7b1b      	ldrb	r3, [r3, #12]
 80034a2:	b298      	uxth	r0, r3
 80034a4:	7afb      	ldrb	r3, [r7, #11]
 80034a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	b299      	uxth	r1, r3
 80034ae:	893b      	ldrh	r3, [r7, #8]
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	47a0      	blx	r4
 80034b4:	4603      	mov	r3, r0
 80034b6:	e00d      	b.n	80034d4 <WriteRegWrap+0x5a>
  }
  else   /* SPI 4-Wires or SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	691c      	ldr	r4, [r3, #16]
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	7b1b      	ldrb	r3, [r3, #12]
 80034c0:	b298      	uxth	r0, r3
 80034c2:	7afb      	ldrb	r3, [r7, #11]
 80034c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	b299      	uxth	r1, r3
 80034cc:	893b      	ldrh	r3, [r7, #8]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	47a0      	blx	r4
 80034d2:	4603      	mov	r3, r0
  }
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	371c      	adds	r7, #28
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd90      	pop	{r4, r7, pc}

080034dc <lis3mdl_read_reg>:
  *
  */
int32_t lis3mdl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80034dc:	b590      	push	{r4, r7, lr}
 80034de:	b087      	sub	sp, #28
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	607a      	str	r2, [r7, #4]
 80034e6:	461a      	mov	r2, r3
 80034e8:	460b      	mov	r3, r1
 80034ea:	72fb      	strb	r3, [r7, #11]
 80034ec:	4613      	mov	r3, r2
 80034ee:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	685c      	ldr	r4, [r3, #4]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	68d8      	ldr	r0, [r3, #12]
 80034f8:	893b      	ldrh	r3, [r7, #8]
 80034fa:	7af9      	ldrb	r1, [r7, #11]
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	47a0      	blx	r4
 8003500:	6178      	str	r0, [r7, #20]

  return ret;
 8003502:	697b      	ldr	r3, [r7, #20]
}
 8003504:	4618      	mov	r0, r3
 8003506:	371c      	adds	r7, #28
 8003508:	46bd      	mov	sp, r7
 800350a:	bd90      	pop	{r4, r7, pc}

0800350c <lis3mdl_write_reg>:
  *
  */
int32_t lis3mdl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800350c:	b590      	push	{r4, r7, lr}
 800350e:	b087      	sub	sp, #28
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	607a      	str	r2, [r7, #4]
 8003516:	461a      	mov	r2, r3
 8003518:	460b      	mov	r3, r1
 800351a:	72fb      	strb	r3, [r7, #11]
 800351c:	4613      	mov	r3, r2
 800351e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681c      	ldr	r4, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	68d8      	ldr	r0, [r3, #12]
 8003528:	893b      	ldrh	r3, [r7, #8]
 800352a:	7af9      	ldrb	r1, [r7, #11]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	47a0      	blx	r4
 8003530:	6178      	str	r0, [r7, #20]

  return ret;
 8003532:	697b      	ldr	r3, [r7, #20]
}
 8003534:	4618      	mov	r0, r3
 8003536:	371c      	adds	r7, #28
 8003538:	46bd      	mov	sp, r7
 800353a:	bd90      	pop	{r4, r7, pc}

0800353c <lis3mdl_data_rate_set>:
  * @param  val         change the values of om in reg CTRL_REG1
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_data_rate_set(stmdev_ctx_t *ctx, lis3mdl_om_t val)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	460b      	mov	r3, r1
 8003546:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg1_t ctrl_reg1;
  lis3mdl_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8003548:	f107 0210 	add.w	r2, r7, #16
 800354c:	2301      	movs	r3, #1
 800354e:	2120      	movs	r1, #32
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7ff ffc3 	bl	80034dc <lis3mdl_read_reg>
 8003556:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d10f      	bne.n	800357e <lis3mdl_data_rate_set+0x42>
  {
    ctrl_reg1.om = (uint8_t)val;
 800355e:	78fb      	ldrb	r3, [r7, #3]
 8003560:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003564:	b2da      	uxtb	r2, r3
 8003566:	7c3b      	ldrb	r3, [r7, #16]
 8003568:	f362 0346 	bfi	r3, r2, #1, #6
 800356c:	743b      	strb	r3, [r7, #16]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 800356e:	f107 0210 	add.w	r2, r7, #16
 8003572:	2301      	movs	r3, #1
 8003574:	2120      	movs	r1, #32
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7ff ffc8 	bl	800350c <lis3mdl_write_reg>
 800357c:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d107      	bne.n	8003594 <lis3mdl_data_rate_set+0x58>
  {
    /* set mode also for z axis, ctrl_reg4 -> omz */
    ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG4, (uint8_t *)&ctrl_reg4, 1);
 8003584:	f107 020c 	add.w	r2, r7, #12
 8003588:	2301      	movs	r3, #1
 800358a:	2123      	movs	r1, #35	; 0x23
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f7ff ffa5 	bl	80034dc <lis3mdl_read_reg>
 8003592:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d111      	bne.n	80035be <lis3mdl_data_rate_set+0x82>
  {
    ctrl_reg4.omz = (uint8_t)(((uint8_t) val >> 4) & 0x03U);
 800359a:	78fb      	ldrb	r3, [r7, #3]
 800359c:	091b      	lsrs	r3, r3, #4
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	f003 0303 	and.w	r3, r3, #3
 80035a4:	b2da      	uxtb	r2, r3
 80035a6:	7b3b      	ldrb	r3, [r7, #12]
 80035a8:	f362 0383 	bfi	r3, r2, #2, #2
 80035ac:	733b      	strb	r3, [r7, #12]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG4,
 80035ae:	f107 020c 	add.w	r2, r7, #12
 80035b2:	2301      	movs	r3, #1
 80035b4:	2123      	movs	r1, #35	; 0x23
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7ff ffa8 	bl	800350c <lis3mdl_write_reg>
 80035bc:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl_reg4, 1);
  }

  return ret;
 80035be:	697b      	ldr	r3, [r7, #20]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3718      	adds	r7, #24
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <lis3mdl_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_full_scale_set(stmdev_ctx_t *ctx, lis3mdl_fs_t val)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	460b      	mov	r3, r1
 80035d2:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80035d4:	f107 0208 	add.w	r2, r7, #8
 80035d8:	2301      	movs	r3, #1
 80035da:	2121      	movs	r1, #33	; 0x21
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f7ff ff7d 	bl	80034dc <lis3mdl_read_reg>
 80035e2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d10f      	bne.n	800360a <lis3mdl_full_scale_set+0x42>
  {
    ctrl_reg2.fs = (uint8_t)val;
 80035ea:	78fb      	ldrb	r3, [r7, #3]
 80035ec:	f003 0303 	and.w	r3, r3, #3
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	7a3b      	ldrb	r3, [r7, #8]
 80035f4:	f362 1346 	bfi	r3, r2, #5, #2
 80035f8:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80035fa:	f107 0208 	add.w	r2, r7, #8
 80035fe:	2301      	movs	r3, #1
 8003600:	2121      	movs	r1, #33	; 0x21
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f7ff ff82 	bl	800350c <lis3mdl_write_reg>
 8003608:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800360a:	68fb      	ldr	r3, [r7, #12]
}
 800360c:	4618      	mov	r0, r3
 800360e:	3710      	adds	r7, #16
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <lis3mdl_full_scale_get>:
  * @param  val      get the values of fs in reg CTRL_REG2(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_full_scale_get(stmdev_ctx_t *ctx, lis3mdl_fs_t *val)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  lis3mdl_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800361e:	f107 0208 	add.w	r2, r7, #8
 8003622:	2301      	movs	r3, #1
 8003624:	2121      	movs	r1, #33	; 0x21
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7ff ff58 	bl	80034dc <lis3mdl_read_reg>
 800362c:	60f8      	str	r0, [r7, #12]

  switch (ctrl_reg2.fs)
 800362e:	7a3b      	ldrb	r3, [r7, #8]
 8003630:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b03      	cmp	r3, #3
 8003638:	d81a      	bhi.n	8003670 <lis3mdl_full_scale_get+0x5c>
 800363a:	a201      	add	r2, pc, #4	; (adr r2, 8003640 <lis3mdl_full_scale_get+0x2c>)
 800363c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003640:	08003651 	.word	0x08003651
 8003644:	08003659 	.word	0x08003659
 8003648:	08003661 	.word	0x08003661
 800364c:	08003669 	.word	0x08003669
  {
    case LIS3MDL_4_GAUSS:
      *val = LIS3MDL_4_GAUSS;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	2200      	movs	r2, #0
 8003654:	701a      	strb	r2, [r3, #0]
      break;
 8003656:	e00f      	b.n	8003678 <lis3mdl_full_scale_get+0x64>

    case LIS3MDL_8_GAUSS:
      *val = LIS3MDL_8_GAUSS;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2201      	movs	r2, #1
 800365c:	701a      	strb	r2, [r3, #0]
      break;
 800365e:	e00b      	b.n	8003678 <lis3mdl_full_scale_get+0x64>

    case LIS3MDL_12_GAUSS:
      *val = LIS3MDL_12_GAUSS;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	2202      	movs	r2, #2
 8003664:	701a      	strb	r2, [r3, #0]
      break;
 8003666:	e007      	b.n	8003678 <lis3mdl_full_scale_get+0x64>

    case LIS3MDL_16_GAUSS:
      *val = LIS3MDL_16_GAUSS;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	2203      	movs	r2, #3
 800366c:	701a      	strb	r2, [r3, #0]
      break;
 800366e:	e003      	b.n	8003678 <lis3mdl_full_scale_get+0x64>

    default:
      *val = LIS3MDL_4_GAUSS;
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	2200      	movs	r2, #0
 8003674:	701a      	strb	r2, [r3, #0]
      break;
 8003676:	bf00      	nop
  }

  return ret;
 8003678:	68fb      	ldr	r3, [r7, #12]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop

08003684 <lis3mdl_operating_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_operating_mode_set(stmdev_ctx_t *ctx,
                                   lis3mdl_md_t val)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	460b      	mov	r3, r1
 800368e:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg3_t ctrl_reg3;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG3, (uint8_t *)&ctrl_reg3, 1);
 8003690:	f107 0208 	add.w	r2, r7, #8
 8003694:	2301      	movs	r3, #1
 8003696:	2122      	movs	r1, #34	; 0x22
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f7ff ff1f 	bl	80034dc <lis3mdl_read_reg>
 800369e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10f      	bne.n	80036c6 <lis3mdl_operating_mode_set+0x42>
  {
    ctrl_reg3.md = (uint8_t)val;
 80036a6:	78fb      	ldrb	r3, [r7, #3]
 80036a8:	f003 0303 	and.w	r3, r3, #3
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	7a3b      	ldrb	r3, [r7, #8]
 80036b0:	f362 0301 	bfi	r3, r2, #0, #2
 80036b4:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG3, (uint8_t *)&ctrl_reg3, 1);
 80036b6:	f107 0208 	add.w	r2, r7, #8
 80036ba:	2301      	movs	r3, #1
 80036bc:	2122      	movs	r1, #34	; 0x22
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f7ff ff24 	bl	800350c <lis3mdl_write_reg>
 80036c4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80036c6:	68fb      	ldr	r3, [r7, #12]
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <lis3mdl_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG5
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	460b      	mov	r3, r1
 80036da:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg5_t ctrl_reg5;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 80036dc:	f107 0208 	add.w	r2, r7, #8
 80036e0:	2301      	movs	r3, #1
 80036e2:	2124      	movs	r1, #36	; 0x24
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f7ff fef9 	bl	80034dc <lis3mdl_read_reg>
 80036ea:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10f      	bne.n	8003712 <lis3mdl_block_data_update_set+0x42>
  {
    ctrl_reg5.bdu = val;
 80036f2:	78fb      	ldrb	r3, [r7, #3]
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	7a3b      	ldrb	r3, [r7, #8]
 80036fc:	f362 1386 	bfi	r3, r2, #6, #1
 8003700:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG5, (uint8_t *)&ctrl_reg5, 1);
 8003702:	f107 0208 	add.w	r2, r7, #8
 8003706:	2301      	movs	r3, #1
 8003708:	2124      	movs	r1, #36	; 0x24
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f7ff fefe 	bl	800350c <lis3mdl_write_reg>
 8003710:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003712:	68fb      	ldr	r3, [r7, #12]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <lis3mdl_mag_data_ready_get>:
  * @param  val      change the values of zyxda in reg STATUS_REG(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_mag_data_ready_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  lis3mdl_status_reg_t status_reg;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_STATUS_REG,
 8003726:	f107 0208 	add.w	r2, r7, #8
 800372a:	2301      	movs	r3, #1
 800372c:	2127      	movs	r1, #39	; 0x27
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff fed4 	bl	80034dc <lis3mdl_read_reg>
 8003734:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = (uint8_t)status_reg.zyxda;
 8003736:	7a3b      	ldrb	r3, [r7, #8]
 8003738:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800373c:	b2db      	uxtb	r3, r3
 800373e:	461a      	mov	r2, r3
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	701a      	strb	r2, [r3, #0]

  return ret;
 8003744:	68fb      	ldr	r3, [r7, #12]
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <lis3mdl_magnetic_raw_get>:
  * @param  val      buffer that stores data read(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b086      	sub	sp, #24
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
 8003756:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_OUT_X_L, (uint8_t *) buff, 6);
 8003758:	f107 020c 	add.w	r2, r7, #12
 800375c:	2306      	movs	r3, #6
 800375e:	2128      	movs	r1, #40	; 0x28
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7ff febb 	bl	80034dc <lis3mdl_read_reg>
 8003766:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8003768:	7b7b      	ldrb	r3, [r7, #13]
 800376a:	b21a      	sxth	r2, r3
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003776:	b29b      	uxth	r3, r3
 8003778:	021b      	lsls	r3, r3, #8
 800377a:	b29a      	uxth	r2, r3
 800377c:	7b3b      	ldrb	r3, [r7, #12]
 800377e:	b29b      	uxth	r3, r3
 8003780:	4413      	add	r3, r2
 8003782:	b29b      	uxth	r3, r3
 8003784:	b21a      	sxth	r2, r3
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800378a:	7bfa      	ldrb	r2, [r7, #15]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	3302      	adds	r3, #2
 8003790:	b212      	sxth	r2, r2
 8003792:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	3302      	adds	r3, #2
 8003798:	f9b3 3000 	ldrsh.w	r3, [r3]
 800379c:	b29b      	uxth	r3, r3
 800379e:	021b      	lsls	r3, r3, #8
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	7bbb      	ldrb	r3, [r7, #14]
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	4413      	add	r3, r2
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	3302      	adds	r3, #2
 80037ae:	b212      	sxth	r2, r2
 80037b0:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80037b2:	7c7a      	ldrb	r2, [r7, #17]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	3304      	adds	r3, #4
 80037b8:	b212      	sxth	r2, r2
 80037ba:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	3304      	adds	r3, #4
 80037c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	021b      	lsls	r3, r3, #8
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	7c3b      	ldrb	r3, [r7, #16]
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	4413      	add	r3, r2
 80037d0:	b29a      	uxth	r2, r3
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	3304      	adds	r3, #4
 80037d6:	b212      	sxth	r2, r2
 80037d8:	801a      	strh	r2, [r3, #0]

  return ret;
 80037da:	697b      	ldr	r3, [r7, #20]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3718      	adds	r7, #24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <lis3mdl_device_id_get>:
  * @param  val      buffer that stores data read(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_WHO_AM_I, (uint8_t *) buff, 1);
 80037ee:	2301      	movs	r3, #1
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	210f      	movs	r1, #15
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff fe71 	bl	80034dc <lis3mdl_read_reg>
 80037fa:	60f8      	str	r0, [r7, #12]

  return ret;
 80037fc:	68fb      	ldr	r3, [r7, #12]
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
	...

08003808 <LPS22HB_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22HB_RegisterBusIO(LPS22HB_Object_t *pObj, LPS22HB_IO_t *pIO)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  int32_t ret = LPS22HB_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d103      	bne.n	8003824 <LPS22HB_RegisterBusIO+0x1c>
  {
    ret = LPS22HB_ERROR;
 800381c:	f04f 33ff 	mov.w	r3, #4294967295
 8003820:	60fb      	str	r3, [r7, #12]
 8003822:	e051      	b.n	80038c8 <LPS22HB_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	689a      	ldr	r2, [r3, #8]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	7b1a      	ldrb	r2, [r3, #12]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	699a      	ldr	r2, [r3, #24]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a1d      	ldr	r2, [pc, #116]	; (80038d4 <LPS22HB_RegisterBusIO+0xcc>)
 8003860:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a1c      	ldr	r2, [pc, #112]	; (80038d8 <LPS22HB_RegisterBusIO+0xd0>)
 8003866:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	69da      	ldr	r2, [r3, #28]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d103      	bne.n	8003886 <LPS22HB_RegisterBusIO+0x7e>
    {
      ret = LPS22HB_ERROR;
 800387e:	f04f 33ff 	mov.w	r3, #4294967295
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	e020      	b.n	80038c8 <LPS22HB_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LPS22HB_OK)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4798      	blx	r3
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <LPS22HB_RegisterBusIO+0x92>
    {
      ret = LPS22HB_ERROR;
 8003892:	f04f 33ff 	mov.w	r3, #4294967295
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	e016      	b.n	80038c8 <LPS22HB_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LPS22HB_SPI_3WIRES_BUS) /* SPI 3-Wires */
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d112      	bne.n	80038c8 <LPS22HB_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10d      	bne.n	80038c8 <LPS22HB_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x01;
 80038ac:	2301      	movs	r3, #1
 80038ae:	72fb      	strb	r3, [r7, #11]

          if (LPS22HB_Write_Reg(pObj, LPS22HB_CTRL_REG1, data) != LPS22HB_OK)
 80038b0:	7afb      	ldrb	r3, [r7, #11]
 80038b2:	461a      	mov	r2, r3
 80038b4:	2110      	movs	r1, #16
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 f8a9 	bl	8003a0e <LPS22HB_Write_Reg>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <LPS22HB_RegisterBusIO+0xc0>
          {
            ret = LPS22HB_ERROR;
 80038c2:	f04f 33ff 	mov.w	r3, #4294967295
 80038c6:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80038c8:	68fb      	ldr	r3, [r7, #12]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	08003c27 	.word	0x08003c27
 80038d8:	08003cad 	.word	0x08003cad

080038dc <LPS22HB_Init>:
  * @brief  Initialize the LPS22HB sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22HB_Init(LPS22HB_Object_t *pObj)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d108      	bne.n	8003900 <LPS22HB_Init+0x24>
  {
    if (LPS22HB_Initialize(pObj) != LPS22HB_OK)
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f940 	bl	8003b74 <LPS22HB_Initialize>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d002      	beq.n	8003900 <LPS22HB_Init+0x24>
    {
      return LPS22HB_ERROR;
 80038fa:	f04f 33ff 	mov.w	r3, #4294967295
 80038fe:	e004      	b.n	800390a <LPS22HB_Init+0x2e>
    }
  }

  pObj->is_initialized = 1U;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LPS22HB_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3708      	adds	r7, #8
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <LPS22HB_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22HB_ReadID(LPS22HB_Object_t *pObj, uint8_t *Id)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b082      	sub	sp, #8
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
 800391a:	6039      	str	r1, [r7, #0]
  if (lps22hb_device_id_get(&(pObj->Ctx), Id) != LPS22HB_OK)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3320      	adds	r3, #32
 8003920:	6839      	ldr	r1, [r7, #0]
 8003922:	4618      	mov	r0, r3
 8003924:	f000 fb2d 	bl	8003f82 <lps22hb_device_id_get>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d002      	beq.n	8003934 <LPS22HB_ReadID+0x22>
  {
    return LPS22HB_ERROR;
 800392e:	f04f 33ff 	mov.w	r3, #4294967295
 8003932:	e000      	b.n	8003936 <LPS22HB_ReadID+0x24>
  }

  return LPS22HB_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <LPS22HB_PRESS_Enable>:
  * @brief  Enable the LPS22HB pressure sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22HB_PRESS_Enable(LPS22HB_Object_t *pObj)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b082      	sub	sp, #8
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->press_is_enabled == 1U)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800394c:	2b01      	cmp	r3, #1
 800394e:	d101      	bne.n	8003954 <LPS22HB_PRESS_Enable+0x16>
  {
    return LPS22HB_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	e014      	b.n	800397e <LPS22HB_PRESS_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lps22hb_data_rate_set(&(pObj->Ctx), pObj->last_odr) != LPS22HB_OK)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f103 0220 	add.w	r2, r3, #32
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8003960:	4619      	mov	r1, r3
 8003962:	4610      	mov	r0, r2
 8003964:	f000 fa7a 	bl	8003e5c <lps22hb_data_rate_set>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d002      	beq.n	8003974 <LPS22HB_PRESS_Enable+0x36>
  {
    return LPS22HB_ERROR;
 800396e:	f04f 33ff 	mov.w	r3, #4294967295
 8003972:	e004      	b.n	800397e <LPS22HB_PRESS_Enable+0x40>
  }

  pObj->press_is_enabled = 1;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LPS22HB_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <LPS22HB_PRESS_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22HB_PRESS_SetOutputDataRate(LPS22HB_Object_t *pObj, float Odr)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
 800398e:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->press_is_enabled == 1U)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003998:	2b01      	cmp	r3, #1
 800399a:	d106      	bne.n	80039aa <LPS22HB_PRESS_SetOutputDataRate+0x24>
  {
    return LPS22HB_SetOutputDataRate_When_Enabled(pObj, Odr);
 800399c:	ed97 0a00 	vldr	s0, [r7]
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f000 f84f 	bl	8003a44 <LPS22HB_SetOutputDataRate_When_Enabled>
 80039a6:	4603      	mov	r3, r0
 80039a8:	e005      	b.n	80039b6 <LPS22HB_PRESS_SetOutputDataRate+0x30>
  }
  else
  {
    return LPS22HB_SetOutputDataRate_When_Disabled(pObj, Odr);
 80039aa:	ed97 0a00 	vldr	s0, [r7]
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 f8a0 	bl	8003af4 <LPS22HB_SetOutputDataRate_When_Disabled>
 80039b4:	4603      	mov	r3, r0
  }
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <LPS22HB_PRESS_GetPressure>:
  * @param  pObj the device pObj
  * @param  Value pointer where the pressure value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22HB_PRESS_GetPressure(LPS22HB_Object_t *pObj, float *Value)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b084      	sub	sp, #16
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
 80039c6:	6039      	str	r1, [r7, #0]
  lps22hb_axis1bit32_t data_raw_pressure;

  (void)memset(data_raw_pressure.u8bit, 0x00, sizeof(int32_t));
 80039c8:	f107 030c 	add.w	r3, r7, #12
 80039cc:	2204      	movs	r2, #4
 80039ce:	2100      	movs	r1, #0
 80039d0:	4618      	mov	r0, r3
 80039d2:	f008 fe9b 	bl	800c70c <memset>
  if (lps22hb_pressure_raw_get(&(pObj->Ctx), (uint32_t *)&data_raw_pressure.i32bit) != LPS22HB_OK)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	3320      	adds	r3, #32
 80039da:	f107 020c 	add.w	r2, r7, #12
 80039de:	4611      	mov	r1, r2
 80039e0:	4618      	mov	r0, r3
 80039e2:	f000 faa5 	bl	8003f30 <lps22hb_pressure_raw_get>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <LPS22HB_PRESS_GetPressure+0x34>
  {
    return LPS22HB_ERROR;
 80039ec:	f04f 33ff 	mov.w	r3, #4294967295
 80039f0:	e009      	b.n	8003a06 <LPS22HB_PRESS_GetPressure+0x48>
  }

  *Value = lps22hb_from_lsb_to_hpa(data_raw_pressure.i32bit);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f000 f9cd 	bl	8003d94 <lps22hb_from_lsb_to_hpa>
 80039fa:	eef0 7a40 	vmov.f32	s15, s0
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	edc3 7a00 	vstr	s15, [r3]

  return LPS22HB_OK;
 8003a04:	2300      	movs	r3, #0
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3710      	adds	r7, #16
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <LPS22HB_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LPS22HB_Write_Reg(LPS22HB_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b082      	sub	sp, #8
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
 8003a16:	460b      	mov	r3, r1
 8003a18:	70fb      	strb	r3, [r7, #3]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	70bb      	strb	r3, [r7, #2]
  if (lps22hb_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LPS22HB_OK)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f103 0020 	add.w	r0, r3, #32
 8003a24:	1cba      	adds	r2, r7, #2
 8003a26:	78f9      	ldrb	r1, [r7, #3]
 8003a28:	2301      	movs	r3, #1
 8003a2a:	f000 f99a 	bl	8003d62 <lps22hb_write_reg>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d002      	beq.n	8003a3a <LPS22HB_Write_Reg+0x2c>
  {
    return LPS22HB_ERROR;
 8003a34:	f04f 33ff 	mov.w	r3, #4294967295
 8003a38:	e000      	b.n	8003a3c <LPS22HB_Write_Reg+0x2e>
  }

  return LPS22HB_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <LPS22HB_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LPS22HB_SetOutputDataRate_When_Enabled(LPS22HB_Object_t *pObj, float Odr)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	ed87 0a00 	vstr	s0, [r7]
  lps22hb_odr_t new_odr;

  new_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
            : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 8003a50:	edd7 7a00 	vldr	s15, [r7]
 8003a54:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a60:	d801      	bhi.n	8003a66 <LPS22HB_SetOutputDataRate_When_Enabled+0x22>
 8003a62:	2301      	movs	r3, #1
 8003a64:	e021      	b.n	8003aaa <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 8003a66:	edd7 7a00 	vldr	s15, [r7]
 8003a6a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003a6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a76:	d801      	bhi.n	8003a7c <LPS22HB_SetOutputDataRate_When_Enabled+0x38>
 8003a78:	2302      	movs	r3, #2
 8003a7a:	e016      	b.n	8003aaa <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 8003a7c:	edd7 7a00 	vldr	s15, [r7]
 8003a80:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8003a84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a8c:	d801      	bhi.n	8003a92 <LPS22HB_SetOutputDataRate_When_Enabled+0x4e>
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e00b      	b.n	8003aaa <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 8003a92:	edd7 7a00 	vldr	s15, [r7]
 8003a96:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003af0 <LPS22HB_SetOutputDataRate_When_Enabled+0xac>
 8003a9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aa2:	d801      	bhi.n	8003aa8 <LPS22HB_SetOutputDataRate_When_Enabled+0x64>
 8003aa4:	2304      	movs	r3, #4
 8003aa6:	e000      	b.n	8003aaa <LPS22HB_SetOutputDataRate_When_Enabled+0x66>
 8003aa8:	2305      	movs	r3, #5
  new_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
 8003aaa:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 25.0f) ? LPS22HB_ODR_25_Hz
            : (Odr <= 50.0f) ? LPS22HB_ODR_50_Hz
            :                  LPS22HB_ODR_75_Hz;

  if (lps22hb_data_rate_set(&(pObj->Ctx), new_odr) != LPS22HB_OK)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3320      	adds	r3, #32
 8003ab0:	7bfa      	ldrb	r2, [r7, #15]
 8003ab2:	4611      	mov	r1, r2
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 f9d1 	bl	8003e5c <lps22hb_data_rate_set>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d002      	beq.n	8003ac6 <LPS22HB_SetOutputDataRate_When_Enabled+0x82>
  {
    return LPS22HB_ERROR;
 8003ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac4:	e00f      	b.n	8003ae6 <LPS22HB_SetOutputDataRate_When_Enabled+0xa2>
  }

  if (lps22hb_data_rate_get(&(pObj->Ctx), &pObj->last_odr) != LPS22HB_OK)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f103 0220 	add.w	r2, r3, #32
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	3333      	adds	r3, #51	; 0x33
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	4610      	mov	r0, r2
 8003ad4:	f000 f9e8 	bl	8003ea8 <lps22hb_data_rate_get>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d002      	beq.n	8003ae4 <LPS22HB_SetOutputDataRate_When_Enabled+0xa0>
  {
    return LPS22HB_ERROR;
 8003ade:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae2:	e000      	b.n	8003ae6 <LPS22HB_SetOutputDataRate_When_Enabled+0xa2>
  }

  return LPS22HB_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	42480000 	.word	0x42480000

08003af4 <LPS22HB_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LPS22HB_SetOutputDataRate_When_Disabled(LPS22HB_Object_t *pObj, float Odr)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	ed87 0a00 	vstr	s0, [r7]
  pObj->last_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
                   : (Odr <= 10.0f) ? LPS22HB_ODR_10_Hz
 8003b00:	edd7 7a00 	vldr	s15, [r7]
 8003b04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b10:	d801      	bhi.n	8003b16 <LPS22HB_SetOutputDataRate_When_Disabled+0x22>
 8003b12:	2301      	movs	r3, #1
 8003b14:	e021      	b.n	8003b5a <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 8003b16:	edd7 7a00 	vldr	s15, [r7]
 8003b1a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003b1e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b26:	d801      	bhi.n	8003b2c <LPS22HB_SetOutputDataRate_When_Disabled+0x38>
 8003b28:	2302      	movs	r3, #2
 8003b2a:	e016      	b.n	8003b5a <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 8003b2c:	edd7 7a00 	vldr	s15, [r7]
 8003b30:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8003b34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b3c:	d801      	bhi.n	8003b42 <LPS22HB_SetOutputDataRate_When_Disabled+0x4e>
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e00b      	b.n	8003b5a <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 8003b42:	edd7 7a00 	vldr	s15, [r7]
 8003b46:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003b70 <LPS22HB_SetOutputDataRate_When_Disabled+0x7c>
 8003b4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b52:	d801      	bhi.n	8003b58 <LPS22HB_SetOutputDataRate_When_Disabled+0x64>
 8003b54:	2304      	movs	r3, #4
 8003b56:	e000      	b.n	8003b5a <LPS22HB_SetOutputDataRate_When_Disabled+0x66>
 8003b58:	2305      	movs	r3, #5
  pObj->last_odr = (Odr <=  1.0f) ? LPS22HB_ODR_1_Hz
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	f882 3033 	strb.w	r3, [r2, #51]	; 0x33
                   : (Odr <= 25.0f) ? LPS22HB_ODR_25_Hz
                   : (Odr <= 50.0f) ? LPS22HB_ODR_50_Hz
                   :                  LPS22HB_ODR_75_Hz;

  return LPS22HB_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	42480000 	.word	0x42480000

08003b74 <LPS22HB_Initialize>:
  * @brief  Initialize the LPS22HB sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LPS22HB_Initialize(LPS22HB_Object_t *pObj)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Set Power mode */
  if (lps22hb_low_power_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	3320      	adds	r3, #32
 8003b80:	2101      	movs	r1, #1
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 fa0e 	bl	8003fa4 <lps22hb_low_power_set>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <LPS22HB_Initialize+0x20>
  {
    return LPS22HB_ERROR;
 8003b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b92:	e044      	b.n	8003c1e <LPS22HB_Initialize+0xaa>
  }

  /* Power down the device */
  if (lps22hb_data_rate_set(&(pObj->Ctx), LPS22HB_POWER_DOWN) != LPS22HB_OK)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	3320      	adds	r3, #32
 8003b98:	2100      	movs	r1, #0
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 f95e 	bl	8003e5c <lps22hb_data_rate_set>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d002      	beq.n	8003bac <LPS22HB_Initialize+0x38>
  {
    return LPS22HB_ERROR;
 8003ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8003baa:	e038      	b.n	8003c1e <LPS22HB_Initialize+0xaa>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if (lps22hb_low_pass_filter_mode_set(&(pObj->Ctx), LPS22HB_LPF_ODR_DIV_9) != LPS22HB_OK)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	3320      	adds	r3, #32
 8003bb0:	2102      	movs	r1, #2
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f000 f92c 	bl	8003e10 <lps22hb_low_pass_filter_mode_set>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d002      	beq.n	8003bc4 <LPS22HB_Initialize+0x50>
  {
    return LPS22HB_ERROR;
 8003bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc2:	e02c      	b.n	8003c1e <LPS22HB_Initialize+0xaa>
  }

  if (lps22hb_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3320      	adds	r3, #32
 8003bc8:	2101      	movs	r1, #1
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f000 f8fa 	bl	8003dc4 <lps22hb_block_data_update_set>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d002      	beq.n	8003bdc <LPS22HB_Initialize+0x68>
  {
    return LPS22HB_ERROR;
 8003bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8003bda:	e020      	b.n	8003c1e <LPS22HB_Initialize+0xaa>
  }

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10b      	bne.n	8003bfc <LPS22HB_Initialize+0x88>
  {
    if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_DISABLE) != LPS22HB_OK)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	3320      	adds	r3, #32
 8003be8:	2100      	movs	r1, #0
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fa00 	bl	8003ff0 <lps22hb_auto_add_inc_set>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00e      	beq.n	8003c14 <LPS22HB_Initialize+0xa0>
    {
      return LPS22HB_ERROR;
 8003bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8003bfa:	e010      	b.n	8003c1e <LPS22HB_Initialize+0xaa>
    }
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    if (lps22hb_auto_add_inc_set(&(pObj->Ctx), PROPERTY_ENABLE) != LPS22HB_OK)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	3320      	adds	r3, #32
 8003c00:	2101      	movs	r1, #1
 8003c02:	4618      	mov	r0, r3
 8003c04:	f000 f9f4 	bl	8003ff0 <lps22hb_auto_add_inc_set>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d002      	beq.n	8003c14 <LPS22HB_Initialize+0xa0>
    {
      return LPS22HB_ERROR;
 8003c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c12:	e004      	b.n	8003c1e <LPS22HB_Initialize+0xaa>
    }
  }

  pObj->last_odr = LPS22HB_ODR_25_Hz;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2203      	movs	r2, #3
 8003c18:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  return LPS22HB_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3708      	adds	r7, #8
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}

08003c26 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003c26:	b590      	push	{r4, r7, lr}
 8003c28:	b089      	sub	sp, #36	; 0x24
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	60f8      	str	r0, [r7, #12]
 8003c2e:	607a      	str	r2, [r7, #4]
 8003c30:	461a      	mov	r2, r3
 8003c32:	460b      	mov	r3, r1
 8003c34:	72fb      	strb	r3, [r7, #11]
 8003c36:	4613      	mov	r3, r2
 8003c38:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = LPS22HB_OK;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	61bb      	str	r3, [r7, #24]
  LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d121      	bne.n	8003c8e <ReadRegWrap+0x68>
  {
    for (i = 0; i < Length; i++)
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	83fb      	strh	r3, [r7, #30]
 8003c4e:	e018      	b.n	8003c82 <ReadRegWrap+0x5c>
    {
      ret = pObj->IO.ReadReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	695c      	ldr	r4, [r3, #20]
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	7b1b      	ldrb	r3, [r3, #12]
 8003c58:	b298      	uxth	r0, r3
 8003c5a:	7afb      	ldrb	r3, [r7, #11]
 8003c5c:	b29a      	uxth	r2, r3
 8003c5e:	8bfb      	ldrh	r3, [r7, #30]
 8003c60:	4413      	add	r3, r2
 8003c62:	b299      	uxth	r1, r3
 8003c64:	8bfb      	ldrh	r3, [r7, #30]
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	441a      	add	r2, r3
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	47a0      	blx	r4
 8003c6e:	61b8      	str	r0, [r7, #24]
      if (ret != LPS22HB_OK)
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <ReadRegWrap+0x56>
      {
        return LPS22HB_ERROR;
 8003c76:	f04f 33ff 	mov.w	r3, #4294967295
 8003c7a:	e013      	b.n	8003ca4 <ReadRegWrap+0x7e>
    for (i = 0; i < Length; i++)
 8003c7c:	8bfb      	ldrh	r3, [r7, #30]
 8003c7e:	3301      	adds	r3, #1
 8003c80:	83fb      	strh	r3, [r7, #30]
 8003c82:	8bfa      	ldrh	r2, [r7, #30]
 8003c84:	893b      	ldrh	r3, [r7, #8]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d3e2      	bcc.n	8003c50 <ReadRegWrap+0x2a>
      }
    }

    return ret;
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	e00a      	b.n	8003ca4 <ReadRegWrap+0x7e>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	695c      	ldr	r4, [r3, #20]
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	7b1b      	ldrb	r3, [r3, #12]
 8003c96:	b298      	uxth	r0, r3
 8003c98:	7afb      	ldrb	r3, [r7, #11]
 8003c9a:	b299      	uxth	r1, r3
 8003c9c:	893b      	ldrh	r3, [r7, #8]
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	47a0      	blx	r4
 8003ca2:	4603      	mov	r3, r0
  }
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3724      	adds	r7, #36	; 0x24
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd90      	pop	{r4, r7, pc}

08003cac <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003cac:	b590      	push	{r4, r7, lr}
 8003cae:	b089      	sub	sp, #36	; 0x24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	607a      	str	r2, [r7, #4]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	460b      	mov	r3, r1
 8003cba:	72fb      	strb	r3, [r7, #11]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = LPS22HB_OK;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	61bb      	str	r3, [r7, #24]
  LPS22HB_Object_t *pObj = (LPS22HB_Object_t *)Handle;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LPS22HB_I2C_BUS) /* I2C */
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d121      	bne.n	8003d14 <WriteRegWrap+0x68>
  {
    for (i = 0; i < Length; i++)
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	83fb      	strh	r3, [r7, #30]
 8003cd4:	e018      	b.n	8003d08 <WriteRegWrap+0x5c>
    {
      ret = pObj->IO.WriteReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	691c      	ldr	r4, [r3, #16]
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	7b1b      	ldrb	r3, [r3, #12]
 8003cde:	b298      	uxth	r0, r3
 8003ce0:	7afb      	ldrb	r3, [r7, #11]
 8003ce2:	b29a      	uxth	r2, r3
 8003ce4:	8bfb      	ldrh	r3, [r7, #30]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	b299      	uxth	r1, r3
 8003cea:	8bfb      	ldrh	r3, [r7, #30]
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	441a      	add	r2, r3
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	47a0      	blx	r4
 8003cf4:	61b8      	str	r0, [r7, #24]
      if (ret != LPS22HB_OK)
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d002      	beq.n	8003d02 <WriteRegWrap+0x56>
      {
        return LPS22HB_ERROR;
 8003cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8003d00:	e013      	b.n	8003d2a <WriteRegWrap+0x7e>
    for (i = 0; i < Length; i++)
 8003d02:	8bfb      	ldrh	r3, [r7, #30]
 8003d04:	3301      	adds	r3, #1
 8003d06:	83fb      	strh	r3, [r7, #30]
 8003d08:	8bfa      	ldrh	r2, [r7, #30]
 8003d0a:	893b      	ldrh	r3, [r7, #8]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d3e2      	bcc.n	8003cd6 <WriteRegWrap+0x2a>
      }
    }

    return ret;
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	e00a      	b.n	8003d2a <WriteRegWrap+0x7e>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	691c      	ldr	r4, [r3, #16]
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	7b1b      	ldrb	r3, [r3, #12]
 8003d1c:	b298      	uxth	r0, r3
 8003d1e:	7afb      	ldrb	r3, [r7, #11]
 8003d20:	b299      	uxth	r1, r3
 8003d22:	893b      	ldrh	r3, [r7, #8]
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	47a0      	blx	r4
 8003d28:	4603      	mov	r3, r0
  }
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3724      	adds	r7, #36	; 0x24
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd90      	pop	{r4, r7, pc}

08003d32 <lps22hb_read_reg>:
  *
  */
int32_t lps22hb_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8003d32:	b590      	push	{r4, r7, lr}
 8003d34:	b087      	sub	sp, #28
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	60f8      	str	r0, [r7, #12]
 8003d3a:	607a      	str	r2, [r7, #4]
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	460b      	mov	r3, r1
 8003d40:	72fb      	strb	r3, [r7, #11]
 8003d42:	4613      	mov	r3, r2
 8003d44:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	685c      	ldr	r4, [r3, #4]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	68d8      	ldr	r0, [r3, #12]
 8003d4e:	893b      	ldrh	r3, [r7, #8]
 8003d50:	7af9      	ldrb	r1, [r7, #11]
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	47a0      	blx	r4
 8003d56:	6178      	str	r0, [r7, #20]

  return ret;
 8003d58:	697b      	ldr	r3, [r7, #20]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	371c      	adds	r7, #28
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd90      	pop	{r4, r7, pc}

08003d62 <lps22hb_write_reg>:
  *
  */
int32_t lps22hb_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8003d62:	b590      	push	{r4, r7, lr}
 8003d64:	b087      	sub	sp, #28
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	60f8      	str	r0, [r7, #12]
 8003d6a:	607a      	str	r2, [r7, #4]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	460b      	mov	r3, r1
 8003d70:	72fb      	strb	r3, [r7, #11]
 8003d72:	4613      	mov	r3, r2
 8003d74:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681c      	ldr	r4, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	68d8      	ldr	r0, [r3, #12]
 8003d7e:	893b      	ldrh	r3, [r7, #8]
 8003d80:	7af9      	ldrb	r1, [r7, #11]
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	47a0      	blx	r4
 8003d86:	6178      	str	r0, [r7, #20]

  return ret;
 8003d88:	697b      	ldr	r3, [r7, #20]
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	371c      	adds	r7, #28
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd90      	pop	{r4, r7, pc}
	...

08003d94 <lps22hb_from_lsb_to_hpa>:
  * @{
  *
  */

float_t lps22hb_from_lsb_to_hpa(int32_t lsb)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  return ((float_t)lsb / 1048576.0f);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	ee07 3a90 	vmov	s15, r3
 8003da2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003da6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8003dc0 <lps22hb_from_lsb_to_hpa+0x2c>
 8003daa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003dae:	eef0 7a66 	vmov.f32	s15, s13
}
 8003db2:	eeb0 0a67 	vmov.f32	s0, s15
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	49800000 	.word	0x49800000

08003dc4 <lps22hb_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	460b      	mov	r3, r1
 8003dce:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8003dd0:	f107 0208 	add.w	r2, r7, #8
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	2110      	movs	r1, #16
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7ff ffaa 	bl	8003d32 <lps22hb_read_reg>
 8003dde:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d10f      	bne.n	8003e06 <lps22hb_block_data_update_set+0x42>
  {
    ctrl_reg1.bdu = val;
 8003de6:	78fb      	ldrb	r3, [r7, #3]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	7a3b      	ldrb	r3, [r7, #8]
 8003df0:	f362 0341 	bfi	r3, r2, #1, #1
 8003df4:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8003df6:	f107 0208 	add.w	r2, r7, #8
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	2110      	movs	r1, #16
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7ff ffaf 	bl	8003d62 <lps22hb_write_reg>
 8003e04:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003e06:	68fb      	ldr	r3, [r7, #12]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <lps22hb_low_pass_filter_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_pass_filter_mode_set(stmdev_ctx_t *ctx,
                                         lps22hb_lpfp_t val)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	460b      	mov	r3, r1
 8003e1a:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8003e1c:	f107 0208 	add.w	r2, r7, #8
 8003e20:	2301      	movs	r3, #1
 8003e22:	2110      	movs	r1, #16
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f7ff ff84 	bl	8003d32 <lps22hb_read_reg>
 8003e2a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10f      	bne.n	8003e52 <lps22hb_low_pass_filter_mode_set+0x42>
  {
    ctrl_reg1.lpfp = (uint8_t)val;
 8003e32:	78fb      	ldrb	r3, [r7, #3]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	b2da      	uxtb	r2, r3
 8003e3a:	7a3b      	ldrb	r3, [r7, #8]
 8003e3c:	f362 0383 	bfi	r3, r2, #2, #2
 8003e40:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8003e42:	f107 0208 	add.w	r2, r7, #8
 8003e46:	2301      	movs	r3, #1
 8003e48:	2110      	movs	r1, #16
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f7ff ff89 	bl	8003d62 <lps22hb_write_reg>
 8003e50:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003e52:	68fb      	ldr	r3, [r7, #12]
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <lps22hb_data_rate_set>:
  * @param  val    Change the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_set(stmdev_ctx_t *ctx, lps22hb_odr_t val)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	460b      	mov	r3, r1
 8003e66:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8003e68:	f107 0208 	add.w	r2, r7, #8
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	2110      	movs	r1, #16
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f7ff ff5e 	bl	8003d32 <lps22hb_read_reg>
 8003e76:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10f      	bne.n	8003e9e <lps22hb_data_rate_set+0x42>
  {
    ctrl_reg1.odr = (uint8_t)val;
 8003e7e:	78fb      	ldrb	r3, [r7, #3]
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	b2da      	uxtb	r2, r3
 8003e86:	7a3b      	ldrb	r3, [r7, #8]
 8003e88:	f362 1306 	bfi	r3, r2, #4, #3
 8003e8c:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8003e8e:	f107 0208 	add.w	r2, r7, #8
 8003e92:	2301      	movs	r3, #1
 8003e94:	2110      	movs	r1, #16
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f7ff ff63 	bl	8003d62 <lps22hb_write_reg>
 8003e9c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3710      	adds	r7, #16
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <lps22hb_data_rate_get>:
  * @param  val    Get the values of odr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_data_rate_get(stmdev_ctx_t *ctx, lps22hb_odr_t *val)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
  lps22hb_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8003eb2:	f107 0208 	add.w	r2, r7, #8
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	2110      	movs	r1, #16
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7ff ff39 	bl	8003d32 <lps22hb_read_reg>
 8003ec0:	60f8      	str	r0, [r7, #12]

  switch (ctrl_reg1.odr)
 8003ec2:	7a3b      	ldrb	r3, [r7, #8]
 8003ec4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b05      	cmp	r3, #5
 8003ecc:	d826      	bhi.n	8003f1c <lps22hb_data_rate_get+0x74>
 8003ece:	a201      	add	r2, pc, #4	; (adr r2, 8003ed4 <lps22hb_data_rate_get+0x2c>)
 8003ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ed4:	08003eed 	.word	0x08003eed
 8003ed8:	08003ef5 	.word	0x08003ef5
 8003edc:	08003efd 	.word	0x08003efd
 8003ee0:	08003f05 	.word	0x08003f05
 8003ee4:	08003f0d 	.word	0x08003f0d
 8003ee8:	08003f15 	.word	0x08003f15
  {
    case LPS22HB_POWER_DOWN:
      *val = LPS22HB_POWER_DOWN;
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	701a      	strb	r2, [r3, #0]
      break;
 8003ef2:	e017      	b.n	8003f24 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_1_Hz:
      *val = LPS22HB_ODR_1_Hz;
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	701a      	strb	r2, [r3, #0]
      break;
 8003efa:	e013      	b.n	8003f24 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_10_Hz:
      *val = LPS22HB_ODR_10_Hz;
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	2202      	movs	r2, #2
 8003f00:	701a      	strb	r2, [r3, #0]
      break;
 8003f02:	e00f      	b.n	8003f24 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_25_Hz:
      *val = LPS22HB_ODR_25_Hz;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	2203      	movs	r2, #3
 8003f08:	701a      	strb	r2, [r3, #0]
      break;
 8003f0a:	e00b      	b.n	8003f24 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_50_Hz:
      *val = LPS22HB_ODR_50_Hz;
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	2204      	movs	r2, #4
 8003f10:	701a      	strb	r2, [r3, #0]
      break;
 8003f12:	e007      	b.n	8003f24 <lps22hb_data_rate_get+0x7c>

    case LPS22HB_ODR_75_Hz:
      *val = LPS22HB_ODR_75_Hz;
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	2205      	movs	r2, #5
 8003f18:	701a      	strb	r2, [r3, #0]
      break;
 8003f1a:	e003      	b.n	8003f24 <lps22hb_data_rate_get+0x7c>

    default:
      *val = LPS22HB_ODR_1_Hz;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	701a      	strb	r2, [r3, #0]
      break;
 8003f22:	bf00      	nop
  }

  return ret;
 8003f24:	68fb      	ldr	r3, [r7, #12]
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop

08003f30 <lps22hb_pressure_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  uint8_t reg[3];
  int32_t ret;

  ret =  lps22hb_read_reg(ctx, LPS22HB_PRESS_OUT_XL, reg, 3);
 8003f3a:	f107 0208 	add.w	r2, r7, #8
 8003f3e:	2303      	movs	r3, #3
 8003f40:	2128      	movs	r1, #40	; 0x28
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7ff fef5 	bl	8003d32 <lps22hb_read_reg>
 8003f48:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 8003f4a:	7abb      	ldrb	r3, [r7, #10]
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	021b      	lsls	r3, r3, #8
 8003f58:	7a7a      	ldrb	r2, [r7, #9]
 8003f5a:	441a      	add	r2, r3
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	021b      	lsls	r3, r3, #8
 8003f66:	7a3a      	ldrb	r2, [r7, #8]
 8003f68:	441a      	add	r2, r3
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	021a      	lsls	r2, r3, #8
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	601a      	str	r2, [r3, #0]

  return ret;
 8003f78:	68fb      	ldr	r3, [r7, #12]
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <lps22hb_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b084      	sub	sp, #16
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
 8003f8a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hb_read_reg(ctx, LPS22HB_WHO_AM_I, (uint8_t *) buff, 1);
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	210f      	movs	r1, #15
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7ff fecd 	bl	8003d32 <lps22hb_read_reg>
 8003f98:	60f8      	str	r0, [r7, #12]

  return ret;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <lps22hb_low_power_set>:
  * @param  val    Change the values of lc_en in reg RES_CONF
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_low_power_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	460b      	mov	r3, r1
 8003fae:	70fb      	strb	r3, [r7, #3]
  lps22hb_res_conf_t res_conf;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_RES_CONF, (uint8_t *)&res_conf, 1);
 8003fb0:	f107 0208 	add.w	r2, r7, #8
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	211a      	movs	r1, #26
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f7ff feba 	bl	8003d32 <lps22hb_read_reg>
 8003fbe:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10f      	bne.n	8003fe6 <lps22hb_low_power_set+0x42>
  {
    res_conf.lc_en = val;
 8003fc6:	78fb      	ldrb	r3, [r7, #3]
 8003fc8:	f003 0301 	and.w	r3, r3, #1
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	7a3b      	ldrb	r3, [r7, #8]
 8003fd0:	f362 0300 	bfi	r3, r2, #0, #1
 8003fd4:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_RES_CONF, (uint8_t *)&res_conf, 1);
 8003fd6:	f107 0208 	add.w	r2, r7, #8
 8003fda:	2301      	movs	r3, #1
 8003fdc:	211a      	movs	r1, #26
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7ff febf 	bl	8003d62 <lps22hb_write_reg>
 8003fe4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <lps22hb_auto_add_inc_set>:
  * @param  val    Change the values of if_add_inc in reg CTRL_REG2
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lps22hb_auto_add_inc_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	70fb      	strb	r3, [r7, #3]
  lps22hb_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hb_read_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8003ffc:	f107 0208 	add.w	r2, r7, #8
 8004000:	2301      	movs	r3, #1
 8004002:	2111      	movs	r1, #17
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f7ff fe94 	bl	8003d32 <lps22hb_read_reg>
 800400a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10f      	bne.n	8004032 <lps22hb_auto_add_inc_set+0x42>
  {
    ctrl_reg2.if_add_inc = val;
 8004012:	78fb      	ldrb	r3, [r7, #3]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	b2da      	uxtb	r2, r3
 800401a:	7a3b      	ldrb	r3, [r7, #8]
 800401c:	f362 1304 	bfi	r3, r2, #4, #1
 8004020:	723b      	strb	r3, [r7, #8]
    ret = lps22hb_write_reg(ctx, LPS22HB_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8004022:	f107 0208 	add.w	r2, r7, #8
 8004026:	2301      	movs	r3, #1
 8004028:	2111      	movs	r1, #17
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f7ff fe99 	bl	8003d62 <lps22hb_write_reg>
 8004030:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004032:	68fb      	ldr	r3, [r7, #12]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <LSM6DSL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d103      	bne.n	8004058 <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8004050:	f04f 33ff 	mov.w	r3, #4294967295
 8004054:	60fb      	str	r3, [r7, #12]
 8004056:	e051      	b.n	80040fc <LSM6DSL_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	689a      	ldr	r2, [r3, #8]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	7b1a      	ldrb	r2, [r3, #12]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	695a      	ldr	r2, [r3, #20]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	699a      	ldr	r2, [r3, #24]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a1d      	ldr	r2, [pc, #116]	; (8004108 <LSM6DSL_RegisterBusIO+0xcc>)
 8004094:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a1c      	ldr	r2, [pc, #112]	; (800410c <LSM6DSL_RegisterBusIO+0xd0>)
 800409a:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	69da      	ldr	r2, [r3, #28]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle   = pObj;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init == NULL)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d103      	bne.n	80040ba <LSM6DSL_RegisterBusIO+0x7e>
    {
      ret = LSM6DSL_ERROR;
 80040b2:	f04f 33ff 	mov.w	r3, #4294967295
 80040b6:	60fb      	str	r3, [r7, #12]
 80040b8:	e020      	b.n	80040fc <LSM6DSL_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4798      	blx	r3
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <LSM6DSL_RegisterBusIO+0x92>
    {
      ret = LSM6DSL_ERROR;
 80040c6:	f04f 33ff 	mov.w	r3, #4294967295
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	e016      	b.n	80040fc <LSM6DSL_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d112      	bne.n	80040fc <LSM6DSL_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10d      	bne.n	80040fc <LSM6DSL_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80040e0:	230c      	movs	r3, #12
 80040e2:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 80040e4:	7afb      	ldrb	r3, [r7, #11]
 80040e6:	461a      	mov	r2, r3
 80040e8:	2112      	movs	r1, #18
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 faf3 	bl	80046d6 <LSM6DSL_Write_Reg>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d002      	beq.n	80040fc <LSM6DSL_RegisterBusIO+0xc0>
          {
            ret = LSM6DSL_ERROR;
 80040f6:	f04f 33ff 	mov.w	r3, #4294967295
 80040fa:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80040fc:	68fb      	ldr	r3, [r7, #12]
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	08004c15 	.word	0x08004c15
 800410c:	08004c4b 	.word	0x08004c4b

08004110 <LSM6DSL_Init>:
  * @brief  Initialize the LSM6DSL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	3320      	adds	r3, #32
 800411c:	2101      	movs	r1, #1
 800411e:	4618      	mov	r0, r3
 8004120:	f000 ffbd 	bl	800509e <lsm6dsl_auto_increment_set>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d002      	beq.n	8004130 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 800412a:	f04f 33ff 	mov.w	r3, #4294967295
 800412e:	e054      	b.n	80041da <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	3320      	adds	r3, #32
 8004134:	2101      	movs	r1, #1
 8004136:	4618      	mov	r0, r3
 8004138:	f000 fee4 	bl	8004f04 <lsm6dsl_block_data_update_set>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d002      	beq.n	8004148 <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 8004142:	f04f 33ff 	mov.w	r3, #4294967295
 8004146:	e048      	b.n	80041da <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3320      	adds	r3, #32
 800414c:	2100      	movs	r1, #0
 800414e:	4618      	mov	r0, r3
 8004150:	f001 fa04 	bl	800555c <lsm6dsl_fifo_mode_set>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d002      	beq.n	8004160 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 800415a:	f04f 33ff 	mov.w	r3, #4294967295
 800415e:	e03c      	b.n	80041da <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2204      	movs	r2, #4
 8004164:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	3320      	adds	r3, #32
 800416c:	2100      	movs	r1, #0
 800416e:	4618      	mov	r0, r3
 8004170:	f000 fe14 	bl	8004d9c <lsm6dsl_xl_data_rate_set>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d002      	beq.n	8004180 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 800417a:	f04f 33ff 	mov.w	r3, #4294967295
 800417e:	e02c      	b.n	80041da <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	3320      	adds	r3, #32
 8004184:	2100      	movs	r1, #0
 8004186:	4618      	mov	r0, r3
 8004188:	f000 fdaa 	bl	8004ce0 <lsm6dsl_xl_full_scale_set>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d002      	beq.n	8004198 <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8004192:	f04f 33ff 	mov.w	r3, #4294967295
 8004196:	e020      	b.n	80041da <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2204      	movs	r2, #4
 800419c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	3320      	adds	r3, #32
 80041a4:	2100      	movs	r1, #0
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 fe86 	bl	8004eb8 <lsm6dsl_gy_data_rate_set>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d002      	beq.n	80041b8 <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 80041b2:	f04f 33ff 	mov.w	r3, #4294967295
 80041b6:	e010      	b.n	80041da <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	3320      	adds	r3, #32
 80041bc:	2106      	movs	r1, #6
 80041be:	4618      	mov	r0, r3
 80041c0:	f000 fe12 	bl	8004de8 <lsm6dsl_gy_full_scale_set>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 80041ca:	f04f 33ff 	mov.w	r3, #4294967295
 80041ce:	e004      	b.n	80041da <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return LSM6DSL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <LSM6DSL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b082      	sub	sp, #8
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
 80041ea:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	3320      	adds	r3, #32
 80041f0:	6839      	ldr	r1, [r7, #0]
 80041f2:	4618      	mov	r0, r3
 80041f4:	f000 ff42 	bl	800507c <lsm6dsl_device_id_get>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d002      	beq.n	8004204 <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 80041fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004202:	e000      	b.n	8004206 <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8004204:	2300      	movs	r3, #0
}
 8004206:	4618      	mov	r0, r3
 8004208:	3708      	adds	r7, #8
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}

0800420e <LSM6DSL_ACC_Enable>:
  * @brief  Enable the LSM6DSL accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b082      	sub	sp, #8
 8004212:	af00      	add	r7, sp, #0
 8004214:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800421c:	2b01      	cmp	r3, #1
 800421e:	d101      	bne.n	8004224 <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8004220:	2300      	movs	r3, #0
 8004222:	e014      	b.n	800424e <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f103 0220 	add.w	r2, r3, #32
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8004230:	4619      	mov	r1, r3
 8004232:	4610      	mov	r0, r2
 8004234:	f000 fdb2 	bl	8004d9c <lsm6dsl_xl_data_rate_set>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d002      	beq.n	8004244 <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 800423e:	f04f 33ff 	mov.w	r3, #4294967295
 8004242:	e004      	b.n	800424e <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return LSM6DSL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
	...

08004258 <LSM6DSL_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	3320      	adds	r3, #32
 800426a:	f107 020b 	add.w	r2, r7, #11
 800426e:	4611      	mov	r1, r2
 8004270:	4618      	mov	r0, r3
 8004272:	f000 fd5b 	bl	8004d2c <lsm6dsl_xl_full_scale_get>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d002      	beq.n	8004282 <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 800427c:	f04f 33ff 	mov.w	r3, #4294967295
 8004280:	e023      	b.n	80042ca <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8004282:	7afb      	ldrb	r3, [r7, #11]
 8004284:	2b03      	cmp	r3, #3
 8004286:	d81b      	bhi.n	80042c0 <LSM6DSL_ACC_GetSensitivity+0x68>
 8004288:	a201      	add	r2, pc, #4	; (adr r2, 8004290 <LSM6DSL_ACC_GetSensitivity+0x38>)
 800428a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800428e:	bf00      	nop
 8004290:	080042a1 	.word	0x080042a1
 8004294:	080042b9 	.word	0x080042b9
 8004298:	080042a9 	.word	0x080042a9
 800429c:	080042b1 	.word	0x080042b1
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	4a0c      	ldr	r2, [pc, #48]	; (80042d4 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 80042a4:	601a      	str	r2, [r3, #0]
      break;
 80042a6:	e00f      	b.n	80042c8 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	4a0b      	ldr	r2, [pc, #44]	; (80042d8 <LSM6DSL_ACC_GetSensitivity+0x80>)
 80042ac:	601a      	str	r2, [r3, #0]
      break;
 80042ae:	e00b      	b.n	80042c8 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	4a0a      	ldr	r2, [pc, #40]	; (80042dc <LSM6DSL_ACC_GetSensitivity+0x84>)
 80042b4:	601a      	str	r2, [r3, #0]
      break;
 80042b6:	e007      	b.n	80042c8 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	4a09      	ldr	r2, [pc, #36]	; (80042e0 <LSM6DSL_ACC_GetSensitivity+0x88>)
 80042bc:	601a      	str	r2, [r3, #0]
      break;
 80042be:	e003      	b.n	80042c8 <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 80042c0:	f04f 33ff 	mov.w	r3, #4294967295
 80042c4:	60fb      	str	r3, [r7, #12]
      break;
 80042c6:	bf00      	nop
  }

  return ret;
 80042c8:	68fb      	ldr	r3, [r7, #12]
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	3d79db23 	.word	0x3d79db23
 80042d8:	3df9db23 	.word	0x3df9db23
 80042dc:	3e79db23 	.word	0x3e79db23
 80042e0:	3ef9db23 	.word	0x3ef9db23

080042e4 <LSM6DSL_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d106      	bne.n	8004308 <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 80042fa:	ed97 0a00 	vldr	s0, [r7]
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 fa6c 	bl	80047dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8004304:	4603      	mov	r3, r0
 8004306:	e005      	b.n	8004314 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8004308:	ed97 0a00 	vldr	s0, [r7]
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 faf1 	bl	80048f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8004312:	4603      	mov	r3, r0
  }
}
 8004314:	4618      	mov	r0, r3
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <LSM6DSL_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b02      	cmp	r3, #2
 800432a:	dd0b      	ble.n	8004344 <LSM6DSL_ACC_SetFullScale+0x28>
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	2b04      	cmp	r3, #4
 8004330:	dd06      	ble.n	8004340 <LSM6DSL_ACC_SetFullScale+0x24>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b08      	cmp	r3, #8
 8004336:	dc01      	bgt.n	800433c <LSM6DSL_ACC_SetFullScale+0x20>
 8004338:	2303      	movs	r3, #3
 800433a:	e004      	b.n	8004346 <LSM6DSL_ACC_SetFullScale+0x2a>
 800433c:	2301      	movs	r3, #1
 800433e:	e002      	b.n	8004346 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004340:	2302      	movs	r3, #2
 8004342:	e000      	b.n	8004346 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004344:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8004346:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	3320      	adds	r3, #32
 800434c:	7bfa      	ldrb	r2, [r7, #15]
 800434e:	4611      	mov	r1, r2
 8004350:	4618      	mov	r0, r3
 8004352:	f000 fcc5 	bl	8004ce0 <lsm6dsl_xl_full_scale_set>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d002      	beq.n	8004362 <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 800435c:	f04f 33ff 	mov.w	r3, #4294967295
 8004360:	e000      	b.n	8004364 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <LSM6DSL_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	3320      	adds	r3, #32
 800437a:	f107 0208 	add.w	r2, r7, #8
 800437e:	4611      	mov	r1, r2
 8004380:	4618      	mov	r0, r3
 8004382:	f000 fe30 	bl	8004fe6 <lsm6dsl_acceleration_raw_get>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d002      	beq.n	8004392 <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 800438c:	f04f 33ff 	mov.w	r3, #4294967295
 8004390:	e00c      	b.n	80043ac <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004392:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800439a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80043a2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <LSM6DSL_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 80043be:	f04f 0300 	mov.w	r3, #0
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	3320      	adds	r3, #32
 80043c8:	f107 0210 	add.w	r2, r7, #16
 80043cc:	4611      	mov	r1, r2
 80043ce:	4618      	mov	r0, r3
 80043d0:	f000 fe09 	bl	8004fe6 <lsm6dsl_acceleration_raw_get>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 80043da:	f04f 33ff 	mov.w	r3, #4294967295
 80043de:	e03c      	b.n	800445a <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80043e0:	f107 030c 	add.w	r3, r7, #12
 80043e4:	4619      	mov	r1, r3
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f7ff ff36 	bl	8004258 <LSM6DSL_ACC_GetSensitivity>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 80043f2:	f04f 33ff 	mov.w	r3, #4294967295
 80043f6:	e030      	b.n	800445a <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80043f8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80043fc:	ee07 3a90 	vmov	s15, r3
 8004400:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004404:	edd7 7a03 	vldr	s15, [r7, #12]
 8004408:	ee67 7a27 	vmul.f32	s15, s14, s15
 800440c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004410:	ee17 2a90 	vmov	r2, s15
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8004418:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800441c:	ee07 3a90 	vmov	s15, r3
 8004420:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004424:	edd7 7a03 	vldr	s15, [r7, #12]
 8004428:	ee67 7a27 	vmul.f32	s15, s14, s15
 800442c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004430:	ee17 2a90 	vmov	r2, s15
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8004438:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800443c:	ee07 3a90 	vmov	s15, r3
 8004440:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004444:	edd7 7a03 	vldr	s15, [r7, #12]
 8004448:	ee67 7a27 	vmul.f32	s15, s14, s15
 800444c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004450:	ee17 2a90 	vmov	r2, s15
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3718      	adds	r7, #24
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <LSM6DSL_GYRO_Enable>:
  * @brief  Enable the LSM6DSL gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_GYRO_Enable(LSM6DSL_Object_t *pObj)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	b082      	sub	sp, #8
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004470:	2b01      	cmp	r3, #1
 8004472:	d101      	bne.n	8004478 <LSM6DSL_GYRO_Enable+0x16>
  {
    return LSM6DSL_OK;
 8004474:	2300      	movs	r3, #0
 8004476:	e014      	b.n	80044a2 <LSM6DSL_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSL_OK)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f103 0220 	add.w	r2, r3, #32
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004484:	4619      	mov	r1, r3
 8004486:	4610      	mov	r0, r2
 8004488:	f000 fd16 	bl	8004eb8 <lsm6dsl_gy_data_rate_set>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d002      	beq.n	8004498 <LSM6DSL_GYRO_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8004492:	f04f 33ff 	mov.w	r3, #4294967295
 8004496:	e004      	b.n	80044a2 <LSM6DSL_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

  return LSM6DSL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
	...

080044ac <LSM6DSL_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_GYRO_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80044b6:	2300      	movs	r3, #0
 80044b8:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	3320      	adds	r3, #32
 80044be:	f107 020b 	add.w	r2, r7, #11
 80044c2:	4611      	mov	r1, r2
 80044c4:	4618      	mov	r0, r3
 80044c6:	f000 fcb5 	bl	8004e34 <lsm6dsl_gy_full_scale_get>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d002      	beq.n	80044d6 <LSM6DSL_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 80044d0:	f04f 33ff 	mov.w	r3, #4294967295
 80044d4:	e02d      	b.n	8004532 <LSM6DSL_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 80044d6:	7afb      	ldrb	r3, [r7, #11]
 80044d8:	2b06      	cmp	r3, #6
 80044da:	d825      	bhi.n	8004528 <LSM6DSL_GYRO_GetSensitivity+0x7c>
 80044dc:	a201      	add	r2, pc, #4	; (adr r2, 80044e4 <LSM6DSL_GYRO_GetSensitivity+0x38>)
 80044de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e2:	bf00      	nop
 80044e4:	08004509 	.word	0x08004509
 80044e8:	08004501 	.word	0x08004501
 80044ec:	08004511 	.word	0x08004511
 80044f0:	08004529 	.word	0x08004529
 80044f4:	08004519 	.word	0x08004519
 80044f8:	08004529 	.word	0x08004529
 80044fc:	08004521 	.word	0x08004521
  {
    case LSM6DSL_125dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_125DPS;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	4a0e      	ldr	r2, [pc, #56]	; (800453c <LSM6DSL_GYRO_GetSensitivity+0x90>)
 8004504:	601a      	str	r2, [r3, #0]
      break;
 8004506:	e013      	b.n	8004530 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_250dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_250DPS;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	4a0d      	ldr	r2, [pc, #52]	; (8004540 <LSM6DSL_GYRO_GetSensitivity+0x94>)
 800450c:	601a      	str	r2, [r3, #0]
      break;
 800450e:	e00f      	b.n	8004530 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_500dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_500DPS;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	4a0c      	ldr	r2, [pc, #48]	; (8004544 <LSM6DSL_GYRO_GetSensitivity+0x98>)
 8004514:	601a      	str	r2, [r3, #0]
      break;
 8004516:	e00b      	b.n	8004530 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_1000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_1000DPS;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	4a0b      	ldr	r2, [pc, #44]	; (8004548 <LSM6DSL_GYRO_GetSensitivity+0x9c>)
 800451c:	601a      	str	r2, [r3, #0]
      break;
 800451e:	e007      	b.n	8004530 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_2000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_2000DPS;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	4a0a      	ldr	r2, [pc, #40]	; (800454c <LSM6DSL_GYRO_GetSensitivity+0xa0>)
 8004524:	601a      	str	r2, [r3, #0]
      break;
 8004526:	e003      	b.n	8004530 <LSM6DSL_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSL_ERROR;
 8004528:	f04f 33ff 	mov.w	r3, #4294967295
 800452c:	60fb      	str	r3, [r7, #12]
      break;
 800452e:	bf00      	nop
  }

  return ret;
 8004530:	68fb      	ldr	r3, [r7, #12]
}
 8004532:	4618      	mov	r0, r3
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	408c0000 	.word	0x408c0000
 8004540:	410c0000 	.word	0x410c0000
 8004544:	418c0000 	.word	0x418c0000
 8004548:	420c0000 	.word	0x420c0000
 800454c:	428c0000 	.word	0x428c0000

08004550 <LSM6DSL_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_GYRO_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004562:	2b01      	cmp	r3, #1
 8004564:	d106      	bne.n	8004574 <LSM6DSL_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8004566:	ed97 0a00 	vldr	s0, [r7]
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 fa44 	bl	80049f8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>
 8004570:	4603      	mov	r3, r0
 8004572:	e005      	b.n	8004580 <LSM6DSL_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8004574:	ed97 0a00 	vldr	s0, [r7]
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 fac9 	bl	8004b10 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>
 800457e:	4603      	mov	r3, r0
  }
}
 8004580:	4618      	mov	r0, r3
 8004582:	3708      	adds	r7, #8
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <LSM6DSL_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_GYRO_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
           : (FullScale <= 250)  ? LSM6DSL_250dps
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	2b7d      	cmp	r3, #125	; 0x7d
 8004596:	dd12      	ble.n	80045be <LSM6DSL_GYRO_SetFullScale+0x36>
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	2bfa      	cmp	r3, #250	; 0xfa
 800459c:	dd0d      	ble.n	80045ba <LSM6DSL_GYRO_SetFullScale+0x32>
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80045a4:	dd07      	ble.n	80045b6 <LSM6DSL_GYRO_SetFullScale+0x2e>
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80045ac:	dc01      	bgt.n	80045b2 <LSM6DSL_GYRO_SetFullScale+0x2a>
 80045ae:	2304      	movs	r3, #4
 80045b0:	e006      	b.n	80045c0 <LSM6DSL_GYRO_SetFullScale+0x38>
 80045b2:	2306      	movs	r3, #6
 80045b4:	e004      	b.n	80045c0 <LSM6DSL_GYRO_SetFullScale+0x38>
 80045b6:	2302      	movs	r3, #2
 80045b8:	e002      	b.n	80045c0 <LSM6DSL_GYRO_SetFullScale+0x38>
 80045ba:	2300      	movs	r3, #0
 80045bc:	e000      	b.n	80045c0 <LSM6DSL_GYRO_SetFullScale+0x38>
 80045be:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
 80045c0:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSL_500dps
           : (FullScale <= 1000) ? LSM6DSL_1000dps
           :                       LSM6DSL_2000dps;

  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	3320      	adds	r3, #32
 80045c6:	7bfa      	ldrb	r2, [r7, #15]
 80045c8:	4611      	mov	r1, r2
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fc0c 	bl	8004de8 <lsm6dsl_gy_full_scale_set>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d002      	beq.n	80045dc <LSM6DSL_GYRO_SetFullScale+0x54>
  {
    return LSM6DSL_ERROR;
 80045d6:	f04f 33ff 	mov.w	r3, #4294967295
 80045da:	e000      	b.n	80045de <LSM6DSL_GYRO_SetFullScale+0x56>
  }

  return LSM6DSL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <LSM6DSL_GYRO_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_GYRO_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 80045e6:	b580      	push	{r7, lr}
 80045e8:	b084      	sub	sp, #16
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
 80045ee:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	3320      	adds	r3, #32
 80045f4:	f107 0208 	add.w	r2, r7, #8
 80045f8:	4611      	mov	r1, r2
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 fca8 	bl	8004f50 <lsm6dsl_angular_rate_raw_get>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <LSM6DSL_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8004606:	f04f 33ff 	mov.w	r3, #4294967295
 800460a:	e00c      	b.n	8004626 <LSM6DSL_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 800460c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004614:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 800461c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <LSM6DSL_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_GYRO_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *AngularRate)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b086      	sub	sp, #24
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3320      	adds	r3, #32
 800463c:	f107 0210 	add.w	r2, r7, #16
 8004640:	4611      	mov	r1, r2
 8004642:	4618      	mov	r0, r3
 8004644:	f000 fc84 	bl	8004f50 <lsm6dsl_angular_rate_raw_get>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d002      	beq.n	8004654 <LSM6DSL_GYRO_GetAxes+0x26>
  {
    return LSM6DSL_ERROR;
 800464e:	f04f 33ff 	mov.w	r3, #4294967295
 8004652:	e03c      	b.n	80046ce <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8004654:	f107 030c 	add.w	r3, r7, #12
 8004658:	4619      	mov	r1, r3
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7ff ff26 	bl	80044ac <LSM6DSL_GYRO_GetSensitivity>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d002      	beq.n	800466c <LSM6DSL_GYRO_GetAxes+0x3e>
  {
    return LSM6DSL_ERROR;
 8004666:	f04f 33ff 	mov.w	r3, #4294967295
 800466a:	e030      	b.n	80046ce <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 800466c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004670:	ee07 3a90 	vmov	s15, r3
 8004674:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004678:	edd7 7a03 	vldr	s15, [r7, #12]
 800467c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004680:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004684:	ee17 2a90 	vmov	r2, s15
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800468c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004690:	ee07 3a90 	vmov	s15, r3
 8004694:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004698:	edd7 7a03 	vldr	s15, [r7, #12]
 800469c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046a4:	ee17 2a90 	vmov	r2, s15
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80046ac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80046b0:	ee07 3a90 	vmov	s15, r3
 80046b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80046b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80046bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046c4:	ee17 2a90 	vmov	r2, s15
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <LSM6DSL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b082      	sub	sp, #8
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
 80046de:	460b      	mov	r3, r1
 80046e0:	70fb      	strb	r3, [r7, #3]
 80046e2:	4613      	mov	r3, r2
 80046e4:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f103 0020 	add.w	r0, r3, #32
 80046ec:	1cba      	adds	r2, r7, #2
 80046ee:	78f9      	ldrb	r1, [r7, #3]
 80046f0:	2301      	movs	r3, #1
 80046f2:	f000 fadd 	bl	8004cb0 <lsm6dsl_write_reg>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d002      	beq.n	8004702 <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 80046fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004700:	e000      	b.n	8004704 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	4618      	mov	r0, r3
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <LSM6DSL_ACC_Set_INT1_DRDY>:
  * @param  pObj the device pObj
  * @param  Val the value of int1_drdy_xl in reg INT1_CTRL
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Set_INT1_DRDY(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	460b      	mov	r3, r1
 8004716:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_int1_route_t reg;

  if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &reg) != LSM6DSL_OK)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	3320      	adds	r3, #32
 800471c:	f107 020c 	add.w	r2, r7, #12
 8004720:	4611      	mov	r1, r2
 8004722:	4618      	mov	r0, r3
 8004724:	f000 fe44 	bl	80053b0 <lsm6dsl_pin_int1_route_get>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <LSM6DSL_ACC_Set_INT1_DRDY+0x28>
  {
    return LSM6DSL_ERROR;
 800472e:	f04f 33ff 	mov.w	r3, #4294967295
 8004732:	e01b      	b.n	800476c <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  if (Val <= 1)
 8004734:	78fb      	ldrb	r3, [r7, #3]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d811      	bhi.n	800475e <LSM6DSL_ACC_Set_INT1_DRDY+0x52>
  {
    reg.int1_drdy_xl = Val;
 800473a:	78fb      	ldrb	r3, [r7, #3]
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	b2da      	uxtb	r2, r3
 8004742:	7b3b      	ldrb	r3, [r7, #12]
 8004744:	f362 0300 	bfi	r3, r2, #0, #1
 8004748:	733b      	strb	r3, [r7, #12]
  else
  {
    return LSM6DSL_ERROR;
  }

  if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	3320      	adds	r3, #32
 800474e:	68f9      	ldr	r1, [r7, #12]
 8004750:	4618      	mov	r0, r3
 8004752:	f000 fcca 	bl	80050ea <lsm6dsl_pin_int1_route_set>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d006      	beq.n	800476a <LSM6DSL_ACC_Set_INT1_DRDY+0x5e>
 800475c:	e002      	b.n	8004764 <LSM6DSL_ACC_Set_INT1_DRDY+0x58>
    return LSM6DSL_ERROR;
 800475e:	f04f 33ff 	mov.w	r3, #4294967295
 8004762:	e003      	b.n	800476c <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  {
    return LSM6DSL_ERROR;
 8004764:	f04f 33ff 	mov.w	r3, #4294967295
 8004768:	e000      	b.n	800476c <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  return LSM6DSL_OK;
 800476a:	2300      	movs	r3, #0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <LSM6DSL_GYRO_Set_INT1_DRDY>:
  * @param  pObj the device pObj
  * @param  Val the value of int1_drdy_g in reg INT1_CTRL
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_GYRO_Set_INT1_DRDY(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	460b      	mov	r3, r1
 800477e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_int1_route_t reg;

  if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &reg) != LSM6DSL_OK)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	3320      	adds	r3, #32
 8004784:	f107 020c 	add.w	r2, r7, #12
 8004788:	4611      	mov	r1, r2
 800478a:	4618      	mov	r0, r3
 800478c:	f000 fe10 	bl	80053b0 <lsm6dsl_pin_int1_route_get>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d002      	beq.n	800479c <LSM6DSL_GYRO_Set_INT1_DRDY+0x28>
  {
    return LSM6DSL_ERROR;
 8004796:	f04f 33ff 	mov.w	r3, #4294967295
 800479a:	e01b      	b.n	80047d4 <LSM6DSL_GYRO_Set_INT1_DRDY+0x60>
  }

  if (Val <= 1)
 800479c:	78fb      	ldrb	r3, [r7, #3]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d811      	bhi.n	80047c6 <LSM6DSL_GYRO_Set_INT1_DRDY+0x52>
  {
    reg.int1_drdy_g = Val;
 80047a2:	78fb      	ldrb	r3, [r7, #3]
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	7b3b      	ldrb	r3, [r7, #12]
 80047ac:	f362 0341 	bfi	r3, r2, #1, #1
 80047b0:	733b      	strb	r3, [r7, #12]
  else
  {
    return LSM6DSL_ERROR;
  }

  if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	3320      	adds	r3, #32
 80047b6:	68f9      	ldr	r1, [r7, #12]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 fc96 	bl	80050ea <lsm6dsl_pin_int1_route_set>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d006      	beq.n	80047d2 <LSM6DSL_GYRO_Set_INT1_DRDY+0x5e>
 80047c4:	e002      	b.n	80047cc <LSM6DSL_GYRO_Set_INT1_DRDY+0x58>
    return LSM6DSL_ERROR;
 80047c6:	f04f 33ff 	mov.w	r3, #4294967295
 80047ca:	e003      	b.n	80047d4 <LSM6DSL_GYRO_Set_INT1_DRDY+0x60>
  {
    return LSM6DSL_ERROR;
 80047cc:	f04f 33ff 	mov.w	r3, #4294967295
 80047d0:	e000      	b.n	80047d4 <LSM6DSL_GYRO_Set_INT1_DRDY+0x60>
  }

  return LSM6DSL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 80047e8:	edd7 7a00 	vldr	s15, [r7]
 80047ec:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80047f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047f8:	d801      	bhi.n	80047fe <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 80047fa:	2301      	movs	r3, #1
 80047fc:	e058      	b.n	80048b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80047fe:	edd7 7a00 	vldr	s15, [r7]
 8004802:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8004806:	eef4 7ac7 	vcmpe.f32	s15, s14
 800480a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800480e:	d801      	bhi.n	8004814 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8004810:	2302      	movs	r3, #2
 8004812:	e04d      	b.n	80048b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004814:	edd7 7a00 	vldr	s15, [r7]
 8004818:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80048d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 800481c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004824:	d801      	bhi.n	800482a <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8004826:	2303      	movs	r3, #3
 8004828:	e042      	b.n	80048b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800482a:	edd7 7a00 	vldr	s15, [r7]
 800482e:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80048dc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 8004832:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800483a:	d801      	bhi.n	8004840 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 800483c:	2304      	movs	r3, #4
 800483e:	e037      	b.n	80048b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004840:	edd7 7a00 	vldr	s15, [r7]
 8004844:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80048e0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 8004848:	eef4 7ac7 	vcmpe.f32	s15, s14
 800484c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004850:	d801      	bhi.n	8004856 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8004852:	2305      	movs	r3, #5
 8004854:	e02c      	b.n	80048b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004856:	edd7 7a00 	vldr	s15, [r7]
 800485a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80048e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 800485e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004866:	d801      	bhi.n	800486c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 8004868:	2306      	movs	r3, #6
 800486a:	e021      	b.n	80048b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800486c:	edd7 7a00 	vldr	s15, [r7]
 8004870:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80048e8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 8004874:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800487c:	d801      	bhi.n	8004882 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 800487e:	2307      	movs	r3, #7
 8004880:	e016      	b.n	80048b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004882:	edd7 7a00 	vldr	s15, [r7]
 8004886:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80048ec <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 800488a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800488e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004892:	d801      	bhi.n	8004898 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8004894:	2308      	movs	r3, #8
 8004896:	e00b      	b.n	80048b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004898:	edd7 7a00 	vldr	s15, [r7]
 800489c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80048f0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 80048a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a8:	d801      	bhi.n	80048ae <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 80048aa:	2309      	movs	r3, #9
 80048ac:	e000      	b.n	80048b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80048ae:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80048b0:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
            : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
            :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	3320      	adds	r3, #32
 80048b6:	7bfa      	ldrb	r2, [r7, #15]
 80048b8:	4611      	mov	r1, r2
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 fa6e 	bl	8004d9c <lsm6dsl_xl_data_rate_set>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d002      	beq.n	80048cc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 80048c6:	f04f 33ff 	mov.w	r3, #4294967295
 80048ca:	e000      	b.n	80048ce <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	42500000 	.word	0x42500000
 80048dc:	42d00000 	.word	0x42d00000
 80048e0:	43500000 	.word	0x43500000
 80048e4:	43d00000 	.word	0x43d00000
 80048e8:	44504000 	.word	0x44504000
 80048ec:	44cf8000 	.word	0x44cf8000
 80048f0:	45502000 	.word	0x45502000

080048f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                  : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8004900:	edd7 7a00 	vldr	s15, [r7]
 8004904:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800490c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004910:	d801      	bhi.n	8004916 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 8004912:	2301      	movs	r3, #1
 8004914:	e058      	b.n	80049c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004916:	edd7 7a00 	vldr	s15, [r7]
 800491a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800491e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004926:	d801      	bhi.n	800492c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 8004928:	2302      	movs	r3, #2
 800492a:	e04d      	b.n	80049c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800492c:	edd7 7a00 	vldr	s15, [r7]
 8004930:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80049dc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8004934:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800493c:	d801      	bhi.n	8004942 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 800493e:	2303      	movs	r3, #3
 8004940:	e042      	b.n	80049c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004942:	edd7 7a00 	vldr	s15, [r7]
 8004946:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80049e0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 800494a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800494e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004952:	d801      	bhi.n	8004958 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 8004954:	2304      	movs	r3, #4
 8004956:	e037      	b.n	80049c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004958:	edd7 7a00 	vldr	s15, [r7]
 800495c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80049e4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8004960:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004968:	d801      	bhi.n	800496e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 800496a:	2305      	movs	r3, #5
 800496c:	e02c      	b.n	80049c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800496e:	edd7 7a00 	vldr	s15, [r7]
 8004972:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80049e8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 8004976:	eef4 7ac7 	vcmpe.f32	s15, s14
 800497a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800497e:	d801      	bhi.n	8004984 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 8004980:	2306      	movs	r3, #6
 8004982:	e021      	b.n	80049c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004984:	edd7 7a00 	vldr	s15, [r7]
 8004988:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80049ec <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 800498c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004994:	d801      	bhi.n	800499a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8004996:	2307      	movs	r3, #7
 8004998:	e016      	b.n	80049c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800499a:	edd7 7a00 	vldr	s15, [r7]
 800499e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80049f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 80049a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049aa:	d801      	bhi.n	80049b0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 80049ac:	2308      	movs	r3, #8
 80049ae:	e00b      	b.n	80049c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80049b0:	edd7 7a00 	vldr	s15, [r7]
 80049b4:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80049f4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 80049b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c0:	d801      	bhi.n	80049c6 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 80049c2:	2309      	movs	r3, #9
 80049c4:	e000      	b.n	80049c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80049c6:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	f882 3033 	strb.w	r3, [r2, #51]	; 0x33
                  : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                  : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                  : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                  :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	42500000 	.word	0x42500000
 80049e0:	42d00000 	.word	0x42d00000
 80049e4:	43500000 	.word	0x43500000
 80049e8:	43d00000 	.word	0x43d00000
 80049ec:	44504000 	.word	0x44504000
 80049f0:	44cf8000 	.word	0x44cf8000
 80049f4:	45502000 	.word	0x45502000

080049f8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8004a04:	edd7 7a00 	vldr	s15, [r7]
 8004a08:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004a0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a14:	d801      	bhi.n	8004a1a <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8004a16:	2301      	movs	r3, #1
 8004a18:	e058      	b.n	8004acc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004a1a:	edd7 7a00 	vldr	s15, [r7]
 8004a1e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8004a22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a2a:	d801      	bhi.n	8004a30 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8004a2c:	2302      	movs	r3, #2
 8004a2e:	e04d      	b.n	8004acc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004a30:	edd7 7a00 	vldr	s15, [r7]
 8004a34:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004af4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8004a38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a40:	d801      	bhi.n	8004a46 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8004a42:	2303      	movs	r3, #3
 8004a44:	e042      	b.n	8004acc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004a46:	edd7 7a00 	vldr	s15, [r7]
 8004a4a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8004af8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x100>
 8004a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a56:	d801      	bhi.n	8004a5c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8004a58:	2304      	movs	r3, #4
 8004a5a:	e037      	b.n	8004acc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004a5c:	edd7 7a00 	vldr	s15, [r7]
 8004a60:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004afc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8004a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a6c:	d801      	bhi.n	8004a72 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8004a6e:	2305      	movs	r3, #5
 8004a70:	e02c      	b.n	8004acc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004a72:	edd7 7a00 	vldr	s15, [r7]
 8004a76:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004b00 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x108>
 8004a7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a82:	d801      	bhi.n	8004a88 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8004a84:	2306      	movs	r3, #6
 8004a86:	e021      	b.n	8004acc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004a88:	edd7 7a00 	vldr	s15, [r7]
 8004a8c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004b04 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8004a90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a98:	d801      	bhi.n	8004a9e <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8004a9a:	2307      	movs	r3, #7
 8004a9c:	e016      	b.n	8004acc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004a9e:	edd7 7a00 	vldr	s15, [r7]
 8004aa2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004b08 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8004aa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aae:	d801      	bhi.n	8004ab4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8004ab0:	2308      	movs	r3, #8
 8004ab2:	e00b      	b.n	8004acc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004ab4:	edd7 7a00 	vldr	s15, [r7]
 8004ab8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004b0c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8004abc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ac4:	d801      	bhi.n	8004aca <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8004ac6:	2309      	movs	r3, #9
 8004ac8:	e000      	b.n	8004acc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004aca:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8004acc:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
            : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
            :                    LSM6DSL_GY_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	3320      	adds	r3, #32
 8004ad2:	7bfa      	ldrb	r2, [r7, #15]
 8004ad4:	4611      	mov	r1, r2
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f000 f9ee 	bl	8004eb8 <lsm6dsl_gy_data_rate_set>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d002      	beq.n	8004ae8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8004ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ae6:	e000      	b.n	8004aea <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	42500000 	.word	0x42500000
 8004af8:	42d00000 	.word	0x42d00000
 8004afc:	43500000 	.word	0x43500000
 8004b00:	43d00000 	.word	0x43d00000
 8004b04:	44504000 	.word	0x44504000
 8004b08:	44cf8000 	.word	0x44cf8000
 8004b0c:	45502000 	.word	0x45502000

08004b10 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8004b1c:	edd7 7a00 	vldr	s15, [r7]
 8004b20:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004b24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b2c:	d801      	bhi.n	8004b32 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e058      	b.n	8004be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004b32:	edd7 7a00 	vldr	s15, [r7]
 8004b36:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8004b3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b42:	d801      	bhi.n	8004b48 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8004b44:	2302      	movs	r3, #2
 8004b46:	e04d      	b.n	8004be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004b48:	edd7 7a00 	vldr	s15, [r7]
 8004b4c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004bf8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8004b50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b58:	d801      	bhi.n	8004b5e <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e042      	b.n	8004be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004b5e:	edd7 7a00 	vldr	s15, [r7]
 8004b62:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004bfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8004b66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b6e:	d801      	bhi.n	8004b74 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8004b70:	2304      	movs	r3, #4
 8004b72:	e037      	b.n	8004be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004b74:	edd7 7a00 	vldr	s15, [r7]
 8004b78:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8004c00 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 8004b7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b84:	d801      	bhi.n	8004b8a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8004b86:	2305      	movs	r3, #5
 8004b88:	e02c      	b.n	8004be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004b8a:	edd7 7a00 	vldr	s15, [r7]
 8004b8e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004c04 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8004b92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b9a:	d801      	bhi.n	8004ba0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8004b9c:	2306      	movs	r3, #6
 8004b9e:	e021      	b.n	8004be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004ba0:	edd7 7a00 	vldr	s15, [r7]
 8004ba4:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004c08 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8004ba8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bb0:	d801      	bhi.n	8004bb6 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8004bb2:	2307      	movs	r3, #7
 8004bb4:	e016      	b.n	8004be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004bb6:	edd7 7a00 	vldr	s15, [r7]
 8004bba:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004c0c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8004bbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bc6:	d801      	bhi.n	8004bcc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8004bc8:	2308      	movs	r3, #8
 8004bca:	e00b      	b.n	8004be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004bcc:	edd7 7a00 	vldr	s15, [r7]
 8004bd0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004c10 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8004bd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bdc:	d801      	bhi.n	8004be2 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8004bde:	2309      	movs	r3, #9
 8004be0:	e000      	b.n	8004be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004be2:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
                   : (Odr <=  833.0f) ? LSM6DSL_GY_ODR_833Hz
                   : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
                   : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
                   :                    LSM6DSL_GY_ODR_6k66Hz;

  return LSM6DSL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	42500000 	.word	0x42500000
 8004bfc:	42d00000 	.word	0x42d00000
 8004c00:	43500000 	.word	0x43500000
 8004c04:	43d00000 	.word	0x43d00000
 8004c08:	44504000 	.word	0x44504000
 8004c0c:	44cf8000 	.word	0x44cf8000
 8004c10:	45502000 	.word	0x45502000

08004c14 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004c14:	b590      	push	{r4, r7, lr}
 8004c16:	b087      	sub	sp, #28
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	607a      	str	r2, [r7, #4]
 8004c1e:	461a      	mov	r2, r3
 8004c20:	460b      	mov	r3, r1
 8004c22:	72fb      	strb	r3, [r7, #11]
 8004c24:	4613      	mov	r3, r2
 8004c26:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	695c      	ldr	r4, [r3, #20]
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	7b1b      	ldrb	r3, [r3, #12]
 8004c34:	b298      	uxth	r0, r3
 8004c36:	7afb      	ldrb	r3, [r7, #11]
 8004c38:	b299      	uxth	r1, r3
 8004c3a:	893b      	ldrh	r3, [r7, #8]
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	47a0      	blx	r4
 8004c40:	4603      	mov	r3, r0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	371c      	adds	r7, #28
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd90      	pop	{r4, r7, pc}

08004c4a <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004c4a:	b590      	push	{r4, r7, lr}
 8004c4c:	b087      	sub	sp, #28
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	60f8      	str	r0, [r7, #12]
 8004c52:	607a      	str	r2, [r7, #4]
 8004c54:	461a      	mov	r2, r3
 8004c56:	460b      	mov	r3, r1
 8004c58:	72fb      	strb	r3, [r7, #11]
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	691c      	ldr	r4, [r3, #16]
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	7b1b      	ldrb	r3, [r3, #12]
 8004c6a:	b298      	uxth	r0, r3
 8004c6c:	7afb      	ldrb	r3, [r7, #11]
 8004c6e:	b299      	uxth	r1, r3
 8004c70:	893b      	ldrh	r3, [r7, #8]
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	47a0      	blx	r4
 8004c76:	4603      	mov	r3, r0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	371c      	adds	r7, #28
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd90      	pop	{r4, r7, pc}

08004c80 <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8004c80:	b590      	push	{r4, r7, lr}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	607a      	str	r2, [r7, #4]
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	72fb      	strb	r3, [r7, #11]
 8004c90:	4613      	mov	r3, r2
 8004c92:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	685c      	ldr	r4, [r3, #4]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	68d8      	ldr	r0, [r3, #12]
 8004c9c:	893b      	ldrh	r3, [r7, #8]
 8004c9e:	7af9      	ldrb	r1, [r7, #11]
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	47a0      	blx	r4
 8004ca4:	6178      	str	r0, [r7, #20]

  return ret;
 8004ca6:	697b      	ldr	r3, [r7, #20]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	371c      	adds	r7, #28
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd90      	pop	{r4, r7, pc}

08004cb0 <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8004cb0:	b590      	push	{r4, r7, lr}
 8004cb2:	b087      	sub	sp, #28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	607a      	str	r2, [r7, #4]
 8004cba:	461a      	mov	r2, r3
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	72fb      	strb	r3, [r7, #11]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681c      	ldr	r4, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	68d8      	ldr	r0, [r3, #12]
 8004ccc:	893b      	ldrh	r3, [r7, #8]
 8004cce:	7af9      	ldrb	r1, [r7, #11]
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	47a0      	blx	r4
 8004cd4:	6178      	str	r0, [r7, #20]

  return ret;
 8004cd6:	697b      	ldr	r3, [r7, #20]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	371c      	adds	r7, #28
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd90      	pop	{r4, r7, pc}

08004ce0 <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004cec:	f107 0208 	add.w	r2, r7, #8
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	2110      	movs	r1, #16
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f7ff ffc3 	bl	8004c80 <lsm6dsl_read_reg>
 8004cfa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10f      	bne.n	8004d22 <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 8004d02:	78fb      	ldrb	r3, [r7, #3]
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	b2da      	uxtb	r2, r3
 8004d0a:	7a3b      	ldrb	r3, [r7, #8]
 8004d0c:	f362 0383 	bfi	r3, r2, #2, #2
 8004d10:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004d12:	f107 0208 	add.w	r2, r7, #8
 8004d16:	2301      	movs	r3, #1
 8004d18:	2110      	movs	r1, #16
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7ff ffc8 	bl	8004cb0 <lsm6dsl_write_reg>
 8004d20:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004d22:	68fb      	ldr	r3, [r7, #12]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <lsm6dsl_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t *val)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004d36:	f107 0208 	add.w	r2, r7, #8
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	2110      	movs	r1, #16
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7ff ff9e 	bl	8004c80 <lsm6dsl_read_reg>
 8004d44:	60f8      	str	r0, [r7, #12]

  switch (ctrl1_xl.fs_xl)
 8004d46:	7a3b      	ldrb	r3, [r7, #8]
 8004d48:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	2b03      	cmp	r3, #3
 8004d50:	d81a      	bhi.n	8004d88 <lsm6dsl_xl_full_scale_get+0x5c>
 8004d52:	a201      	add	r2, pc, #4	; (adr r2, 8004d58 <lsm6dsl_xl_full_scale_get+0x2c>)
 8004d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d58:	08004d69 	.word	0x08004d69
 8004d5c:	08004d71 	.word	0x08004d71
 8004d60:	08004d79 	.word	0x08004d79
 8004d64:	08004d81 	.word	0x08004d81
  {
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	701a      	strb	r2, [r3, #0]
      break;
 8004d6e:	e00f      	b.n	8004d90 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	2201      	movs	r2, #1
 8004d74:	701a      	strb	r2, [r3, #0]
      break;
 8004d76:	e00b      	b.n	8004d90 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	701a      	strb	r2, [r3, #0]
      break;
 8004d7e:	e007      	b.n	8004d90 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	2203      	movs	r2, #3
 8004d84:	701a      	strb	r2, [r3, #0]
      break;
 8004d86:	e003      	b.n	8004d90 <lsm6dsl_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSL_XL_FS_ND;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	2204      	movs	r2, #4
 8004d8c:	701a      	strb	r2, [r3, #0]
      break;
 8004d8e:	bf00      	nop
  }

  return ret;
 8004d90:	68fb      	ldr	r3, [r7, #12]
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3710      	adds	r7, #16
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop

08004d9c <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	460b      	mov	r3, r1
 8004da6:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004da8:	f107 0208 	add.w	r2, r7, #8
 8004dac:	2301      	movs	r3, #1
 8004dae:	2110      	movs	r1, #16
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f7ff ff65 	bl	8004c80 <lsm6dsl_read_reg>
 8004db6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d10f      	bne.n	8004dde <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 8004dbe:	78fb      	ldrb	r3, [r7, #3]
 8004dc0:	f003 030f 	and.w	r3, r3, #15
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	7a3b      	ldrb	r3, [r7, #8]
 8004dc8:	f362 1307 	bfi	r3, r2, #4, #4
 8004dcc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004dce:	f107 0208 	add.w	r2, r7, #8
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	2110      	movs	r1, #16
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f7ff ff6a 	bl	8004cb0 <lsm6dsl_write_reg>
 8004ddc:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004dde:	68fb      	ldr	r3, [r7, #12]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	460b      	mov	r3, r1
 8004df2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004df4:	f107 0208 	add.w	r2, r7, #8
 8004df8:	2301      	movs	r3, #1
 8004dfa:	2111      	movs	r1, #17
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7ff ff3f 	bl	8004c80 <lsm6dsl_read_reg>
 8004e02:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d10f      	bne.n	8004e2a <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 8004e0a:	78fb      	ldrb	r3, [r7, #3]
 8004e0c:	f003 0307 	and.w	r3, r3, #7
 8004e10:	b2da      	uxtb	r2, r3
 8004e12:	7a3b      	ldrb	r3, [r7, #8]
 8004e14:	f362 0343 	bfi	r3, r2, #1, #3
 8004e18:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004e1a:	f107 0208 	add.w	r2, r7, #8
 8004e1e:	2301      	movs	r3, #1
 8004e20:	2111      	movs	r1, #17
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f7ff ff44 	bl	8004cb0 <lsm6dsl_write_reg>
 8004e28:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <lsm6dsl_gy_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t *val)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004e3e:	f107 0208 	add.w	r2, r7, #8
 8004e42:	2301      	movs	r3, #1
 8004e44:	2111      	movs	r1, #17
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7ff ff1a 	bl	8004c80 <lsm6dsl_read_reg>
 8004e4c:	60f8      	str	r0, [r7, #12]

  switch (ctrl2_g.fs_g)
 8004e4e:	7a3b      	ldrb	r3, [r7, #8]
 8004e50:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b06      	cmp	r3, #6
 8004e58:	d824      	bhi.n	8004ea4 <lsm6dsl_gy_full_scale_get+0x70>
 8004e5a:	a201      	add	r2, pc, #4	; (adr r2, 8004e60 <lsm6dsl_gy_full_scale_get+0x2c>)
 8004e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e60:	08004e7d 	.word	0x08004e7d
 8004e64:	08004e85 	.word	0x08004e85
 8004e68:	08004e8d 	.word	0x08004e8d
 8004e6c:	08004ea5 	.word	0x08004ea5
 8004e70:	08004e95 	.word	0x08004e95
 8004e74:	08004ea5 	.word	0x08004ea5
 8004e78:	08004e9d 	.word	0x08004e9d
  {
    case LSM6DSL_250dps:
      *val = LSM6DSL_250dps;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	701a      	strb	r2, [r3, #0]
      break;
 8004e82:	e013      	b.n	8004eac <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_125dps:
      *val = LSM6DSL_125dps;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	2201      	movs	r2, #1
 8004e88:	701a      	strb	r2, [r3, #0]
      break;
 8004e8a:	e00f      	b.n	8004eac <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_500dps:
      *val = LSM6DSL_500dps;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	2202      	movs	r2, #2
 8004e90:	701a      	strb	r2, [r3, #0]
      break;
 8004e92:	e00b      	b.n	8004eac <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_1000dps:
      *val = LSM6DSL_1000dps;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	2204      	movs	r2, #4
 8004e98:	701a      	strb	r2, [r3, #0]
      break;
 8004e9a:	e007      	b.n	8004eac <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_2000dps:
      *val = LSM6DSL_2000dps;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	2206      	movs	r2, #6
 8004ea0:	701a      	strb	r2, [r3, #0]
      break;
 8004ea2:	e003      	b.n	8004eac <lsm6dsl_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSL_GY_FS_ND;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2207      	movs	r2, #7
 8004ea8:	701a      	strb	r2, [r3, #0]
      break;
 8004eaa:	bf00      	nop
  }

  return ret;
 8004eac:	68fb      	ldr	r3, [r7, #12]
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop

08004eb8 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004ec4:	f107 0208 	add.w	r2, r7, #8
 8004ec8:	2301      	movs	r3, #1
 8004eca:	2111      	movs	r1, #17
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f7ff fed7 	bl	8004c80 <lsm6dsl_read_reg>
 8004ed2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10f      	bne.n	8004efa <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 8004eda:	78fb      	ldrb	r3, [r7, #3]
 8004edc:	f003 030f 	and.w	r3, r3, #15
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	7a3b      	ldrb	r3, [r7, #8]
 8004ee4:	f362 1307 	bfi	r3, r2, #4, #4
 8004ee8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004eea:	f107 0208 	add.w	r2, r7, #8
 8004eee:	2301      	movs	r3, #1
 8004ef0:	2111      	movs	r1, #17
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f7ff fedc 	bl	8004cb0 <lsm6dsl_write_reg>
 8004ef8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004efa:	68fb      	ldr	r3, [r7, #12]
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8004f10:	f107 0208 	add.w	r2, r7, #8
 8004f14:	2301      	movs	r3, #1
 8004f16:	2112      	movs	r1, #18
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f7ff feb1 	bl	8004c80 <lsm6dsl_read_reg>
 8004f1e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10f      	bne.n	8004f46 <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 8004f26:	78fb      	ldrb	r3, [r7, #3]
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	b2da      	uxtb	r2, r3
 8004f2e:	7a3b      	ldrb	r3, [r7, #8]
 8004f30:	f362 1386 	bfi	r3, r2, #6, #1
 8004f34:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8004f36:	f107 0208 	add.w	r2, r7, #8
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	2112      	movs	r1, #18
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f7ff feb6 	bl	8004cb0 <lsm6dsl_write_reg>
 8004f44:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004f46:	68fb      	ldr	r3, [r7, #12]
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3710      	adds	r7, #16
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8004f5a:	f107 020c 	add.w	r2, r7, #12
 8004f5e:	2306      	movs	r3, #6
 8004f60:	2122      	movs	r1, #34	; 0x22
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7ff fe8c 	bl	8004c80 <lsm6dsl_read_reg>
 8004f68:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004f6a:	7b7b      	ldrb	r3, [r7, #13]
 8004f6c:	b21a      	sxth	r2, r3
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	021b      	lsls	r3, r3, #8
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	7b3b      	ldrb	r3, [r7, #12]
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	4413      	add	r3, r2
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	b21a      	sxth	r2, r3
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004f8c:	7bfa      	ldrb	r2, [r7, #15]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	3302      	adds	r3, #2
 8004f92:	b212      	sxth	r2, r2
 8004f94:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	3302      	adds	r3, #2
 8004f9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	021b      	lsls	r3, r3, #8
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	7bbb      	ldrb	r3, [r7, #14]
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	4413      	add	r3, r2
 8004faa:	b29a      	uxth	r2, r3
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	3302      	adds	r3, #2
 8004fb0:	b212      	sxth	r2, r2
 8004fb2:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8004fb4:	7c7a      	ldrb	r2, [r7, #17]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	3304      	adds	r3, #4
 8004fba:	b212      	sxth	r2, r2
 8004fbc:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	3304      	adds	r3, #4
 8004fc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	021b      	lsls	r3, r3, #8
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	7c3b      	ldrb	r3, [r7, #16]
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	4413      	add	r3, r2
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	3304      	adds	r3, #4
 8004fd8:	b212      	sxth	r2, r2
 8004fda:	801a      	strh	r2, [r3, #0]

  return ret;
 8004fdc:	697b      	ldr	r3, [r7, #20]
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3718      	adds	r7, #24
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b086      	sub	sp, #24
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
 8004fee:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8004ff0:	f107 020c 	add.w	r2, r7, #12
 8004ff4:	2306      	movs	r3, #6
 8004ff6:	2128      	movs	r1, #40	; 0x28
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f7ff fe41 	bl	8004c80 <lsm6dsl_read_reg>
 8004ffe:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8005000:	7b7b      	ldrb	r3, [r7, #13]
 8005002:	b21a      	sxth	r2, r3
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800500e:	b29b      	uxth	r3, r3
 8005010:	021b      	lsls	r3, r3, #8
 8005012:	b29a      	uxth	r2, r3
 8005014:	7b3b      	ldrb	r3, [r7, #12]
 8005016:	b29b      	uxth	r3, r3
 8005018:	4413      	add	r3, r2
 800501a:	b29b      	uxth	r3, r3
 800501c:	b21a      	sxth	r2, r3
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005022:	7bfa      	ldrb	r2, [r7, #15]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	3302      	adds	r3, #2
 8005028:	b212      	sxth	r2, r2
 800502a:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	3302      	adds	r3, #2
 8005030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005034:	b29b      	uxth	r3, r3
 8005036:	021b      	lsls	r3, r3, #8
 8005038:	b29a      	uxth	r2, r3
 800503a:	7bbb      	ldrb	r3, [r7, #14]
 800503c:	b29b      	uxth	r3, r3
 800503e:	4413      	add	r3, r2
 8005040:	b29a      	uxth	r2, r3
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	3302      	adds	r3, #2
 8005046:	b212      	sxth	r2, r2
 8005048:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800504a:	7c7a      	ldrb	r2, [r7, #17]
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	3304      	adds	r3, #4
 8005050:	b212      	sxth	r2, r2
 8005052:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	3304      	adds	r3, #4
 8005058:	f9b3 3000 	ldrsh.w	r3, [r3]
 800505c:	b29b      	uxth	r3, r3
 800505e:	021b      	lsls	r3, r3, #8
 8005060:	b29a      	uxth	r2, r3
 8005062:	7c3b      	ldrb	r3, [r7, #16]
 8005064:	b29b      	uxth	r3, r3
 8005066:	4413      	add	r3, r2
 8005068:	b29a      	uxth	r2, r3
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	3304      	adds	r3, #4
 800506e:	b212      	sxth	r2, r2
 8005070:	801a      	strh	r2, [r3, #0]

  return ret;
 8005072:	697b      	ldr	r3, [r7, #20]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3718      	adds	r7, #24
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8005086:	2301      	movs	r3, #1
 8005088:	683a      	ldr	r2, [r7, #0]
 800508a:	210f      	movs	r1, #15
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f7ff fdf7 	bl	8004c80 <lsm6dsl_read_reg>
 8005092:	60f8      	str	r0, [r7, #12]

  return ret;
 8005094:	68fb      	ldr	r3, [r7, #12]
}
 8005096:	4618      	mov	r0, r3
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b084      	sub	sp, #16
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
 80050a6:	460b      	mov	r3, r1
 80050a8:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80050aa:	f107 0208 	add.w	r2, r7, #8
 80050ae:	2301      	movs	r3, #1
 80050b0:	2112      	movs	r1, #18
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f7ff fde4 	bl	8004c80 <lsm6dsl_read_reg>
 80050b8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d10f      	bne.n	80050e0 <lsm6dsl_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = val;
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	7a3b      	ldrb	r3, [r7, #8]
 80050ca:	f362 0382 	bfi	r3, r2, #2, #1
 80050ce:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80050d0:	f107 0208 	add.w	r2, r7, #8
 80050d4:	2301      	movs	r3, #1
 80050d6:	2112      	movs	r1, #18
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f7ff fde9 	bl	8004cb0 <lsm6dsl_write_reg>
 80050de:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80050e0:	68fb      	ldr	r3, [r7, #12]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <lsm6dsl_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_set(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t val)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b08a      	sub	sp, #40	; 0x28
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
 80050f2:	6039      	str	r1, [r7, #0]
  lsm6dsl_md2_cfg_t md2_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_tap_cfg_t tap_cfg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 80050f4:	f107 021c 	add.w	r2, r7, #28
 80050f8:	2301      	movs	r3, #1
 80050fa:	210d      	movs	r1, #13
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f7ff fdbf 	bl	8004c80 <lsm6dsl_read_reg>
 8005102:	6278      	str	r0, [r7, #36]	; 0x24

  if (ret == 0)
 8005104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005106:	2b00      	cmp	r3, #0
 8005108:	d147      	bne.n	800519a <lsm6dsl_pin_int1_route_set+0xb0>
  {
    int1_ctrl.int1_drdy_xl        = val.int1_drdy_xl;
 800510a:	783b      	ldrb	r3, [r7, #0]
 800510c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005110:	b2da      	uxtb	r2, r3
 8005112:	7f3b      	ldrb	r3, [r7, #28]
 8005114:	f362 0300 	bfi	r3, r2, #0, #1
 8005118:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_drdy_g         = val.int1_drdy_g;
 800511a:	783b      	ldrb	r3, [r7, #0]
 800511c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005120:	b2da      	uxtb	r2, r3
 8005122:	7f3b      	ldrb	r3, [r7, #28]
 8005124:	f362 0341 	bfi	r3, r2, #1, #1
 8005128:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_boot           = val.int1_boot;
 800512a:	783b      	ldrb	r3, [r7, #0]
 800512c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005130:	b2da      	uxtb	r2, r3
 8005132:	7f3b      	ldrb	r3, [r7, #28]
 8005134:	f362 0382 	bfi	r3, r2, #2, #1
 8005138:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fth            = val.int1_fth;
 800513a:	783b      	ldrb	r3, [r7, #0]
 800513c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005140:	b2da      	uxtb	r2, r3
 8005142:	7f3b      	ldrb	r3, [r7, #28]
 8005144:	f362 03c3 	bfi	r3, r2, #3, #1
 8005148:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fifo_ovr       = val.int1_fifo_ovr;
 800514a:	783b      	ldrb	r3, [r7, #0]
 800514c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005150:	b2da      	uxtb	r2, r3
 8005152:	7f3b      	ldrb	r3, [r7, #28]
 8005154:	f362 1304 	bfi	r3, r2, #4, #1
 8005158:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_full_flag      = val.int1_full_flag;
 800515a:	783b      	ldrb	r3, [r7, #0]
 800515c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005160:	b2da      	uxtb	r2, r3
 8005162:	7f3b      	ldrb	r3, [r7, #28]
 8005164:	f362 1345 	bfi	r3, r2, #5, #1
 8005168:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_sign_mot       = val.int1_sign_mot;
 800516a:	783b      	ldrb	r3, [r7, #0]
 800516c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005170:	b2da      	uxtb	r2, r3
 8005172:	7f3b      	ldrb	r3, [r7, #28]
 8005174:	f362 1386 	bfi	r3, r2, #6, #1
 8005178:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_step_detector  = val.int1_step_detector;
 800517a:	783b      	ldrb	r3, [r7, #0]
 800517c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005180:	b2da      	uxtb	r2, r3
 8005182:	7f3b      	ldrb	r3, [r7, #28]
 8005184:	f362 13c7 	bfi	r3, r2, #7, #1
 8005188:	773b      	strb	r3, [r7, #28]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 800518a:	f107 021c 	add.w	r2, r7, #28
 800518e:	2301      	movs	r3, #1
 8005190:	210d      	movs	r1, #13
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7ff fd8c 	bl	8004cb0 <lsm6dsl_write_reg>
 8005198:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 800519a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519c:	2b00      	cmp	r3, #0
 800519e:	d107      	bne.n	80051b0 <lsm6dsl_pin_int1_route_set+0xc6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 80051a0:	f107 0218 	add.w	r2, r7, #24
 80051a4:	2301      	movs	r3, #1
 80051a6:	215e      	movs	r1, #94	; 0x5e
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f7ff fd69 	bl	8004c80 <lsm6dsl_read_reg>
 80051ae:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 80051b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d107      	bne.n	80051c6 <lsm6dsl_pin_int1_route_set+0xdc>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 80051b6:	f107 0214 	add.w	r2, r7, #20
 80051ba:	2301      	movs	r3, #1
 80051bc:	215f      	movs	r1, #95	; 0x5f
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7ff fd5e 	bl	8004c80 <lsm6dsl_read_reg>
 80051c4:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 80051c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d147      	bne.n	800525c <lsm6dsl_pin_int1_route_set+0x172>
  {
    md1_cfg.int1_timer           = val.int1_timer;
 80051cc:	787b      	ldrb	r3, [r7, #1]
 80051ce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80051d2:	b2da      	uxtb	r2, r3
 80051d4:	7e3b      	ldrb	r3, [r7, #24]
 80051d6:	f362 0300 	bfi	r3, r2, #0, #1
 80051da:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_tilt            = val.int1_tilt;
 80051dc:	787b      	ldrb	r3, [r7, #1]
 80051de:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80051e2:	b2da      	uxtb	r2, r3
 80051e4:	7e3b      	ldrb	r3, [r7, #24]
 80051e6:	f362 0341 	bfi	r3, r2, #1, #1
 80051ea:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_6d              = val.int1_6d;
 80051ec:	787b      	ldrb	r3, [r7, #1]
 80051ee:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80051f2:	b2da      	uxtb	r2, r3
 80051f4:	7e3b      	ldrb	r3, [r7, #24]
 80051f6:	f362 0382 	bfi	r3, r2, #2, #1
 80051fa:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_double_tap      = val.int1_double_tap;
 80051fc:	787b      	ldrb	r3, [r7, #1]
 80051fe:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005202:	b2da      	uxtb	r2, r3
 8005204:	7e3b      	ldrb	r3, [r7, #24]
 8005206:	f362 03c3 	bfi	r3, r2, #3, #1
 800520a:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_ff              = val.int1_ff;
 800520c:	787b      	ldrb	r3, [r7, #1]
 800520e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005212:	b2da      	uxtb	r2, r3
 8005214:	7e3b      	ldrb	r3, [r7, #24]
 8005216:	f362 1304 	bfi	r3, r2, #4, #1
 800521a:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_wu              = val.int1_wu;
 800521c:	787b      	ldrb	r3, [r7, #1]
 800521e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005222:	b2da      	uxtb	r2, r3
 8005224:	7e3b      	ldrb	r3, [r7, #24]
 8005226:	f362 1345 	bfi	r3, r2, #5, #1
 800522a:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_single_tap      = val.int1_single_tap;
 800522c:	787b      	ldrb	r3, [r7, #1]
 800522e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005232:	b2da      	uxtb	r2, r3
 8005234:	7e3b      	ldrb	r3, [r7, #24]
 8005236:	f362 1386 	bfi	r3, r2, #6, #1
 800523a:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_inact_state     = val.int1_inact_state;
 800523c:	787b      	ldrb	r3, [r7, #1]
 800523e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005242:	b2da      	uxtb	r2, r3
 8005244:	7e3b      	ldrb	r3, [r7, #24]
 8005246:	f362 13c7 	bfi	r3, r2, #7, #1
 800524a:	763b      	strb	r3, [r7, #24]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 800524c:	f107 0218 	add.w	r2, r7, #24
 8005250:	2301      	movs	r3, #1
 8005252:	215e      	movs	r1, #94	; 0x5e
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f7ff fd2b 	bl	8004cb0 <lsm6dsl_write_reg>
 800525a:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 800525c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525e:	2b00      	cmp	r3, #0
 8005260:	d107      	bne.n	8005272 <lsm6dsl_pin_int1_route_set+0x188>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8005262:	f107 0210 	add.w	r2, r7, #16
 8005266:	2301      	movs	r3, #1
 8005268:	2113      	movs	r1, #19
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7ff fd08 	bl	8004c80 <lsm6dsl_read_reg>
 8005270:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 8005272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005274:	2b00      	cmp	r3, #0
 8005276:	d10f      	bne.n	8005298 <lsm6dsl_pin_int1_route_set+0x1ae>
  {
    ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 8005278:	78bb      	ldrb	r3, [r7, #2]
 800527a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800527e:	b2da      	uxtb	r2, r3
 8005280:	7c3b      	ldrb	r3, [r7, #16]
 8005282:	f362 1304 	bfi	r3, r2, #4, #1
 8005286:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8005288:	f107 0210 	add.w	r2, r7, #16
 800528c:	2301      	movs	r3, #1
 800528e:	2113      	movs	r1, #19
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f7ff fd0d 	bl	8004cb0 <lsm6dsl_write_reg>
 8005296:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0)
 8005298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529a:	2b00      	cmp	r3, #0
 800529c:	d107      	bne.n	80052ae <lsm6dsl_pin_int1_route_set+0x1c4>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 800529e:	f107 0220 	add.w	r2, r7, #32
 80052a2:	2301      	movs	r3, #1
 80052a4:	211a      	movs	r1, #26
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f7ff fcea 	bl	8004c80 <lsm6dsl_read_reg>
 80052ac:	6278      	str	r0, [r7, #36]	; 0x24
                           (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 80052ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d111      	bne.n	80052d8 <lsm6dsl_pin_int1_route_set+0x1ee>
  {
    master_config.drdy_on_int1   = val.den_drdy_int1;
 80052b4:	78bb      	ldrb	r3, [r7, #2]
 80052b6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80052c0:	f362 13c7 	bfi	r3, r2, #7, #1
 80052c4:	f887 3020 	strb.w	r3, [r7, #32]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 80052c8:	f107 0220 	add.w	r2, r7, #32
 80052cc:	2301      	movs	r3, #1
 80052ce:	211a      	movs	r1, #26
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f7ff fced 	bl	8004cb0 <lsm6dsl_write_reg>
 80052d6:	6278      	str	r0, [r7, #36]	; 0x24
                            (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 80052d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d158      	bne.n	8005390 <lsm6dsl_pin_int1_route_set+0x2a6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 80052de:	f107 020c 	add.w	r2, r7, #12
 80052e2:	2301      	movs	r3, #1
 80052e4:	2158      	movs	r1, #88	; 0x58
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f7ff fcca 	bl	8004c80 <lsm6dsl_read_reg>
 80052ec:	6278      	str	r0, [r7, #36]	; 0x24

    if ((val.int1_6d != 0x00U) ||
 80052ee:	787b      	ldrb	r3, [r7, #1]
 80052f0:	f003 0304 	and.w	r3, r3, #4
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d141      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_ff != 0x00U) ||
 80052fa:	787b      	ldrb	r3, [r7, #1]
 80052fc:	f003 0310 	and.w	r3, r3, #16
 8005300:	b2db      	uxtb	r3, r3
    if ((val.int1_6d != 0x00U) ||
 8005302:	2b00      	cmp	r3, #0
 8005304:	d13b      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_wu != 0x00U) ||
 8005306:	787b      	ldrb	r3, [r7, #1]
 8005308:	f003 0320 	and.w	r3, r3, #32
 800530c:	b2db      	uxtb	r3, r3
        (val.int1_ff != 0x00U) ||
 800530e:	2b00      	cmp	r3, #0
 8005310:	d135      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_single_tap != 0x00U) ||
 8005312:	787b      	ldrb	r3, [r7, #1]
 8005314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005318:	b2db      	uxtb	r3, r3
        (val.int1_wu != 0x00U) ||
 800531a:	2b00      	cmp	r3, #0
 800531c:	d12f      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_double_tap != 0x00U) ||
 800531e:	787b      	ldrb	r3, [r7, #1]
 8005320:	f003 0308 	and.w	r3, r3, #8
 8005324:	b2db      	uxtb	r3, r3
        (val.int1_single_tap != 0x00U) ||
 8005326:	2b00      	cmp	r3, #0
 8005328:	d129      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_inact_state != 0x00U) ||
 800532a:	787b      	ldrb	r3, [r7, #1]
 800532c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005330:	b2db      	uxtb	r3, r3
        (val.int1_double_tap != 0x00U) ||
 8005332:	2b00      	cmp	r3, #0
 8005334:	d123      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_6d != 0x00U) ||
 8005336:	7d3b      	ldrb	r3, [r7, #20]
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	b2db      	uxtb	r3, r3
        (val.int1_inact_state != 0x00U) ||
 800533e:	2b00      	cmp	r3, #0
 8005340:	d11d      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_ff != 0x00U) ||
 8005342:	7d3b      	ldrb	r3, [r7, #20]
 8005344:	f003 0310 	and.w	r3, r3, #16
 8005348:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_6d != 0x00U) ||
 800534a:	2b00      	cmp	r3, #0
 800534c:	d117      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_wu != 0x00U) ||
 800534e:	7d3b      	ldrb	r3, [r7, #20]
 8005350:	f003 0320 	and.w	r3, r3, #32
 8005354:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_ff != 0x00U) ||
 8005356:	2b00      	cmp	r3, #0
 8005358:	d111      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_single_tap != 0x00U) ||
 800535a:	7d3b      	ldrb	r3, [r7, #20]
 800535c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005360:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_wu != 0x00U) ||
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10b      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_double_tap != 0x00U) ||
 8005366:	7d3b      	ldrb	r3, [r7, #20]
 8005368:	f003 0308 	and.w	r3, r3, #8
 800536c:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_single_tap != 0x00U) ||
 800536e:	2b00      	cmp	r3, #0
 8005370:	d105      	bne.n	800537e <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_inact_state != 0x00U))
 8005372:	7d3b      	ldrb	r3, [r7, #20]
 8005374:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005378:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_double_tap != 0x00U) ||
 800537a:	2b00      	cmp	r3, #0
 800537c:	d004      	beq.n	8005388 <lsm6dsl_pin_int1_route_set+0x29e>
    {
      tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 800537e:	7b3b      	ldrb	r3, [r7, #12]
 8005380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005384:	733b      	strb	r3, [r7, #12]
 8005386:	e003      	b.n	8005390 <lsm6dsl_pin_int1_route_set+0x2a6>
    }

    else
    {
      tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 8005388:	7b3b      	ldrb	r3, [r7, #12]
 800538a:	f36f 13c7 	bfc	r3, #7, #1
 800538e:	733b      	strb	r3, [r7, #12]
    }
  }

  if (ret == 0)
 8005390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005392:	2b00      	cmp	r3, #0
 8005394:	d107      	bne.n	80053a6 <lsm6dsl_pin_int1_route_set+0x2bc>
  {
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 8005396:	f107 020c 	add.w	r2, r7, #12
 800539a:	2301      	movs	r3, #1
 800539c:	2158      	movs	r1, #88	; 0x58
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7ff fc86 	bl	8004cb0 <lsm6dsl_write_reg>
 80053a4:	6278      	str	r0, [r7, #36]	; 0x24
  }

  return ret;
 80053a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3728      	adds	r7, #40	; 0x28
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <lsm6dsl_pin_int1_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_get(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t *val)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b088      	sub	sp, #32
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  lsm6dsl_int1_ctrl_t int1_ctrl;
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 80053ba:	f107 0214 	add.w	r2, r7, #20
 80053be:	2301      	movs	r3, #1
 80053c0:	210d      	movs	r1, #13
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7ff fc5c 	bl	8004c80 <lsm6dsl_read_reg>
 80053c8:	61f8      	str	r0, [r7, #28]

  if (ret == 0)
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	f040 80c0 	bne.w	8005552 <lsm6dsl_pin_int1_route_get+0x1a2>
  {
    val->int1_drdy_xl       = int1_ctrl.int1_drdy_xl;
 80053d2:	7d3b      	ldrb	r3, [r7, #20]
 80053d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80053d8:	b2d9      	uxtb	r1, r3
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	7813      	ldrb	r3, [r2, #0]
 80053de:	f361 0300 	bfi	r3, r1, #0, #1
 80053e2:	7013      	strb	r3, [r2, #0]
    val->int1_drdy_g        = int1_ctrl.int1_drdy_g;
 80053e4:	7d3b      	ldrb	r3, [r7, #20]
 80053e6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80053ea:	b2d9      	uxtb	r1, r3
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	7813      	ldrb	r3, [r2, #0]
 80053f0:	f361 0341 	bfi	r3, r1, #1, #1
 80053f4:	7013      	strb	r3, [r2, #0]
    val->int1_boot          = int1_ctrl.int1_boot;
 80053f6:	7d3b      	ldrb	r3, [r7, #20]
 80053f8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80053fc:	b2d9      	uxtb	r1, r3
 80053fe:	683a      	ldr	r2, [r7, #0]
 8005400:	7813      	ldrb	r3, [r2, #0]
 8005402:	f361 0382 	bfi	r3, r1, #2, #1
 8005406:	7013      	strb	r3, [r2, #0]
    val->int1_fth           = int1_ctrl.int1_fth;
 8005408:	7d3b      	ldrb	r3, [r7, #20]
 800540a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800540e:	b2d9      	uxtb	r1, r3
 8005410:	683a      	ldr	r2, [r7, #0]
 8005412:	7813      	ldrb	r3, [r2, #0]
 8005414:	f361 03c3 	bfi	r3, r1, #3, #1
 8005418:	7013      	strb	r3, [r2, #0]
    val->int1_fifo_ovr      = int1_ctrl.int1_fifo_ovr;
 800541a:	7d3b      	ldrb	r3, [r7, #20]
 800541c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005420:	b2d9      	uxtb	r1, r3
 8005422:	683a      	ldr	r2, [r7, #0]
 8005424:	7813      	ldrb	r3, [r2, #0]
 8005426:	f361 1304 	bfi	r3, r1, #4, #1
 800542a:	7013      	strb	r3, [r2, #0]
    val->int1_full_flag     = int1_ctrl.int1_full_flag;
 800542c:	7d3b      	ldrb	r3, [r7, #20]
 800542e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005432:	b2d9      	uxtb	r1, r3
 8005434:	683a      	ldr	r2, [r7, #0]
 8005436:	7813      	ldrb	r3, [r2, #0]
 8005438:	f361 1345 	bfi	r3, r1, #5, #1
 800543c:	7013      	strb	r3, [r2, #0]
    val->int1_sign_mot      = int1_ctrl.int1_sign_mot;
 800543e:	7d3b      	ldrb	r3, [r7, #20]
 8005440:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005444:	b2d9      	uxtb	r1, r3
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	7813      	ldrb	r3, [r2, #0]
 800544a:	f361 1386 	bfi	r3, r1, #6, #1
 800544e:	7013      	strb	r3, [r2, #0]
    val->int1_step_detector = int1_ctrl.int1_step_detector ;
 8005450:	7d3b      	ldrb	r3, [r7, #20]
 8005452:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005456:	b2d9      	uxtb	r1, r3
 8005458:	683a      	ldr	r2, [r7, #0]
 800545a:	7813      	ldrb	r3, [r2, #0]
 800545c:	f361 13c7 	bfi	r3, r1, #7, #1
 8005460:	7013      	strb	r3, [r2, #0]
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8005462:	f107 0210 	add.w	r2, r7, #16
 8005466:	2301      	movs	r3, #1
 8005468:	215e      	movs	r1, #94	; 0x5e
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f7ff fc08 	bl	8004c80 <lsm6dsl_read_reg>
 8005470:	61f8      	str	r0, [r7, #28]

    if (ret == 0)
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d16c      	bne.n	8005552 <lsm6dsl_pin_int1_route_get+0x1a2>
    {
      val->int1_timer       = md1_cfg.int1_timer;
 8005478:	7c3b      	ldrb	r3, [r7, #16]
 800547a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800547e:	b2d9      	uxtb	r1, r3
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	7853      	ldrb	r3, [r2, #1]
 8005484:	f361 0300 	bfi	r3, r1, #0, #1
 8005488:	7053      	strb	r3, [r2, #1]
      val->int1_tilt        = md1_cfg.int1_tilt;
 800548a:	7c3b      	ldrb	r3, [r7, #16]
 800548c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005490:	b2d9      	uxtb	r1, r3
 8005492:	683a      	ldr	r2, [r7, #0]
 8005494:	7853      	ldrb	r3, [r2, #1]
 8005496:	f361 0341 	bfi	r3, r1, #1, #1
 800549a:	7053      	strb	r3, [r2, #1]
      val->int1_6d          = md1_cfg.int1_6d;
 800549c:	7c3b      	ldrb	r3, [r7, #16]
 800549e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80054a2:	b2d9      	uxtb	r1, r3
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	7853      	ldrb	r3, [r2, #1]
 80054a8:	f361 0382 	bfi	r3, r1, #2, #1
 80054ac:	7053      	strb	r3, [r2, #1]
      val->int1_double_tap  = md1_cfg.int1_double_tap;
 80054ae:	7c3b      	ldrb	r3, [r7, #16]
 80054b0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80054b4:	b2d9      	uxtb	r1, r3
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	7853      	ldrb	r3, [r2, #1]
 80054ba:	f361 03c3 	bfi	r3, r1, #3, #1
 80054be:	7053      	strb	r3, [r2, #1]
      val->int1_ff          = md1_cfg.int1_ff;
 80054c0:	7c3b      	ldrb	r3, [r7, #16]
 80054c2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80054c6:	b2d9      	uxtb	r1, r3
 80054c8:	683a      	ldr	r2, [r7, #0]
 80054ca:	7853      	ldrb	r3, [r2, #1]
 80054cc:	f361 1304 	bfi	r3, r1, #4, #1
 80054d0:	7053      	strb	r3, [r2, #1]
      val->int1_wu          = md1_cfg.int1_wu;
 80054d2:	7c3b      	ldrb	r3, [r7, #16]
 80054d4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80054d8:	b2d9      	uxtb	r1, r3
 80054da:	683a      	ldr	r2, [r7, #0]
 80054dc:	7853      	ldrb	r3, [r2, #1]
 80054de:	f361 1345 	bfi	r3, r1, #5, #1
 80054e2:	7053      	strb	r3, [r2, #1]
      val->int1_single_tap  = md1_cfg.int1_single_tap;
 80054e4:	7c3b      	ldrb	r3, [r7, #16]
 80054e6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80054ea:	b2d9      	uxtb	r1, r3
 80054ec:	683a      	ldr	r2, [r7, #0]
 80054ee:	7853      	ldrb	r3, [r2, #1]
 80054f0:	f361 1386 	bfi	r3, r1, #6, #1
 80054f4:	7053      	strb	r3, [r2, #1]
      val->int1_inact_state = md1_cfg.int1_inact_state;
 80054f6:	7c3b      	ldrb	r3, [r7, #16]
 80054f8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80054fc:	b2d9      	uxtb	r1, r3
 80054fe:	683a      	ldr	r2, [r7, #0]
 8005500:	7853      	ldrb	r3, [r2, #1]
 8005502:	f361 13c7 	bfi	r3, r1, #7, #1
 8005506:	7053      	strb	r3, [r2, #1]
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8005508:	f107 020c 	add.w	r2, r7, #12
 800550c:	2301      	movs	r3, #1
 800550e:	2113      	movs	r1, #19
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff fbb5 	bl	8004c80 <lsm6dsl_read_reg>
 8005516:	61f8      	str	r0, [r7, #28]

      if (ret == 0)
 8005518:	69fb      	ldr	r3, [r7, #28]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d119      	bne.n	8005552 <lsm6dsl_pin_int1_route_get+0x1a2>
      {
        val->den_drdy_int1 = ctrl4_c.den_drdy_int1;
 800551e:	7b3b      	ldrb	r3, [r7, #12]
 8005520:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005524:	b2d9      	uxtb	r1, r3
 8005526:	683a      	ldr	r2, [r7, #0]
 8005528:	7893      	ldrb	r3, [r2, #2]
 800552a:	f361 0300 	bfi	r3, r1, #0, #1
 800552e:	7093      	strb	r3, [r2, #2]
        ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8005530:	f107 0218 	add.w	r2, r7, #24
 8005534:	2301      	movs	r3, #1
 8005536:	211a      	movs	r1, #26
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f7ff fba1 	bl	8004c80 <lsm6dsl_read_reg>
 800553e:	61f8      	str	r0, [r7, #28]
                               (uint8_t *)&master_config, 1);
        val->den_drdy_int1 = master_config.drdy_on_int1;
 8005540:	7e3b      	ldrb	r3, [r7, #24]
 8005542:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005546:	b2d9      	uxtb	r1, r3
 8005548:	683a      	ldr	r2, [r7, #0]
 800554a:	7893      	ldrb	r3, [r2, #2]
 800554c:	f361 0300 	bfi	r3, r1, #0, #1
 8005550:	7093      	strb	r3, [r2, #2]
      }
    }
  }

  return ret;
 8005552:	69fb      	ldr	r3, [r7, #28]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3720      	adds	r7, #32
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <lsm6dsl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dsl_fifo_mode_t val)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	460b      	mov	r3, r1
 8005566:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8005568:	f107 0208 	add.w	r2, r7, #8
 800556c:	2301      	movs	r3, #1
 800556e:	210a      	movs	r1, #10
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f7ff fb85 	bl	8004c80 <lsm6dsl_read_reg>
 8005576:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl5, 1);

  if (ret == 0)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d10f      	bne.n	800559e <lsm6dsl_fifo_mode_set+0x42>
  {
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 800557e:	78fb      	ldrb	r3, [r7, #3]
 8005580:	f003 0307 	and.w	r3, r3, #7
 8005584:	b2da      	uxtb	r2, r3
 8005586:	7a3b      	ldrb	r3, [r7, #8]
 8005588:	f362 0302 	bfi	r3, r2, #0, #3
 800558c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5,
 800558e:	f107 0208 	add.w	r2, r7, #8
 8005592:	2301      	movs	r3, #1
 8005594:	210a      	movs	r1, #10
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7ff fb8a 	bl	8004cb0 <lsm6dsl_write_reg>
 800559c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl5, 1);
  }

  return ret;
 800559e:	68fb      	ldr	r3, [r7, #12]
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3710      	adds	r7, #16
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80055ae:	2300      	movs	r3, #0
 80055b0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80055b2:	2003      	movs	r0, #3
 80055b4:	f000 f960 	bl	8005878 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80055b8:	2000      	movs	r0, #0
 80055ba:	f000 f80d 	bl	80055d8 <HAL_InitTick>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	71fb      	strb	r3, [r7, #7]
 80055c8:	e001      	b.n	80055ce <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80055ca:	f7fc fb0b 	bl	8001be4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80055ce:	79fb      	ldrb	r3, [r7, #7]
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80055e0:	2300      	movs	r3, #0
 80055e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80055e4:	4b17      	ldr	r3, [pc, #92]	; (8005644 <HAL_InitTick+0x6c>)
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d023      	beq.n	8005634 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80055ec:	4b16      	ldr	r3, [pc, #88]	; (8005648 <HAL_InitTick+0x70>)
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	4b14      	ldr	r3, [pc, #80]	; (8005644 <HAL_InitTick+0x6c>)
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	4619      	mov	r1, r3
 80055f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80055fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005602:	4618      	mov	r0, r3
 8005604:	f000 f96d 	bl	80058e2 <HAL_SYSTICK_Config>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d10f      	bne.n	800562e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b0f      	cmp	r3, #15
 8005612:	d809      	bhi.n	8005628 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005614:	2200      	movs	r2, #0
 8005616:	6879      	ldr	r1, [r7, #4]
 8005618:	f04f 30ff 	mov.w	r0, #4294967295
 800561c:	f000 f937 	bl	800588e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005620:	4a0a      	ldr	r2, [pc, #40]	; (800564c <HAL_InitTick+0x74>)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6013      	str	r3, [r2, #0]
 8005626:	e007      	b.n	8005638 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	73fb      	strb	r3, [r7, #15]
 800562c:	e004      	b.n	8005638 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	73fb      	strb	r3, [r7, #15]
 8005632:	e001      	b.n	8005638 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005638:	7bfb      	ldrb	r3, [r7, #15]
}
 800563a:	4618      	mov	r0, r3
 800563c:	3710      	adds	r7, #16
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	20000008 	.word	0x20000008
 8005648:	20000000 	.word	0x20000000
 800564c:	20000004 	.word	0x20000004

08005650 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005654:	4b06      	ldr	r3, [pc, #24]	; (8005670 <HAL_IncTick+0x20>)
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	461a      	mov	r2, r3
 800565a:	4b06      	ldr	r3, [pc, #24]	; (8005674 <HAL_IncTick+0x24>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4413      	add	r3, r2
 8005660:	4a04      	ldr	r2, [pc, #16]	; (8005674 <HAL_IncTick+0x24>)
 8005662:	6013      	str	r3, [r2, #0]
}
 8005664:	bf00      	nop
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	20000008 	.word	0x20000008
 8005674:	20001bf4 	.word	0x20001bf4

08005678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005678:	b480      	push	{r7}
 800567a:	af00      	add	r7, sp, #0
  return uwTick;
 800567c:	4b03      	ldr	r3, [pc, #12]	; (800568c <HAL_GetTick+0x14>)
 800567e:	681b      	ldr	r3, [r3, #0]
}
 8005680:	4618      	mov	r0, r3
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	20001bf4 	.word	0x20001bf4

08005690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005698:	f7ff ffee 	bl	8005678 <HAL_GetTick>
 800569c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a8:	d005      	beq.n	80056b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80056aa:	4b0a      	ldr	r3, [pc, #40]	; (80056d4 <HAL_Delay+0x44>)
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	461a      	mov	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	4413      	add	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80056b6:	bf00      	nop
 80056b8:	f7ff ffde 	bl	8005678 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d8f7      	bhi.n	80056b8 <HAL_Delay+0x28>
  {
  }
}
 80056c8:	bf00      	nop
 80056ca:	bf00      	nop
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	20000008 	.word	0x20000008

080056d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f003 0307 	and.w	r3, r3, #7
 80056e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056e8:	4b0c      	ldr	r3, [pc, #48]	; (800571c <__NVIC_SetPriorityGrouping+0x44>)
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80056f4:	4013      	ands	r3, r2
 80056f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005700:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005704:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005708:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800570a:	4a04      	ldr	r2, [pc, #16]	; (800571c <__NVIC_SetPriorityGrouping+0x44>)
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	60d3      	str	r3, [r2, #12]
}
 8005710:	bf00      	nop
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr
 800571c:	e000ed00 	.word	0xe000ed00

08005720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005720:	b480      	push	{r7}
 8005722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005724:	4b04      	ldr	r3, [pc, #16]	; (8005738 <__NVIC_GetPriorityGrouping+0x18>)
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	0a1b      	lsrs	r3, r3, #8
 800572a:	f003 0307 	and.w	r3, r3, #7
}
 800572e:	4618      	mov	r0, r3
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr
 8005738:	e000ed00 	.word	0xe000ed00

0800573c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	4603      	mov	r3, r0
 8005744:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800574a:	2b00      	cmp	r3, #0
 800574c:	db0b      	blt.n	8005766 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800574e:	79fb      	ldrb	r3, [r7, #7]
 8005750:	f003 021f 	and.w	r2, r3, #31
 8005754:	4907      	ldr	r1, [pc, #28]	; (8005774 <__NVIC_EnableIRQ+0x38>)
 8005756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800575a:	095b      	lsrs	r3, r3, #5
 800575c:	2001      	movs	r0, #1
 800575e:	fa00 f202 	lsl.w	r2, r0, r2
 8005762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005766:	bf00      	nop
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	e000e100 	.word	0xe000e100

08005778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	4603      	mov	r3, r0
 8005780:	6039      	str	r1, [r7, #0]
 8005782:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005788:	2b00      	cmp	r3, #0
 800578a:	db0a      	blt.n	80057a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	b2da      	uxtb	r2, r3
 8005790:	490c      	ldr	r1, [pc, #48]	; (80057c4 <__NVIC_SetPriority+0x4c>)
 8005792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005796:	0112      	lsls	r2, r2, #4
 8005798:	b2d2      	uxtb	r2, r2
 800579a:	440b      	add	r3, r1
 800579c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057a0:	e00a      	b.n	80057b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	4908      	ldr	r1, [pc, #32]	; (80057c8 <__NVIC_SetPriority+0x50>)
 80057a8:	79fb      	ldrb	r3, [r7, #7]
 80057aa:	f003 030f 	and.w	r3, r3, #15
 80057ae:	3b04      	subs	r3, #4
 80057b0:	0112      	lsls	r2, r2, #4
 80057b2:	b2d2      	uxtb	r2, r2
 80057b4:	440b      	add	r3, r1
 80057b6:	761a      	strb	r2, [r3, #24]
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	e000e100 	.word	0xe000e100
 80057c8:	e000ed00 	.word	0xe000ed00

080057cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b089      	sub	sp, #36	; 0x24
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f003 0307 	and.w	r3, r3, #7
 80057de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	f1c3 0307 	rsb	r3, r3, #7
 80057e6:	2b04      	cmp	r3, #4
 80057e8:	bf28      	it	cs
 80057ea:	2304      	movcs	r3, #4
 80057ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	3304      	adds	r3, #4
 80057f2:	2b06      	cmp	r3, #6
 80057f4:	d902      	bls.n	80057fc <NVIC_EncodePriority+0x30>
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	3b03      	subs	r3, #3
 80057fa:	e000      	b.n	80057fe <NVIC_EncodePriority+0x32>
 80057fc:	2300      	movs	r3, #0
 80057fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005800:	f04f 32ff 	mov.w	r2, #4294967295
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	fa02 f303 	lsl.w	r3, r2, r3
 800580a:	43da      	mvns	r2, r3
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	401a      	ands	r2, r3
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005814:	f04f 31ff 	mov.w	r1, #4294967295
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	fa01 f303 	lsl.w	r3, r1, r3
 800581e:	43d9      	mvns	r1, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005824:	4313      	orrs	r3, r2
         );
}
 8005826:	4618      	mov	r0, r3
 8005828:	3724      	adds	r7, #36	; 0x24
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
	...

08005834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3b01      	subs	r3, #1
 8005840:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005844:	d301      	bcc.n	800584a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005846:	2301      	movs	r3, #1
 8005848:	e00f      	b.n	800586a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800584a:	4a0a      	ldr	r2, [pc, #40]	; (8005874 <SysTick_Config+0x40>)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	3b01      	subs	r3, #1
 8005850:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005852:	210f      	movs	r1, #15
 8005854:	f04f 30ff 	mov.w	r0, #4294967295
 8005858:	f7ff ff8e 	bl	8005778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800585c:	4b05      	ldr	r3, [pc, #20]	; (8005874 <SysTick_Config+0x40>)
 800585e:	2200      	movs	r2, #0
 8005860:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005862:	4b04      	ldr	r3, [pc, #16]	; (8005874 <SysTick_Config+0x40>)
 8005864:	2207      	movs	r2, #7
 8005866:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3708      	adds	r7, #8
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}
 8005872:	bf00      	nop
 8005874:	e000e010 	.word	0xe000e010

08005878 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b082      	sub	sp, #8
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7ff ff29 	bl	80056d8 <__NVIC_SetPriorityGrouping>
}
 8005886:	bf00      	nop
 8005888:	3708      	adds	r7, #8
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b086      	sub	sp, #24
 8005892:	af00      	add	r7, sp, #0
 8005894:	4603      	mov	r3, r0
 8005896:	60b9      	str	r1, [r7, #8]
 8005898:	607a      	str	r2, [r7, #4]
 800589a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800589c:	2300      	movs	r3, #0
 800589e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80058a0:	f7ff ff3e 	bl	8005720 <__NVIC_GetPriorityGrouping>
 80058a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	68b9      	ldr	r1, [r7, #8]
 80058aa:	6978      	ldr	r0, [r7, #20]
 80058ac:	f7ff ff8e 	bl	80057cc <NVIC_EncodePriority>
 80058b0:	4602      	mov	r2, r0
 80058b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058b6:	4611      	mov	r1, r2
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7ff ff5d 	bl	8005778 <__NVIC_SetPriority>
}
 80058be:	bf00      	nop
 80058c0:	3718      	adds	r7, #24
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b082      	sub	sp, #8
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	4603      	mov	r3, r0
 80058ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80058d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7ff ff31 	bl	800573c <__NVIC_EnableIRQ>
}
 80058da:	bf00      	nop
 80058dc:	3708      	adds	r7, #8
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b082      	sub	sp, #8
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f7ff ffa2 	bl	8005834 <SysTick_Config>
 80058f0:	4603      	mov	r3, r0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3708      	adds	r7, #8
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80058fe:	f7fb ff45 	bl	800178c <HAL_SYSTICK_Callback>
}
 8005902:	bf00      	nop
 8005904:	bd80      	pop	{r7, pc}
	...

08005908 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d101      	bne.n	800591a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e054      	b.n	80059c4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	7f5b      	ldrb	r3, [r3, #29]
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b00      	cmp	r3, #0
 8005922:	d105      	bne.n	8005930 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f7fc f97e 	bl	8001c2c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2202      	movs	r2, #2
 8005934:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	791b      	ldrb	r3, [r3, #4]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10c      	bne.n	8005958 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a22      	ldr	r2, [pc, #136]	; (80059cc <HAL_CRC_Init+0xc4>)
 8005944:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	689a      	ldr	r2, [r3, #8]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f022 0218 	bic.w	r2, r2, #24
 8005954:	609a      	str	r2, [r3, #8]
 8005956:	e00c      	b.n	8005972 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6899      	ldr	r1, [r3, #8]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	461a      	mov	r2, r3
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 f834 	bl	80059d0 <HAL_CRCEx_Polynomial_Set>
 8005968:	4603      	mov	r3, r0
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e028      	b.n	80059c4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	795b      	ldrb	r3, [r3, #5]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d105      	bne.n	8005986 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f04f 32ff 	mov.w	r2, #4294967295
 8005982:	611a      	str	r2, [r3, #16]
 8005984:	e004      	b.n	8005990 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	6912      	ldr	r2, [r2, #16]
 800598e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	695a      	ldr	r2, [r3, #20]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	430a      	orrs	r2, r1
 80059a4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	699a      	ldr	r2, [r3, #24]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	430a      	orrs	r2, r1
 80059ba:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3708      	adds	r7, #8
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	04c11db7 	.word	0x04c11db7

080059d0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b087      	sub	sp, #28
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059dc:	2300      	movs	r3, #0
 80059de:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80059e0:	231f      	movs	r3, #31
 80059e2:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80059e4:	bf00      	nop
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	1e5a      	subs	r2, r3, #1
 80059ea:	613a      	str	r2, [r7, #16]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d009      	beq.n	8005a04 <HAL_CRCEx_Polynomial_Set+0x34>
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	f003 031f 	and.w	r3, r3, #31
 80059f6:	68ba      	ldr	r2, [r7, #8]
 80059f8:	fa22 f303 	lsr.w	r3, r2, r3
 80059fc:	f003 0301 	and.w	r3, r3, #1
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0f0      	beq.n	80059e6 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2b18      	cmp	r3, #24
 8005a08:	d846      	bhi.n	8005a98 <HAL_CRCEx_Polynomial_Set+0xc8>
 8005a0a:	a201      	add	r2, pc, #4	; (adr r2, 8005a10 <HAL_CRCEx_Polynomial_Set+0x40>)
 8005a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a10:	08005a9f 	.word	0x08005a9f
 8005a14:	08005a99 	.word	0x08005a99
 8005a18:	08005a99 	.word	0x08005a99
 8005a1c:	08005a99 	.word	0x08005a99
 8005a20:	08005a99 	.word	0x08005a99
 8005a24:	08005a99 	.word	0x08005a99
 8005a28:	08005a99 	.word	0x08005a99
 8005a2c:	08005a99 	.word	0x08005a99
 8005a30:	08005a8d 	.word	0x08005a8d
 8005a34:	08005a99 	.word	0x08005a99
 8005a38:	08005a99 	.word	0x08005a99
 8005a3c:	08005a99 	.word	0x08005a99
 8005a40:	08005a99 	.word	0x08005a99
 8005a44:	08005a99 	.word	0x08005a99
 8005a48:	08005a99 	.word	0x08005a99
 8005a4c:	08005a99 	.word	0x08005a99
 8005a50:	08005a81 	.word	0x08005a81
 8005a54:	08005a99 	.word	0x08005a99
 8005a58:	08005a99 	.word	0x08005a99
 8005a5c:	08005a99 	.word	0x08005a99
 8005a60:	08005a99 	.word	0x08005a99
 8005a64:	08005a99 	.word	0x08005a99
 8005a68:	08005a99 	.word	0x08005a99
 8005a6c:	08005a99 	.word	0x08005a99
 8005a70:	08005a75 	.word	0x08005a75
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	2b06      	cmp	r3, #6
 8005a78:	d913      	bls.n	8005aa2 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8005a7e:	e010      	b.n	8005aa2 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	2b07      	cmp	r3, #7
 8005a84:	d90f      	bls.n	8005aa6 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8005a8a:	e00c      	b.n	8005aa6 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	2b0f      	cmp	r3, #15
 8005a90:	d90b      	bls.n	8005aaa <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8005a96:	e008      	b.n	8005aaa <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	75fb      	strb	r3, [r7, #23]
      break;
 8005a9c:	e006      	b.n	8005aac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005a9e:	bf00      	nop
 8005aa0:	e004      	b.n	8005aac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005aa2:	bf00      	nop
 8005aa4:	e002      	b.n	8005aac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005aa6:	bf00      	nop
 8005aa8:	e000      	b.n	8005aac <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8005aaa:	bf00      	nop
  }
  if (status == HAL_OK)
 8005aac:	7dfb      	ldrb	r3, [r7, #23]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10d      	bne.n	8005ace <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68ba      	ldr	r2, [r7, #8]
 8005ab8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f023 0118 	bic.w	r1, r3, #24
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005ace:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	371c      	adds	r7, #28
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d101      	bne.n	8005aee <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e0ac      	b.n	8005c48 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4618      	mov	r0, r3
 8005af4:	f000 f8b2 	bl	8005c5c <DFSDM_GetChannelFromInstance>
 8005af8:	4603      	mov	r3, r0
 8005afa:	4a55      	ldr	r2, [pc, #340]	; (8005c50 <HAL_DFSDM_ChannelInit+0x174>)
 8005afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d001      	beq.n	8005b08 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e09f      	b.n	8005c48 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f7fc f8af 	bl	8001c6c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8005b0e:	4b51      	ldr	r3, [pc, #324]	; (8005c54 <HAL_DFSDM_ChannelInit+0x178>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	3301      	adds	r3, #1
 8005b14:	4a4f      	ldr	r2, [pc, #316]	; (8005c54 <HAL_DFSDM_ChannelInit+0x178>)
 8005b16:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8005b18:	4b4e      	ldr	r3, [pc, #312]	; (8005c54 <HAL_DFSDM_ChannelInit+0x178>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d125      	bne.n	8005b6c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8005b20:	4b4d      	ldr	r3, [pc, #308]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a4c      	ldr	r2, [pc, #304]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005b2a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8005b2c:	4b4a      	ldr	r3, [pc, #296]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	4948      	ldr	r1, [pc, #288]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8005b3a:	4b47      	ldr	r3, [pc, #284]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a46      	ldr	r2, [pc, #280]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b40:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8005b44:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	791b      	ldrb	r3, [r3, #4]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d108      	bne.n	8005b60 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8005b4e:	4b42      	ldr	r3, [pc, #264]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	3b01      	subs	r3, #1
 8005b58:	041b      	lsls	r3, r3, #16
 8005b5a:	493f      	ldr	r1, [pc, #252]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8005b60:	4b3d      	ldr	r3, [pc, #244]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a3c      	ldr	r2, [pc, #240]	; (8005c58 <HAL_DFSDM_ChannelInit+0x17c>)
 8005b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005b6a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8005b7a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	6819      	ldr	r1, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005b8a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8005b90:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	430a      	orrs	r2, r1
 8005b98:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f022 020f 	bic.w	r2, r2, #15
 8005ba8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	6819      	ldr	r1, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	689a      	ldr	r2, [r3, #8]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8005bd0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	6899      	ldr	r1, [r3, #8]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be0:	3b01      	subs	r3, #1
 8005be2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8005be4:	431a      	orrs	r2, r3
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	430a      	orrs	r2, r1
 8005bec:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f002 0207 	and.w	r2, r2, #7
 8005bfc:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6859      	ldr	r1, [r3, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c08:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8005c10:	431a      	orrs	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	430a      	orrs	r2, r1
 8005c18:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005c28:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f000 f810 	bl	8005c5c <DFSDM_GetChannelFromInstance>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	4904      	ldr	r1, [pc, #16]	; (8005c50 <HAL_DFSDM_ChannelInit+0x174>)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3708      	adds	r7, #8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	20001bfc 	.word	0x20001bfc
 8005c54:	20001bf8 	.word	0x20001bf8
 8005c58:	40016000 	.word	0x40016000

08005c5c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a1c      	ldr	r2, [pc, #112]	; (8005cd8 <DFSDM_GetChannelFromInstance+0x7c>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d102      	bne.n	8005c72 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	60fb      	str	r3, [r7, #12]
 8005c70:	e02b      	b.n	8005cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a19      	ldr	r2, [pc, #100]	; (8005cdc <DFSDM_GetChannelFromInstance+0x80>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d102      	bne.n	8005c80 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	60fb      	str	r3, [r7, #12]
 8005c7e:	e024      	b.n	8005cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a17      	ldr	r2, [pc, #92]	; (8005ce0 <DFSDM_GetChannelFromInstance+0x84>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d102      	bne.n	8005c8e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8005c88:	2302      	movs	r3, #2
 8005c8a:	60fb      	str	r3, [r7, #12]
 8005c8c:	e01d      	b.n	8005cca <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a14      	ldr	r2, [pc, #80]	; (8005ce4 <DFSDM_GetChannelFromInstance+0x88>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d102      	bne.n	8005c9c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8005c96:	2304      	movs	r3, #4
 8005c98:	60fb      	str	r3, [r7, #12]
 8005c9a:	e016      	b.n	8005cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a12      	ldr	r2, [pc, #72]	; (8005ce8 <DFSDM_GetChannelFromInstance+0x8c>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d102      	bne.n	8005caa <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8005ca4:	2305      	movs	r3, #5
 8005ca6:	60fb      	str	r3, [r7, #12]
 8005ca8:	e00f      	b.n	8005cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a0f      	ldr	r2, [pc, #60]	; (8005cec <DFSDM_GetChannelFromInstance+0x90>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d102      	bne.n	8005cb8 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8005cb2:	2306      	movs	r3, #6
 8005cb4:	60fb      	str	r3, [r7, #12]
 8005cb6:	e008      	b.n	8005cca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a0d      	ldr	r2, [pc, #52]	; (8005cf0 <DFSDM_GetChannelFromInstance+0x94>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d102      	bne.n	8005cc6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8005cc0:	2307      	movs	r3, #7
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	e001      	b.n	8005cca <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8005cca:	68fb      	ldr	r3, [r7, #12]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr
 8005cd8:	40016000 	.word	0x40016000
 8005cdc:	40016020 	.word	0x40016020
 8005ce0:	40016040 	.word	0x40016040
 8005ce4:	40016080 	.word	0x40016080
 8005ce8:	400160a0 	.word	0x400160a0
 8005cec:	400160c0 	.word	0x400160c0
 8005cf0:	400160e0 	.word	0x400160e0

08005cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b087      	sub	sp, #28
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d02:	e17f      	b.n	8006004 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	2101      	movs	r1, #1
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d10:	4013      	ands	r3, r2
 8005d12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f000 8171 	beq.w	8005ffe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	f003 0303 	and.w	r3, r3, #3
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d005      	beq.n	8005d34 <HAL_GPIO_Init+0x40>
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	f003 0303 	and.w	r3, r3, #3
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d130      	bne.n	8005d96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	005b      	lsls	r3, r3, #1
 8005d3e:	2203      	movs	r2, #3
 8005d40:	fa02 f303 	lsl.w	r3, r2, r3
 8005d44:	43db      	mvns	r3, r3
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	4013      	ands	r3, r2
 8005d4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	68da      	ldr	r2, [r3, #12]
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	005b      	lsls	r3, r3, #1
 8005d54:	fa02 f303 	lsl.w	r3, r2, r3
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	693a      	ldr	r2, [r7, #16]
 8005d62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d72:	43db      	mvns	r3, r3
 8005d74:	693a      	ldr	r2, [r7, #16]
 8005d76:	4013      	ands	r3, r2
 8005d78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	091b      	lsrs	r3, r3, #4
 8005d80:	f003 0201 	and.w	r2, r3, #1
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8a:	693a      	ldr	r2, [r7, #16]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f003 0303 	and.w	r3, r3, #3
 8005d9e:	2b03      	cmp	r3, #3
 8005da0:	d118      	bne.n	8005dd4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005da8:	2201      	movs	r2, #1
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	fa02 f303 	lsl.w	r3, r2, r3
 8005db0:	43db      	mvns	r3, r3
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	4013      	ands	r3, r2
 8005db6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	08db      	lsrs	r3, r3, #3
 8005dbe:	f003 0201 	and.w	r2, r3, #1
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	f003 0303 	and.w	r3, r3, #3
 8005ddc:	2b03      	cmp	r3, #3
 8005dde:	d017      	beq.n	8005e10 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	005b      	lsls	r3, r3, #1
 8005dea:	2203      	movs	r2, #3
 8005dec:	fa02 f303 	lsl.w	r3, r2, r3
 8005df0:	43db      	mvns	r3, r3
 8005df2:	693a      	ldr	r2, [r7, #16]
 8005df4:	4013      	ands	r3, r2
 8005df6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	689a      	ldr	r2, [r3, #8]
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	fa02 f303 	lsl.w	r3, r2, r3
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f003 0303 	and.w	r3, r3, #3
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d123      	bne.n	8005e64 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	08da      	lsrs	r2, r3, #3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	3208      	adds	r2, #8
 8005e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e28:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f003 0307 	and.w	r3, r3, #7
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	220f      	movs	r2, #15
 8005e34:	fa02 f303 	lsl.w	r3, r2, r3
 8005e38:	43db      	mvns	r3, r3
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	4013      	ands	r3, r2
 8005e3e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	691a      	ldr	r2, [r3, #16]
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	f003 0307 	and.w	r3, r3, #7
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e50:	693a      	ldr	r2, [r7, #16]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	08da      	lsrs	r2, r3, #3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	3208      	adds	r2, #8
 8005e5e:	6939      	ldr	r1, [r7, #16]
 8005e60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	005b      	lsls	r3, r3, #1
 8005e6e:	2203      	movs	r2, #3
 8005e70:	fa02 f303 	lsl.w	r3, r2, r3
 8005e74:	43db      	mvns	r3, r3
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4013      	ands	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f003 0203 	and.w	r2, r3, #3
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	005b      	lsls	r3, r3, #1
 8005e88:	fa02 f303 	lsl.w	r3, r2, r3
 8005e8c:	693a      	ldr	r2, [r7, #16]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	693a      	ldr	r2, [r7, #16]
 8005e96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	f000 80ac 	beq.w	8005ffe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ea6:	4b5f      	ldr	r3, [pc, #380]	; (8006024 <HAL_GPIO_Init+0x330>)
 8005ea8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eaa:	4a5e      	ldr	r2, [pc, #376]	; (8006024 <HAL_GPIO_Init+0x330>)
 8005eac:	f043 0301 	orr.w	r3, r3, #1
 8005eb0:	6613      	str	r3, [r2, #96]	; 0x60
 8005eb2:	4b5c      	ldr	r3, [pc, #368]	; (8006024 <HAL_GPIO_Init+0x330>)
 8005eb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eb6:	f003 0301 	and.w	r3, r3, #1
 8005eba:	60bb      	str	r3, [r7, #8]
 8005ebc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005ebe:	4a5a      	ldr	r2, [pc, #360]	; (8006028 <HAL_GPIO_Init+0x334>)
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	089b      	lsrs	r3, r3, #2
 8005ec4:	3302      	adds	r3, #2
 8005ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eca:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	f003 0303 	and.w	r3, r3, #3
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	220f      	movs	r2, #15
 8005ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eda:	43db      	mvns	r3, r3
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	4013      	ands	r3, r2
 8005ee0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005ee8:	d025      	beq.n	8005f36 <HAL_GPIO_Init+0x242>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a4f      	ldr	r2, [pc, #316]	; (800602c <HAL_GPIO_Init+0x338>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d01f      	beq.n	8005f32 <HAL_GPIO_Init+0x23e>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a4e      	ldr	r2, [pc, #312]	; (8006030 <HAL_GPIO_Init+0x33c>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d019      	beq.n	8005f2e <HAL_GPIO_Init+0x23a>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a4d      	ldr	r2, [pc, #308]	; (8006034 <HAL_GPIO_Init+0x340>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d013      	beq.n	8005f2a <HAL_GPIO_Init+0x236>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a4c      	ldr	r2, [pc, #304]	; (8006038 <HAL_GPIO_Init+0x344>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d00d      	beq.n	8005f26 <HAL_GPIO_Init+0x232>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a4b      	ldr	r2, [pc, #300]	; (800603c <HAL_GPIO_Init+0x348>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d007      	beq.n	8005f22 <HAL_GPIO_Init+0x22e>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a4a      	ldr	r2, [pc, #296]	; (8006040 <HAL_GPIO_Init+0x34c>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d101      	bne.n	8005f1e <HAL_GPIO_Init+0x22a>
 8005f1a:	2306      	movs	r3, #6
 8005f1c:	e00c      	b.n	8005f38 <HAL_GPIO_Init+0x244>
 8005f1e:	2307      	movs	r3, #7
 8005f20:	e00a      	b.n	8005f38 <HAL_GPIO_Init+0x244>
 8005f22:	2305      	movs	r3, #5
 8005f24:	e008      	b.n	8005f38 <HAL_GPIO_Init+0x244>
 8005f26:	2304      	movs	r3, #4
 8005f28:	e006      	b.n	8005f38 <HAL_GPIO_Init+0x244>
 8005f2a:	2303      	movs	r3, #3
 8005f2c:	e004      	b.n	8005f38 <HAL_GPIO_Init+0x244>
 8005f2e:	2302      	movs	r3, #2
 8005f30:	e002      	b.n	8005f38 <HAL_GPIO_Init+0x244>
 8005f32:	2301      	movs	r3, #1
 8005f34:	e000      	b.n	8005f38 <HAL_GPIO_Init+0x244>
 8005f36:	2300      	movs	r3, #0
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	f002 0203 	and.w	r2, r2, #3
 8005f3e:	0092      	lsls	r2, r2, #2
 8005f40:	4093      	lsls	r3, r2
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005f48:	4937      	ldr	r1, [pc, #220]	; (8006028 <HAL_GPIO_Init+0x334>)
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	089b      	lsrs	r3, r3, #2
 8005f4e:	3302      	adds	r3, #2
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005f56:	4b3b      	ldr	r3, [pc, #236]	; (8006044 <HAL_GPIO_Init+0x350>)
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	43db      	mvns	r3, r3
 8005f60:	693a      	ldr	r2, [r7, #16]
 8005f62:	4013      	ands	r3, r2
 8005f64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d003      	beq.n	8005f7a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005f72:	693a      	ldr	r2, [r7, #16]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005f7a:	4a32      	ldr	r2, [pc, #200]	; (8006044 <HAL_GPIO_Init+0x350>)
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005f80:	4b30      	ldr	r3, [pc, #192]	; (8006044 <HAL_GPIO_Init+0x350>)
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	43db      	mvns	r3, r3
 8005f8a:	693a      	ldr	r2, [r7, #16]
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d003      	beq.n	8005fa4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005fa4:	4a27      	ldr	r2, [pc, #156]	; (8006044 <HAL_GPIO_Init+0x350>)
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005faa:	4b26      	ldr	r3, [pc, #152]	; (8006044 <HAL_GPIO_Init+0x350>)
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	43db      	mvns	r3, r3
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d003      	beq.n	8005fce <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005fce:	4a1d      	ldr	r2, [pc, #116]	; (8006044 <HAL_GPIO_Init+0x350>)
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005fd4:	4b1b      	ldr	r3, [pc, #108]	; (8006044 <HAL_GPIO_Init+0x350>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	43db      	mvns	r3, r3
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d003      	beq.n	8005ff8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005ff8:	4a12      	ldr	r2, [pc, #72]	; (8006044 <HAL_GPIO_Init+0x350>)
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	3301      	adds	r3, #1
 8006002:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	fa22 f303 	lsr.w	r3, r2, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	f47f ae78 	bne.w	8005d04 <HAL_GPIO_Init+0x10>
  }
}
 8006014:	bf00      	nop
 8006016:	bf00      	nop
 8006018:	371c      	adds	r7, #28
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	40021000 	.word	0x40021000
 8006028:	40010000 	.word	0x40010000
 800602c:	48000400 	.word	0x48000400
 8006030:	48000800 	.word	0x48000800
 8006034:	48000c00 	.word	0x48000c00
 8006038:	48001000 	.word	0x48001000
 800603c:	48001400 	.word	0x48001400
 8006040:	48001800 	.word	0x48001800
 8006044:	40010400 	.word	0x40010400

08006048 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006048:	b480      	push	{r7}
 800604a:	b087      	sub	sp, #28
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006052:	2300      	movs	r3, #0
 8006054:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8006056:	e0cd      	b.n	80061f4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006058:	2201      	movs	r2, #1
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	fa02 f303 	lsl.w	r3, r2, r3
 8006060:	683a      	ldr	r2, [r7, #0]
 8006062:	4013      	ands	r3, r2
 8006064:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	2b00      	cmp	r3, #0
 800606a:	f000 80c0 	beq.w	80061ee <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800606e:	4a68      	ldr	r2, [pc, #416]	; (8006210 <HAL_GPIO_DeInit+0x1c8>)
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	089b      	lsrs	r3, r3, #2
 8006074:	3302      	adds	r3, #2
 8006076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800607a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f003 0303 	and.w	r3, r3, #3
 8006082:	009b      	lsls	r3, r3, #2
 8006084:	220f      	movs	r2, #15
 8006086:	fa02 f303 	lsl.w	r3, r2, r3
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	4013      	ands	r3, r2
 800608e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006096:	d025      	beq.n	80060e4 <HAL_GPIO_DeInit+0x9c>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a5e      	ldr	r2, [pc, #376]	; (8006214 <HAL_GPIO_DeInit+0x1cc>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d01f      	beq.n	80060e0 <HAL_GPIO_DeInit+0x98>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a5d      	ldr	r2, [pc, #372]	; (8006218 <HAL_GPIO_DeInit+0x1d0>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d019      	beq.n	80060dc <HAL_GPIO_DeInit+0x94>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a5c      	ldr	r2, [pc, #368]	; (800621c <HAL_GPIO_DeInit+0x1d4>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d013      	beq.n	80060d8 <HAL_GPIO_DeInit+0x90>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a5b      	ldr	r2, [pc, #364]	; (8006220 <HAL_GPIO_DeInit+0x1d8>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d00d      	beq.n	80060d4 <HAL_GPIO_DeInit+0x8c>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4a5a      	ldr	r2, [pc, #360]	; (8006224 <HAL_GPIO_DeInit+0x1dc>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d007      	beq.n	80060d0 <HAL_GPIO_DeInit+0x88>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4a59      	ldr	r2, [pc, #356]	; (8006228 <HAL_GPIO_DeInit+0x1e0>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d101      	bne.n	80060cc <HAL_GPIO_DeInit+0x84>
 80060c8:	2306      	movs	r3, #6
 80060ca:	e00c      	b.n	80060e6 <HAL_GPIO_DeInit+0x9e>
 80060cc:	2307      	movs	r3, #7
 80060ce:	e00a      	b.n	80060e6 <HAL_GPIO_DeInit+0x9e>
 80060d0:	2305      	movs	r3, #5
 80060d2:	e008      	b.n	80060e6 <HAL_GPIO_DeInit+0x9e>
 80060d4:	2304      	movs	r3, #4
 80060d6:	e006      	b.n	80060e6 <HAL_GPIO_DeInit+0x9e>
 80060d8:	2303      	movs	r3, #3
 80060da:	e004      	b.n	80060e6 <HAL_GPIO_DeInit+0x9e>
 80060dc:	2302      	movs	r3, #2
 80060de:	e002      	b.n	80060e6 <HAL_GPIO_DeInit+0x9e>
 80060e0:	2301      	movs	r3, #1
 80060e2:	e000      	b.n	80060e6 <HAL_GPIO_DeInit+0x9e>
 80060e4:	2300      	movs	r3, #0
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	f002 0203 	and.w	r2, r2, #3
 80060ec:	0092      	lsls	r2, r2, #2
 80060ee:	4093      	lsls	r3, r2
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d132      	bne.n	800615c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80060f6:	4b4d      	ldr	r3, [pc, #308]	; (800622c <HAL_GPIO_DeInit+0x1e4>)
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	43db      	mvns	r3, r3
 80060fe:	494b      	ldr	r1, [pc, #300]	; (800622c <HAL_GPIO_DeInit+0x1e4>)
 8006100:	4013      	ands	r3, r2
 8006102:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8006104:	4b49      	ldr	r3, [pc, #292]	; (800622c <HAL_GPIO_DeInit+0x1e4>)
 8006106:	685a      	ldr	r2, [r3, #4]
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	43db      	mvns	r3, r3
 800610c:	4947      	ldr	r1, [pc, #284]	; (800622c <HAL_GPIO_DeInit+0x1e4>)
 800610e:	4013      	ands	r3, r2
 8006110:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8006112:	4b46      	ldr	r3, [pc, #280]	; (800622c <HAL_GPIO_DeInit+0x1e4>)
 8006114:	68da      	ldr	r2, [r3, #12]
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	43db      	mvns	r3, r3
 800611a:	4944      	ldr	r1, [pc, #272]	; (800622c <HAL_GPIO_DeInit+0x1e4>)
 800611c:	4013      	ands	r3, r2
 800611e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8006120:	4b42      	ldr	r3, [pc, #264]	; (800622c <HAL_GPIO_DeInit+0x1e4>)
 8006122:	689a      	ldr	r2, [r3, #8]
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	43db      	mvns	r3, r3
 8006128:	4940      	ldr	r1, [pc, #256]	; (800622c <HAL_GPIO_DeInit+0x1e4>)
 800612a:	4013      	ands	r3, r2
 800612c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f003 0303 	and.w	r3, r3, #3
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	220f      	movs	r2, #15
 8006138:	fa02 f303 	lsl.w	r3, r2, r3
 800613c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800613e:	4a34      	ldr	r2, [pc, #208]	; (8006210 <HAL_GPIO_DeInit+0x1c8>)
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	089b      	lsrs	r3, r3, #2
 8006144:	3302      	adds	r3, #2
 8006146:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	43da      	mvns	r2, r3
 800614e:	4830      	ldr	r0, [pc, #192]	; (8006210 <HAL_GPIO_DeInit+0x1c8>)
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	089b      	lsrs	r3, r3, #2
 8006154:	400a      	ands	r2, r1
 8006156:	3302      	adds	r3, #2
 8006158:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	005b      	lsls	r3, r3, #1
 8006164:	2103      	movs	r1, #3
 8006166:	fa01 f303 	lsl.w	r3, r1, r3
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	08da      	lsrs	r2, r3, #3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	3208      	adds	r2, #8
 8006178:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f003 0307 	and.w	r3, r3, #7
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	220f      	movs	r2, #15
 8006186:	fa02 f303 	lsl.w	r3, r2, r3
 800618a:	43db      	mvns	r3, r3
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	08d2      	lsrs	r2, r2, #3
 8006190:	4019      	ands	r1, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	3208      	adds	r2, #8
 8006196:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	689a      	ldr	r2, [r3, #8]
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	005b      	lsls	r3, r3, #1
 80061a2:	2103      	movs	r1, #3
 80061a4:	fa01 f303 	lsl.w	r3, r1, r3
 80061a8:	43db      	mvns	r3, r3
 80061aa:	401a      	ands	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	685a      	ldr	r2, [r3, #4]
 80061b4:	2101      	movs	r1, #1
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	fa01 f303 	lsl.w	r3, r1, r3
 80061bc:	43db      	mvns	r3, r3
 80061be:	401a      	ands	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	68da      	ldr	r2, [r3, #12]
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	005b      	lsls	r3, r3, #1
 80061cc:	2103      	movs	r1, #3
 80061ce:	fa01 f303 	lsl.w	r3, r1, r3
 80061d2:	43db      	mvns	r3, r3
 80061d4:	401a      	ands	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061de:	2101      	movs	r1, #1
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	fa01 f303 	lsl.w	r3, r1, r3
 80061e6:	43db      	mvns	r3, r3
 80061e8:	401a      	ands	r2, r3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	3301      	adds	r3, #1
 80061f2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80061f4:	683a      	ldr	r2, [r7, #0]
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	fa22 f303 	lsr.w	r3, r2, r3
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	f47f af2b 	bne.w	8006058 <HAL_GPIO_DeInit+0x10>
  }
}
 8006202:	bf00      	nop
 8006204:	bf00      	nop
 8006206:	371c      	adds	r7, #28
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr
 8006210:	40010000 	.word	0x40010000
 8006214:	48000400 	.word	0x48000400
 8006218:	48000800 	.word	0x48000800
 800621c:	48000c00 	.word	0x48000c00
 8006220:	48001000 	.word	0x48001000
 8006224:	48001400 	.word	0x48001400
 8006228:	48001800 	.word	0x48001800
 800622c:	40010400 	.word	0x40010400

08006230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	460b      	mov	r3, r1
 800623a:	807b      	strh	r3, [r7, #2]
 800623c:	4613      	mov	r3, r2
 800623e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006240:	787b      	ldrb	r3, [r7, #1]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d003      	beq.n	800624e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006246:	887a      	ldrh	r2, [r7, #2]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800624c:	e002      	b.n	8006254 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800624e:	887a      	ldrh	r2, [r7, #2]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006254:	bf00      	nop
 8006256:	370c      	adds	r7, #12
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006260:	b480      	push	{r7}
 8006262:	b085      	sub	sp, #20
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	460b      	mov	r3, r1
 800626a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	695b      	ldr	r3, [r3, #20]
 8006270:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006272:	887a      	ldrh	r2, [r7, #2]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	4013      	ands	r3, r2
 8006278:	041a      	lsls	r2, r3, #16
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	43d9      	mvns	r1, r3
 800627e:	887b      	ldrh	r3, [r7, #2]
 8006280:	400b      	ands	r3, r1
 8006282:	431a      	orrs	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	619a      	str	r2, [r3, #24]
}
 8006288:	bf00      	nop
 800628a:	3714      	adds	r7, #20
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	4603      	mov	r3, r0
 800629c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800629e:	4b08      	ldr	r3, [pc, #32]	; (80062c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80062a0:	695a      	ldr	r2, [r3, #20]
 80062a2:	88fb      	ldrh	r3, [r7, #6]
 80062a4:	4013      	ands	r3, r2
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d006      	beq.n	80062b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80062aa:	4a05      	ldr	r2, [pc, #20]	; (80062c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80062ac:	88fb      	ldrh	r3, [r7, #6]
 80062ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80062b0:	88fb      	ldrh	r3, [r7, #6]
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7fb fbaa 	bl	8001a0c <HAL_GPIO_EXTI_Callback>
  }
}
 80062b8:	bf00      	nop
 80062ba:	3708      	adds	r7, #8
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	40010400 	.word	0x40010400

080062c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b082      	sub	sp, #8
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d101      	bne.n	80062d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e081      	b.n	80063da <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d106      	bne.n	80062f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 f8a8 	bl	8006440 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2224      	movs	r2, #36	; 0x24
 80062f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f022 0201 	bic.w	r2, r2, #1
 8006306:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	685a      	ldr	r2, [r3, #4]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006314:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006324:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d107      	bne.n	800633e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	689a      	ldr	r2, [r3, #8]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800633a:	609a      	str	r2, [r3, #8]
 800633c:	e006      	b.n	800634c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689a      	ldr	r2, [r3, #8]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800634a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	2b02      	cmp	r3, #2
 8006352:	d104      	bne.n	800635e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800635c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6812      	ldr	r2, [r2, #0]
 8006368:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800636c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006370:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68da      	ldr	r2, [r3, #12]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006380:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	691a      	ldr	r2, [r3, #16]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	695b      	ldr	r3, [r3, #20]
 800638a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	699b      	ldr	r3, [r3, #24]
 8006392:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	430a      	orrs	r2, r1
 800639a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	69d9      	ldr	r1, [r3, #28]
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6a1a      	ldr	r2, [r3, #32]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f042 0201 	orr.w	r2, r2, #1
 80063ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2220      	movs	r2, #32
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3708      	adds	r7, #8
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80063e2:	b580      	push	{r7, lr}
 80063e4:	b082      	sub	sp, #8
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d101      	bne.n	80063f4 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e021      	b.n	8006438 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2224      	movs	r2, #36	; 0x24
 80063f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f022 0201 	bic.w	r2, r2, #1
 800640a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 f821 	bl	8006454 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	4618      	mov	r0, r3
 800643a:	3708      	adds	r7, #8
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800645c:	bf00      	nop
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b088      	sub	sp, #32
 800646c:	af02      	add	r7, sp, #8
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	4608      	mov	r0, r1
 8006472:	4611      	mov	r1, r2
 8006474:	461a      	mov	r2, r3
 8006476:	4603      	mov	r3, r0
 8006478:	817b      	strh	r3, [r7, #10]
 800647a:	460b      	mov	r3, r1
 800647c:	813b      	strh	r3, [r7, #8]
 800647e:	4613      	mov	r3, r2
 8006480:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006488:	b2db      	uxtb	r3, r3
 800648a:	2b20      	cmp	r3, #32
 800648c:	f040 80f9 	bne.w	8006682 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006490:	6a3b      	ldr	r3, [r7, #32]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d002      	beq.n	800649c <HAL_I2C_Mem_Write+0x34>
 8006496:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006498:	2b00      	cmp	r3, #0
 800649a:	d105      	bne.n	80064a8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064a2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e0ed      	b.n	8006684 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d101      	bne.n	80064b6 <HAL_I2C_Mem_Write+0x4e>
 80064b2:	2302      	movs	r3, #2
 80064b4:	e0e6      	b.n	8006684 <HAL_I2C_Mem_Write+0x21c>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80064be:	f7ff f8db 	bl	8005678 <HAL_GetTick>
 80064c2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	9300      	str	r3, [sp, #0]
 80064c8:	2319      	movs	r3, #25
 80064ca:	2201      	movs	r2, #1
 80064cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80064d0:	68f8      	ldr	r0, [r7, #12]
 80064d2:	f000 fadd 	bl	8006a90 <I2C_WaitOnFlagUntilTimeout>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d001      	beq.n	80064e0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	e0d1      	b.n	8006684 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2221      	movs	r2, #33	; 0x21
 80064e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2240      	movs	r2, #64	; 0x40
 80064ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2200      	movs	r2, #0
 80064f4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6a3a      	ldr	r2, [r7, #32]
 80064fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006500:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006508:	88f8      	ldrh	r0, [r7, #6]
 800650a:	893a      	ldrh	r2, [r7, #8]
 800650c:	8979      	ldrh	r1, [r7, #10]
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	9301      	str	r3, [sp, #4]
 8006512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006514:	9300      	str	r3, [sp, #0]
 8006516:	4603      	mov	r3, r0
 8006518:	68f8      	ldr	r0, [r7, #12]
 800651a:	f000 f9ed 	bl	80068f8 <I2C_RequestMemoryWrite>
 800651e:	4603      	mov	r3, r0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d005      	beq.n	8006530 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e0a9      	b.n	8006684 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006534:	b29b      	uxth	r3, r3
 8006536:	2bff      	cmp	r3, #255	; 0xff
 8006538:	d90e      	bls.n	8006558 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	22ff      	movs	r2, #255	; 0xff
 800653e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006544:	b2da      	uxtb	r2, r3
 8006546:	8979      	ldrh	r1, [r7, #10]
 8006548:	2300      	movs	r3, #0
 800654a:	9300      	str	r3, [sp, #0]
 800654c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f000 fc45 	bl	8006de0 <I2C_TransferConfig>
 8006556:	e00f      	b.n	8006578 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800655c:	b29a      	uxth	r2, r3
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006566:	b2da      	uxtb	r2, r3
 8006568:	8979      	ldrh	r1, [r7, #10]
 800656a:	2300      	movs	r3, #0
 800656c:	9300      	str	r3, [sp, #0]
 800656e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f000 fc34 	bl	8006de0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 fac7 	bl	8006b10 <I2C_WaitOnTXISFlagUntilTimeout>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d001      	beq.n	800658c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e07b      	b.n	8006684 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006590:	781a      	ldrb	r2, [r3, #0]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659c:	1c5a      	adds	r2, r3, #1
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	3b01      	subs	r3, #1
 80065aa:	b29a      	uxth	r2, r3
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065b4:	3b01      	subs	r3, #1
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d034      	beq.n	8006630 <HAL_I2C_Mem_Write+0x1c8>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d130      	bne.n	8006630 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	9300      	str	r3, [sp, #0]
 80065d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d4:	2200      	movs	r2, #0
 80065d6:	2180      	movs	r1, #128	; 0x80
 80065d8:	68f8      	ldr	r0, [r7, #12]
 80065da:	f000 fa59 	bl	8006a90 <I2C_WaitOnFlagUntilTimeout>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d001      	beq.n	80065e8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	e04d      	b.n	8006684 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	2bff      	cmp	r3, #255	; 0xff
 80065f0:	d90e      	bls.n	8006610 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	22ff      	movs	r2, #255	; 0xff
 80065f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065fc:	b2da      	uxtb	r2, r3
 80065fe:	8979      	ldrh	r1, [r7, #10]
 8006600:	2300      	movs	r3, #0
 8006602:	9300      	str	r3, [sp, #0]
 8006604:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006608:	68f8      	ldr	r0, [r7, #12]
 800660a:	f000 fbe9 	bl	8006de0 <I2C_TransferConfig>
 800660e:	e00f      	b.n	8006630 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006614:	b29a      	uxth	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800661e:	b2da      	uxtb	r2, r3
 8006620:	8979      	ldrh	r1, [r7, #10]
 8006622:	2300      	movs	r3, #0
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	f000 fbd8 	bl	8006de0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006634:	b29b      	uxth	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	d19e      	bne.n	8006578 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800663a:	697a      	ldr	r2, [r7, #20]
 800663c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f000 faa6 	bl	8006b90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e01a      	b.n	8006684 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2220      	movs	r2, #32
 8006654:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6859      	ldr	r1, [r3, #4]
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	4b0a      	ldr	r3, [pc, #40]	; (800668c <HAL_I2C_Mem_Write+0x224>)
 8006662:	400b      	ands	r3, r1
 8006664:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2220      	movs	r2, #32
 800666a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800667e:	2300      	movs	r3, #0
 8006680:	e000      	b.n	8006684 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006682:	2302      	movs	r3, #2
  }
}
 8006684:	4618      	mov	r0, r3
 8006686:	3718      	adds	r7, #24
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}
 800668c:	fe00e800 	.word	0xfe00e800

08006690 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b088      	sub	sp, #32
 8006694:	af02      	add	r7, sp, #8
 8006696:	60f8      	str	r0, [r7, #12]
 8006698:	4608      	mov	r0, r1
 800669a:	4611      	mov	r1, r2
 800669c:	461a      	mov	r2, r3
 800669e:	4603      	mov	r3, r0
 80066a0:	817b      	strh	r3, [r7, #10]
 80066a2:	460b      	mov	r3, r1
 80066a4:	813b      	strh	r3, [r7, #8]
 80066a6:	4613      	mov	r3, r2
 80066a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b20      	cmp	r3, #32
 80066b4:	f040 80fd 	bne.w	80068b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80066b8:	6a3b      	ldr	r3, [r7, #32]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d002      	beq.n	80066c4 <HAL_I2C_Mem_Read+0x34>
 80066be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d105      	bne.n	80066d0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066ca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e0f1      	b.n	80068b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d101      	bne.n	80066de <HAL_I2C_Mem_Read+0x4e>
 80066da:	2302      	movs	r3, #2
 80066dc:	e0ea      	b.n	80068b4 <HAL_I2C_Mem_Read+0x224>
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2201      	movs	r2, #1
 80066e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80066e6:	f7fe ffc7 	bl	8005678 <HAL_GetTick>
 80066ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	2319      	movs	r3, #25
 80066f2:	2201      	movs	r2, #1
 80066f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f000 f9c9 	bl	8006a90 <I2C_WaitOnFlagUntilTimeout>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d001      	beq.n	8006708 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e0d5      	b.n	80068b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2222      	movs	r2, #34	; 0x22
 800670c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2240      	movs	r2, #64	; 0x40
 8006714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6a3a      	ldr	r2, [r7, #32]
 8006722:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006728:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006730:	88f8      	ldrh	r0, [r7, #6]
 8006732:	893a      	ldrh	r2, [r7, #8]
 8006734:	8979      	ldrh	r1, [r7, #10]
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	9301      	str	r3, [sp, #4]
 800673a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800673c:	9300      	str	r3, [sp, #0]
 800673e:	4603      	mov	r3, r0
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f000 f92d 	bl	80069a0 <I2C_RequestMemoryRead>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d005      	beq.n	8006758 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e0ad      	b.n	80068b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800675c:	b29b      	uxth	r3, r3
 800675e:	2bff      	cmp	r3, #255	; 0xff
 8006760:	d90e      	bls.n	8006780 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	22ff      	movs	r2, #255	; 0xff
 8006766:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800676c:	b2da      	uxtb	r2, r3
 800676e:	8979      	ldrh	r1, [r7, #10]
 8006770:	4b52      	ldr	r3, [pc, #328]	; (80068bc <HAL_I2C_Mem_Read+0x22c>)
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006778:	68f8      	ldr	r0, [r7, #12]
 800677a:	f000 fb31 	bl	8006de0 <I2C_TransferConfig>
 800677e:	e00f      	b.n	80067a0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006784:	b29a      	uxth	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800678e:	b2da      	uxtb	r2, r3
 8006790:	8979      	ldrh	r1, [r7, #10]
 8006792:	4b4a      	ldr	r3, [pc, #296]	; (80068bc <HAL_I2C_Mem_Read+0x22c>)
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	f000 fb20 	bl	8006de0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067a6:	2200      	movs	r2, #0
 80067a8:	2104      	movs	r1, #4
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f000 f970 	bl	8006a90 <I2C_WaitOnFlagUntilTimeout>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d001      	beq.n	80067ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e07c      	b.n	80068b4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c4:	b2d2      	uxtb	r2, r2
 80067c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067cc:	1c5a      	adds	r2, r3, #1
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067d6:	3b01      	subs	r3, #1
 80067d8:	b29a      	uxth	r2, r3
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	3b01      	subs	r3, #1
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d034      	beq.n	8006860 <HAL_I2C_Mem_Read+0x1d0>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d130      	bne.n	8006860 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	9300      	str	r3, [sp, #0]
 8006802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006804:	2200      	movs	r2, #0
 8006806:	2180      	movs	r1, #128	; 0x80
 8006808:	68f8      	ldr	r0, [r7, #12]
 800680a:	f000 f941 	bl	8006a90 <I2C_WaitOnFlagUntilTimeout>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d001      	beq.n	8006818 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e04d      	b.n	80068b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800681c:	b29b      	uxth	r3, r3
 800681e:	2bff      	cmp	r3, #255	; 0xff
 8006820:	d90e      	bls.n	8006840 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	22ff      	movs	r2, #255	; 0xff
 8006826:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800682c:	b2da      	uxtb	r2, r3
 800682e:	8979      	ldrh	r1, [r7, #10]
 8006830:	2300      	movs	r3, #0
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006838:	68f8      	ldr	r0, [r7, #12]
 800683a:	f000 fad1 	bl	8006de0 <I2C_TransferConfig>
 800683e:	e00f      	b.n	8006860 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006844:	b29a      	uxth	r2, r3
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800684e:	b2da      	uxtb	r2, r3
 8006850:	8979      	ldrh	r1, [r7, #10]
 8006852:	2300      	movs	r3, #0
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f000 fac0 	bl	8006de0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006864:	b29b      	uxth	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d19a      	bne.n	80067a0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800686e:	68f8      	ldr	r0, [r7, #12]
 8006870:	f000 f98e 	bl	8006b90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006874:	4603      	mov	r3, r0
 8006876:	2b00      	cmp	r3, #0
 8006878:	d001      	beq.n	800687e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e01a      	b.n	80068b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2220      	movs	r2, #32
 8006884:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	6859      	ldr	r1, [r3, #4]
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	4b0b      	ldr	r3, [pc, #44]	; (80068c0 <HAL_I2C_Mem_Read+0x230>)
 8006892:	400b      	ands	r3, r1
 8006894:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2220      	movs	r2, #32
 800689a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80068ae:	2300      	movs	r3, #0
 80068b0:	e000      	b.n	80068b4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80068b2:	2302      	movs	r3, #2
  }
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3718      	adds	r7, #24
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	80002400 	.word	0x80002400
 80068c0:	fe00e800 	.word	0xfe00e800

080068c4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80068d2:	b2db      	uxtb	r3, r3
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	370c      	adds	r7, #12
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b086      	sub	sp, #24
 80068fc:	af02      	add	r7, sp, #8
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	4608      	mov	r0, r1
 8006902:	4611      	mov	r1, r2
 8006904:	461a      	mov	r2, r3
 8006906:	4603      	mov	r3, r0
 8006908:	817b      	strh	r3, [r7, #10]
 800690a:	460b      	mov	r3, r1
 800690c:	813b      	strh	r3, [r7, #8]
 800690e:	4613      	mov	r3, r2
 8006910:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006912:	88fb      	ldrh	r3, [r7, #6]
 8006914:	b2da      	uxtb	r2, r3
 8006916:	8979      	ldrh	r1, [r7, #10]
 8006918:	4b20      	ldr	r3, [pc, #128]	; (800699c <I2C_RequestMemoryWrite+0xa4>)
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006920:	68f8      	ldr	r0, [r7, #12]
 8006922:	f000 fa5d 	bl	8006de0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006926:	69fa      	ldr	r2, [r7, #28]
 8006928:	69b9      	ldr	r1, [r7, #24]
 800692a:	68f8      	ldr	r0, [r7, #12]
 800692c:	f000 f8f0 	bl	8006b10 <I2C_WaitOnTXISFlagUntilTimeout>
 8006930:	4603      	mov	r3, r0
 8006932:	2b00      	cmp	r3, #0
 8006934:	d001      	beq.n	800693a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e02c      	b.n	8006994 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800693a:	88fb      	ldrh	r3, [r7, #6]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d105      	bne.n	800694c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006940:	893b      	ldrh	r3, [r7, #8]
 8006942:	b2da      	uxtb	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	629a      	str	r2, [r3, #40]	; 0x28
 800694a:	e015      	b.n	8006978 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800694c:	893b      	ldrh	r3, [r7, #8]
 800694e:	0a1b      	lsrs	r3, r3, #8
 8006950:	b29b      	uxth	r3, r3
 8006952:	b2da      	uxtb	r2, r3
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800695a:	69fa      	ldr	r2, [r7, #28]
 800695c:	69b9      	ldr	r1, [r7, #24]
 800695e:	68f8      	ldr	r0, [r7, #12]
 8006960:	f000 f8d6 	bl	8006b10 <I2C_WaitOnTXISFlagUntilTimeout>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d001      	beq.n	800696e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e012      	b.n	8006994 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800696e:	893b      	ldrh	r3, [r7, #8]
 8006970:	b2da      	uxtb	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006978:	69fb      	ldr	r3, [r7, #28]
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	2200      	movs	r2, #0
 8006980:	2180      	movs	r1, #128	; 0x80
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f000 f884 	bl	8006a90 <I2C_WaitOnFlagUntilTimeout>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d001      	beq.n	8006992 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e000      	b.n	8006994 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	3710      	adds	r7, #16
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	80002000 	.word	0x80002000

080069a0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b086      	sub	sp, #24
 80069a4:	af02      	add	r7, sp, #8
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	4608      	mov	r0, r1
 80069aa:	4611      	mov	r1, r2
 80069ac:	461a      	mov	r2, r3
 80069ae:	4603      	mov	r3, r0
 80069b0:	817b      	strh	r3, [r7, #10]
 80069b2:	460b      	mov	r3, r1
 80069b4:	813b      	strh	r3, [r7, #8]
 80069b6:	4613      	mov	r3, r2
 80069b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80069ba:	88fb      	ldrh	r3, [r7, #6]
 80069bc:	b2da      	uxtb	r2, r3
 80069be:	8979      	ldrh	r1, [r7, #10]
 80069c0:	4b20      	ldr	r3, [pc, #128]	; (8006a44 <I2C_RequestMemoryRead+0xa4>)
 80069c2:	9300      	str	r3, [sp, #0]
 80069c4:	2300      	movs	r3, #0
 80069c6:	68f8      	ldr	r0, [r7, #12]
 80069c8:	f000 fa0a 	bl	8006de0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069cc:	69fa      	ldr	r2, [r7, #28]
 80069ce:	69b9      	ldr	r1, [r7, #24]
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f000 f89d 	bl	8006b10 <I2C_WaitOnTXISFlagUntilTimeout>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d001      	beq.n	80069e0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e02c      	b.n	8006a3a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80069e0:	88fb      	ldrh	r3, [r7, #6]
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d105      	bne.n	80069f2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80069e6:	893b      	ldrh	r3, [r7, #8]
 80069e8:	b2da      	uxtb	r2, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	629a      	str	r2, [r3, #40]	; 0x28
 80069f0:	e015      	b.n	8006a1e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80069f2:	893b      	ldrh	r3, [r7, #8]
 80069f4:	0a1b      	lsrs	r3, r3, #8
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	b2da      	uxtb	r2, r3
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a00:	69fa      	ldr	r2, [r7, #28]
 8006a02:	69b9      	ldr	r1, [r7, #24]
 8006a04:	68f8      	ldr	r0, [r7, #12]
 8006a06:	f000 f883 	bl	8006b10 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d001      	beq.n	8006a14 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e012      	b.n	8006a3a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a14:	893b      	ldrh	r3, [r7, #8]
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	9300      	str	r3, [sp, #0]
 8006a22:	69bb      	ldr	r3, [r7, #24]
 8006a24:	2200      	movs	r2, #0
 8006a26:	2140      	movs	r1, #64	; 0x40
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 f831 	bl	8006a90 <I2C_WaitOnFlagUntilTimeout>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d001      	beq.n	8006a38 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e000      	b.n	8006a3a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	80002000 	.word	0x80002000

08006a48 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b083      	sub	sp, #12
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	f003 0302 	and.w	r3, r3, #2
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d103      	bne.n	8006a66 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	2200      	movs	r2, #0
 8006a64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	699b      	ldr	r3, [r3, #24]
 8006a6c:	f003 0301 	and.w	r3, r3, #1
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	d007      	beq.n	8006a84 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	699a      	ldr	r2, [r3, #24]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f042 0201 	orr.w	r2, r2, #1
 8006a82:	619a      	str	r2, [r3, #24]
  }
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	603b      	str	r3, [r7, #0]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006aa0:	e022      	b.n	8006ae8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa8:	d01e      	beq.n	8006ae8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006aaa:	f7fe fde5 	bl	8005678 <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d302      	bcc.n	8006ac0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d113      	bne.n	8006ae8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ac4:	f043 0220 	orr.w	r2, r3, #32
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2220      	movs	r2, #32
 8006ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e00f      	b.n	8006b08 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	699a      	ldr	r2, [r3, #24]
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	4013      	ands	r3, r2
 8006af2:	68ba      	ldr	r2, [r7, #8]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	bf0c      	ite	eq
 8006af8:	2301      	moveq	r3, #1
 8006afa:	2300      	movne	r3, #0
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	461a      	mov	r2, r3
 8006b00:	79fb      	ldrb	r3, [r7, #7]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d0cd      	beq.n	8006aa2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3710      	adds	r7, #16
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b1c:	e02c      	b.n	8006b78 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	68b9      	ldr	r1, [r7, #8]
 8006b22:	68f8      	ldr	r0, [r7, #12]
 8006b24:	f000 f870 	bl	8006c08 <I2C_IsErrorOccurred>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d001      	beq.n	8006b32 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e02a      	b.n	8006b88 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b38:	d01e      	beq.n	8006b78 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b3a:	f7fe fd9d 	bl	8005678 <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	68ba      	ldr	r2, [r7, #8]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d302      	bcc.n	8006b50 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d113      	bne.n	8006b78 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b54:	f043 0220 	orr.w	r2, r3, #32
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2220      	movs	r2, #32
 8006b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e007      	b.n	8006b88 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	699b      	ldr	r3, [r3, #24]
 8006b7e:	f003 0302 	and.w	r3, r3, #2
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d1cb      	bne.n	8006b1e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3710      	adds	r7, #16
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b084      	sub	sp, #16
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006b9c:	e028      	b.n	8006bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	68b9      	ldr	r1, [r7, #8]
 8006ba2:	68f8      	ldr	r0, [r7, #12]
 8006ba4:	f000 f830 	bl	8006c08 <I2C_IsErrorOccurred>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d001      	beq.n	8006bb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e026      	b.n	8006c00 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bb2:	f7fe fd61 	bl	8005678 <HAL_GetTick>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d302      	bcc.n	8006bc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d113      	bne.n	8006bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bcc:	f043 0220 	orr.w	r2, r3, #32
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e007      	b.n	8006c00 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	f003 0320 	and.w	r3, r3, #32
 8006bfa:	2b20      	cmp	r3, #32
 8006bfc:	d1cf      	bne.n	8006b9e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b08a      	sub	sp, #40	; 0x28
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c14:	2300      	movs	r3, #0
 8006c16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	699b      	ldr	r3, [r3, #24]
 8006c20:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006c22:	2300      	movs	r3, #0
 8006c24:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	f003 0310 	and.w	r3, r3, #16
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d075      	beq.n	8006d20 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	2210      	movs	r2, #16
 8006c3a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006c3c:	e056      	b.n	8006cec <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c44:	d052      	beq.n	8006cec <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006c46:	f7fe fd17 	bl	8005678 <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	68ba      	ldr	r2, [r7, #8]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d302      	bcc.n	8006c5c <I2C_IsErrorOccurred+0x54>
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d147      	bne.n	8006cec <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c66:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006c6e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	699b      	ldr	r3, [r3, #24]
 8006c76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006c7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c7e:	d12e      	bne.n	8006cde <I2C_IsErrorOccurred+0xd6>
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c86:	d02a      	beq.n	8006cde <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006c88:	7cfb      	ldrb	r3, [r7, #19]
 8006c8a:	2b20      	cmp	r3, #32
 8006c8c:	d027      	beq.n	8006cde <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	685a      	ldr	r2, [r3, #4]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c9c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006c9e:	f7fe fceb 	bl	8005678 <HAL_GetTick>
 8006ca2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ca4:	e01b      	b.n	8006cde <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006ca6:	f7fe fce7 	bl	8005678 <HAL_GetTick>
 8006caa:	4602      	mov	r2, r0
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	2b19      	cmp	r3, #25
 8006cb2:	d914      	bls.n	8006cde <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cb8:	f043 0220 	orr.w	r2, r3, #32
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2220      	movs	r2, #32
 8006cc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	699b      	ldr	r3, [r3, #24]
 8006ce4:	f003 0320 	and.w	r3, r3, #32
 8006ce8:	2b20      	cmp	r3, #32
 8006cea:	d1dc      	bne.n	8006ca6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	f003 0320 	and.w	r3, r3, #32
 8006cf6:	2b20      	cmp	r3, #32
 8006cf8:	d003      	beq.n	8006d02 <I2C_IsErrorOccurred+0xfa>
 8006cfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d09d      	beq.n	8006c3e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006d02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d103      	bne.n	8006d12 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	2220      	movs	r2, #32
 8006d10:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006d12:	6a3b      	ldr	r3, [r7, #32]
 8006d14:	f043 0304 	orr.w	r3, r3, #4
 8006d18:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	699b      	ldr	r3, [r3, #24]
 8006d26:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006d28:	69bb      	ldr	r3, [r7, #24]
 8006d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00b      	beq.n	8006d4a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006d32:	6a3b      	ldr	r3, [r7, #32]
 8006d34:	f043 0301 	orr.w	r3, r3, #1
 8006d38:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006d42:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006d4a:	69bb      	ldr	r3, [r7, #24]
 8006d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d00b      	beq.n	8006d6c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006d54:	6a3b      	ldr	r3, [r7, #32]
 8006d56:	f043 0308 	orr.w	r3, r3, #8
 8006d5a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006d64:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00b      	beq.n	8006d8e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006d76:	6a3b      	ldr	r3, [r7, #32]
 8006d78:	f043 0302 	orr.w	r3, r3, #2
 8006d7c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d86:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006d8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d01c      	beq.n	8006dd0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7ff fe56 	bl	8006a48 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	6859      	ldr	r1, [r3, #4]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	4b0d      	ldr	r3, [pc, #52]	; (8006ddc <I2C_IsErrorOccurred+0x1d4>)
 8006da8:	400b      	ands	r3, r1
 8006daa:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006db0:	6a3b      	ldr	r3, [r7, #32]
 8006db2:	431a      	orrs	r2, r3
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2220      	movs	r2, #32
 8006dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3728      	adds	r7, #40	; 0x28
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}
 8006ddc:	fe00e800 	.word	0xfe00e800

08006de0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b087      	sub	sp, #28
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	607b      	str	r3, [r7, #4]
 8006dea:	460b      	mov	r3, r1
 8006dec:	817b      	strh	r3, [r7, #10]
 8006dee:	4613      	mov	r3, r2
 8006df0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006df2:	897b      	ldrh	r3, [r7, #10]
 8006df4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006df8:	7a7b      	ldrb	r3, [r7, #9]
 8006dfa:	041b      	lsls	r3, r3, #16
 8006dfc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006e00:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e0e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	685a      	ldr	r2, [r3, #4]
 8006e16:	6a3b      	ldr	r3, [r7, #32]
 8006e18:	0d5b      	lsrs	r3, r3, #21
 8006e1a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006e1e:	4b08      	ldr	r3, [pc, #32]	; (8006e40 <I2C_TransferConfig+0x60>)
 8006e20:	430b      	orrs	r3, r1
 8006e22:	43db      	mvns	r3, r3
 8006e24:	ea02 0103 	and.w	r1, r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006e32:	bf00      	nop
 8006e34:	371c      	adds	r7, #28
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	03ff63ff 	.word	0x03ff63ff

08006e44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	2b20      	cmp	r3, #32
 8006e58:	d138      	bne.n	8006ecc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d101      	bne.n	8006e68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006e64:	2302      	movs	r3, #2
 8006e66:	e032      	b.n	8006ece <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2224      	movs	r2, #36	; 0x24
 8006e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f022 0201 	bic.w	r2, r2, #1
 8006e86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006e96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	6819      	ldr	r1, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	683a      	ldr	r2, [r7, #0]
 8006ea4:	430a      	orrs	r2, r1
 8006ea6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f042 0201 	orr.w	r2, r2, #1
 8006eb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2220      	movs	r2, #32
 8006ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	e000      	b.n	8006ece <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006ecc:	2302      	movs	r3, #2
  }
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr

08006eda <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006eda:	b480      	push	{r7}
 8006edc:	b085      	sub	sp, #20
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
 8006ee2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	2b20      	cmp	r3, #32
 8006eee:	d139      	bne.n	8006f64 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d101      	bne.n	8006efe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006efa:	2302      	movs	r3, #2
 8006efc:	e033      	b.n	8006f66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2224      	movs	r2, #36	; 0x24
 8006f0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f022 0201 	bic.w	r2, r2, #1
 8006f1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006f2c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	021b      	lsls	r3, r3, #8
 8006f32:	68fa      	ldr	r2, [r7, #12]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	68fa      	ldr	r2, [r7, #12]
 8006f3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f042 0201 	orr.w	r2, r2, #1
 8006f4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2220      	movs	r2, #32
 8006f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f60:	2300      	movs	r3, #0
 8006f62:	e000      	b.n	8006f66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006f64:	2302      	movs	r3, #2
  }
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3714      	adds	r7, #20
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr

08006f72 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006f72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f74:	b08f      	sub	sp, #60	; 0x3c
 8006f76:	af0a      	add	r7, sp, #40	; 0x28
 8006f78:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e116      	b.n	80071b2 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d106      	bne.n	8006fa4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f7fa fff4 	bl	8001f8c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2203      	movs	r2, #3
 8006fa8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d102      	bne.n	8006fbe <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f002 fb43 	bl	800964e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	603b      	str	r3, [r7, #0]
 8006fce:	687e      	ldr	r6, [r7, #4]
 8006fd0:	466d      	mov	r5, sp
 8006fd2:	f106 0410 	add.w	r4, r6, #16
 8006fd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006fd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006fda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006fdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006fde:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006fe2:	e885 0003 	stmia.w	r5, {r0, r1}
 8006fe6:	1d33      	adds	r3, r6, #4
 8006fe8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006fea:	6838      	ldr	r0, [r7, #0]
 8006fec:	f002 fb03 	bl	80095f6 <USB_CoreInit>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d005      	beq.n	8007002 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2202      	movs	r2, #2
 8006ffa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e0d7      	b.n	80071b2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2100      	movs	r1, #0
 8007008:	4618      	mov	r0, r3
 800700a:	f002 fb31 	bl	8009670 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800700e:	2300      	movs	r3, #0
 8007010:	73fb      	strb	r3, [r7, #15]
 8007012:	e04a      	b.n	80070aa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007014:	7bfa      	ldrb	r2, [r7, #15]
 8007016:	6879      	ldr	r1, [r7, #4]
 8007018:	4613      	mov	r3, r2
 800701a:	00db      	lsls	r3, r3, #3
 800701c:	4413      	add	r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	440b      	add	r3, r1
 8007022:	333d      	adds	r3, #61	; 0x3d
 8007024:	2201      	movs	r2, #1
 8007026:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007028:	7bfa      	ldrb	r2, [r7, #15]
 800702a:	6879      	ldr	r1, [r7, #4]
 800702c:	4613      	mov	r3, r2
 800702e:	00db      	lsls	r3, r3, #3
 8007030:	4413      	add	r3, r2
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	440b      	add	r3, r1
 8007036:	333c      	adds	r3, #60	; 0x3c
 8007038:	7bfa      	ldrb	r2, [r7, #15]
 800703a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800703c:	7bfa      	ldrb	r2, [r7, #15]
 800703e:	7bfb      	ldrb	r3, [r7, #15]
 8007040:	b298      	uxth	r0, r3
 8007042:	6879      	ldr	r1, [r7, #4]
 8007044:	4613      	mov	r3, r2
 8007046:	00db      	lsls	r3, r3, #3
 8007048:	4413      	add	r3, r2
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	440b      	add	r3, r1
 800704e:	3344      	adds	r3, #68	; 0x44
 8007050:	4602      	mov	r2, r0
 8007052:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007054:	7bfa      	ldrb	r2, [r7, #15]
 8007056:	6879      	ldr	r1, [r7, #4]
 8007058:	4613      	mov	r3, r2
 800705a:	00db      	lsls	r3, r3, #3
 800705c:	4413      	add	r3, r2
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	440b      	add	r3, r1
 8007062:	3340      	adds	r3, #64	; 0x40
 8007064:	2200      	movs	r2, #0
 8007066:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007068:	7bfa      	ldrb	r2, [r7, #15]
 800706a:	6879      	ldr	r1, [r7, #4]
 800706c:	4613      	mov	r3, r2
 800706e:	00db      	lsls	r3, r3, #3
 8007070:	4413      	add	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	440b      	add	r3, r1
 8007076:	3348      	adds	r3, #72	; 0x48
 8007078:	2200      	movs	r2, #0
 800707a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800707c:	7bfa      	ldrb	r2, [r7, #15]
 800707e:	6879      	ldr	r1, [r7, #4]
 8007080:	4613      	mov	r3, r2
 8007082:	00db      	lsls	r3, r3, #3
 8007084:	4413      	add	r3, r2
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	440b      	add	r3, r1
 800708a:	334c      	adds	r3, #76	; 0x4c
 800708c:	2200      	movs	r2, #0
 800708e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007090:	7bfa      	ldrb	r2, [r7, #15]
 8007092:	6879      	ldr	r1, [r7, #4]
 8007094:	4613      	mov	r3, r2
 8007096:	00db      	lsls	r3, r3, #3
 8007098:	4413      	add	r3, r2
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	440b      	add	r3, r1
 800709e:	3354      	adds	r3, #84	; 0x54
 80070a0:	2200      	movs	r2, #0
 80070a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070a4:	7bfb      	ldrb	r3, [r7, #15]
 80070a6:	3301      	adds	r3, #1
 80070a8:	73fb      	strb	r3, [r7, #15]
 80070aa:	7bfa      	ldrb	r2, [r7, #15]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d3af      	bcc.n	8007014 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070b4:	2300      	movs	r3, #0
 80070b6:	73fb      	strb	r3, [r7, #15]
 80070b8:	e044      	b.n	8007144 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80070ba:	7bfa      	ldrb	r2, [r7, #15]
 80070bc:	6879      	ldr	r1, [r7, #4]
 80070be:	4613      	mov	r3, r2
 80070c0:	00db      	lsls	r3, r3, #3
 80070c2:	4413      	add	r3, r2
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	440b      	add	r3, r1
 80070c8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80070cc:	2200      	movs	r2, #0
 80070ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80070d0:	7bfa      	ldrb	r2, [r7, #15]
 80070d2:	6879      	ldr	r1, [r7, #4]
 80070d4:	4613      	mov	r3, r2
 80070d6:	00db      	lsls	r3, r3, #3
 80070d8:	4413      	add	r3, r2
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	440b      	add	r3, r1
 80070de:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80070e2:	7bfa      	ldrb	r2, [r7, #15]
 80070e4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80070e6:	7bfa      	ldrb	r2, [r7, #15]
 80070e8:	6879      	ldr	r1, [r7, #4]
 80070ea:	4613      	mov	r3, r2
 80070ec:	00db      	lsls	r3, r3, #3
 80070ee:	4413      	add	r3, r2
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	440b      	add	r3, r1
 80070f4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80070f8:	2200      	movs	r2, #0
 80070fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80070fc:	7bfa      	ldrb	r2, [r7, #15]
 80070fe:	6879      	ldr	r1, [r7, #4]
 8007100:	4613      	mov	r3, r2
 8007102:	00db      	lsls	r3, r3, #3
 8007104:	4413      	add	r3, r2
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	440b      	add	r3, r1
 800710a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800710e:	2200      	movs	r2, #0
 8007110:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007112:	7bfa      	ldrb	r2, [r7, #15]
 8007114:	6879      	ldr	r1, [r7, #4]
 8007116:	4613      	mov	r3, r2
 8007118:	00db      	lsls	r3, r3, #3
 800711a:	4413      	add	r3, r2
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	440b      	add	r3, r1
 8007120:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007124:	2200      	movs	r2, #0
 8007126:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007128:	7bfa      	ldrb	r2, [r7, #15]
 800712a:	6879      	ldr	r1, [r7, #4]
 800712c:	4613      	mov	r3, r2
 800712e:	00db      	lsls	r3, r3, #3
 8007130:	4413      	add	r3, r2
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	440b      	add	r3, r1
 8007136:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800713a:	2200      	movs	r2, #0
 800713c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800713e:	7bfb      	ldrb	r3, [r7, #15]
 8007140:	3301      	adds	r3, #1
 8007142:	73fb      	strb	r3, [r7, #15]
 8007144:	7bfa      	ldrb	r2, [r7, #15]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	429a      	cmp	r2, r3
 800714c:	d3b5      	bcc.n	80070ba <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	603b      	str	r3, [r7, #0]
 8007154:	687e      	ldr	r6, [r7, #4]
 8007156:	466d      	mov	r5, sp
 8007158:	f106 0410 	add.w	r4, r6, #16
 800715c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800715e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007160:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007162:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007164:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007168:	e885 0003 	stmia.w	r5, {r0, r1}
 800716c:	1d33      	adds	r3, r6, #4
 800716e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007170:	6838      	ldr	r0, [r7, #0]
 8007172:	f002 fac9 	bl	8009708 <USB_DevInit>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d005      	beq.n	8007188 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2202      	movs	r2, #2
 8007180:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007184:	2301      	movs	r3, #1
 8007186:	e014      	b.n	80071b2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719c:	2b01      	cmp	r3, #1
 800719e:	d102      	bne.n	80071a6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 f80a 	bl	80071ba <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4618      	mov	r0, r3
 80071ac:	f002 fc75 	bl	8009a9a <USB_DevDisconnect>

  return HAL_OK;
 80071b0:	2300      	movs	r3, #0
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3714      	adds	r7, #20
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080071ba <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80071ba:	b480      	push	{r7}
 80071bc:	b085      	sub	sp, #20
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	699b      	ldr	r3, [r3, #24]
 80071dc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071ec:	f043 0303 	orr.w	r3, r3, #3
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3714      	adds	r7, #20
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
	...

08007204 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007204:	b480      	push	{r7}
 8007206:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007208:	4b05      	ldr	r3, [pc, #20]	; (8007220 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a04      	ldr	r2, [pc, #16]	; (8007220 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800720e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007212:	6013      	str	r3, [r2, #0]
}
 8007214:	bf00      	nop
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop
 8007220:	40007000 	.word	0x40007000

08007224 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007224:	b480      	push	{r7}
 8007226:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007228:	4b04      	ldr	r3, [pc, #16]	; (800723c <HAL_PWREx_GetVoltageRange+0x18>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007230:	4618      	mov	r0, r3
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr
 800723a:	bf00      	nop
 800723c:	40007000 	.word	0x40007000

08007240 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800724e:	d130      	bne.n	80072b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007250:	4b23      	ldr	r3, [pc, #140]	; (80072e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007258:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800725c:	d038      	beq.n	80072d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800725e:	4b20      	ldr	r3, [pc, #128]	; (80072e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007266:	4a1e      	ldr	r2, [pc, #120]	; (80072e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007268:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800726c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800726e:	4b1d      	ldr	r3, [pc, #116]	; (80072e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	2232      	movs	r2, #50	; 0x32
 8007274:	fb02 f303 	mul.w	r3, r2, r3
 8007278:	4a1b      	ldr	r2, [pc, #108]	; (80072e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800727a:	fba2 2303 	umull	r2, r3, r2, r3
 800727e:	0c9b      	lsrs	r3, r3, #18
 8007280:	3301      	adds	r3, #1
 8007282:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007284:	e002      	b.n	800728c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	3b01      	subs	r3, #1
 800728a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800728c:	4b14      	ldr	r3, [pc, #80]	; (80072e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800728e:	695b      	ldr	r3, [r3, #20]
 8007290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007294:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007298:	d102      	bne.n	80072a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d1f2      	bne.n	8007286 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80072a0:	4b0f      	ldr	r3, [pc, #60]	; (80072e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80072a2:	695b      	ldr	r3, [r3, #20]
 80072a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072ac:	d110      	bne.n	80072d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e00f      	b.n	80072d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80072b2:	4b0b      	ldr	r3, [pc, #44]	; (80072e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80072ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072be:	d007      	beq.n	80072d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80072c0:	4b07      	ldr	r3, [pc, #28]	; (80072e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80072c8:	4a05      	ldr	r2, [pc, #20]	; (80072e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80072ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80072ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80072d0:	2300      	movs	r3, #0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3714      	adds	r7, #20
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	40007000 	.word	0x40007000
 80072e4:	20000000 	.word	0x20000000
 80072e8:	431bde83 	.word	0x431bde83

080072ec <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80072ec:	b480      	push	{r7}
 80072ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80072f0:	4b05      	ldr	r3, [pc, #20]	; (8007308 <HAL_PWREx_EnableVddUSB+0x1c>)
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	4a04      	ldr	r2, [pc, #16]	; (8007308 <HAL_PWREx_EnableVddUSB+0x1c>)
 80072f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80072fa:	6053      	str	r3, [r2, #4]
}
 80072fc:	bf00      	nop
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr
 8007306:	bf00      	nop
 8007308:	40007000 	.word	0x40007000

0800730c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b086      	sub	sp, #24
 8007310:	af02      	add	r7, sp, #8
 8007312:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007314:	f7fe f9b0 	bl	8005678 <HAL_GetTick>
 8007318:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d101      	bne.n	8007324 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e063      	b.n	80073ec <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800732a:	b2db      	uxtb	r3, r3
 800732c:	2b00      	cmp	r3, #0
 800732e:	d10b      	bne.n	8007348 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f7fa fcfb 	bl	8001d34 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800733e:	f241 3188 	movw	r1, #5000	; 0x1388
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f858 	bl	80073f8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	3b01      	subs	r3, #1
 8007358:	021a      	lsls	r2, r3, #8
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	430a      	orrs	r2, r1
 8007360:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2200      	movs	r2, #0
 800736c:	2120      	movs	r1, #32
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f850 	bl	8007414 <QSPI_WaitFlagStateUntilTimeout>
 8007374:	4603      	mov	r3, r0
 8007376:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8007378:	7afb      	ldrb	r3, [r7, #11]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d131      	bne.n	80073e2 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007388:	f023 0310 	bic.w	r3, r3, #16
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	6852      	ldr	r2, [r2, #4]
 8007390:	0611      	lsls	r1, r2, #24
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	68d2      	ldr	r2, [r2, #12]
 8007396:	4311      	orrs	r1, r2
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	6812      	ldr	r2, [r2, #0]
 800739c:	430b      	orrs	r3, r1
 800739e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	685a      	ldr	r2, [r3, #4]
 80073a6:	4b13      	ldr	r3, [pc, #76]	; (80073f4 <HAL_QSPI_Init+0xe8>)
 80073a8:	4013      	ands	r3, r2
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	6912      	ldr	r2, [r2, #16]
 80073ae:	0411      	lsls	r1, r2, #16
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	6952      	ldr	r2, [r2, #20]
 80073b4:	4311      	orrs	r1, r2
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	6992      	ldr	r2, [r2, #24]
 80073ba:	4311      	orrs	r1, r2
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	6812      	ldr	r2, [r2, #0]
 80073c0:	430b      	orrs	r3, r1
 80073c2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f042 0201 	orr.w	r2, r2, #1
 80073d2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80073ea:	7afb      	ldrb	r3, [r7, #11]
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}
 80073f4:	ffe0f8fe 	.word	0xffe0f8fe

080073f8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	683a      	ldr	r2, [r7, #0]
 8007406:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007408:	bf00      	nop
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	603b      	str	r3, [r7, #0]
 8007420:	4613      	mov	r3, r2
 8007422:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007424:	e01a      	b.n	800745c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800742c:	d016      	beq.n	800745c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800742e:	f7fe f923 	bl	8005678 <HAL_GetTick>
 8007432:	4602      	mov	r2, r0
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	1ad3      	subs	r3, r2, r3
 8007438:	69ba      	ldr	r2, [r7, #24]
 800743a:	429a      	cmp	r2, r3
 800743c:	d302      	bcc.n	8007444 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800743e:	69bb      	ldr	r3, [r7, #24]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d10b      	bne.n	800745c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2204      	movs	r2, #4
 8007448:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007450:	f043 0201 	orr.w	r2, r3, #1
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	e00e      	b.n	800747a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	689a      	ldr	r2, [r3, #8]
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	4013      	ands	r3, r2
 8007466:	2b00      	cmp	r3, #0
 8007468:	bf14      	ite	ne
 800746a:	2301      	movne	r3, #1
 800746c:	2300      	moveq	r3, #0
 800746e:	b2db      	uxtb	r3, r3
 8007470:	461a      	mov	r2, r3
 8007472:	79fb      	ldrb	r3, [r7, #7]
 8007474:	429a      	cmp	r2, r3
 8007476:	d1d6      	bne.n	8007426 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
	...

08007484 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b088      	sub	sp, #32
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d101      	bne.n	8007496 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e3ca      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007496:	4b97      	ldr	r3, [pc, #604]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007498:	689b      	ldr	r3, [r3, #8]
 800749a:	f003 030c 	and.w	r3, r3, #12
 800749e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074a0:	4b94      	ldr	r3, [pc, #592]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	f003 0303 	and.w	r3, r3, #3
 80074a8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f003 0310 	and.w	r3, r3, #16
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f000 80e4 	beq.w	8007680 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d007      	beq.n	80074ce <HAL_RCC_OscConfig+0x4a>
 80074be:	69bb      	ldr	r3, [r7, #24]
 80074c0:	2b0c      	cmp	r3, #12
 80074c2:	f040 808b 	bne.w	80075dc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	f040 8087 	bne.w	80075dc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80074ce:	4b89      	ldr	r3, [pc, #548]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f003 0302 	and.w	r3, r3, #2
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d005      	beq.n	80074e6 <HAL_RCC_OscConfig+0x62>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d101      	bne.n	80074e6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	e3a2      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6a1a      	ldr	r2, [r3, #32]
 80074ea:	4b82      	ldr	r3, [pc, #520]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 0308 	and.w	r3, r3, #8
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d004      	beq.n	8007500 <HAL_RCC_OscConfig+0x7c>
 80074f6:	4b7f      	ldr	r3, [pc, #508]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80074fe:	e005      	b.n	800750c <HAL_RCC_OscConfig+0x88>
 8007500:	4b7c      	ldr	r3, [pc, #496]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007502:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007506:	091b      	lsrs	r3, r3, #4
 8007508:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800750c:	4293      	cmp	r3, r2
 800750e:	d223      	bcs.n	8007558 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6a1b      	ldr	r3, [r3, #32]
 8007514:	4618      	mov	r0, r3
 8007516:	f000 fd55 	bl	8007fc4 <RCC_SetFlashLatencyFromMSIRange>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	d001      	beq.n	8007524 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	e383      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007524:	4b73      	ldr	r3, [pc, #460]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a72      	ldr	r2, [pc, #456]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 800752a:	f043 0308 	orr.w	r3, r3, #8
 800752e:	6013      	str	r3, [r2, #0]
 8007530:	4b70      	ldr	r3, [pc, #448]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a1b      	ldr	r3, [r3, #32]
 800753c:	496d      	ldr	r1, [pc, #436]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 800753e:	4313      	orrs	r3, r2
 8007540:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007542:	4b6c      	ldr	r3, [pc, #432]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	69db      	ldr	r3, [r3, #28]
 800754e:	021b      	lsls	r3, r3, #8
 8007550:	4968      	ldr	r1, [pc, #416]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007552:	4313      	orrs	r3, r2
 8007554:	604b      	str	r3, [r1, #4]
 8007556:	e025      	b.n	80075a4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007558:	4b66      	ldr	r3, [pc, #408]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a65      	ldr	r2, [pc, #404]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 800755e:	f043 0308 	orr.w	r3, r3, #8
 8007562:	6013      	str	r3, [r2, #0]
 8007564:	4b63      	ldr	r3, [pc, #396]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6a1b      	ldr	r3, [r3, #32]
 8007570:	4960      	ldr	r1, [pc, #384]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007572:	4313      	orrs	r3, r2
 8007574:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007576:	4b5f      	ldr	r3, [pc, #380]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	69db      	ldr	r3, [r3, #28]
 8007582:	021b      	lsls	r3, r3, #8
 8007584:	495b      	ldr	r1, [pc, #364]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007586:	4313      	orrs	r3, r2
 8007588:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800758a:	69bb      	ldr	r3, [r7, #24]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d109      	bne.n	80075a4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a1b      	ldr	r3, [r3, #32]
 8007594:	4618      	mov	r0, r3
 8007596:	f000 fd15 	bl	8007fc4 <RCC_SetFlashLatencyFromMSIRange>
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d001      	beq.n	80075a4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e343      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80075a4:	f000 fc4a 	bl	8007e3c <HAL_RCC_GetSysClockFreq>
 80075a8:	4602      	mov	r2, r0
 80075aa:	4b52      	ldr	r3, [pc, #328]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80075ac:	689b      	ldr	r3, [r3, #8]
 80075ae:	091b      	lsrs	r3, r3, #4
 80075b0:	f003 030f 	and.w	r3, r3, #15
 80075b4:	4950      	ldr	r1, [pc, #320]	; (80076f8 <HAL_RCC_OscConfig+0x274>)
 80075b6:	5ccb      	ldrb	r3, [r1, r3]
 80075b8:	f003 031f 	and.w	r3, r3, #31
 80075bc:	fa22 f303 	lsr.w	r3, r2, r3
 80075c0:	4a4e      	ldr	r2, [pc, #312]	; (80076fc <HAL_RCC_OscConfig+0x278>)
 80075c2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80075c4:	4b4e      	ldr	r3, [pc, #312]	; (8007700 <HAL_RCC_OscConfig+0x27c>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7fe f805 	bl	80055d8 <HAL_InitTick>
 80075ce:	4603      	mov	r3, r0
 80075d0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80075d2:	7bfb      	ldrb	r3, [r7, #15]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d052      	beq.n	800767e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80075d8:	7bfb      	ldrb	r3, [r7, #15]
 80075da:	e327      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d032      	beq.n	800764a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80075e4:	4b43      	ldr	r3, [pc, #268]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a42      	ldr	r2, [pc, #264]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80075ea:	f043 0301 	orr.w	r3, r3, #1
 80075ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80075f0:	f7fe f842 	bl	8005678 <HAL_GetTick>
 80075f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80075f6:	e008      	b.n	800760a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80075f8:	f7fe f83e 	bl	8005678 <HAL_GetTick>
 80075fc:	4602      	mov	r2, r0
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	1ad3      	subs	r3, r2, r3
 8007602:	2b02      	cmp	r3, #2
 8007604:	d901      	bls.n	800760a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8007606:	2303      	movs	r3, #3
 8007608:	e310      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800760a:	4b3a      	ldr	r3, [pc, #232]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 0302 	and.w	r3, r3, #2
 8007612:	2b00      	cmp	r3, #0
 8007614:	d0f0      	beq.n	80075f8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007616:	4b37      	ldr	r3, [pc, #220]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a36      	ldr	r2, [pc, #216]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 800761c:	f043 0308 	orr.w	r3, r3, #8
 8007620:	6013      	str	r3, [r2, #0]
 8007622:	4b34      	ldr	r3, [pc, #208]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	4931      	ldr	r1, [pc, #196]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007630:	4313      	orrs	r3, r2
 8007632:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007634:	4b2f      	ldr	r3, [pc, #188]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	69db      	ldr	r3, [r3, #28]
 8007640:	021b      	lsls	r3, r3, #8
 8007642:	492c      	ldr	r1, [pc, #176]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007644:	4313      	orrs	r3, r2
 8007646:	604b      	str	r3, [r1, #4]
 8007648:	e01a      	b.n	8007680 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800764a:	4b2a      	ldr	r3, [pc, #168]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a29      	ldr	r2, [pc, #164]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007650:	f023 0301 	bic.w	r3, r3, #1
 8007654:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007656:	f7fe f80f 	bl	8005678 <HAL_GetTick>
 800765a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800765c:	e008      	b.n	8007670 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800765e:	f7fe f80b 	bl	8005678 <HAL_GetTick>
 8007662:	4602      	mov	r2, r0
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	1ad3      	subs	r3, r2, r3
 8007668:	2b02      	cmp	r3, #2
 800766a:	d901      	bls.n	8007670 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800766c:	2303      	movs	r3, #3
 800766e:	e2dd      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007670:	4b20      	ldr	r3, [pc, #128]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 0302 	and.w	r3, r3, #2
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1f0      	bne.n	800765e <HAL_RCC_OscConfig+0x1da>
 800767c:	e000      	b.n	8007680 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800767e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 0301 	and.w	r3, r3, #1
 8007688:	2b00      	cmp	r3, #0
 800768a:	d074      	beq.n	8007776 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800768c:	69bb      	ldr	r3, [r7, #24]
 800768e:	2b08      	cmp	r3, #8
 8007690:	d005      	beq.n	800769e <HAL_RCC_OscConfig+0x21a>
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	2b0c      	cmp	r3, #12
 8007696:	d10e      	bne.n	80076b6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	2b03      	cmp	r3, #3
 800769c:	d10b      	bne.n	80076b6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800769e:	4b15      	ldr	r3, [pc, #84]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d064      	beq.n	8007774 <HAL_RCC_OscConfig+0x2f0>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d160      	bne.n	8007774 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e2ba      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076be:	d106      	bne.n	80076ce <HAL_RCC_OscConfig+0x24a>
 80076c0:	4b0c      	ldr	r3, [pc, #48]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a0b      	ldr	r2, [pc, #44]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076ca:	6013      	str	r3, [r2, #0]
 80076cc:	e026      	b.n	800771c <HAL_RCC_OscConfig+0x298>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80076d6:	d115      	bne.n	8007704 <HAL_RCC_OscConfig+0x280>
 80076d8:	4b06      	ldr	r3, [pc, #24]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a05      	ldr	r2, [pc, #20]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076e2:	6013      	str	r3, [r2, #0]
 80076e4:	4b03      	ldr	r3, [pc, #12]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a02      	ldr	r2, [pc, #8]	; (80076f4 <HAL_RCC_OscConfig+0x270>)
 80076ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076ee:	6013      	str	r3, [r2, #0]
 80076f0:	e014      	b.n	800771c <HAL_RCC_OscConfig+0x298>
 80076f2:	bf00      	nop
 80076f4:	40021000 	.word	0x40021000
 80076f8:	0800f698 	.word	0x0800f698
 80076fc:	20000000 	.word	0x20000000
 8007700:	20000004 	.word	0x20000004
 8007704:	4ba0      	ldr	r3, [pc, #640]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a9f      	ldr	r2, [pc, #636]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 800770a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800770e:	6013      	str	r3, [r2, #0]
 8007710:	4b9d      	ldr	r3, [pc, #628]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a9c      	ldr	r2, [pc, #624]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007716:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800771a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d013      	beq.n	800774c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007724:	f7fd ffa8 	bl	8005678 <HAL_GetTick>
 8007728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800772a:	e008      	b.n	800773e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800772c:	f7fd ffa4 	bl	8005678 <HAL_GetTick>
 8007730:	4602      	mov	r2, r0
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	1ad3      	subs	r3, r2, r3
 8007736:	2b64      	cmp	r3, #100	; 0x64
 8007738:	d901      	bls.n	800773e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e276      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800773e:	4b92      	ldr	r3, [pc, #584]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007746:	2b00      	cmp	r3, #0
 8007748:	d0f0      	beq.n	800772c <HAL_RCC_OscConfig+0x2a8>
 800774a:	e014      	b.n	8007776 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800774c:	f7fd ff94 	bl	8005678 <HAL_GetTick>
 8007750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007752:	e008      	b.n	8007766 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007754:	f7fd ff90 	bl	8005678 <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	2b64      	cmp	r3, #100	; 0x64
 8007760:	d901      	bls.n	8007766 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e262      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007766:	4b88      	ldr	r3, [pc, #544]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d1f0      	bne.n	8007754 <HAL_RCC_OscConfig+0x2d0>
 8007772:	e000      	b.n	8007776 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007774:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f003 0302 	and.w	r3, r3, #2
 800777e:	2b00      	cmp	r3, #0
 8007780:	d060      	beq.n	8007844 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	2b04      	cmp	r3, #4
 8007786:	d005      	beq.n	8007794 <HAL_RCC_OscConfig+0x310>
 8007788:	69bb      	ldr	r3, [r7, #24]
 800778a:	2b0c      	cmp	r3, #12
 800778c:	d119      	bne.n	80077c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	2b02      	cmp	r3, #2
 8007792:	d116      	bne.n	80077c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007794:	4b7c      	ldr	r3, [pc, #496]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800779c:	2b00      	cmp	r3, #0
 800779e:	d005      	beq.n	80077ac <HAL_RCC_OscConfig+0x328>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	e23f      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077ac:	4b76      	ldr	r3, [pc, #472]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	061b      	lsls	r3, r3, #24
 80077ba:	4973      	ldr	r1, [pc, #460]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80077bc:	4313      	orrs	r3, r2
 80077be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80077c0:	e040      	b.n	8007844 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d023      	beq.n	8007812 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80077ca:	4b6f      	ldr	r3, [pc, #444]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a6e      	ldr	r2, [pc, #440]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80077d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077d6:	f7fd ff4f 	bl	8005678 <HAL_GetTick>
 80077da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80077dc:	e008      	b.n	80077f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077de:	f7fd ff4b 	bl	8005678 <HAL_GetTick>
 80077e2:	4602      	mov	r2, r0
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	1ad3      	subs	r3, r2, r3
 80077e8:	2b02      	cmp	r3, #2
 80077ea:	d901      	bls.n	80077f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e21d      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80077f0:	4b65      	ldr	r3, [pc, #404]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d0f0      	beq.n	80077de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077fc:	4b62      	ldr	r3, [pc, #392]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	061b      	lsls	r3, r3, #24
 800780a:	495f      	ldr	r1, [pc, #380]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 800780c:	4313      	orrs	r3, r2
 800780e:	604b      	str	r3, [r1, #4]
 8007810:	e018      	b.n	8007844 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007812:	4b5d      	ldr	r3, [pc, #372]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a5c      	ldr	r2, [pc, #368]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007818:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800781c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800781e:	f7fd ff2b 	bl	8005678 <HAL_GetTick>
 8007822:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007824:	e008      	b.n	8007838 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007826:	f7fd ff27 	bl	8005678 <HAL_GetTick>
 800782a:	4602      	mov	r2, r0
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	1ad3      	subs	r3, r2, r3
 8007830:	2b02      	cmp	r3, #2
 8007832:	d901      	bls.n	8007838 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007834:	2303      	movs	r3, #3
 8007836:	e1f9      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007838:	4b53      	ldr	r3, [pc, #332]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1f0      	bne.n	8007826 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 0308 	and.w	r3, r3, #8
 800784c:	2b00      	cmp	r3, #0
 800784e:	d03c      	beq.n	80078ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d01c      	beq.n	8007892 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007858:	4b4b      	ldr	r3, [pc, #300]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 800785a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800785e:	4a4a      	ldr	r2, [pc, #296]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007860:	f043 0301 	orr.w	r3, r3, #1
 8007864:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007868:	f7fd ff06 	bl	8005678 <HAL_GetTick>
 800786c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800786e:	e008      	b.n	8007882 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007870:	f7fd ff02 	bl	8005678 <HAL_GetTick>
 8007874:	4602      	mov	r2, r0
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	2b02      	cmp	r3, #2
 800787c:	d901      	bls.n	8007882 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	e1d4      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007882:	4b41      	ldr	r3, [pc, #260]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007884:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d0ef      	beq.n	8007870 <HAL_RCC_OscConfig+0x3ec>
 8007890:	e01b      	b.n	80078ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007892:	4b3d      	ldr	r3, [pc, #244]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007894:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007898:	4a3b      	ldr	r2, [pc, #236]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 800789a:	f023 0301 	bic.w	r3, r3, #1
 800789e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078a2:	f7fd fee9 	bl	8005678 <HAL_GetTick>
 80078a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80078a8:	e008      	b.n	80078bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078aa:	f7fd fee5 	bl	8005678 <HAL_GetTick>
 80078ae:	4602      	mov	r2, r0
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	1ad3      	subs	r3, r2, r3
 80078b4:	2b02      	cmp	r3, #2
 80078b6:	d901      	bls.n	80078bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80078b8:	2303      	movs	r3, #3
 80078ba:	e1b7      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80078bc:	4b32      	ldr	r3, [pc, #200]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80078be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80078c2:	f003 0302 	and.w	r3, r3, #2
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d1ef      	bne.n	80078aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 0304 	and.w	r3, r3, #4
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	f000 80a6 	beq.w	8007a24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80078d8:	2300      	movs	r3, #0
 80078da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80078dc:	4b2a      	ldr	r3, [pc, #168]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80078de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d10d      	bne.n	8007904 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078e8:	4b27      	ldr	r3, [pc, #156]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80078ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078ec:	4a26      	ldr	r2, [pc, #152]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80078ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078f2:	6593      	str	r3, [r2, #88]	; 0x58
 80078f4:	4b24      	ldr	r3, [pc, #144]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 80078f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078fc:	60bb      	str	r3, [r7, #8]
 80078fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007900:	2301      	movs	r3, #1
 8007902:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007904:	4b21      	ldr	r3, [pc, #132]	; (800798c <HAL_RCC_OscConfig+0x508>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800790c:	2b00      	cmp	r3, #0
 800790e:	d118      	bne.n	8007942 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007910:	4b1e      	ldr	r3, [pc, #120]	; (800798c <HAL_RCC_OscConfig+0x508>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a1d      	ldr	r2, [pc, #116]	; (800798c <HAL_RCC_OscConfig+0x508>)
 8007916:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800791a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800791c:	f7fd feac 	bl	8005678 <HAL_GetTick>
 8007920:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007922:	e008      	b.n	8007936 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007924:	f7fd fea8 	bl	8005678 <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	2b02      	cmp	r3, #2
 8007930:	d901      	bls.n	8007936 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e17a      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007936:	4b15      	ldr	r3, [pc, #84]	; (800798c <HAL_RCC_OscConfig+0x508>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800793e:	2b00      	cmp	r3, #0
 8007940:	d0f0      	beq.n	8007924 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	2b01      	cmp	r3, #1
 8007948:	d108      	bne.n	800795c <HAL_RCC_OscConfig+0x4d8>
 800794a:	4b0f      	ldr	r3, [pc, #60]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 800794c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007950:	4a0d      	ldr	r2, [pc, #52]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007952:	f043 0301 	orr.w	r3, r3, #1
 8007956:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800795a:	e029      	b.n	80079b0 <HAL_RCC_OscConfig+0x52c>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	2b05      	cmp	r3, #5
 8007962:	d115      	bne.n	8007990 <HAL_RCC_OscConfig+0x50c>
 8007964:	4b08      	ldr	r3, [pc, #32]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007966:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800796a:	4a07      	ldr	r2, [pc, #28]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 800796c:	f043 0304 	orr.w	r3, r3, #4
 8007970:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007974:	4b04      	ldr	r3, [pc, #16]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 8007976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800797a:	4a03      	ldr	r2, [pc, #12]	; (8007988 <HAL_RCC_OscConfig+0x504>)
 800797c:	f043 0301 	orr.w	r3, r3, #1
 8007980:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007984:	e014      	b.n	80079b0 <HAL_RCC_OscConfig+0x52c>
 8007986:	bf00      	nop
 8007988:	40021000 	.word	0x40021000
 800798c:	40007000 	.word	0x40007000
 8007990:	4b9c      	ldr	r3, [pc, #624]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007996:	4a9b      	ldr	r2, [pc, #620]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007998:	f023 0301 	bic.w	r3, r3, #1
 800799c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80079a0:	4b98      	ldr	r3, [pc, #608]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 80079a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079a6:	4a97      	ldr	r2, [pc, #604]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 80079a8:	f023 0304 	bic.w	r3, r3, #4
 80079ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d016      	beq.n	80079e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079b8:	f7fd fe5e 	bl	8005678 <HAL_GetTick>
 80079bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079be:	e00a      	b.n	80079d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079c0:	f7fd fe5a 	bl	8005678 <HAL_GetTick>
 80079c4:	4602      	mov	r2, r0
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	1ad3      	subs	r3, r2, r3
 80079ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d901      	bls.n	80079d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80079d2:	2303      	movs	r3, #3
 80079d4:	e12a      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80079d6:	4b8b      	ldr	r3, [pc, #556]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 80079d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079dc:	f003 0302 	and.w	r3, r3, #2
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d0ed      	beq.n	80079c0 <HAL_RCC_OscConfig+0x53c>
 80079e4:	e015      	b.n	8007a12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079e6:	f7fd fe47 	bl	8005678 <HAL_GetTick>
 80079ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80079ec:	e00a      	b.n	8007a04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079ee:	f7fd fe43 	bl	8005678 <HAL_GetTick>
 80079f2:	4602      	mov	r2, r0
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	1ad3      	subs	r3, r2, r3
 80079f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d901      	bls.n	8007a04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007a00:	2303      	movs	r3, #3
 8007a02:	e113      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007a04:	4b7f      	ldr	r3, [pc, #508]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a0a:	f003 0302 	and.w	r3, r3, #2
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d1ed      	bne.n	80079ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007a12:	7ffb      	ldrb	r3, [r7, #31]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d105      	bne.n	8007a24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a18:	4b7a      	ldr	r3, [pc, #488]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a1c:	4a79      	ldr	r2, [pc, #484]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007a1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a22:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	f000 80fe 	beq.w	8007c2a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a32:	2b02      	cmp	r3, #2
 8007a34:	f040 80d0 	bne.w	8007bd8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007a38:	4b72      	ldr	r3, [pc, #456]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	f003 0203 	and.w	r2, r3, #3
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d130      	bne.n	8007aae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a56:	3b01      	subs	r3, #1
 8007a58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d127      	bne.n	8007aae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a68:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	d11f      	bne.n	8007aae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007a78:	2a07      	cmp	r2, #7
 8007a7a:	bf14      	ite	ne
 8007a7c:	2201      	movne	r2, #1
 8007a7e:	2200      	moveq	r2, #0
 8007a80:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d113      	bne.n	8007aae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a90:	085b      	lsrs	r3, r3, #1
 8007a92:	3b01      	subs	r3, #1
 8007a94:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d109      	bne.n	8007aae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa4:	085b      	lsrs	r3, r3, #1
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d06e      	beq.n	8007b8c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	2b0c      	cmp	r3, #12
 8007ab2:	d069      	beq.n	8007b88 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007ab4:	4b53      	ldr	r3, [pc, #332]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d105      	bne.n	8007acc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007ac0:	4b50      	ldr	r3, [pc, #320]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d001      	beq.n	8007ad0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8007acc:	2301      	movs	r3, #1
 8007ace:	e0ad      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007ad0:	4b4c      	ldr	r3, [pc, #304]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a4b      	ldr	r2, [pc, #300]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007ad6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007ada:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007adc:	f7fd fdcc 	bl	8005678 <HAL_GetTick>
 8007ae0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007ae2:	e008      	b.n	8007af6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ae4:	f7fd fdc8 	bl	8005678 <HAL_GetTick>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	1ad3      	subs	r3, r2, r3
 8007aee:	2b02      	cmp	r3, #2
 8007af0:	d901      	bls.n	8007af6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8007af2:	2303      	movs	r3, #3
 8007af4:	e09a      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007af6:	4b43      	ldr	r3, [pc, #268]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d1f0      	bne.n	8007ae4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b02:	4b40      	ldr	r3, [pc, #256]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b04:	68da      	ldr	r2, [r3, #12]
 8007b06:	4b40      	ldr	r3, [pc, #256]	; (8007c08 <HAL_RCC_OscConfig+0x784>)
 8007b08:	4013      	ands	r3, r2
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007b12:	3a01      	subs	r2, #1
 8007b14:	0112      	lsls	r2, r2, #4
 8007b16:	4311      	orrs	r1, r2
 8007b18:	687a      	ldr	r2, [r7, #4]
 8007b1a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007b1c:	0212      	lsls	r2, r2, #8
 8007b1e:	4311      	orrs	r1, r2
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007b24:	0852      	lsrs	r2, r2, #1
 8007b26:	3a01      	subs	r2, #1
 8007b28:	0552      	lsls	r2, r2, #21
 8007b2a:	4311      	orrs	r1, r2
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007b30:	0852      	lsrs	r2, r2, #1
 8007b32:	3a01      	subs	r2, #1
 8007b34:	0652      	lsls	r2, r2, #25
 8007b36:	4311      	orrs	r1, r2
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007b3c:	0912      	lsrs	r2, r2, #4
 8007b3e:	0452      	lsls	r2, r2, #17
 8007b40:	430a      	orrs	r2, r1
 8007b42:	4930      	ldr	r1, [pc, #192]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b44:	4313      	orrs	r3, r2
 8007b46:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007b48:	4b2e      	ldr	r3, [pc, #184]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a2d      	ldr	r2, [pc, #180]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007b52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007b54:	4b2b      	ldr	r3, [pc, #172]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	4a2a      	ldr	r2, [pc, #168]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007b5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007b60:	f7fd fd8a 	bl	8005678 <HAL_GetTick>
 8007b64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b66:	e008      	b.n	8007b7a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b68:	f7fd fd86 	bl	8005678 <HAL_GetTick>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	1ad3      	subs	r3, r2, r3
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d901      	bls.n	8007b7a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8007b76:	2303      	movs	r3, #3
 8007b78:	e058      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b7a:	4b22      	ldr	r3, [pc, #136]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d0f0      	beq.n	8007b68 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007b86:	e050      	b.n	8007c2a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	e04f      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b8c:	4b1d      	ldr	r3, [pc, #116]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d148      	bne.n	8007c2a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007b98:	4b1a      	ldr	r3, [pc, #104]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a19      	ldr	r2, [pc, #100]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007b9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007ba2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007ba4:	4b17      	ldr	r3, [pc, #92]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	4a16      	ldr	r2, [pc, #88]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007baa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007bae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007bb0:	f7fd fd62 	bl	8005678 <HAL_GetTick>
 8007bb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007bb6:	e008      	b.n	8007bca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bb8:	f7fd fd5e 	bl	8005678 <HAL_GetTick>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	1ad3      	subs	r3, r2, r3
 8007bc2:	2b02      	cmp	r3, #2
 8007bc4:	d901      	bls.n	8007bca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	e030      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007bca:	4b0e      	ldr	r3, [pc, #56]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d0f0      	beq.n	8007bb8 <HAL_RCC_OscConfig+0x734>
 8007bd6:	e028      	b.n	8007c2a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	2b0c      	cmp	r3, #12
 8007bdc:	d023      	beq.n	8007c26 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bde:	4b09      	ldr	r3, [pc, #36]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a08      	ldr	r2, [pc, #32]	; (8007c04 <HAL_RCC_OscConfig+0x780>)
 8007be4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007be8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bea:	f7fd fd45 	bl	8005678 <HAL_GetTick>
 8007bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007bf0:	e00c      	b.n	8007c0c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bf2:	f7fd fd41 	bl	8005678 <HAL_GetTick>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	1ad3      	subs	r3, r2, r3
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d905      	bls.n	8007c0c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8007c00:	2303      	movs	r3, #3
 8007c02:	e013      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
 8007c04:	40021000 	.word	0x40021000
 8007c08:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c0c:	4b09      	ldr	r3, [pc, #36]	; (8007c34 <HAL_RCC_OscConfig+0x7b0>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d1ec      	bne.n	8007bf2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007c18:	4b06      	ldr	r3, [pc, #24]	; (8007c34 <HAL_RCC_OscConfig+0x7b0>)
 8007c1a:	68da      	ldr	r2, [r3, #12]
 8007c1c:	4905      	ldr	r1, [pc, #20]	; (8007c34 <HAL_RCC_OscConfig+0x7b0>)
 8007c1e:	4b06      	ldr	r3, [pc, #24]	; (8007c38 <HAL_RCC_OscConfig+0x7b4>)
 8007c20:	4013      	ands	r3, r2
 8007c22:	60cb      	str	r3, [r1, #12]
 8007c24:	e001      	b.n	8007c2a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007c26:	2301      	movs	r3, #1
 8007c28:	e000      	b.n	8007c2c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3720      	adds	r7, #32
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}
 8007c34:	40021000 	.word	0x40021000
 8007c38:	feeefffc 	.word	0xfeeefffc

08007c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
 8007c44:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d101      	bne.n	8007c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e0e7      	b.n	8007e20 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007c50:	4b75      	ldr	r3, [pc, #468]	; (8007e28 <HAL_RCC_ClockConfig+0x1ec>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 0307 	and.w	r3, r3, #7
 8007c58:	683a      	ldr	r2, [r7, #0]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d910      	bls.n	8007c80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c5e:	4b72      	ldr	r3, [pc, #456]	; (8007e28 <HAL_RCC_ClockConfig+0x1ec>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f023 0207 	bic.w	r2, r3, #7
 8007c66:	4970      	ldr	r1, [pc, #448]	; (8007e28 <HAL_RCC_ClockConfig+0x1ec>)
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c6e:	4b6e      	ldr	r3, [pc, #440]	; (8007e28 <HAL_RCC_ClockConfig+0x1ec>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f003 0307 	and.w	r3, r3, #7
 8007c76:	683a      	ldr	r2, [r7, #0]
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d001      	beq.n	8007c80 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e0cf      	b.n	8007e20 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 0302 	and.w	r3, r3, #2
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d010      	beq.n	8007cae <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689a      	ldr	r2, [r3, #8]
 8007c90:	4b66      	ldr	r3, [pc, #408]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d908      	bls.n	8007cae <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c9c:	4b63      	ldr	r3, [pc, #396]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	4960      	ldr	r1, [pc, #384]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007caa:	4313      	orrs	r3, r2
 8007cac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 0301 	and.w	r3, r3, #1
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d04c      	beq.n	8007d54 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	2b03      	cmp	r3, #3
 8007cc0:	d107      	bne.n	8007cd2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007cc2:	4b5a      	ldr	r3, [pc, #360]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d121      	bne.n	8007d12 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e0a6      	b.n	8007e20 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	2b02      	cmp	r3, #2
 8007cd8:	d107      	bne.n	8007cea <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007cda:	4b54      	ldr	r3, [pc, #336]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d115      	bne.n	8007d12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e09a      	b.n	8007e20 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d107      	bne.n	8007d02 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007cf2:	4b4e      	ldr	r3, [pc, #312]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f003 0302 	and.w	r3, r3, #2
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d109      	bne.n	8007d12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e08e      	b.n	8007e20 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d02:	4b4a      	ldr	r3, [pc, #296]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e086      	b.n	8007e20 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007d12:	4b46      	ldr	r3, [pc, #280]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007d14:	689b      	ldr	r3, [r3, #8]
 8007d16:	f023 0203 	bic.w	r2, r3, #3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	4943      	ldr	r1, [pc, #268]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007d20:	4313      	orrs	r3, r2
 8007d22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d24:	f7fd fca8 	bl	8005678 <HAL_GetTick>
 8007d28:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d2a:	e00a      	b.n	8007d42 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d2c:	f7fd fca4 	bl	8005678 <HAL_GetTick>
 8007d30:	4602      	mov	r2, r0
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	1ad3      	subs	r3, r2, r3
 8007d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d901      	bls.n	8007d42 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007d3e:	2303      	movs	r3, #3
 8007d40:	e06e      	b.n	8007e20 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d42:	4b3a      	ldr	r3, [pc, #232]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	f003 020c 	and.w	r2, r3, #12
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	009b      	lsls	r3, r3, #2
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d1eb      	bne.n	8007d2c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 0302 	and.w	r3, r3, #2
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d010      	beq.n	8007d82 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	689a      	ldr	r2, [r3, #8]
 8007d64:	4b31      	ldr	r3, [pc, #196]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d208      	bcs.n	8007d82 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d70:	4b2e      	ldr	r3, [pc, #184]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	492b      	ldr	r1, [pc, #172]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007d82:	4b29      	ldr	r3, [pc, #164]	; (8007e28 <HAL_RCC_ClockConfig+0x1ec>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 0307 	and.w	r3, r3, #7
 8007d8a:	683a      	ldr	r2, [r7, #0]
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d210      	bcs.n	8007db2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d90:	4b25      	ldr	r3, [pc, #148]	; (8007e28 <HAL_RCC_ClockConfig+0x1ec>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f023 0207 	bic.w	r2, r3, #7
 8007d98:	4923      	ldr	r1, [pc, #140]	; (8007e28 <HAL_RCC_ClockConfig+0x1ec>)
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007da0:	4b21      	ldr	r3, [pc, #132]	; (8007e28 <HAL_RCC_ClockConfig+0x1ec>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f003 0307 	and.w	r3, r3, #7
 8007da8:	683a      	ldr	r2, [r7, #0]
 8007daa:	429a      	cmp	r2, r3
 8007dac:	d001      	beq.n	8007db2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e036      	b.n	8007e20 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f003 0304 	and.w	r3, r3, #4
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d008      	beq.n	8007dd0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007dbe:	4b1b      	ldr	r3, [pc, #108]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	4918      	ldr	r1, [pc, #96]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f003 0308 	and.w	r3, r3, #8
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d009      	beq.n	8007df0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007ddc:	4b13      	ldr	r3, [pc, #76]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	691b      	ldr	r3, [r3, #16]
 8007de8:	00db      	lsls	r3, r3, #3
 8007dea:	4910      	ldr	r1, [pc, #64]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007dec:	4313      	orrs	r3, r2
 8007dee:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007df0:	f000 f824 	bl	8007e3c <HAL_RCC_GetSysClockFreq>
 8007df4:	4602      	mov	r2, r0
 8007df6:	4b0d      	ldr	r3, [pc, #52]	; (8007e2c <HAL_RCC_ClockConfig+0x1f0>)
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	091b      	lsrs	r3, r3, #4
 8007dfc:	f003 030f 	and.w	r3, r3, #15
 8007e00:	490b      	ldr	r1, [pc, #44]	; (8007e30 <HAL_RCC_ClockConfig+0x1f4>)
 8007e02:	5ccb      	ldrb	r3, [r1, r3]
 8007e04:	f003 031f 	and.w	r3, r3, #31
 8007e08:	fa22 f303 	lsr.w	r3, r2, r3
 8007e0c:	4a09      	ldr	r2, [pc, #36]	; (8007e34 <HAL_RCC_ClockConfig+0x1f8>)
 8007e0e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007e10:	4b09      	ldr	r3, [pc, #36]	; (8007e38 <HAL_RCC_ClockConfig+0x1fc>)
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7fd fbdf 	bl	80055d8 <HAL_InitTick>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	72fb      	strb	r3, [r7, #11]

  return status;
 8007e1e:	7afb      	ldrb	r3, [r7, #11]
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	40022000 	.word	0x40022000
 8007e2c:	40021000 	.word	0x40021000
 8007e30:	0800f698 	.word	0x0800f698
 8007e34:	20000000 	.word	0x20000000
 8007e38:	20000004 	.word	0x20000004

08007e3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b089      	sub	sp, #36	; 0x24
 8007e40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007e42:	2300      	movs	r3, #0
 8007e44:	61fb      	str	r3, [r7, #28]
 8007e46:	2300      	movs	r3, #0
 8007e48:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e4a:	4b3e      	ldr	r3, [pc, #248]	; (8007f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	f003 030c 	and.w	r3, r3, #12
 8007e52:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e54:	4b3b      	ldr	r3, [pc, #236]	; (8007f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8007e56:	68db      	ldr	r3, [r3, #12]
 8007e58:	f003 0303 	and.w	r3, r3, #3
 8007e5c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d005      	beq.n	8007e70 <HAL_RCC_GetSysClockFreq+0x34>
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	2b0c      	cmp	r3, #12
 8007e68:	d121      	bne.n	8007eae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d11e      	bne.n	8007eae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007e70:	4b34      	ldr	r3, [pc, #208]	; (8007f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 0308 	and.w	r3, r3, #8
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d107      	bne.n	8007e8c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007e7c:	4b31      	ldr	r3, [pc, #196]	; (8007f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8007e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e82:	0a1b      	lsrs	r3, r3, #8
 8007e84:	f003 030f 	and.w	r3, r3, #15
 8007e88:	61fb      	str	r3, [r7, #28]
 8007e8a:	e005      	b.n	8007e98 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007e8c:	4b2d      	ldr	r3, [pc, #180]	; (8007f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	091b      	lsrs	r3, r3, #4
 8007e92:	f003 030f 	and.w	r3, r3, #15
 8007e96:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007e98:	4a2b      	ldr	r2, [pc, #172]	; (8007f48 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ea0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d10d      	bne.n	8007ec4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007ea8:	69fb      	ldr	r3, [r7, #28]
 8007eaa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007eac:	e00a      	b.n	8007ec4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	2b04      	cmp	r3, #4
 8007eb2:	d102      	bne.n	8007eba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007eb4:	4b25      	ldr	r3, [pc, #148]	; (8007f4c <HAL_RCC_GetSysClockFreq+0x110>)
 8007eb6:	61bb      	str	r3, [r7, #24]
 8007eb8:	e004      	b.n	8007ec4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	2b08      	cmp	r3, #8
 8007ebe:	d101      	bne.n	8007ec4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007ec0:	4b23      	ldr	r3, [pc, #140]	; (8007f50 <HAL_RCC_GetSysClockFreq+0x114>)
 8007ec2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	2b0c      	cmp	r3, #12
 8007ec8:	d134      	bne.n	8007f34 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007eca:	4b1e      	ldr	r3, [pc, #120]	; (8007f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	f003 0303 	and.w	r3, r3, #3
 8007ed2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d003      	beq.n	8007ee2 <HAL_RCC_GetSysClockFreq+0xa6>
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	2b03      	cmp	r3, #3
 8007ede:	d003      	beq.n	8007ee8 <HAL_RCC_GetSysClockFreq+0xac>
 8007ee0:	e005      	b.n	8007eee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007ee2:	4b1a      	ldr	r3, [pc, #104]	; (8007f4c <HAL_RCC_GetSysClockFreq+0x110>)
 8007ee4:	617b      	str	r3, [r7, #20]
      break;
 8007ee6:	e005      	b.n	8007ef4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007ee8:	4b19      	ldr	r3, [pc, #100]	; (8007f50 <HAL_RCC_GetSysClockFreq+0x114>)
 8007eea:	617b      	str	r3, [r7, #20]
      break;
 8007eec:	e002      	b.n	8007ef4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007eee:	69fb      	ldr	r3, [r7, #28]
 8007ef0:	617b      	str	r3, [r7, #20]
      break;
 8007ef2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007ef4:	4b13      	ldr	r3, [pc, #76]	; (8007f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	091b      	lsrs	r3, r3, #4
 8007efa:	f003 0307 	and.w	r3, r3, #7
 8007efe:	3301      	adds	r3, #1
 8007f00:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007f02:	4b10      	ldr	r3, [pc, #64]	; (8007f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8007f04:	68db      	ldr	r3, [r3, #12]
 8007f06:	0a1b      	lsrs	r3, r3, #8
 8007f08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f0c:	697a      	ldr	r2, [r7, #20]
 8007f0e:	fb03 f202 	mul.w	r2, r3, r2
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f18:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007f1a:	4b0a      	ldr	r3, [pc, #40]	; (8007f44 <HAL_RCC_GetSysClockFreq+0x108>)
 8007f1c:	68db      	ldr	r3, [r3, #12]
 8007f1e:	0e5b      	lsrs	r3, r3, #25
 8007f20:	f003 0303 	and.w	r3, r3, #3
 8007f24:	3301      	adds	r3, #1
 8007f26:	005b      	lsls	r3, r3, #1
 8007f28:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007f2a:	697a      	ldr	r2, [r7, #20]
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f32:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007f34:	69bb      	ldr	r3, [r7, #24]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3724      	adds	r7, #36	; 0x24
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	40021000 	.word	0x40021000
 8007f48:	0800f6b0 	.word	0x0800f6b0
 8007f4c:	00f42400 	.word	0x00f42400
 8007f50:	007a1200 	.word	0x007a1200

08007f54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f54:	b480      	push	{r7}
 8007f56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f58:	4b03      	ldr	r3, [pc, #12]	; (8007f68 <HAL_RCC_GetHCLKFreq+0x14>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	20000000 	.word	0x20000000

08007f6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007f70:	f7ff fff0 	bl	8007f54 <HAL_RCC_GetHCLKFreq>
 8007f74:	4602      	mov	r2, r0
 8007f76:	4b06      	ldr	r3, [pc, #24]	; (8007f90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	0a1b      	lsrs	r3, r3, #8
 8007f7c:	f003 0307 	and.w	r3, r3, #7
 8007f80:	4904      	ldr	r1, [pc, #16]	; (8007f94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007f82:	5ccb      	ldrb	r3, [r1, r3]
 8007f84:	f003 031f 	and.w	r3, r3, #31
 8007f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	40021000 	.word	0x40021000
 8007f94:	0800f6a8 	.word	0x0800f6a8

08007f98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007f9c:	f7ff ffda 	bl	8007f54 <HAL_RCC_GetHCLKFreq>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	4b06      	ldr	r3, [pc, #24]	; (8007fbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	0adb      	lsrs	r3, r3, #11
 8007fa8:	f003 0307 	and.w	r3, r3, #7
 8007fac:	4904      	ldr	r1, [pc, #16]	; (8007fc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007fae:	5ccb      	ldrb	r3, [r1, r3]
 8007fb0:	f003 031f 	and.w	r3, r3, #31
 8007fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	40021000 	.word	0x40021000
 8007fc0:	0800f6a8 	.word	0x0800f6a8

08007fc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b086      	sub	sp, #24
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007fcc:	2300      	movs	r3, #0
 8007fce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007fd0:	4b2a      	ldr	r3, [pc, #168]	; (800807c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d003      	beq.n	8007fe4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007fdc:	f7ff f922 	bl	8007224 <HAL_PWREx_GetVoltageRange>
 8007fe0:	6178      	str	r0, [r7, #20]
 8007fe2:	e014      	b.n	800800e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007fe4:	4b25      	ldr	r3, [pc, #148]	; (800807c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007fe6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fe8:	4a24      	ldr	r2, [pc, #144]	; (800807c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007fea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007fee:	6593      	str	r3, [r2, #88]	; 0x58
 8007ff0:	4b22      	ldr	r3, [pc, #136]	; (800807c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ff8:	60fb      	str	r3, [r7, #12]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007ffc:	f7ff f912 	bl	8007224 <HAL_PWREx_GetVoltageRange>
 8008000:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008002:	4b1e      	ldr	r3, [pc, #120]	; (800807c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008006:	4a1d      	ldr	r2, [pc, #116]	; (800807c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008008:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800800c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008014:	d10b      	bne.n	800802e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2b80      	cmp	r3, #128	; 0x80
 800801a:	d919      	bls.n	8008050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2ba0      	cmp	r3, #160	; 0xa0
 8008020:	d902      	bls.n	8008028 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008022:	2302      	movs	r3, #2
 8008024:	613b      	str	r3, [r7, #16]
 8008026:	e013      	b.n	8008050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008028:	2301      	movs	r3, #1
 800802a:	613b      	str	r3, [r7, #16]
 800802c:	e010      	b.n	8008050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2b80      	cmp	r3, #128	; 0x80
 8008032:	d902      	bls.n	800803a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008034:	2303      	movs	r3, #3
 8008036:	613b      	str	r3, [r7, #16]
 8008038:	e00a      	b.n	8008050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2b80      	cmp	r3, #128	; 0x80
 800803e:	d102      	bne.n	8008046 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008040:	2302      	movs	r3, #2
 8008042:	613b      	str	r3, [r7, #16]
 8008044:	e004      	b.n	8008050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2b70      	cmp	r3, #112	; 0x70
 800804a:	d101      	bne.n	8008050 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800804c:	2301      	movs	r3, #1
 800804e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008050:	4b0b      	ldr	r3, [pc, #44]	; (8008080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f023 0207 	bic.w	r2, r3, #7
 8008058:	4909      	ldr	r1, [pc, #36]	; (8008080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	4313      	orrs	r3, r2
 800805e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008060:	4b07      	ldr	r3, [pc, #28]	; (8008080 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 0307 	and.w	r3, r3, #7
 8008068:	693a      	ldr	r2, [r7, #16]
 800806a:	429a      	cmp	r2, r3
 800806c:	d001      	beq.n	8008072 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	e000      	b.n	8008074 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008072:	2300      	movs	r3, #0
}
 8008074:	4618      	mov	r0, r3
 8008076:	3718      	adds	r7, #24
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}
 800807c:	40021000 	.word	0x40021000
 8008080:	40022000 	.word	0x40022000

08008084 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b086      	sub	sp, #24
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800808c:	2300      	movs	r3, #0
 800808e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008090:	2300      	movs	r3, #0
 8008092:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800809c:	2b00      	cmp	r3, #0
 800809e:	d041      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80080a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80080a8:	d02a      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80080aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80080ae:	d824      	bhi.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80080b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80080b4:	d008      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80080b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80080ba:	d81e      	bhi.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d00a      	beq.n	80080d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80080c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080c4:	d010      	beq.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80080c6:	e018      	b.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80080c8:	4b86      	ldr	r3, [pc, #536]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80080ca:	68db      	ldr	r3, [r3, #12]
 80080cc:	4a85      	ldr	r2, [pc, #532]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80080ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080d2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80080d4:	e015      	b.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	3304      	adds	r3, #4
 80080da:	2100      	movs	r1, #0
 80080dc:	4618      	mov	r0, r3
 80080de:	f000 facb 	bl	8008678 <RCCEx_PLLSAI1_Config>
 80080e2:	4603      	mov	r3, r0
 80080e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80080e6:	e00c      	b.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	3320      	adds	r3, #32
 80080ec:	2100      	movs	r1, #0
 80080ee:	4618      	mov	r0, r3
 80080f0:	f000 fbb6 	bl	8008860 <RCCEx_PLLSAI2_Config>
 80080f4:	4603      	mov	r3, r0
 80080f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80080f8:	e003      	b.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	74fb      	strb	r3, [r7, #19]
      break;
 80080fe:	e000      	b.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8008100:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008102:	7cfb      	ldrb	r3, [r7, #19]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d10b      	bne.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008108:	4b76      	ldr	r3, [pc, #472]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800810a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800810e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008116:	4973      	ldr	r1, [pc, #460]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008118:	4313      	orrs	r3, r2
 800811a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800811e:	e001      	b.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008120:	7cfb      	ldrb	r3, [r7, #19]
 8008122:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800812c:	2b00      	cmp	r3, #0
 800812e:	d041      	beq.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008134:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008138:	d02a      	beq.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800813a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800813e:	d824      	bhi.n	800818a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008140:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008144:	d008      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008146:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800814a:	d81e      	bhi.n	800818a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00a      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8008150:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008154:	d010      	beq.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008156:	e018      	b.n	800818a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008158:	4b62      	ldr	r3, [pc, #392]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	4a61      	ldr	r2, [pc, #388]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800815e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008162:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008164:	e015      	b.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	3304      	adds	r3, #4
 800816a:	2100      	movs	r1, #0
 800816c:	4618      	mov	r0, r3
 800816e:	f000 fa83 	bl	8008678 <RCCEx_PLLSAI1_Config>
 8008172:	4603      	mov	r3, r0
 8008174:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008176:	e00c      	b.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	3320      	adds	r3, #32
 800817c:	2100      	movs	r1, #0
 800817e:	4618      	mov	r0, r3
 8008180:	f000 fb6e 	bl	8008860 <RCCEx_PLLSAI2_Config>
 8008184:	4603      	mov	r3, r0
 8008186:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008188:	e003      	b.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	74fb      	strb	r3, [r7, #19]
      break;
 800818e:	e000      	b.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8008190:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008192:	7cfb      	ldrb	r3, [r7, #19]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d10b      	bne.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008198:	4b52      	ldr	r3, [pc, #328]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800819a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800819e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80081a6:	494f      	ldr	r1, [pc, #316]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80081a8:	4313      	orrs	r3, r2
 80081aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80081ae:	e001      	b.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081b0:	7cfb      	ldrb	r3, [r7, #19]
 80081b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081bc:	2b00      	cmp	r3, #0
 80081be:	f000 80a0 	beq.w	8008302 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80081c2:	2300      	movs	r3, #0
 80081c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80081c6:	4b47      	ldr	r3, [pc, #284]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80081c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d101      	bne.n	80081d6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80081d2:	2301      	movs	r3, #1
 80081d4:	e000      	b.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80081d6:	2300      	movs	r3, #0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00d      	beq.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081dc:	4b41      	ldr	r3, [pc, #260]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80081de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081e0:	4a40      	ldr	r2, [pc, #256]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80081e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081e6:	6593      	str	r3, [r2, #88]	; 0x58
 80081e8:	4b3e      	ldr	r3, [pc, #248]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80081ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80081ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081f0:	60bb      	str	r3, [r7, #8]
 80081f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081f4:	2301      	movs	r3, #1
 80081f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081f8:	4b3b      	ldr	r3, [pc, #236]	; (80082e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a3a      	ldr	r2, [pc, #232]	; (80082e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80081fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008202:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008204:	f7fd fa38 	bl	8005678 <HAL_GetTick>
 8008208:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800820a:	e009      	b.n	8008220 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800820c:	f7fd fa34 	bl	8005678 <HAL_GetTick>
 8008210:	4602      	mov	r2, r0
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	1ad3      	subs	r3, r2, r3
 8008216:	2b02      	cmp	r3, #2
 8008218:	d902      	bls.n	8008220 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800821a:	2303      	movs	r3, #3
 800821c:	74fb      	strb	r3, [r7, #19]
        break;
 800821e:	e005      	b.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008220:	4b31      	ldr	r3, [pc, #196]	; (80082e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008228:	2b00      	cmp	r3, #0
 800822a:	d0ef      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800822c:	7cfb      	ldrb	r3, [r7, #19]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d15c      	bne.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008232:	4b2c      	ldr	r3, [pc, #176]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008238:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800823c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d01f      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800824a:	697a      	ldr	r2, [r7, #20]
 800824c:	429a      	cmp	r2, r3
 800824e:	d019      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008250:	4b24      	ldr	r3, [pc, #144]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008252:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800825a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800825c:	4b21      	ldr	r3, [pc, #132]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800825e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008262:	4a20      	ldr	r2, [pc, #128]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008268:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800826c:	4b1d      	ldr	r3, [pc, #116]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800826e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008272:	4a1c      	ldr	r2, [pc, #112]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008274:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008278:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800827c:	4a19      	ldr	r2, [pc, #100]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	f003 0301 	and.w	r3, r3, #1
 800828a:	2b00      	cmp	r3, #0
 800828c:	d016      	beq.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800828e:	f7fd f9f3 	bl	8005678 <HAL_GetTick>
 8008292:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008294:	e00b      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008296:	f7fd f9ef 	bl	8005678 <HAL_GetTick>
 800829a:	4602      	mov	r2, r0
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	1ad3      	subs	r3, r2, r3
 80082a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d902      	bls.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80082a8:	2303      	movs	r3, #3
 80082aa:	74fb      	strb	r3, [r7, #19]
            break;
 80082ac:	e006      	b.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80082ae:	4b0d      	ldr	r3, [pc, #52]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80082b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082b4:	f003 0302 	and.w	r3, r3, #2
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d0ec      	beq.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80082bc:	7cfb      	ldrb	r3, [r7, #19]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d10c      	bne.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80082c2:	4b08      	ldr	r3, [pc, #32]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80082c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80082d2:	4904      	ldr	r1, [pc, #16]	; (80082e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80082d4:	4313      	orrs	r3, r2
 80082d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80082da:	e009      	b.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80082dc:	7cfb      	ldrb	r3, [r7, #19]
 80082de:	74bb      	strb	r3, [r7, #18]
 80082e0:	e006      	b.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80082e2:	bf00      	nop
 80082e4:	40021000 	.word	0x40021000
 80082e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082ec:	7cfb      	ldrb	r3, [r7, #19]
 80082ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80082f0:	7c7b      	ldrb	r3, [r7, #17]
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d105      	bne.n	8008302 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082f6:	4b9e      	ldr	r3, [pc, #632]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80082f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082fa:	4a9d      	ldr	r2, [pc, #628]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80082fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008300:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 0301 	and.w	r3, r3, #1
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00a      	beq.n	8008324 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800830e:	4b98      	ldr	r3, [pc, #608]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008314:	f023 0203 	bic.w	r2, r3, #3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831c:	4994      	ldr	r1, [pc, #592]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800831e:	4313      	orrs	r3, r2
 8008320:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 0302 	and.w	r3, r3, #2
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00a      	beq.n	8008346 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008330:	4b8f      	ldr	r3, [pc, #572]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008336:	f023 020c 	bic.w	r2, r3, #12
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800833e:	498c      	ldr	r1, [pc, #560]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008340:	4313      	orrs	r3, r2
 8008342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f003 0304 	and.w	r3, r3, #4
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00a      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008352:	4b87      	ldr	r3, [pc, #540]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008358:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008360:	4983      	ldr	r1, [pc, #524]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008362:	4313      	orrs	r3, r2
 8008364:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f003 0308 	and.w	r3, r3, #8
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00a      	beq.n	800838a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008374:	4b7e      	ldr	r3, [pc, #504]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800837a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008382:	497b      	ldr	r1, [pc, #492]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008384:	4313      	orrs	r3, r2
 8008386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f003 0310 	and.w	r3, r3, #16
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00a      	beq.n	80083ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008396:	4b76      	ldr	r3, [pc, #472]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008398:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800839c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80083a4:	4972      	ldr	r1, [pc, #456]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083a6:	4313      	orrs	r3, r2
 80083a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f003 0320 	and.w	r3, r3, #32
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d00a      	beq.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80083b8:	4b6d      	ldr	r3, [pc, #436]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083c6:	496a      	ldr	r1, [pc, #424]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083c8:	4313      	orrs	r3, r2
 80083ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d00a      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80083da:	4b65      	ldr	r3, [pc, #404]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083e8:	4961      	ldr	r1, [pc, #388]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083ea:	4313      	orrs	r3, r2
 80083ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00a      	beq.n	8008412 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80083fc:	4b5c      	ldr	r3, [pc, #368]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80083fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008402:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800840a:	4959      	ldr	r1, [pc, #356]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800840c:	4313      	orrs	r3, r2
 800840e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00a      	beq.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800841e:	4b54      	ldr	r3, [pc, #336]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008424:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800842c:	4950      	ldr	r1, [pc, #320]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800842e:	4313      	orrs	r3, r2
 8008430:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800843c:	2b00      	cmp	r3, #0
 800843e:	d00a      	beq.n	8008456 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008440:	4b4b      	ldr	r3, [pc, #300]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008446:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800844e:	4948      	ldr	r1, [pc, #288]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008450:	4313      	orrs	r3, r2
 8008452:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800845e:	2b00      	cmp	r3, #0
 8008460:	d00a      	beq.n	8008478 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008462:	4b43      	ldr	r3, [pc, #268]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008468:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008470:	493f      	ldr	r1, [pc, #252]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008472:	4313      	orrs	r3, r2
 8008474:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008480:	2b00      	cmp	r3, #0
 8008482:	d028      	beq.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008484:	4b3a      	ldr	r3, [pc, #232]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800848a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008492:	4937      	ldr	r1, [pc, #220]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008494:	4313      	orrs	r3, r2
 8008496:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800849e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80084a2:	d106      	bne.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084a4:	4b32      	ldr	r3, [pc, #200]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084a6:	68db      	ldr	r3, [r3, #12]
 80084a8:	4a31      	ldr	r2, [pc, #196]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084ae:	60d3      	str	r3, [r2, #12]
 80084b0:	e011      	b.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80084b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80084ba:	d10c      	bne.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	3304      	adds	r3, #4
 80084c0:	2101      	movs	r1, #1
 80084c2:	4618      	mov	r0, r3
 80084c4:	f000 f8d8 	bl	8008678 <RCCEx_PLLSAI1_Config>
 80084c8:	4603      	mov	r3, r0
 80084ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80084cc:	7cfb      	ldrb	r3, [r7, #19]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d001      	beq.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80084d2:	7cfb      	ldrb	r3, [r7, #19]
 80084d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d028      	beq.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80084e2:	4b23      	ldr	r3, [pc, #140]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084f0:	491f      	ldr	r1, [pc, #124]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80084f2:	4313      	orrs	r3, r2
 80084f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008500:	d106      	bne.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008502:	4b1b      	ldr	r3, [pc, #108]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	4a1a      	ldr	r2, [pc, #104]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008508:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800850c:	60d3      	str	r3, [r2, #12]
 800850e:	e011      	b.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008514:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008518:	d10c      	bne.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	3304      	adds	r3, #4
 800851e:	2101      	movs	r1, #1
 8008520:	4618      	mov	r0, r3
 8008522:	f000 f8a9 	bl	8008678 <RCCEx_PLLSAI1_Config>
 8008526:	4603      	mov	r3, r0
 8008528:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800852a:	7cfb      	ldrb	r3, [r7, #19]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d001      	beq.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8008530:	7cfb      	ldrb	r3, [r7, #19]
 8008532:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800853c:	2b00      	cmp	r3, #0
 800853e:	d02b      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008540:	4b0b      	ldr	r3, [pc, #44]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008546:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800854e:	4908      	ldr	r1, [pc, #32]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008550:	4313      	orrs	r3, r2
 8008552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800855a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800855e:	d109      	bne.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008560:	4b03      	ldr	r3, [pc, #12]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008562:	68db      	ldr	r3, [r3, #12]
 8008564:	4a02      	ldr	r2, [pc, #8]	; (8008570 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8008566:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800856a:	60d3      	str	r3, [r2, #12]
 800856c:	e014      	b.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800856e:	bf00      	nop
 8008570:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008578:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800857c:	d10c      	bne.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	3304      	adds	r3, #4
 8008582:	2101      	movs	r1, #1
 8008584:	4618      	mov	r0, r3
 8008586:	f000 f877 	bl	8008678 <RCCEx_PLLSAI1_Config>
 800858a:	4603      	mov	r3, r0
 800858c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800858e:	7cfb      	ldrb	r3, [r7, #19]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d001      	beq.n	8008598 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8008594:	7cfb      	ldrb	r3, [r7, #19]
 8008596:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d02f      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80085a4:	4b2b      	ldr	r3, [pc, #172]	; (8008654 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80085a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085b2:	4928      	ldr	r1, [pc, #160]	; (8008654 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80085b4:	4313      	orrs	r3, r2
 80085b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085c2:	d10d      	bne.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	3304      	adds	r3, #4
 80085c8:	2102      	movs	r1, #2
 80085ca:	4618      	mov	r0, r3
 80085cc:	f000 f854 	bl	8008678 <RCCEx_PLLSAI1_Config>
 80085d0:	4603      	mov	r3, r0
 80085d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80085d4:	7cfb      	ldrb	r3, [r7, #19]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d014      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80085da:	7cfb      	ldrb	r3, [r7, #19]
 80085dc:	74bb      	strb	r3, [r7, #18]
 80085de:	e011      	b.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80085e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085e8:	d10c      	bne.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	3320      	adds	r3, #32
 80085ee:	2102      	movs	r1, #2
 80085f0:	4618      	mov	r0, r3
 80085f2:	f000 f935 	bl	8008860 <RCCEx_PLLSAI2_Config>
 80085f6:	4603      	mov	r3, r0
 80085f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80085fa:	7cfb      	ldrb	r3, [r7, #19]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d001      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8008600:	7cfb      	ldrb	r3, [r7, #19]
 8008602:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00a      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008610:	4b10      	ldr	r3, [pc, #64]	; (8008654 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008616:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800861e:	490d      	ldr	r1, [pc, #52]	; (8008654 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008620:	4313      	orrs	r3, r2
 8008622:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00b      	beq.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008632:	4b08      	ldr	r3, [pc, #32]	; (8008654 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008638:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008642:	4904      	ldr	r1, [pc, #16]	; (8008654 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8008644:	4313      	orrs	r3, r2
 8008646:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800864a:	7cbb      	ldrb	r3, [r7, #18]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3718      	adds	r7, #24
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	40021000 	.word	0x40021000

08008658 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008658:	b480      	push	{r7}
 800865a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800865c:	4b05      	ldr	r3, [pc, #20]	; (8008674 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a04      	ldr	r2, [pc, #16]	; (8008674 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008662:	f043 0304 	orr.w	r3, r3, #4
 8008666:	6013      	str	r3, [r2, #0]
}
 8008668:	bf00      	nop
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr
 8008672:	bf00      	nop
 8008674:	40021000 	.word	0x40021000

08008678 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008682:	2300      	movs	r3, #0
 8008684:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008686:	4b75      	ldr	r3, [pc, #468]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	f003 0303 	and.w	r3, r3, #3
 800868e:	2b00      	cmp	r3, #0
 8008690:	d018      	beq.n	80086c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008692:	4b72      	ldr	r3, [pc, #456]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 8008694:	68db      	ldr	r3, [r3, #12]
 8008696:	f003 0203 	and.w	r2, r3, #3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	429a      	cmp	r2, r3
 80086a0:	d10d      	bne.n	80086be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
       ||
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d009      	beq.n	80086be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80086aa:	4b6c      	ldr	r3, [pc, #432]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 80086ac:	68db      	ldr	r3, [r3, #12]
 80086ae:	091b      	lsrs	r3, r3, #4
 80086b0:	f003 0307 	and.w	r3, r3, #7
 80086b4:	1c5a      	adds	r2, r3, #1
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	685b      	ldr	r3, [r3, #4]
       ||
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d047      	beq.n	800874e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	73fb      	strb	r3, [r7, #15]
 80086c2:	e044      	b.n	800874e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2b03      	cmp	r3, #3
 80086ca:	d018      	beq.n	80086fe <RCCEx_PLLSAI1_Config+0x86>
 80086cc:	2b03      	cmp	r3, #3
 80086ce:	d825      	bhi.n	800871c <RCCEx_PLLSAI1_Config+0xa4>
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d002      	beq.n	80086da <RCCEx_PLLSAI1_Config+0x62>
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d009      	beq.n	80086ec <RCCEx_PLLSAI1_Config+0x74>
 80086d8:	e020      	b.n	800871c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80086da:	4b60      	ldr	r3, [pc, #384]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d11d      	bne.n	8008722 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80086e6:	2301      	movs	r3, #1
 80086e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80086ea:	e01a      	b.n	8008722 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80086ec:	4b5b      	ldr	r3, [pc, #364]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d116      	bne.n	8008726 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80086f8:	2301      	movs	r3, #1
 80086fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80086fc:	e013      	b.n	8008726 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80086fe:	4b57      	ldr	r3, [pc, #348]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008706:	2b00      	cmp	r3, #0
 8008708:	d10f      	bne.n	800872a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800870a:	4b54      	ldr	r3, [pc, #336]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008712:	2b00      	cmp	r3, #0
 8008714:	d109      	bne.n	800872a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800871a:	e006      	b.n	800872a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	73fb      	strb	r3, [r7, #15]
      break;
 8008720:	e004      	b.n	800872c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008722:	bf00      	nop
 8008724:	e002      	b.n	800872c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008726:	bf00      	nop
 8008728:	e000      	b.n	800872c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800872a:	bf00      	nop
    }

    if(status == HAL_OK)
 800872c:	7bfb      	ldrb	r3, [r7, #15]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d10d      	bne.n	800874e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008732:	4b4a      	ldr	r3, [pc, #296]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 8008734:	68db      	ldr	r3, [r3, #12]
 8008736:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6819      	ldr	r1, [r3, #0]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	3b01      	subs	r3, #1
 8008744:	011b      	lsls	r3, r3, #4
 8008746:	430b      	orrs	r3, r1
 8008748:	4944      	ldr	r1, [pc, #272]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 800874a:	4313      	orrs	r3, r2
 800874c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800874e:	7bfb      	ldrb	r3, [r7, #15]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d17d      	bne.n	8008850 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008754:	4b41      	ldr	r3, [pc, #260]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a40      	ldr	r2, [pc, #256]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 800875a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800875e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008760:	f7fc ff8a 	bl	8005678 <HAL_GetTick>
 8008764:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008766:	e009      	b.n	800877c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008768:	f7fc ff86 	bl	8005678 <HAL_GetTick>
 800876c:	4602      	mov	r2, r0
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	1ad3      	subs	r3, r2, r3
 8008772:	2b02      	cmp	r3, #2
 8008774:	d902      	bls.n	800877c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008776:	2303      	movs	r3, #3
 8008778:	73fb      	strb	r3, [r7, #15]
        break;
 800877a:	e005      	b.n	8008788 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800877c:	4b37      	ldr	r3, [pc, #220]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008784:	2b00      	cmp	r3, #0
 8008786:	d1ef      	bne.n	8008768 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008788:	7bfb      	ldrb	r3, [r7, #15]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d160      	bne.n	8008850 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d111      	bne.n	80087b8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008794:	4b31      	ldr	r3, [pc, #196]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 8008796:	691b      	ldr	r3, [r3, #16]
 8008798:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800879c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087a0:	687a      	ldr	r2, [r7, #4]
 80087a2:	6892      	ldr	r2, [r2, #8]
 80087a4:	0211      	lsls	r1, r2, #8
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	68d2      	ldr	r2, [r2, #12]
 80087aa:	0912      	lsrs	r2, r2, #4
 80087ac:	0452      	lsls	r2, r2, #17
 80087ae:	430a      	orrs	r2, r1
 80087b0:	492a      	ldr	r1, [pc, #168]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 80087b2:	4313      	orrs	r3, r2
 80087b4:	610b      	str	r3, [r1, #16]
 80087b6:	e027      	b.n	8008808 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d112      	bne.n	80087e4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80087be:	4b27      	ldr	r3, [pc, #156]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80087c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80087ca:	687a      	ldr	r2, [r7, #4]
 80087cc:	6892      	ldr	r2, [r2, #8]
 80087ce:	0211      	lsls	r1, r2, #8
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	6912      	ldr	r2, [r2, #16]
 80087d4:	0852      	lsrs	r2, r2, #1
 80087d6:	3a01      	subs	r2, #1
 80087d8:	0552      	lsls	r2, r2, #21
 80087da:	430a      	orrs	r2, r1
 80087dc:	491f      	ldr	r1, [pc, #124]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 80087de:	4313      	orrs	r3, r2
 80087e0:	610b      	str	r3, [r1, #16]
 80087e2:	e011      	b.n	8008808 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80087e4:	4b1d      	ldr	r3, [pc, #116]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80087ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	6892      	ldr	r2, [r2, #8]
 80087f4:	0211      	lsls	r1, r2, #8
 80087f6:	687a      	ldr	r2, [r7, #4]
 80087f8:	6952      	ldr	r2, [r2, #20]
 80087fa:	0852      	lsrs	r2, r2, #1
 80087fc:	3a01      	subs	r2, #1
 80087fe:	0652      	lsls	r2, r2, #25
 8008800:	430a      	orrs	r2, r1
 8008802:	4916      	ldr	r1, [pc, #88]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 8008804:	4313      	orrs	r3, r2
 8008806:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008808:	4b14      	ldr	r3, [pc, #80]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a13      	ldr	r2, [pc, #76]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 800880e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008812:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008814:	f7fc ff30 	bl	8005678 <HAL_GetTick>
 8008818:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800881a:	e009      	b.n	8008830 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800881c:	f7fc ff2c 	bl	8005678 <HAL_GetTick>
 8008820:	4602      	mov	r2, r0
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	1ad3      	subs	r3, r2, r3
 8008826:	2b02      	cmp	r3, #2
 8008828:	d902      	bls.n	8008830 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800882a:	2303      	movs	r3, #3
 800882c:	73fb      	strb	r3, [r7, #15]
          break;
 800882e:	e005      	b.n	800883c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008830:	4b0a      	ldr	r3, [pc, #40]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d0ef      	beq.n	800881c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800883c:	7bfb      	ldrb	r3, [r7, #15]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d106      	bne.n	8008850 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008842:	4b06      	ldr	r3, [pc, #24]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 8008844:	691a      	ldr	r2, [r3, #16]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	4904      	ldr	r1, [pc, #16]	; (800885c <RCCEx_PLLSAI1_Config+0x1e4>)
 800884c:	4313      	orrs	r3, r2
 800884e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008850:	7bfb      	ldrb	r3, [r7, #15]
}
 8008852:	4618      	mov	r0, r3
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop
 800885c:	40021000 	.word	0x40021000

08008860 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800886a:	2300      	movs	r3, #0
 800886c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800886e:	4b6a      	ldr	r3, [pc, #424]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008870:	68db      	ldr	r3, [r3, #12]
 8008872:	f003 0303 	and.w	r3, r3, #3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d018      	beq.n	80088ac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800887a:	4b67      	ldr	r3, [pc, #412]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	f003 0203 	and.w	r2, r3, #3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	429a      	cmp	r2, r3
 8008888:	d10d      	bne.n	80088a6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
       ||
 800888e:	2b00      	cmp	r3, #0
 8008890:	d009      	beq.n	80088a6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008892:	4b61      	ldr	r3, [pc, #388]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	091b      	lsrs	r3, r3, #4
 8008898:	f003 0307 	and.w	r3, r3, #7
 800889c:	1c5a      	adds	r2, r3, #1
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
       ||
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d047      	beq.n	8008936 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	73fb      	strb	r3, [r7, #15]
 80088aa:	e044      	b.n	8008936 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2b03      	cmp	r3, #3
 80088b2:	d018      	beq.n	80088e6 <RCCEx_PLLSAI2_Config+0x86>
 80088b4:	2b03      	cmp	r3, #3
 80088b6:	d825      	bhi.n	8008904 <RCCEx_PLLSAI2_Config+0xa4>
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d002      	beq.n	80088c2 <RCCEx_PLLSAI2_Config+0x62>
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d009      	beq.n	80088d4 <RCCEx_PLLSAI2_Config+0x74>
 80088c0:	e020      	b.n	8008904 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80088c2:	4b55      	ldr	r3, [pc, #340]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 0302 	and.w	r3, r3, #2
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d11d      	bne.n	800890a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80088d2:	e01a      	b.n	800890a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80088d4:	4b50      	ldr	r3, [pc, #320]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d116      	bne.n	800890e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80088e4:	e013      	b.n	800890e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80088e6:	4b4c      	ldr	r3, [pc, #304]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d10f      	bne.n	8008912 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80088f2:	4b49      	ldr	r3, [pc, #292]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d109      	bne.n	8008912 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80088fe:	2301      	movs	r3, #1
 8008900:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008902:	e006      	b.n	8008912 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	73fb      	strb	r3, [r7, #15]
      break;
 8008908:	e004      	b.n	8008914 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800890a:	bf00      	nop
 800890c:	e002      	b.n	8008914 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800890e:	bf00      	nop
 8008910:	e000      	b.n	8008914 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008912:	bf00      	nop
    }

    if(status == HAL_OK)
 8008914:	7bfb      	ldrb	r3, [r7, #15]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d10d      	bne.n	8008936 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800891a:	4b3f      	ldr	r3, [pc, #252]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6819      	ldr	r1, [r3, #0]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	3b01      	subs	r3, #1
 800892c:	011b      	lsls	r3, r3, #4
 800892e:	430b      	orrs	r3, r1
 8008930:	4939      	ldr	r1, [pc, #228]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008932:	4313      	orrs	r3, r2
 8008934:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008936:	7bfb      	ldrb	r3, [r7, #15]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d167      	bne.n	8008a0c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800893c:	4b36      	ldr	r3, [pc, #216]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a35      	ldr	r2, [pc, #212]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008942:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008946:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008948:	f7fc fe96 	bl	8005678 <HAL_GetTick>
 800894c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800894e:	e009      	b.n	8008964 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008950:	f7fc fe92 	bl	8005678 <HAL_GetTick>
 8008954:	4602      	mov	r2, r0
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	1ad3      	subs	r3, r2, r3
 800895a:	2b02      	cmp	r3, #2
 800895c:	d902      	bls.n	8008964 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800895e:	2303      	movs	r3, #3
 8008960:	73fb      	strb	r3, [r7, #15]
        break;
 8008962:	e005      	b.n	8008970 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008964:	4b2c      	ldr	r3, [pc, #176]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800896c:	2b00      	cmp	r3, #0
 800896e:	d1ef      	bne.n	8008950 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008970:	7bfb      	ldrb	r3, [r7, #15]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d14a      	bne.n	8008a0c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d111      	bne.n	80089a0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800897c:	4b26      	ldr	r3, [pc, #152]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 800897e:	695b      	ldr	r3, [r3, #20]
 8008980:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008984:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	6892      	ldr	r2, [r2, #8]
 800898c:	0211      	lsls	r1, r2, #8
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	68d2      	ldr	r2, [r2, #12]
 8008992:	0912      	lsrs	r2, r2, #4
 8008994:	0452      	lsls	r2, r2, #17
 8008996:	430a      	orrs	r2, r1
 8008998:	491f      	ldr	r1, [pc, #124]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 800899a:	4313      	orrs	r3, r2
 800899c:	614b      	str	r3, [r1, #20]
 800899e:	e011      	b.n	80089c4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80089a0:	4b1d      	ldr	r3, [pc, #116]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 80089a2:	695b      	ldr	r3, [r3, #20]
 80089a4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80089a8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	6892      	ldr	r2, [r2, #8]
 80089b0:	0211      	lsls	r1, r2, #8
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	6912      	ldr	r2, [r2, #16]
 80089b6:	0852      	lsrs	r2, r2, #1
 80089b8:	3a01      	subs	r2, #1
 80089ba:	0652      	lsls	r2, r2, #25
 80089bc:	430a      	orrs	r2, r1
 80089be:	4916      	ldr	r1, [pc, #88]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 80089c0:	4313      	orrs	r3, r2
 80089c2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80089c4:	4b14      	ldr	r3, [pc, #80]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	4a13      	ldr	r2, [pc, #76]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 80089ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089ce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089d0:	f7fc fe52 	bl	8005678 <HAL_GetTick>
 80089d4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80089d6:	e009      	b.n	80089ec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80089d8:	f7fc fe4e 	bl	8005678 <HAL_GetTick>
 80089dc:	4602      	mov	r2, r0
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	1ad3      	subs	r3, r2, r3
 80089e2:	2b02      	cmp	r3, #2
 80089e4:	d902      	bls.n	80089ec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80089e6:	2303      	movs	r3, #3
 80089e8:	73fb      	strb	r3, [r7, #15]
          break;
 80089ea:	e005      	b.n	80089f8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80089ec:	4b0a      	ldr	r3, [pc, #40]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d0ef      	beq.n	80089d8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80089f8:	7bfb      	ldrb	r3, [r7, #15]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d106      	bne.n	8008a0c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80089fe:	4b06      	ldr	r3, [pc, #24]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a00:	695a      	ldr	r2, [r3, #20]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	695b      	ldr	r3, [r3, #20]
 8008a06:	4904      	ldr	r1, [pc, #16]	; (8008a18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3710      	adds	r7, #16
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	bf00      	nop
 8008a18:	40021000 	.word	0x40021000

08008a1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b084      	sub	sp, #16
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d101      	bne.n	8008a2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e095      	b.n	8008b5a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d108      	bne.n	8008a48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a3e:	d009      	beq.n	8008a54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	61da      	str	r2, [r3, #28]
 8008a46:	e005      	b.n	8008a54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2200      	movs	r2, #0
 8008a52:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2200      	movs	r2, #0
 8008a58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008a60:	b2db      	uxtb	r3, r3
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d106      	bne.n	8008a74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f7f9 f9a4 	bl	8001dbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2202      	movs	r2, #2
 8008a78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008a94:	d902      	bls.n	8008a9c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008a96:	2300      	movs	r3, #0
 8008a98:	60fb      	str	r3, [r7, #12]
 8008a9a:	e002      	b.n	8008aa2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008a9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008aa0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	68db      	ldr	r3, [r3, #12]
 8008aa6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008aaa:	d007      	beq.n	8008abc <HAL_SPI_Init+0xa0>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	68db      	ldr	r3, [r3, #12]
 8008ab0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ab4:	d002      	beq.n	8008abc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	689b      	ldr	r3, [r3, #8]
 8008ac8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008acc:	431a      	orrs	r2, r3
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	f003 0302 	and.w	r3, r3, #2
 8008ad6:	431a      	orrs	r2, r3
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	695b      	ldr	r3, [r3, #20]
 8008adc:	f003 0301 	and.w	r3, r3, #1
 8008ae0:	431a      	orrs	r2, r3
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	699b      	ldr	r3, [r3, #24]
 8008ae6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008aea:	431a      	orrs	r2, r3
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	69db      	ldr	r3, [r3, #28]
 8008af0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008af4:	431a      	orrs	r2, r3
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6a1b      	ldr	r3, [r3, #32]
 8008afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008afe:	ea42 0103 	orr.w	r1, r2, r3
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b06:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	430a      	orrs	r2, r1
 8008b10:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	699b      	ldr	r3, [r3, #24]
 8008b16:	0c1b      	lsrs	r3, r3, #16
 8008b18:	f003 0204 	and.w	r2, r3, #4
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b20:	f003 0310 	and.w	r3, r3, #16
 8008b24:	431a      	orrs	r2, r3
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b2a:	f003 0308 	and.w	r3, r3, #8
 8008b2e:	431a      	orrs	r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008b38:	ea42 0103 	orr.w	r1, r2, r3
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	430a      	orrs	r2, r1
 8008b48:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2201      	movs	r2, #1
 8008b54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008b58:	2300      	movs	r3, #0
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3710      	adds	r7, #16
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}

08008b62 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b62:	b580      	push	{r7, lr}
 8008b64:	b082      	sub	sp, #8
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d101      	bne.n	8008b74 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	e040      	b.n	8008bf6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d106      	bne.n	8008b8a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f7f9 f95d 	bl	8001e44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2224      	movs	r2, #36	; 0x24
 8008b8e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f022 0201 	bic.w	r2, r2, #1
 8008b9e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f8c1 	bl	8008d28 <UART_SetConfig>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d101      	bne.n	8008bb0 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	e022      	b.n	8008bf6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d002      	beq.n	8008bbe <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 fb6d 	bl	8009298 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	685a      	ldr	r2, [r3, #4]
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008bcc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	689a      	ldr	r2, [r3, #8]
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008bdc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f042 0201 	orr.w	r2, r2, #1
 8008bec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 fbf4 	bl	80093dc <UART_CheckIdleState>
 8008bf4:	4603      	mov	r3, r0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3708      	adds	r7, #8
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b08a      	sub	sp, #40	; 0x28
 8008c02:	af02      	add	r7, sp, #8
 8008c04:	60f8      	str	r0, [r7, #12]
 8008c06:	60b9      	str	r1, [r7, #8]
 8008c08:	603b      	str	r3, [r7, #0]
 8008c0a:	4613      	mov	r3, r2
 8008c0c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008c12:	2b20      	cmp	r3, #32
 8008c14:	f040 8082 	bne.w	8008d1c <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d002      	beq.n	8008c24 <HAL_UART_Transmit+0x26>
 8008c1e:	88fb      	ldrh	r3, [r7, #6]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d101      	bne.n	8008c28 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	e07a      	b.n	8008d1e <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d101      	bne.n	8008c36 <HAL_UART_Transmit+0x38>
 8008c32:	2302      	movs	r3, #2
 8008c34:	e073      	b.n	8008d1e <HAL_UART_Transmit+0x120>
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2201      	movs	r2, #1
 8008c3a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2200      	movs	r2, #0
 8008c42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2221      	movs	r2, #33	; 0x21
 8008c4a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008c4c:	f7fc fd14 	bl	8005678 <HAL_GetTick>
 8008c50:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	88fa      	ldrh	r2, [r7, #6]
 8008c56:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	88fa      	ldrh	r2, [r7, #6]
 8008c5e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c6a:	d108      	bne.n	8008c7e <HAL_UART_Transmit+0x80>
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	691b      	ldr	r3, [r3, #16]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d104      	bne.n	8008c7e <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8008c74:	2300      	movs	r3, #0
 8008c76:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	61bb      	str	r3, [r7, #24]
 8008c7c:	e003      	b.n	8008c86 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c82:	2300      	movs	r3, #0
 8008c84:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008c8e:	e02d      	b.n	8008cec <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	9300      	str	r3, [sp, #0]
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	2200      	movs	r2, #0
 8008c98:	2180      	movs	r1, #128	; 0x80
 8008c9a:	68f8      	ldr	r0, [r7, #12]
 8008c9c:	f000 fbe7 	bl	800946e <UART_WaitOnFlagUntilTimeout>
 8008ca0:	4603      	mov	r3, r0
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d001      	beq.n	8008caa <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8008ca6:	2303      	movs	r3, #3
 8008ca8:	e039      	b.n	8008d1e <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d10b      	bne.n	8008cc8 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008cb0:	69bb      	ldr	r3, [r7, #24]
 8008cb2:	881a      	ldrh	r2, [r3, #0]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cbc:	b292      	uxth	r2, r2
 8008cbe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	3302      	adds	r3, #2
 8008cc4:	61bb      	str	r3, [r7, #24]
 8008cc6:	e008      	b.n	8008cda <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008cc8:	69fb      	ldr	r3, [r7, #28]
 8008cca:	781a      	ldrb	r2, [r3, #0]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	b292      	uxth	r2, r2
 8008cd2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008cd4:	69fb      	ldr	r3, [r7, #28]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	3b01      	subs	r3, #1
 8008ce4:	b29a      	uxth	r2, r3
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d1cb      	bne.n	8008c90 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	9300      	str	r3, [sp, #0]
 8008cfc:	697b      	ldr	r3, [r7, #20]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	2140      	movs	r1, #64	; 0x40
 8008d02:	68f8      	ldr	r0, [r7, #12]
 8008d04:	f000 fbb3 	bl	800946e <UART_WaitOnFlagUntilTimeout>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d001      	beq.n	8008d12 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008d0e:	2303      	movs	r3, #3
 8008d10:	e005      	b.n	8008d1e <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2220      	movs	r2, #32
 8008d16:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	e000      	b.n	8008d1e <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008d1c:	2302      	movs	r3, #2
  }
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3720      	adds	r7, #32
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}
	...

08008d28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d2c:	b08a      	sub	sp, #40	; 0x28
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008d32:	2300      	movs	r3, #0
 8008d34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	689a      	ldr	r2, [r3, #8]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	691b      	ldr	r3, [r3, #16]
 8008d40:	431a      	orrs	r2, r3
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	695b      	ldr	r3, [r3, #20]
 8008d46:	431a      	orrs	r2, r3
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	69db      	ldr	r3, [r3, #28]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681a      	ldr	r2, [r3, #0]
 8008d56:	4ba4      	ldr	r3, [pc, #656]	; (8008fe8 <UART_SetConfig+0x2c0>)
 8008d58:	4013      	ands	r3, r2
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	6812      	ldr	r2, [r2, #0]
 8008d5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008d60:	430b      	orrs	r3, r1
 8008d62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	68da      	ldr	r2, [r3, #12]
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	430a      	orrs	r2, r1
 8008d78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	699b      	ldr	r3, [r3, #24]
 8008d7e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a99      	ldr	r2, [pc, #612]	; (8008fec <UART_SetConfig+0x2c4>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d004      	beq.n	8008d94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	6a1b      	ldr	r3, [r3, #32]
 8008d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d90:	4313      	orrs	r3, r2
 8008d92:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008da4:	430a      	orrs	r2, r1
 8008da6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a90      	ldr	r2, [pc, #576]	; (8008ff0 <UART_SetConfig+0x2c8>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d126      	bne.n	8008e00 <UART_SetConfig+0xd8>
 8008db2:	4b90      	ldr	r3, [pc, #576]	; (8008ff4 <UART_SetConfig+0x2cc>)
 8008db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008db8:	f003 0303 	and.w	r3, r3, #3
 8008dbc:	2b03      	cmp	r3, #3
 8008dbe:	d81b      	bhi.n	8008df8 <UART_SetConfig+0xd0>
 8008dc0:	a201      	add	r2, pc, #4	; (adr r2, 8008dc8 <UART_SetConfig+0xa0>)
 8008dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dc6:	bf00      	nop
 8008dc8:	08008dd9 	.word	0x08008dd9
 8008dcc:	08008de9 	.word	0x08008de9
 8008dd0:	08008de1 	.word	0x08008de1
 8008dd4:	08008df1 	.word	0x08008df1
 8008dd8:	2301      	movs	r3, #1
 8008dda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dde:	e116      	b.n	800900e <UART_SetConfig+0x2e6>
 8008de0:	2302      	movs	r3, #2
 8008de2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008de6:	e112      	b.n	800900e <UART_SetConfig+0x2e6>
 8008de8:	2304      	movs	r3, #4
 8008dea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dee:	e10e      	b.n	800900e <UART_SetConfig+0x2e6>
 8008df0:	2308      	movs	r3, #8
 8008df2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008df6:	e10a      	b.n	800900e <UART_SetConfig+0x2e6>
 8008df8:	2310      	movs	r3, #16
 8008dfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dfe:	e106      	b.n	800900e <UART_SetConfig+0x2e6>
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a7c      	ldr	r2, [pc, #496]	; (8008ff8 <UART_SetConfig+0x2d0>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d138      	bne.n	8008e7c <UART_SetConfig+0x154>
 8008e0a:	4b7a      	ldr	r3, [pc, #488]	; (8008ff4 <UART_SetConfig+0x2cc>)
 8008e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e10:	f003 030c 	and.w	r3, r3, #12
 8008e14:	2b0c      	cmp	r3, #12
 8008e16:	d82d      	bhi.n	8008e74 <UART_SetConfig+0x14c>
 8008e18:	a201      	add	r2, pc, #4	; (adr r2, 8008e20 <UART_SetConfig+0xf8>)
 8008e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e1e:	bf00      	nop
 8008e20:	08008e55 	.word	0x08008e55
 8008e24:	08008e75 	.word	0x08008e75
 8008e28:	08008e75 	.word	0x08008e75
 8008e2c:	08008e75 	.word	0x08008e75
 8008e30:	08008e65 	.word	0x08008e65
 8008e34:	08008e75 	.word	0x08008e75
 8008e38:	08008e75 	.word	0x08008e75
 8008e3c:	08008e75 	.word	0x08008e75
 8008e40:	08008e5d 	.word	0x08008e5d
 8008e44:	08008e75 	.word	0x08008e75
 8008e48:	08008e75 	.word	0x08008e75
 8008e4c:	08008e75 	.word	0x08008e75
 8008e50:	08008e6d 	.word	0x08008e6d
 8008e54:	2300      	movs	r3, #0
 8008e56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e5a:	e0d8      	b.n	800900e <UART_SetConfig+0x2e6>
 8008e5c:	2302      	movs	r3, #2
 8008e5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e62:	e0d4      	b.n	800900e <UART_SetConfig+0x2e6>
 8008e64:	2304      	movs	r3, #4
 8008e66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e6a:	e0d0      	b.n	800900e <UART_SetConfig+0x2e6>
 8008e6c:	2308      	movs	r3, #8
 8008e6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e72:	e0cc      	b.n	800900e <UART_SetConfig+0x2e6>
 8008e74:	2310      	movs	r3, #16
 8008e76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e7a:	e0c8      	b.n	800900e <UART_SetConfig+0x2e6>
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a5e      	ldr	r2, [pc, #376]	; (8008ffc <UART_SetConfig+0x2d4>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d125      	bne.n	8008ed2 <UART_SetConfig+0x1aa>
 8008e86:	4b5b      	ldr	r3, [pc, #364]	; (8008ff4 <UART_SetConfig+0x2cc>)
 8008e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e8c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008e90:	2b30      	cmp	r3, #48	; 0x30
 8008e92:	d016      	beq.n	8008ec2 <UART_SetConfig+0x19a>
 8008e94:	2b30      	cmp	r3, #48	; 0x30
 8008e96:	d818      	bhi.n	8008eca <UART_SetConfig+0x1a2>
 8008e98:	2b20      	cmp	r3, #32
 8008e9a:	d00a      	beq.n	8008eb2 <UART_SetConfig+0x18a>
 8008e9c:	2b20      	cmp	r3, #32
 8008e9e:	d814      	bhi.n	8008eca <UART_SetConfig+0x1a2>
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d002      	beq.n	8008eaa <UART_SetConfig+0x182>
 8008ea4:	2b10      	cmp	r3, #16
 8008ea6:	d008      	beq.n	8008eba <UART_SetConfig+0x192>
 8008ea8:	e00f      	b.n	8008eca <UART_SetConfig+0x1a2>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008eb0:	e0ad      	b.n	800900e <UART_SetConfig+0x2e6>
 8008eb2:	2302      	movs	r3, #2
 8008eb4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008eb8:	e0a9      	b.n	800900e <UART_SetConfig+0x2e6>
 8008eba:	2304      	movs	r3, #4
 8008ebc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ec0:	e0a5      	b.n	800900e <UART_SetConfig+0x2e6>
 8008ec2:	2308      	movs	r3, #8
 8008ec4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ec8:	e0a1      	b.n	800900e <UART_SetConfig+0x2e6>
 8008eca:	2310      	movs	r3, #16
 8008ecc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ed0:	e09d      	b.n	800900e <UART_SetConfig+0x2e6>
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a4a      	ldr	r2, [pc, #296]	; (8009000 <UART_SetConfig+0x2d8>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d125      	bne.n	8008f28 <UART_SetConfig+0x200>
 8008edc:	4b45      	ldr	r3, [pc, #276]	; (8008ff4 <UART_SetConfig+0x2cc>)
 8008ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ee2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008ee6:	2bc0      	cmp	r3, #192	; 0xc0
 8008ee8:	d016      	beq.n	8008f18 <UART_SetConfig+0x1f0>
 8008eea:	2bc0      	cmp	r3, #192	; 0xc0
 8008eec:	d818      	bhi.n	8008f20 <UART_SetConfig+0x1f8>
 8008eee:	2b80      	cmp	r3, #128	; 0x80
 8008ef0:	d00a      	beq.n	8008f08 <UART_SetConfig+0x1e0>
 8008ef2:	2b80      	cmp	r3, #128	; 0x80
 8008ef4:	d814      	bhi.n	8008f20 <UART_SetConfig+0x1f8>
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d002      	beq.n	8008f00 <UART_SetConfig+0x1d8>
 8008efa:	2b40      	cmp	r3, #64	; 0x40
 8008efc:	d008      	beq.n	8008f10 <UART_SetConfig+0x1e8>
 8008efe:	e00f      	b.n	8008f20 <UART_SetConfig+0x1f8>
 8008f00:	2300      	movs	r3, #0
 8008f02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f06:	e082      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f08:	2302      	movs	r3, #2
 8008f0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f0e:	e07e      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f10:	2304      	movs	r3, #4
 8008f12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f16:	e07a      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f18:	2308      	movs	r3, #8
 8008f1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f1e:	e076      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f20:	2310      	movs	r3, #16
 8008f22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f26:	e072      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a35      	ldr	r2, [pc, #212]	; (8009004 <UART_SetConfig+0x2dc>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d12a      	bne.n	8008f88 <UART_SetConfig+0x260>
 8008f32:	4b30      	ldr	r3, [pc, #192]	; (8008ff4 <UART_SetConfig+0x2cc>)
 8008f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f40:	d01a      	beq.n	8008f78 <UART_SetConfig+0x250>
 8008f42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f46:	d81b      	bhi.n	8008f80 <UART_SetConfig+0x258>
 8008f48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f4c:	d00c      	beq.n	8008f68 <UART_SetConfig+0x240>
 8008f4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f52:	d815      	bhi.n	8008f80 <UART_SetConfig+0x258>
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d003      	beq.n	8008f60 <UART_SetConfig+0x238>
 8008f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f5c:	d008      	beq.n	8008f70 <UART_SetConfig+0x248>
 8008f5e:	e00f      	b.n	8008f80 <UART_SetConfig+0x258>
 8008f60:	2300      	movs	r3, #0
 8008f62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f66:	e052      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f68:	2302      	movs	r3, #2
 8008f6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f6e:	e04e      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f70:	2304      	movs	r3, #4
 8008f72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f76:	e04a      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f78:	2308      	movs	r3, #8
 8008f7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f7e:	e046      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f80:	2310      	movs	r3, #16
 8008f82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008f86:	e042      	b.n	800900e <UART_SetConfig+0x2e6>
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a17      	ldr	r2, [pc, #92]	; (8008fec <UART_SetConfig+0x2c4>)
 8008f8e:	4293      	cmp	r3, r2
 8008f90:	d13a      	bne.n	8009008 <UART_SetConfig+0x2e0>
 8008f92:	4b18      	ldr	r3, [pc, #96]	; (8008ff4 <UART_SetConfig+0x2cc>)
 8008f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f98:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008f9c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008fa0:	d01a      	beq.n	8008fd8 <UART_SetConfig+0x2b0>
 8008fa2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008fa6:	d81b      	bhi.n	8008fe0 <UART_SetConfig+0x2b8>
 8008fa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008fac:	d00c      	beq.n	8008fc8 <UART_SetConfig+0x2a0>
 8008fae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008fb2:	d815      	bhi.n	8008fe0 <UART_SetConfig+0x2b8>
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d003      	beq.n	8008fc0 <UART_SetConfig+0x298>
 8008fb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fbc:	d008      	beq.n	8008fd0 <UART_SetConfig+0x2a8>
 8008fbe:	e00f      	b.n	8008fe0 <UART_SetConfig+0x2b8>
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008fc6:	e022      	b.n	800900e <UART_SetConfig+0x2e6>
 8008fc8:	2302      	movs	r3, #2
 8008fca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008fce:	e01e      	b.n	800900e <UART_SetConfig+0x2e6>
 8008fd0:	2304      	movs	r3, #4
 8008fd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008fd6:	e01a      	b.n	800900e <UART_SetConfig+0x2e6>
 8008fd8:	2308      	movs	r3, #8
 8008fda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008fde:	e016      	b.n	800900e <UART_SetConfig+0x2e6>
 8008fe0:	2310      	movs	r3, #16
 8008fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008fe6:	e012      	b.n	800900e <UART_SetConfig+0x2e6>
 8008fe8:	efff69f3 	.word	0xefff69f3
 8008fec:	40008000 	.word	0x40008000
 8008ff0:	40013800 	.word	0x40013800
 8008ff4:	40021000 	.word	0x40021000
 8008ff8:	40004400 	.word	0x40004400
 8008ffc:	40004800 	.word	0x40004800
 8009000:	40004c00 	.word	0x40004c00
 8009004:	40005000 	.word	0x40005000
 8009008:	2310      	movs	r3, #16
 800900a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a9f      	ldr	r2, [pc, #636]	; (8009290 <UART_SetConfig+0x568>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d17a      	bne.n	800910e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009018:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800901c:	2b08      	cmp	r3, #8
 800901e:	d824      	bhi.n	800906a <UART_SetConfig+0x342>
 8009020:	a201      	add	r2, pc, #4	; (adr r2, 8009028 <UART_SetConfig+0x300>)
 8009022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009026:	bf00      	nop
 8009028:	0800904d 	.word	0x0800904d
 800902c:	0800906b 	.word	0x0800906b
 8009030:	08009055 	.word	0x08009055
 8009034:	0800906b 	.word	0x0800906b
 8009038:	0800905b 	.word	0x0800905b
 800903c:	0800906b 	.word	0x0800906b
 8009040:	0800906b 	.word	0x0800906b
 8009044:	0800906b 	.word	0x0800906b
 8009048:	08009063 	.word	0x08009063
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800904c:	f7fe ff8e 	bl	8007f6c <HAL_RCC_GetPCLK1Freq>
 8009050:	61f8      	str	r0, [r7, #28]
        break;
 8009052:	e010      	b.n	8009076 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009054:	4b8f      	ldr	r3, [pc, #572]	; (8009294 <UART_SetConfig+0x56c>)
 8009056:	61fb      	str	r3, [r7, #28]
        break;
 8009058:	e00d      	b.n	8009076 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800905a:	f7fe feef 	bl	8007e3c <HAL_RCC_GetSysClockFreq>
 800905e:	61f8      	str	r0, [r7, #28]
        break;
 8009060:	e009      	b.n	8009076 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009062:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009066:	61fb      	str	r3, [r7, #28]
        break;
 8009068:	e005      	b.n	8009076 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800906a:	2300      	movs	r3, #0
 800906c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009074:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	2b00      	cmp	r3, #0
 800907a:	f000 80fb 	beq.w	8009274 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	685a      	ldr	r2, [r3, #4]
 8009082:	4613      	mov	r3, r2
 8009084:	005b      	lsls	r3, r3, #1
 8009086:	4413      	add	r3, r2
 8009088:	69fa      	ldr	r2, [r7, #28]
 800908a:	429a      	cmp	r2, r3
 800908c:	d305      	bcc.n	800909a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009094:	69fa      	ldr	r2, [r7, #28]
 8009096:	429a      	cmp	r2, r3
 8009098:	d903      	bls.n	80090a2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800909a:	2301      	movs	r3, #1
 800909c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80090a0:	e0e8      	b.n	8009274 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80090a2:	69fb      	ldr	r3, [r7, #28]
 80090a4:	2200      	movs	r2, #0
 80090a6:	461c      	mov	r4, r3
 80090a8:	4615      	mov	r5, r2
 80090aa:	f04f 0200 	mov.w	r2, #0
 80090ae:	f04f 0300 	mov.w	r3, #0
 80090b2:	022b      	lsls	r3, r5, #8
 80090b4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80090b8:	0222      	lsls	r2, r4, #8
 80090ba:	68f9      	ldr	r1, [r7, #12]
 80090bc:	6849      	ldr	r1, [r1, #4]
 80090be:	0849      	lsrs	r1, r1, #1
 80090c0:	2000      	movs	r0, #0
 80090c2:	4688      	mov	r8, r1
 80090c4:	4681      	mov	r9, r0
 80090c6:	eb12 0a08 	adds.w	sl, r2, r8
 80090ca:	eb43 0b09 	adc.w	fp, r3, r9
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	603b      	str	r3, [r7, #0]
 80090d6:	607a      	str	r2, [r7, #4]
 80090d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090dc:	4650      	mov	r0, sl
 80090de:	4659      	mov	r1, fp
 80090e0:	f7f7 fd62 	bl	8000ba8 <__aeabi_uldivmod>
 80090e4:	4602      	mov	r2, r0
 80090e6:	460b      	mov	r3, r1
 80090e8:	4613      	mov	r3, r2
 80090ea:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80090ec:	69bb      	ldr	r3, [r7, #24]
 80090ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80090f2:	d308      	bcc.n	8009106 <UART_SetConfig+0x3de>
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090fa:	d204      	bcs.n	8009106 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	69ba      	ldr	r2, [r7, #24]
 8009102:	60da      	str	r2, [r3, #12]
 8009104:	e0b6      	b.n	8009274 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009106:	2301      	movs	r3, #1
 8009108:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800910c:	e0b2      	b.n	8009274 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	69db      	ldr	r3, [r3, #28]
 8009112:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009116:	d15e      	bne.n	80091d6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009118:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800911c:	2b08      	cmp	r3, #8
 800911e:	d828      	bhi.n	8009172 <UART_SetConfig+0x44a>
 8009120:	a201      	add	r2, pc, #4	; (adr r2, 8009128 <UART_SetConfig+0x400>)
 8009122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009126:	bf00      	nop
 8009128:	0800914d 	.word	0x0800914d
 800912c:	08009155 	.word	0x08009155
 8009130:	0800915d 	.word	0x0800915d
 8009134:	08009173 	.word	0x08009173
 8009138:	08009163 	.word	0x08009163
 800913c:	08009173 	.word	0x08009173
 8009140:	08009173 	.word	0x08009173
 8009144:	08009173 	.word	0x08009173
 8009148:	0800916b 	.word	0x0800916b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800914c:	f7fe ff0e 	bl	8007f6c <HAL_RCC_GetPCLK1Freq>
 8009150:	61f8      	str	r0, [r7, #28]
        break;
 8009152:	e014      	b.n	800917e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009154:	f7fe ff20 	bl	8007f98 <HAL_RCC_GetPCLK2Freq>
 8009158:	61f8      	str	r0, [r7, #28]
        break;
 800915a:	e010      	b.n	800917e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800915c:	4b4d      	ldr	r3, [pc, #308]	; (8009294 <UART_SetConfig+0x56c>)
 800915e:	61fb      	str	r3, [r7, #28]
        break;
 8009160:	e00d      	b.n	800917e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009162:	f7fe fe6b 	bl	8007e3c <HAL_RCC_GetSysClockFreq>
 8009166:	61f8      	str	r0, [r7, #28]
        break;
 8009168:	e009      	b.n	800917e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800916a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800916e:	61fb      	str	r3, [r7, #28]
        break;
 8009170:	e005      	b.n	800917e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009172:	2300      	movs	r3, #0
 8009174:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009176:	2301      	movs	r3, #1
 8009178:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800917c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800917e:	69fb      	ldr	r3, [r7, #28]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d077      	beq.n	8009274 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	005a      	lsls	r2, r3, #1
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	085b      	lsrs	r3, r3, #1
 800918e:	441a      	add	r2, r3
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	fbb2 f3f3 	udiv	r3, r2, r3
 8009198:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800919a:	69bb      	ldr	r3, [r7, #24]
 800919c:	2b0f      	cmp	r3, #15
 800919e:	d916      	bls.n	80091ce <UART_SetConfig+0x4a6>
 80091a0:	69bb      	ldr	r3, [r7, #24]
 80091a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091a6:	d212      	bcs.n	80091ce <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	f023 030f 	bic.w	r3, r3, #15
 80091b0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80091b2:	69bb      	ldr	r3, [r7, #24]
 80091b4:	085b      	lsrs	r3, r3, #1
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	f003 0307 	and.w	r3, r3, #7
 80091bc:	b29a      	uxth	r2, r3
 80091be:	8afb      	ldrh	r3, [r7, #22]
 80091c0:	4313      	orrs	r3, r2
 80091c2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	8afa      	ldrh	r2, [r7, #22]
 80091ca:	60da      	str	r2, [r3, #12]
 80091cc:	e052      	b.n	8009274 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80091ce:	2301      	movs	r3, #1
 80091d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80091d4:	e04e      	b.n	8009274 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80091d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80091da:	2b08      	cmp	r3, #8
 80091dc:	d827      	bhi.n	800922e <UART_SetConfig+0x506>
 80091de:	a201      	add	r2, pc, #4	; (adr r2, 80091e4 <UART_SetConfig+0x4bc>)
 80091e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e4:	08009209 	.word	0x08009209
 80091e8:	08009211 	.word	0x08009211
 80091ec:	08009219 	.word	0x08009219
 80091f0:	0800922f 	.word	0x0800922f
 80091f4:	0800921f 	.word	0x0800921f
 80091f8:	0800922f 	.word	0x0800922f
 80091fc:	0800922f 	.word	0x0800922f
 8009200:	0800922f 	.word	0x0800922f
 8009204:	08009227 	.word	0x08009227
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009208:	f7fe feb0 	bl	8007f6c <HAL_RCC_GetPCLK1Freq>
 800920c:	61f8      	str	r0, [r7, #28]
        break;
 800920e:	e014      	b.n	800923a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009210:	f7fe fec2 	bl	8007f98 <HAL_RCC_GetPCLK2Freq>
 8009214:	61f8      	str	r0, [r7, #28]
        break;
 8009216:	e010      	b.n	800923a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009218:	4b1e      	ldr	r3, [pc, #120]	; (8009294 <UART_SetConfig+0x56c>)
 800921a:	61fb      	str	r3, [r7, #28]
        break;
 800921c:	e00d      	b.n	800923a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800921e:	f7fe fe0d 	bl	8007e3c <HAL_RCC_GetSysClockFreq>
 8009222:	61f8      	str	r0, [r7, #28]
        break;
 8009224:	e009      	b.n	800923a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009226:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800922a:	61fb      	str	r3, [r7, #28]
        break;
 800922c:	e005      	b.n	800923a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800922e:	2300      	movs	r3, #0
 8009230:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009238:	bf00      	nop
    }

    if (pclk != 0U)
 800923a:	69fb      	ldr	r3, [r7, #28]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d019      	beq.n	8009274 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	085a      	lsrs	r2, r3, #1
 8009246:	69fb      	ldr	r3, [r7, #28]
 8009248:	441a      	add	r2, r3
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009252:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009254:	69bb      	ldr	r3, [r7, #24]
 8009256:	2b0f      	cmp	r3, #15
 8009258:	d909      	bls.n	800926e <UART_SetConfig+0x546>
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009260:	d205      	bcs.n	800926e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009262:	69bb      	ldr	r3, [r7, #24]
 8009264:	b29a      	uxth	r2, r3
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	60da      	str	r2, [r3, #12]
 800926c:	e002      	b.n	8009274 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2200      	movs	r2, #0
 8009278:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2200      	movs	r2, #0
 800927e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009280:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009284:	4618      	mov	r0, r3
 8009286:	3728      	adds	r7, #40	; 0x28
 8009288:	46bd      	mov	sp, r7
 800928a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800928e:	bf00      	nop
 8009290:	40008000 	.word	0x40008000
 8009294:	00f42400 	.word	0x00f42400

08009298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009298:	b480      	push	{r7}
 800929a:	b083      	sub	sp, #12
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092a4:	f003 0301 	and.w	r3, r3, #1
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d00a      	beq.n	80092c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	430a      	orrs	r2, r1
 80092c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092c6:	f003 0302 	and.w	r3, r3, #2
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d00a      	beq.n	80092e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	430a      	orrs	r2, r1
 80092e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e8:	f003 0304 	and.w	r3, r3, #4
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d00a      	beq.n	8009306 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	430a      	orrs	r2, r1
 8009304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800930a:	f003 0308 	and.w	r3, r3, #8
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00a      	beq.n	8009328 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	430a      	orrs	r2, r1
 8009326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800932c:	f003 0310 	and.w	r3, r3, #16
 8009330:	2b00      	cmp	r3, #0
 8009332:	d00a      	beq.n	800934a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	689b      	ldr	r3, [r3, #8]
 800933a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	430a      	orrs	r2, r1
 8009348:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800934e:	f003 0320 	and.w	r3, r3, #32
 8009352:	2b00      	cmp	r3, #0
 8009354:	d00a      	beq.n	800936c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	430a      	orrs	r2, r1
 800936a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009374:	2b00      	cmp	r3, #0
 8009376:	d01a      	beq.n	80093ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	430a      	orrs	r2, r1
 800938c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009392:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009396:	d10a      	bne.n	80093ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	430a      	orrs	r2, r1
 80093ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d00a      	beq.n	80093d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	430a      	orrs	r2, r1
 80093ce:	605a      	str	r2, [r3, #4]
  }
}
 80093d0:	bf00      	nop
 80093d2:	370c      	adds	r7, #12
 80093d4:	46bd      	mov	sp, r7
 80093d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093da:	4770      	bx	lr

080093dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b086      	sub	sp, #24
 80093e0:	af02      	add	r7, sp, #8
 80093e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093ec:	f7fc f944 	bl	8005678 <HAL_GetTick>
 80093f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f003 0308 	and.w	r3, r3, #8
 80093fc:	2b08      	cmp	r3, #8
 80093fe:	d10e      	bne.n	800941e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009400:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009404:	9300      	str	r3, [sp, #0]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 f82d 	bl	800946e <UART_WaitOnFlagUntilTimeout>
 8009414:	4603      	mov	r3, r0
 8009416:	2b00      	cmp	r3, #0
 8009418:	d001      	beq.n	800941e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800941a:	2303      	movs	r3, #3
 800941c:	e023      	b.n	8009466 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f003 0304 	and.w	r3, r3, #4
 8009428:	2b04      	cmp	r3, #4
 800942a:	d10e      	bne.n	800944a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800942c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009430:	9300      	str	r3, [sp, #0]
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2200      	movs	r2, #0
 8009436:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f000 f817 	bl	800946e <UART_WaitOnFlagUntilTimeout>
 8009440:	4603      	mov	r3, r0
 8009442:	2b00      	cmp	r3, #0
 8009444:	d001      	beq.n	800944a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009446:	2303      	movs	r3, #3
 8009448:	e00d      	b.n	8009466 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2220      	movs	r2, #32
 800944e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2220      	movs	r2, #32
 8009454:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	2200      	movs	r2, #0
 800945a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2200      	movs	r2, #0
 8009460:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3710      	adds	r7, #16
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}

0800946e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800946e:	b580      	push	{r7, lr}
 8009470:	b09c      	sub	sp, #112	; 0x70
 8009472:	af00      	add	r7, sp, #0
 8009474:	60f8      	str	r0, [r7, #12]
 8009476:	60b9      	str	r1, [r7, #8]
 8009478:	603b      	str	r3, [r7, #0]
 800947a:	4613      	mov	r3, r2
 800947c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800947e:	e0a5      	b.n	80095cc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009480:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009486:	f000 80a1 	beq.w	80095cc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800948a:	f7fc f8f5 	bl	8005678 <HAL_GetTick>
 800948e:	4602      	mov	r2, r0
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	1ad3      	subs	r3, r2, r3
 8009494:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009496:	429a      	cmp	r2, r3
 8009498:	d302      	bcc.n	80094a0 <UART_WaitOnFlagUntilTimeout+0x32>
 800949a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800949c:	2b00      	cmp	r3, #0
 800949e:	d13e      	bne.n	800951e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094a8:	e853 3f00 	ldrex	r3, [r3]
 80094ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80094ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80094b4:	667b      	str	r3, [r7, #100]	; 0x64
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	461a      	mov	r2, r3
 80094bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094c0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80094c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80094c6:	e841 2300 	strex	r3, r2, [r1]
 80094ca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80094cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d1e6      	bne.n	80094a0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	3308      	adds	r3, #8
 80094d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094dc:	e853 3f00 	ldrex	r3, [r3]
 80094e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e4:	f023 0301 	bic.w	r3, r3, #1
 80094e8:	663b      	str	r3, [r7, #96]	; 0x60
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	3308      	adds	r3, #8
 80094f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80094f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80094f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80094f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80094fa:	e841 2300 	strex	r3, r2, [r1]
 80094fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009502:	2b00      	cmp	r3, #0
 8009504:	d1e5      	bne.n	80094d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2220      	movs	r2, #32
 800950a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2220      	movs	r2, #32
 8009510:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2200      	movs	r2, #0
 8009516:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800951a:	2303      	movs	r3, #3
 800951c:	e067      	b.n	80095ee <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f003 0304 	and.w	r3, r3, #4
 8009528:	2b00      	cmp	r3, #0
 800952a:	d04f      	beq.n	80095cc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	69db      	ldr	r3, [r3, #28]
 8009532:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009536:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800953a:	d147      	bne.n	80095cc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009544:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800954c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800954e:	e853 3f00 	ldrex	r3, [r3]
 8009552:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009556:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800955a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	461a      	mov	r2, r3
 8009562:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009564:	637b      	str	r3, [r7, #52]	; 0x34
 8009566:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009568:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800956a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800956c:	e841 2300 	strex	r3, r2, [r1]
 8009570:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009574:	2b00      	cmp	r3, #0
 8009576:	d1e6      	bne.n	8009546 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	3308      	adds	r3, #8
 800957e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	e853 3f00 	ldrex	r3, [r3]
 8009586:	613b      	str	r3, [r7, #16]
   return(result);
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	f023 0301 	bic.w	r3, r3, #1
 800958e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	3308      	adds	r3, #8
 8009596:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009598:	623a      	str	r2, [r7, #32]
 800959a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959c:	69f9      	ldr	r1, [r7, #28]
 800959e:	6a3a      	ldr	r2, [r7, #32]
 80095a0:	e841 2300 	strex	r3, r2, [r1]
 80095a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80095a6:	69bb      	ldr	r3, [r7, #24]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1e5      	bne.n	8009578 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2220      	movs	r2, #32
 80095b0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2220      	movs	r2, #32
 80095b6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	2220      	movs	r2, #32
 80095bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	2200      	movs	r2, #0
 80095c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80095c8:	2303      	movs	r3, #3
 80095ca:	e010      	b.n	80095ee <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	69da      	ldr	r2, [r3, #28]
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	4013      	ands	r3, r2
 80095d6:	68ba      	ldr	r2, [r7, #8]
 80095d8:	429a      	cmp	r2, r3
 80095da:	bf0c      	ite	eq
 80095dc:	2301      	moveq	r3, #1
 80095de:	2300      	movne	r3, #0
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	461a      	mov	r2, r3
 80095e4:	79fb      	ldrb	r3, [r7, #7]
 80095e6:	429a      	cmp	r2, r3
 80095e8:	f43f af4a 	beq.w	8009480 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80095ec:	2300      	movs	r3, #0
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3770      	adds	r7, #112	; 0x70
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80095f6:	b084      	sub	sp, #16
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	f107 001c 	add.w	r0, r7, #28
 8009604:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f000 fa6f 	bl	8009af8 <USB_CoreReset>
 800961a:	4603      	mov	r3, r0
 800961c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800961e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009620:	2b00      	cmp	r3, #0
 8009622:	d106      	bne.n	8009632 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009628:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	639a      	str	r2, [r3, #56]	; 0x38
 8009630:	e005      	b.n	800963e <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009636:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800963e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009640:	4618      	mov	r0, r3
 8009642:	3710      	adds	r7, #16
 8009644:	46bd      	mov	sp, r7
 8009646:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800964a:	b004      	add	sp, #16
 800964c:	4770      	bx	lr

0800964e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800964e:	b480      	push	{r7}
 8009650:	b083      	sub	sp, #12
 8009652:	af00      	add	r7, sp, #0
 8009654:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	689b      	ldr	r3, [r3, #8]
 800965a:	f023 0201 	bic.w	r2, r3, #1
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009662:	2300      	movs	r3, #0
}
 8009664:	4618      	mov	r0, r3
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b084      	sub	sp, #16
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	460b      	mov	r3, r1
 800967a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800967c:	2300      	movs	r3, #0
 800967e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	68db      	ldr	r3, [r3, #12]
 8009684:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800968c:	78fb      	ldrb	r3, [r7, #3]
 800968e:	2b01      	cmp	r3, #1
 8009690:	d115      	bne.n	80096be <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	68db      	ldr	r3, [r3, #12]
 8009696:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800969e:	2001      	movs	r0, #1
 80096a0:	f7fb fff6 	bl	8005690 <HAL_Delay>
      ms++;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	3301      	adds	r3, #1
 80096a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f000 fa16 	bl	8009adc <USB_GetMode>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	d01e      	beq.n	80096f4 <USB_SetCurrentMode+0x84>
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	2b31      	cmp	r3, #49	; 0x31
 80096ba:	d9f0      	bls.n	800969e <USB_SetCurrentMode+0x2e>
 80096bc:	e01a      	b.n	80096f4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80096be:	78fb      	ldrb	r3, [r7, #3]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d115      	bne.n	80096f0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80096d0:	2001      	movs	r0, #1
 80096d2:	f7fb ffdd 	bl	8005690 <HAL_Delay>
      ms++;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	3301      	adds	r3, #1
 80096da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f000 f9fd 	bl	8009adc <USB_GetMode>
 80096e2:	4603      	mov	r3, r0
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d005      	beq.n	80096f4 <USB_SetCurrentMode+0x84>
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2b31      	cmp	r3, #49	; 0x31
 80096ec:	d9f0      	bls.n	80096d0 <USB_SetCurrentMode+0x60>
 80096ee:	e001      	b.n	80096f4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e005      	b.n	8009700 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2b32      	cmp	r3, #50	; 0x32
 80096f8:	d101      	bne.n	80096fe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80096fa:	2301      	movs	r3, #1
 80096fc:	e000      	b.n	8009700 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3710      	adds	r7, #16
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009708:	b084      	sub	sp, #16
 800970a:	b580      	push	{r7, lr}
 800970c:	b086      	sub	sp, #24
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
 8009712:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009716:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800971a:	2300      	movs	r3, #0
 800971c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009722:	2300      	movs	r3, #0
 8009724:	613b      	str	r3, [r7, #16]
 8009726:	e009      	b.n	800973c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009728:	687a      	ldr	r2, [r7, #4]
 800972a:	693b      	ldr	r3, [r7, #16]
 800972c:	3340      	adds	r3, #64	; 0x40
 800972e:	009b      	lsls	r3, r3, #2
 8009730:	4413      	add	r3, r2
 8009732:	2200      	movs	r2, #0
 8009734:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	3301      	adds	r3, #1
 800973a:	613b      	str	r3, [r7, #16]
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	2b0e      	cmp	r3, #14
 8009740:	d9f2      	bls.n	8009728 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009744:	2b00      	cmp	r3, #0
 8009746:	d11c      	bne.n	8009782 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	68fa      	ldr	r2, [r7, #12]
 8009752:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009756:	f043 0302 	orr.w	r3, r3, #2
 800975a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009760:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	601a      	str	r2, [r3, #0]
 8009780:	e005      	b.n	800978e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009786:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009794:	461a      	mov	r2, r3
 8009796:	2300      	movs	r3, #0
 8009798:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097a0:	4619      	mov	r1, r3
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097a8:	461a      	mov	r2, r3
 80097aa:	680b      	ldr	r3, [r1, #0]
 80097ac:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80097ae:	2103      	movs	r1, #3
 80097b0:	6878      	ldr	r0, [r7, #4]
 80097b2:	f000 f959 	bl	8009a68 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80097b6:	2110      	movs	r1, #16
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 f8f1 	bl	80099a0 <USB_FlushTxFifo>
 80097be:	4603      	mov	r3, r0
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d001      	beq.n	80097c8 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 80097c4:	2301      	movs	r3, #1
 80097c6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f000 f91d 	bl	8009a08 <USB_FlushRxFifo>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d001      	beq.n	80097d8 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 80097d4:	2301      	movs	r3, #1
 80097d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097de:	461a      	mov	r2, r3
 80097e0:	2300      	movs	r3, #0
 80097e2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ea:	461a      	mov	r2, r3
 80097ec:	2300      	movs	r3, #0
 80097ee:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097f6:	461a      	mov	r2, r3
 80097f8:	2300      	movs	r3, #0
 80097fa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097fc:	2300      	movs	r3, #0
 80097fe:	613b      	str	r3, [r7, #16]
 8009800:	e043      	b.n	800988a <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	015a      	lsls	r2, r3, #5
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	4413      	add	r3, r2
 800980a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009814:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009818:	d118      	bne.n	800984c <USB_DevInit+0x144>
    {
      if (i == 0U)
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d10a      	bne.n	8009836 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	015a      	lsls	r2, r3, #5
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	4413      	add	r3, r2
 8009828:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800982c:	461a      	mov	r2, r3
 800982e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009832:	6013      	str	r3, [r2, #0]
 8009834:	e013      	b.n	800985e <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	015a      	lsls	r2, r3, #5
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	4413      	add	r3, r2
 800983e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009842:	461a      	mov	r2, r3
 8009844:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009848:	6013      	str	r3, [r2, #0]
 800984a:	e008      	b.n	800985e <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	015a      	lsls	r2, r3, #5
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	4413      	add	r3, r2
 8009854:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009858:	461a      	mov	r2, r3
 800985a:	2300      	movs	r3, #0
 800985c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	015a      	lsls	r2, r3, #5
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	4413      	add	r3, r2
 8009866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800986a:	461a      	mov	r2, r3
 800986c:	2300      	movs	r3, #0
 800986e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	015a      	lsls	r2, r3, #5
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	4413      	add	r3, r2
 8009878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800987c:	461a      	mov	r2, r3
 800987e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009882:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	3301      	adds	r3, #1
 8009888:	613b      	str	r3, [r7, #16]
 800988a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800988c:	693a      	ldr	r2, [r7, #16]
 800988e:	429a      	cmp	r2, r3
 8009890:	d3b7      	bcc.n	8009802 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009892:	2300      	movs	r3, #0
 8009894:	613b      	str	r3, [r7, #16]
 8009896:	e043      	b.n	8009920 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	015a      	lsls	r2, r3, #5
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	4413      	add	r3, r2
 80098a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80098aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80098ae:	d118      	bne.n	80098e2 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d10a      	bne.n	80098cc <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	015a      	lsls	r2, r3, #5
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	4413      	add	r3, r2
 80098be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098c2:	461a      	mov	r2, r3
 80098c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80098c8:	6013      	str	r3, [r2, #0]
 80098ca:	e013      	b.n	80098f4 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	015a      	lsls	r2, r3, #5
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	4413      	add	r3, r2
 80098d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098d8:	461a      	mov	r2, r3
 80098da:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80098de:	6013      	str	r3, [r2, #0]
 80098e0:	e008      	b.n	80098f4 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80098e2:	693b      	ldr	r3, [r7, #16]
 80098e4:	015a      	lsls	r2, r3, #5
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	4413      	add	r3, r2
 80098ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098ee:	461a      	mov	r2, r3
 80098f0:	2300      	movs	r3, #0
 80098f2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	015a      	lsls	r2, r3, #5
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	4413      	add	r3, r2
 80098fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009900:	461a      	mov	r2, r3
 8009902:	2300      	movs	r3, #0
 8009904:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	015a      	lsls	r2, r3, #5
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	4413      	add	r3, r2
 800990e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009912:	461a      	mov	r2, r3
 8009914:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009918:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	3301      	adds	r3, #1
 800991e:	613b      	str	r3, [r7, #16]
 8009920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009922:	693a      	ldr	r2, [r7, #16]
 8009924:	429a      	cmp	r2, r3
 8009926:	d3b7      	bcc.n	8009898 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009936:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800993a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2200      	movs	r2, #0
 8009940:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009948:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	699b      	ldr	r3, [r3, #24]
 800994e:	f043 0210 	orr.w	r2, r3, #16
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	699a      	ldr	r2, [r3, #24]
 800995a:	4b10      	ldr	r3, [pc, #64]	; (800999c <USB_DevInit+0x294>)
 800995c:	4313      	orrs	r3, r2
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009962:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009964:	2b00      	cmp	r3, #0
 8009966:	d005      	beq.n	8009974 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	699b      	ldr	r3, [r3, #24]
 800996c:	f043 0208 	orr.w	r2, r3, #8
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009974:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009976:	2b01      	cmp	r3, #1
 8009978:	d107      	bne.n	800998a <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	699b      	ldr	r3, [r3, #24]
 800997e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009982:	f043 0304 	orr.w	r3, r3, #4
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800998a:	7dfb      	ldrb	r3, [r7, #23]
}
 800998c:	4618      	mov	r0, r3
 800998e:	3718      	adds	r7, #24
 8009990:	46bd      	mov	sp, r7
 8009992:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009996:	b004      	add	sp, #16
 8009998:	4770      	bx	lr
 800999a:	bf00      	nop
 800999c:	803c3800 	.word	0x803c3800

080099a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b085      	sub	sp, #20
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
 80099a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80099aa:	2300      	movs	r3, #0
 80099ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	3301      	adds	r3, #1
 80099b2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	4a13      	ldr	r2, [pc, #76]	; (8009a04 <USB_FlushTxFifo+0x64>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d901      	bls.n	80099c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80099bc:	2303      	movs	r3, #3
 80099be:	e01b      	b.n	80099f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	691b      	ldr	r3, [r3, #16]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	daf2      	bge.n	80099ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80099c8:	2300      	movs	r3, #0
 80099ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	019b      	lsls	r3, r3, #6
 80099d0:	f043 0220 	orr.w	r2, r3, #32
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	3301      	adds	r3, #1
 80099dc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	4a08      	ldr	r2, [pc, #32]	; (8009a04 <USB_FlushTxFifo+0x64>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d901      	bls.n	80099ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80099e6:	2303      	movs	r3, #3
 80099e8:	e006      	b.n	80099f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	691b      	ldr	r3, [r3, #16]
 80099ee:	f003 0320 	and.w	r3, r3, #32
 80099f2:	2b20      	cmp	r3, #32
 80099f4:	d0f0      	beq.n	80099d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80099f6:	2300      	movs	r3, #0
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3714      	adds	r7, #20
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr
 8009a04:	00030d40 	.word	0x00030d40

08009a08 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b085      	sub	sp, #20
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a10:	2300      	movs	r3, #0
 8009a12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	3301      	adds	r3, #1
 8009a18:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	4a11      	ldr	r2, [pc, #68]	; (8009a64 <USB_FlushRxFifo+0x5c>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d901      	bls.n	8009a26 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009a22:	2303      	movs	r3, #3
 8009a24:	e018      	b.n	8009a58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	691b      	ldr	r3, [r3, #16]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	daf2      	bge.n	8009a14 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	2210      	movs	r2, #16
 8009a36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	4a08      	ldr	r2, [pc, #32]	; (8009a64 <USB_FlushRxFifo+0x5c>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d901      	bls.n	8009a4a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009a46:	2303      	movs	r3, #3
 8009a48:	e006      	b.n	8009a58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	f003 0310 	and.w	r3, r3, #16
 8009a52:	2b10      	cmp	r3, #16
 8009a54:	d0f0      	beq.n	8009a38 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009a56:	2300      	movs	r3, #0
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3714      	adds	r7, #20
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr
 8009a64:	00030d40 	.word	0x00030d40

08009a68 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b085      	sub	sp, #20
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	460b      	mov	r3, r1
 8009a72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a7e:	681a      	ldr	r2, [r3, #0]
 8009a80:	78fb      	ldrb	r3, [r7, #3]
 8009a82:	68f9      	ldr	r1, [r7, #12]
 8009a84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a88:	4313      	orrs	r3, r2
 8009a8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009a8c:	2300      	movs	r3, #0
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3714      	adds	r7, #20
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr

08009a9a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009a9a:	b480      	push	{r7}
 8009a9c:	b085      	sub	sp, #20
 8009a9e:	af00      	add	r7, sp, #0
 8009aa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	68fa      	ldr	r2, [r7, #12]
 8009ab0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009ab4:	f023 0303 	bic.w	r3, r3, #3
 8009ab8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	68fa      	ldr	r2, [r7, #12]
 8009ac4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ac8:	f043 0302 	orr.w	r3, r3, #2
 8009acc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ace:	2300      	movs	r3, #0
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	3714      	adds	r7, #20
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	695b      	ldr	r3, [r3, #20]
 8009ae8:	f003 0301 	and.w	r3, r3, #1
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	370c      	adds	r7, #12
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b085      	sub	sp, #20
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009b00:	2300      	movs	r3, #0
 8009b02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	3301      	adds	r3, #1
 8009b08:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	4a13      	ldr	r2, [pc, #76]	; (8009b5c <USB_CoreReset+0x64>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d901      	bls.n	8009b16 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009b12:	2303      	movs	r3, #3
 8009b14:	e01b      	b.n	8009b4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	691b      	ldr	r3, [r3, #16]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	daf2      	bge.n	8009b04 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009b1e:	2300      	movs	r3, #0
 8009b20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	691b      	ldr	r3, [r3, #16]
 8009b26:	f043 0201 	orr.w	r2, r3, #1
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	3301      	adds	r3, #1
 8009b32:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	4a09      	ldr	r2, [pc, #36]	; (8009b5c <USB_CoreReset+0x64>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d901      	bls.n	8009b40 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009b3c:	2303      	movs	r3, #3
 8009b3e:	e006      	b.n	8009b4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	691b      	ldr	r3, [r3, #16]
 8009b44:	f003 0301 	and.w	r3, r3, #1
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d0f0      	beq.n	8009b2e <USB_CoreReset+0x36>

  return HAL_OK;
 8009b4c:	2300      	movs	r3, #0
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3714      	adds	r7, #20
 8009b52:	46bd      	mov	sp, r7
 8009b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop
 8009b5c:	00030d40 	.word	0x00030d40

08009b60 <har_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool har_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b082      	sub	sp, #8
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_har_activations_map, 1, params)) {
 8009b6a:	683a      	ldr	r2, [r7, #0]
 8009b6c:	2101      	movs	r1, #1
 8009b6e:	4836      	ldr	r0, [pc, #216]	; (8009c48 <har_configure_activations+0xe8>)
 8009b70:	f000 fb24 	bl	800a1bc <ai_platform_get_activations_map>
 8009b74:	4603      	mov	r3, r0
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d05b      	beq.n	8009c32 <har_configure_activations+0xd2>
    /* Updating activations (byte) offsets */
    
    input_0_output_array.data = AI_PTR(g_har_activations_map[0] + 1396);
 8009b7a:	4b33      	ldr	r3, [pc, #204]	; (8009c48 <har_configure_activations+0xe8>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f203 5374 	addw	r3, r3, #1396	; 0x574
 8009b82:	4a32      	ldr	r2, [pc, #200]	; (8009c4c <har_configure_activations+0xec>)
 8009b84:	6093      	str	r3, [r2, #8]
    input_0_output_array.data_start = AI_PTR(g_har_activations_map[0] + 1396);
 8009b86:	4b30      	ldr	r3, [pc, #192]	; (8009c48 <har_configure_activations+0xe8>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f203 5374 	addw	r3, r3, #1396	; 0x574
 8009b8e:	4a2f      	ldr	r2, [pc, #188]	; (8009c4c <har_configure_activations+0xec>)
 8009b90:	60d3      	str	r3, [r2, #12]
    
    conv1d_conv2d_output_array.data = AI_PTR(g_har_activations_map[0] + 32);
 8009b92:	4b2d      	ldr	r3, [pc, #180]	; (8009c48 <har_configure_activations+0xe8>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	3320      	adds	r3, #32
 8009b98:	4a2d      	ldr	r2, [pc, #180]	; (8009c50 <har_configure_activations+0xf0>)
 8009b9a:	6093      	str	r3, [r2, #8]
    conv1d_conv2d_output_array.data_start = AI_PTR(g_har_activations_map[0] + 32);
 8009b9c:	4b2a      	ldr	r3, [pc, #168]	; (8009c48 <har_configure_activations+0xe8>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	3320      	adds	r3, #32
 8009ba2:	4a2b      	ldr	r2, [pc, #172]	; (8009c50 <har_configure_activations+0xf0>)
 8009ba4:	60d3      	str	r3, [r2, #12]
    
    conv1d_output_array.data = AI_PTR(g_har_activations_map[0] + 32);
 8009ba6:	4b28      	ldr	r3, [pc, #160]	; (8009c48 <har_configure_activations+0xe8>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	3320      	adds	r3, #32
 8009bac:	4a29      	ldr	r2, [pc, #164]	; (8009c54 <har_configure_activations+0xf4>)
 8009bae:	6093      	str	r3, [r2, #8]
    conv1d_output_array.data_start = AI_PTR(g_har_activations_map[0] + 32);
 8009bb0:	4b25      	ldr	r3, [pc, #148]	; (8009c48 <har_configure_activations+0xe8>)
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	3320      	adds	r3, #32
 8009bb6:	4a27      	ldr	r2, [pc, #156]	; (8009c54 <har_configure_activations+0xf4>)
 8009bb8:	60d3      	str	r3, [r2, #12]
    
    conv1d_1_conv2d_output_array.data = AI_PTR(g_har_activations_map[0] + 0);
 8009bba:	4b23      	ldr	r3, [pc, #140]	; (8009c48 <har_configure_activations+0xe8>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a26      	ldr	r2, [pc, #152]	; (8009c58 <har_configure_activations+0xf8>)
 8009bc0:	6093      	str	r3, [r2, #8]
    conv1d_1_conv2d_output_array.data_start = AI_PTR(g_har_activations_map[0] + 0);
 8009bc2:	4b21      	ldr	r3, [pc, #132]	; (8009c48 <har_configure_activations+0xe8>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a24      	ldr	r2, [pc, #144]	; (8009c58 <har_configure_activations+0xf8>)
 8009bc8:	60d3      	str	r3, [r2, #12]
    
    conv1d_1_output_array.data = AI_PTR(g_har_activations_map[0] + 704);
 8009bca:	4b1f      	ldr	r3, [pc, #124]	; (8009c48 <har_configure_activations+0xe8>)
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8009bd2:	4a22      	ldr	r2, [pc, #136]	; (8009c5c <har_configure_activations+0xfc>)
 8009bd4:	6093      	str	r3, [r2, #8]
    conv1d_1_output_array.data_start = AI_PTR(g_har_activations_map[0] + 704);
 8009bd6:	4b1c      	ldr	r3, [pc, #112]	; (8009c48 <har_configure_activations+0xe8>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8009bde:	4a1f      	ldr	r2, [pc, #124]	; (8009c5c <har_configure_activations+0xfc>)
 8009be0:	60d3      	str	r3, [r2, #12]
    
    dense_dense_output_array.data = AI_PTR(g_har_activations_map[0] + 0);
 8009be2:	4b19      	ldr	r3, [pc, #100]	; (8009c48 <har_configure_activations+0xe8>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a1e      	ldr	r2, [pc, #120]	; (8009c60 <har_configure_activations+0x100>)
 8009be8:	6093      	str	r3, [r2, #8]
    dense_dense_output_array.data_start = AI_PTR(g_har_activations_map[0] + 0);
 8009bea:	4b17      	ldr	r3, [pc, #92]	; (8009c48 <har_configure_activations+0xe8>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a1c      	ldr	r2, [pc, #112]	; (8009c60 <har_configure_activations+0x100>)
 8009bf0:	60d3      	str	r3, [r2, #12]
    
    dense_output_array.data = AI_PTR(g_har_activations_map[0] + 256);
 8009bf2:	4b15      	ldr	r3, [pc, #84]	; (8009c48 <har_configure_activations+0xe8>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8009bfa:	4a1a      	ldr	r2, [pc, #104]	; (8009c64 <har_configure_activations+0x104>)
 8009bfc:	6093      	str	r3, [r2, #8]
    dense_output_array.data_start = AI_PTR(g_har_activations_map[0] + 256);
 8009bfe:	4b12      	ldr	r3, [pc, #72]	; (8009c48 <har_configure_activations+0xe8>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8009c06:	4a17      	ldr	r2, [pc, #92]	; (8009c64 <har_configure_activations+0x104>)
 8009c08:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_output_array.data = AI_PTR(g_har_activations_map[0] + 0);
 8009c0a:	4b0f      	ldr	r3, [pc, #60]	; (8009c48 <har_configure_activations+0xe8>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a16      	ldr	r2, [pc, #88]	; (8009c68 <har_configure_activations+0x108>)
 8009c10:	6093      	str	r3, [r2, #8]
    dense_1_dense_output_array.data_start = AI_PTR(g_har_activations_map[0] + 0);
 8009c12:	4b0d      	ldr	r3, [pc, #52]	; (8009c48 <har_configure_activations+0xe8>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	4a14      	ldr	r2, [pc, #80]	; (8009c68 <har_configure_activations+0x108>)
 8009c18:	60d3      	str	r3, [r2, #12]
    
    dense_1_output_array.data = AI_PTR(g_har_activations_map[0] + 12);
 8009c1a:	4b0b      	ldr	r3, [pc, #44]	; (8009c48 <har_configure_activations+0xe8>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	330c      	adds	r3, #12
 8009c20:	4a12      	ldr	r2, [pc, #72]	; (8009c6c <har_configure_activations+0x10c>)
 8009c22:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(g_har_activations_map[0] + 12);
 8009c24:	4b08      	ldr	r3, [pc, #32]	; (8009c48 <har_configure_activations+0xe8>)
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	330c      	adds	r3, #12
 8009c2a:	4a10      	ldr	r2, [pc, #64]	; (8009c6c <har_configure_activations+0x10c>)
 8009c2c:	60d3      	str	r3, [r2, #12]
    
    return true;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e005      	b.n	8009c3e <har_configure_activations+0xde>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8009c32:	2213      	movs	r2, #19
 8009c34:	2130      	movs	r1, #48	; 0x30
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 fba4 	bl	800a384 <ai_platform_network_set_error>
  return false;
 8009c3c:	2300      	movs	r3, #0
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3708      	adds	r7, #8
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}
 8009c46:	bf00      	nop
 8009c48:	20001c1c 	.word	0x20001c1c
 8009c4c:	2000002c 	.word	0x2000002c
 8009c50:	2000004c 	.word	0x2000004c
 8009c54:	2000005c 	.word	0x2000005c
 8009c58:	2000007c 	.word	0x2000007c
 8009c5c:	2000009c 	.word	0x2000009c
 8009c60:	200000ac 	.word	0x200000ac
 8009c64:	200000bc 	.word	0x200000bc
 8009c68:	200000cc 	.word	0x200000cc
 8009c6c:	200000dc 	.word	0x200000dc

08009c70 <har_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool har_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b082      	sub	sp, #8
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
 8009c78:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_har_weights_map, 1, params)) {
 8009c7a:	683a      	ldr	r2, [r7, #0]
 8009c7c:	2101      	movs	r1, #1
 8009c7e:	4854      	ldr	r0, [pc, #336]	; (8009dd0 <har_configure_weights+0x160>)
 8009c80:	f000 fa48 	bl	800a114 <ai_platform_get_weights_map>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	f000 8098 	beq.w	8009dbc <har_configure_weights+0x14c>
    /* Updating weights (byte) offsets */
    
    conv1d_1_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8009c8c:	4b51      	ldr	r3, [pc, #324]	; (8009dd4 <har_configure_weights+0x164>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009c94:	4a4f      	ldr	r2, [pc, #316]	; (8009dd4 <har_configure_weights+0x164>)
 8009c96:	6013      	str	r3, [r2, #0]
    conv1d_1_conv2d_bias_array.data = AI_PTR(g_har_weights_map[0] + 0);
 8009c98:	4b4d      	ldr	r3, [pc, #308]	; (8009dd0 <har_configure_weights+0x160>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	4a4d      	ldr	r2, [pc, #308]	; (8009dd4 <har_configure_weights+0x164>)
 8009c9e:	6093      	str	r3, [r2, #8]
    conv1d_1_conv2d_bias_array.data_start = AI_PTR(g_har_weights_map[0] + 0);
 8009ca0:	4b4b      	ldr	r3, [pc, #300]	; (8009dd0 <har_configure_weights+0x160>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4a4b      	ldr	r2, [pc, #300]	; (8009dd4 <har_configure_weights+0x164>)
 8009ca6:	60d3      	str	r3, [r2, #12]
    
    dense_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8009ca8:	4b4b      	ldr	r3, [pc, #300]	; (8009dd8 <har_configure_weights+0x168>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009cb0:	4a49      	ldr	r2, [pc, #292]	; (8009dd8 <har_configure_weights+0x168>)
 8009cb2:	6013      	str	r3, [r2, #0]
    dense_dense_weights_array.data = AI_PTR(g_har_weights_map[0] + 32);
 8009cb4:	4b46      	ldr	r3, [pc, #280]	; (8009dd0 <har_configure_weights+0x160>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	3320      	adds	r3, #32
 8009cba:	4a47      	ldr	r2, [pc, #284]	; (8009dd8 <har_configure_weights+0x168>)
 8009cbc:	6093      	str	r3, [r2, #8]
    dense_dense_weights_array.data_start = AI_PTR(g_har_weights_map[0] + 32);
 8009cbe:	4b44      	ldr	r3, [pc, #272]	; (8009dd0 <har_configure_weights+0x160>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	3320      	adds	r3, #32
 8009cc4:	4a44      	ldr	r2, [pc, #272]	; (8009dd8 <har_configure_weights+0x168>)
 8009cc6:	60d3      	str	r3, [r2, #12]
    
    dense_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8009cc8:	4b44      	ldr	r3, [pc, #272]	; (8009ddc <har_configure_weights+0x16c>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009cd0:	4a42      	ldr	r2, [pc, #264]	; (8009ddc <har_configure_weights+0x16c>)
 8009cd2:	6013      	str	r3, [r2, #0]
    dense_dense_bias_array.data = AI_PTR(g_har_weights_map[0] + 45088);
 8009cd4:	4b3e      	ldr	r3, [pc, #248]	; (8009dd0 <har_configure_weights+0x160>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f503 4330 	add.w	r3, r3, #45056	; 0xb000
 8009cdc:	3320      	adds	r3, #32
 8009cde:	4a3f      	ldr	r2, [pc, #252]	; (8009ddc <har_configure_weights+0x16c>)
 8009ce0:	6093      	str	r3, [r2, #8]
    dense_dense_bias_array.data_start = AI_PTR(g_har_weights_map[0] + 45088);
 8009ce2:	4b3b      	ldr	r3, [pc, #236]	; (8009dd0 <har_configure_weights+0x160>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f503 4330 	add.w	r3, r3, #45056	; 0xb000
 8009cea:	3320      	adds	r3, #32
 8009cec:	4a3b      	ldr	r2, [pc, #236]	; (8009ddc <har_configure_weights+0x16c>)
 8009cee:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8009cf0:	4b3b      	ldr	r3, [pc, #236]	; (8009de0 <har_configure_weights+0x170>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009cf8:	4a39      	ldr	r2, [pc, #228]	; (8009de0 <har_configure_weights+0x170>)
 8009cfa:	6013      	str	r3, [r2, #0]
    dense_1_dense_weights_array.data = AI_PTR(g_har_weights_map[0] + 45344);
 8009cfc:	4b34      	ldr	r3, [pc, #208]	; (8009dd0 <har_configure_weights+0x160>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	f503 4331 	add.w	r3, r3, #45312	; 0xb100
 8009d04:	3320      	adds	r3, #32
 8009d06:	4a36      	ldr	r2, [pc, #216]	; (8009de0 <har_configure_weights+0x170>)
 8009d08:	6093      	str	r3, [r2, #8]
    dense_1_dense_weights_array.data_start = AI_PTR(g_har_weights_map[0] + 45344);
 8009d0a:	4b31      	ldr	r3, [pc, #196]	; (8009dd0 <har_configure_weights+0x160>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f503 4331 	add.w	r3, r3, #45312	; 0xb100
 8009d12:	3320      	adds	r3, #32
 8009d14:	4a32      	ldr	r2, [pc, #200]	; (8009de0 <har_configure_weights+0x170>)
 8009d16:	60d3      	str	r3, [r2, #12]
    
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8009d18:	4b32      	ldr	r3, [pc, #200]	; (8009de4 <har_configure_weights+0x174>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009d20:	4a30      	ldr	r2, [pc, #192]	; (8009de4 <har_configure_weights+0x174>)
 8009d22:	6013      	str	r3, [r2, #0]
    dense_1_dense_bias_array.data = AI_PTR(g_har_weights_map[0] + 46112);
 8009d24:	4b2a      	ldr	r3, [pc, #168]	; (8009dd0 <har_configure_weights+0x160>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f503 4334 	add.w	r3, r3, #46080	; 0xb400
 8009d2c:	3320      	adds	r3, #32
 8009d2e:	4a2d      	ldr	r2, [pc, #180]	; (8009de4 <har_configure_weights+0x174>)
 8009d30:	6093      	str	r3, [r2, #8]
    dense_1_dense_bias_array.data_start = AI_PTR(g_har_weights_map[0] + 46112);
 8009d32:	4b27      	ldr	r3, [pc, #156]	; (8009dd0 <har_configure_weights+0x160>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f503 4334 	add.w	r3, r3, #46080	; 0xb400
 8009d3a:	3320      	adds	r3, #32
 8009d3c:	4a29      	ldr	r2, [pc, #164]	; (8009de4 <har_configure_weights+0x174>)
 8009d3e:	60d3      	str	r3, [r2, #12]
    
    conv1d_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8009d40:	4b29      	ldr	r3, [pc, #164]	; (8009de8 <har_configure_weights+0x178>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009d48:	4a27      	ldr	r2, [pc, #156]	; (8009de8 <har_configure_weights+0x178>)
 8009d4a:	6013      	str	r3, [r2, #0]
    conv1d_conv2d_weights_array.data = AI_PTR(g_har_weights_map[0] + 46124);
 8009d4c:	4b20      	ldr	r3, [pc, #128]	; (8009dd0 <har_configure_weights+0x160>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f503 4334 	add.w	r3, r3, #46080	; 0xb400
 8009d54:	332c      	adds	r3, #44	; 0x2c
 8009d56:	4a24      	ldr	r2, [pc, #144]	; (8009de8 <har_configure_weights+0x178>)
 8009d58:	6093      	str	r3, [r2, #8]
    conv1d_conv2d_weights_array.data_start = AI_PTR(g_har_weights_map[0] + 46124);
 8009d5a:	4b1d      	ldr	r3, [pc, #116]	; (8009dd0 <har_configure_weights+0x160>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f503 4334 	add.w	r3, r3, #46080	; 0xb400
 8009d62:	332c      	adds	r3, #44	; 0x2c
 8009d64:	4a20      	ldr	r2, [pc, #128]	; (8009de8 <har_configure_weights+0x178>)
 8009d66:	60d3      	str	r3, [r2, #12]
    
    conv1d_conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8009d68:	4b20      	ldr	r3, [pc, #128]	; (8009dec <har_configure_weights+0x17c>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009d70:	4a1e      	ldr	r2, [pc, #120]	; (8009dec <har_configure_weights+0x17c>)
 8009d72:	6013      	str	r3, [r2, #0]
    conv1d_conv2d_bias_array.data = AI_PTR(g_har_weights_map[0] + 46700);
 8009d74:	4b16      	ldr	r3, [pc, #88]	; (8009dd0 <har_configure_weights+0x160>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f503 4336 	add.w	r3, r3, #46592	; 0xb600
 8009d7c:	336c      	adds	r3, #108	; 0x6c
 8009d7e:	4a1b      	ldr	r2, [pc, #108]	; (8009dec <har_configure_weights+0x17c>)
 8009d80:	6093      	str	r3, [r2, #8]
    conv1d_conv2d_bias_array.data_start = AI_PTR(g_har_weights_map[0] + 46700);
 8009d82:	4b13      	ldr	r3, [pc, #76]	; (8009dd0 <har_configure_weights+0x160>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f503 4336 	add.w	r3, r3, #46592	; 0xb600
 8009d8a:	336c      	adds	r3, #108	; 0x6c
 8009d8c:	4a17      	ldr	r2, [pc, #92]	; (8009dec <har_configure_weights+0x17c>)
 8009d8e:	60d3      	str	r3, [r2, #12]
    
    conv1d_1_conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8009d90:	4b17      	ldr	r3, [pc, #92]	; (8009df0 <har_configure_weights+0x180>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009d98:	4a15      	ldr	r2, [pc, #84]	; (8009df0 <har_configure_weights+0x180>)
 8009d9a:	6013      	str	r3, [r2, #0]
    conv1d_1_conv2d_weights_array.data = AI_PTR(g_har_weights_map[0] + 46764);
 8009d9c:	4b0c      	ldr	r3, [pc, #48]	; (8009dd0 <har_configure_weights+0x160>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f503 4336 	add.w	r3, r3, #46592	; 0xb600
 8009da4:	33ac      	adds	r3, #172	; 0xac
 8009da6:	4a12      	ldr	r2, [pc, #72]	; (8009df0 <har_configure_weights+0x180>)
 8009da8:	6093      	str	r3, [r2, #8]
    conv1d_1_conv2d_weights_array.data_start = AI_PTR(g_har_weights_map[0] + 46764);
 8009daa:	4b09      	ldr	r3, [pc, #36]	; (8009dd0 <har_configure_weights+0x160>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f503 4336 	add.w	r3, r3, #46592	; 0xb600
 8009db2:	33ac      	adds	r3, #172	; 0xac
 8009db4:	4a0e      	ldr	r2, [pc, #56]	; (8009df0 <har_configure_weights+0x180>)
 8009db6:	60d3      	str	r3, [r2, #12]
    
    return true;
 8009db8:	2301      	movs	r3, #1
 8009dba:	e005      	b.n	8009dc8 <har_configure_weights+0x158>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8009dbc:	2212      	movs	r2, #18
 8009dbe:	2130      	movs	r1, #48	; 0x30
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f000 fadf 	bl	800a384 <ai_platform_network_set_error>
  return false;
 8009dc6:	2300      	movs	r3, #0
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3708      	adds	r7, #8
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}
 8009dd0:	20001c20 	.word	0x20001c20
 8009dd4:	2000000c 	.word	0x2000000c
 8009dd8:	2000001c 	.word	0x2000001c
 8009ddc:	2000003c 	.word	0x2000003c
 8009de0:	2000006c 	.word	0x2000006c
 8009de4:	2000008c 	.word	0x2000008c
 8009de8:	200000ec 	.word	0x200000ec
 8009dec:	200000fc 	.word	0x200000fc
 8009df0:	2000010c 	.word	0x2000010c

08009df4 <ai_har_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_har_get_error(ai_handle network)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b082      	sub	sp, #8
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f000 fa53 	bl	800a2a8 <ai_platform_network_get_error>
 8009e02:	4603      	mov	r3, r0
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3708      	adds	r7, #8
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <ai_har_create>:

AI_API_ENTRY
ai_error ai_har_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af02      	add	r7, sp, #8
 8009e12:	6078      	str	r0, [r7, #4]
 8009e14:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8009e16:	2300      	movs	r3, #0
 8009e18:	9301      	str	r3, [sp, #4]
 8009e1a:	2305      	movs	r3, #5
 8009e1c:	9300      	str	r3, [sp, #0]
 8009e1e:	2301      	movs	r3, #1
 8009e20:	4a04      	ldr	r2, [pc, #16]	; (8009e34 <ai_har_create+0x28>)
 8009e22:	6839      	ldr	r1, [r7, #0]
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f000 fc59 	bl	800a6dc <ai_platform_network_create>
 8009e2a:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3708      	adds	r7, #8
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}
 8009e34:	2000090c 	.word	0x2000090c

08009e38 <ai_har_create_and_init>:

AI_API_ENTRY
ai_error ai_har_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b096      	sub	sp, #88	; 0x58
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	60f8      	str	r0, [r7, #12]
 8009e40:	60b9      	str	r1, [r7, #8]
 8009e42:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_har_create(network, AI_HAR_DATA_CONFIG);
 8009e44:	2100      	movs	r1, #0
 8009e46:	68f8      	ldr	r0, [r7, #12]
 8009e48:	f7ff ffe0 	bl	8009e0c <ai_har_create>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 8009e50:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d001      	beq.n	8009e5c <ai_har_create_and_init+0x24>
        return err;
 8009e58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e5a:	e05d      	b.n	8009f18 <ai_har_create_and_init+0xe0>
    if (ai_har_data_params_get(&params) != true) {
 8009e5c:	f107 0314 	add.w	r3, r7, #20
 8009e60:	4618      	mov	r0, r3
 8009e62:	f000 f8dd 	bl	800a020 <ai_har_data_params_get>
 8009e66:	4603      	mov	r3, r0
 8009e68:	f083 0301 	eor.w	r3, r3, #1
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d008      	beq.n	8009e84 <ai_har_create_and_init+0x4c>
        err = ai_har_get_error(*network);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4618      	mov	r0, r3
 8009e78:	f7ff ffbc 	bl	8009df4 <ai_har_get_error>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 8009e80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e82:	e049      	b.n	8009f18 <ai_har_create_and_init+0xe0>
    }
#if defined(AI_HAR_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d016      	beq.n	8009eb8 <ai_har_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	657b      	str	r3, [r7, #84]	; 0x54
 8009e8e:	e00e      	b.n	8009eae <ai_har_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8009e90:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009e94:	009b      	lsls	r3, r3, #2
 8009e96:	68ba      	ldr	r2, [r7, #8]
 8009e98:	4413      	add	r3, r2
 8009e9a:	681a      	ldr	r2, [r3, #0]
 8009e9c:	f107 0314 	add.w	r3, r7, #20
 8009ea0:	330c      	adds	r3, #12
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f000 f922 	bl	800a0ec <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8009ea8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009eaa:	3301      	adds	r3, #1
 8009eac:	657b      	str	r3, [r7, #84]	; 0x54
 8009eae:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	dbeb      	blt.n	8009e90 <ai_har_create_and_init+0x58>
    }
#endif
#if defined(AI_HAR_DATA_WEIGHTS_COUNT)
    if (weights) {
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d016      	beq.n	8009eec <ai_har_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	653b      	str	r3, [r7, #80]	; 0x50
 8009ec2:	e00e      	b.n	8009ee2 <ai_har_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8009ec4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009ec6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	687a      	ldr	r2, [r7, #4]
 8009ecc:	4413      	add	r3, r2
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	f107 0314 	add.w	r3, r7, #20
 8009ed4:	3304      	adds	r3, #4
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f000 f908 	bl	800a0ec <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 8009edc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ede:	3301      	adds	r3, #1
 8009ee0:	653b      	str	r3, [r7, #80]	; 0x50
 8009ee2:	8b7b      	ldrh	r3, [r7, #26]
 8009ee4:	461a      	mov	r2, r3
 8009ee6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	dbeb      	blt.n	8009ec4 <ai_har_create_and_init+0x8c>
    }
#endif
    if (ai_har_init(*network, &params) != true) {
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f107 0214 	add.w	r2, r7, #20
 8009ef4:	4611      	mov	r1, r2
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f000 f846 	bl	8009f88 <ai_har_init>
 8009efc:	4603      	mov	r3, r0
 8009efe:	f083 0301 	eor.w	r3, r3, #1
 8009f02:	b2db      	uxtb	r3, r3
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d006      	beq.n	8009f16 <ai_har_create_and_init+0xde>
        err = ai_har_get_error(*network);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f7ff ff71 	bl	8009df4 <ai_har_get_error>
 8009f12:	4603      	mov	r3, r0
 8009f14:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 8009f16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3758      	adds	r7, #88	; 0x58
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}

08009f20 <ai_har_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_har_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b082      	sub	sp, #8
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d104      	bne.n	8009f3a <ai_har_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8009f30:	4b06      	ldr	r3, [pc, #24]	; (8009f4c <ai_har_inputs_get+0x2c>)
 8009f32:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	4a06      	ldr	r2, [pc, #24]	; (8009f50 <ai_har_inputs_get+0x30>)
 8009f38:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8009f3a:	6839      	ldr	r1, [r7, #0]
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f000 fa27 	bl	800a390 <ai_platform_inputs_get>
 8009f42:	4603      	mov	r3, r0
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	3708      	adds	r7, #8
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	bd80      	pop	{r7, pc}
 8009f4c:	2000090c 	.word	0x2000090c
 8009f50:	a1c00100 	.word	0xa1c00100

08009f54 <ai_har_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_har_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b082      	sub	sp, #8
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
 8009f5c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d104      	bne.n	8009f6e <ai_har_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8009f64:	4b06      	ldr	r3, [pc, #24]	; (8009f80 <ai_har_outputs_get+0x2c>)
 8009f66:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	4a06      	ldr	r2, [pc, #24]	; (8009f84 <ai_har_outputs_get+0x30>)
 8009f6c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8009f6e:	6839      	ldr	r1, [r7, #0]
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f000 fae3 	bl	800a53c <ai_platform_outputs_get>
 8009f76:	4603      	mov	r3, r0
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3708      	adds	r7, #8
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}
 8009f80:	2000090c 	.word	0x2000090c
 8009f84:	a1c00100 	.word	0xa1c00100

08009f88 <ai_har_init>:
}

AI_API_ENTRY
ai_bool ai_har_init(
  ai_handle network, const ai_network_params* params)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
 8009f90:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8009f92:	6839      	ldr	r1, [r7, #0]
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f000 fc77 	bl	800a888 <ai_platform_network_init>
 8009f9a:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d101      	bne.n	8009fa6 <ai_har_init+0x1e>
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	e028      	b.n	8009ff8 <ai_har_init+0x70>

  ai_bool ok = true;
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	72fb      	strb	r3, [r7, #11]
  ok &= har_configure_weights(net_ctx, params);
 8009faa:	6839      	ldr	r1, [r7, #0]
 8009fac:	68f8      	ldr	r0, [r7, #12]
 8009fae:	f7ff fe5f 	bl	8009c70 <har_configure_weights>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	7afb      	ldrb	r3, [r7, #11]
 8009fb8:	4013      	ands	r3, r2
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	bf14      	ite	ne
 8009fbe:	2301      	movne	r3, #1
 8009fc0:	2300      	moveq	r3, #0
 8009fc2:	72fb      	strb	r3, [r7, #11]
  ok &= har_configure_activations(net_ctx, params);
 8009fc4:	6839      	ldr	r1, [r7, #0]
 8009fc6:	68f8      	ldr	r0, [r7, #12]
 8009fc8:	f7ff fdca 	bl	8009b60 <har_configure_activations>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	461a      	mov	r2, r3
 8009fd0:	7afb      	ldrb	r3, [r7, #11]
 8009fd2:	4013      	ands	r3, r2
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	bf14      	ite	ne
 8009fd8:	2301      	movne	r3, #1
 8009fda:	2300      	moveq	r3, #0
 8009fdc:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 fd40 	bl	800aa64 <ai_platform_network_post_init>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	7afb      	ldrb	r3, [r7, #11]
 8009fea:	4013      	ands	r3, r2
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	bf14      	ite	ne
 8009ff0:	2301      	movne	r3, #1
 8009ff2:	2300      	moveq	r3, #0
 8009ff4:	72fb      	strb	r3, [r7, #11]

  return ok;
 8009ff6:	7afb      	ldrb	r3, [r7, #11]
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3710      	adds	r7, #16
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <ai_har_run>:


AI_API_ENTRY
ai_i32 ai_har_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b084      	sub	sp, #16
 800a004:	af00      	add	r7, sp, #0
 800a006:	60f8      	str	r0, [r7, #12]
 800a008:	60b9      	str	r1, [r7, #8]
 800a00a:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800a00c:	687a      	ldr	r2, [r7, #4]
 800a00e:	68b9      	ldr	r1, [r7, #8]
 800a010:	68f8      	ldr	r0, [r7, #12]
 800a012:	f000 fdaf 	bl	800ab74 <ai_platform_network_process>
 800a016:	4603      	mov	r3, r0
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3710      	adds	r7, #16
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <ai_har_data_params_get>:
 * @ingroup har_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_har_data_params_get(ai_network_params* params)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b086      	sub	sp, #24
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d101      	bne.n	800a032 <ai_har_data_params_get+0x12>
 800a02e:	2300      	movs	r3, #0
 800a030:	e016      	b.n	800a060 <ai_har_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 800a032:	4a0d      	ldr	r2, [pc, #52]	; (800a068 <ai_har_data_params_get+0x48>)
 800a034:	f107 0310 	add.w	r3, r7, #16
 800a038:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a03c:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_HAR_DATA_ACTIVATIONS_COUNT, g_har_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800a040:	4a0a      	ldr	r2, [pc, #40]	; (800a06c <ai_har_data_params_get+0x4c>)
 800a042:	f107 0308 	add.w	r3, r7, #8
 800a046:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a04a:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_HAR_DATA_WEIGHTS_COUNT, g_har_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800a04e:	f107 0210 	add.w	r2, r7, #16
 800a052:	f107 0308 	add.w	r3, r7, #8
 800a056:	4619      	mov	r1, r3
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f000 f903 	bl	800a264 <ai_platform_bind_network_params>
 800a05e:	4603      	mov	r3, r0
}
 800a060:	4618      	mov	r0, r3
 800a062:	3718      	adds	r7, #24
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}
 800a068:	0800f688 	.word	0x0800f688
 800a06c:	0800f690 	.word	0x0800f690

0800a070 <ai_buffer_get_size>:
 800a070:	b378      	cbz	r0, 800a0d2 <ai_buffer_get_size+0x62>
 800a072:	b410      	push	{r4}
 800a074:	6803      	ldr	r3, [r0, #0]
 800a076:	4a17      	ldr	r2, [pc, #92]	; (800a0d4 <ai_buffer_get_size+0x64>)
 800a078:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800a07c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800a080:	4293      	cmp	r3, r2
 800a082:	d01e      	beq.n	800a0c2 <ai_buffer_get_size+0x52>
 800a084:	6984      	ldr	r4, [r0, #24]
 800a086:	6862      	ldr	r2, [r4, #4]
 800a088:	7d03      	ldrb	r3, [r0, #20]
 800a08a:	6941      	ldr	r1, [r0, #20]
 800a08c:	f1a3 0301 	sub.w	r3, r3, #1
 800a090:	fab3 f383 	clz	r3, r3
 800a094:	095b      	lsrs	r3, r3, #5
 800a096:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800a09a:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800a09e:	da0b      	bge.n	800a0b8 <ai_buffer_get_size+0x48>
 800a0a0:	2b01      	cmp	r3, #1
 800a0a2:	d102      	bne.n	800a0aa <ai_buffer_get_size+0x3a>
 800a0a4:	2802      	cmp	r0, #2
 800a0a6:	d007      	beq.n	800a0b8 <ai_buffer_get_size+0x48>
 800a0a8:	2302      	movs	r3, #2
 800a0aa:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	4298      	cmp	r0, r3
 800a0b2:	fb01 f202 	mul.w	r2, r1, r2
 800a0b6:	d1f3      	bne.n	800a0a0 <ai_buffer_get_size+0x30>
 800a0b8:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800a0bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0c0:	4770      	bx	lr
 800a0c2:	2900      	cmp	r1, #0
 800a0c4:	d0de      	beq.n	800a084 <ai_buffer_get_size+0x14>
 800a0c6:	6984      	ldr	r4, [r0, #24]
 800a0c8:	6863      	ldr	r3, [r4, #4]
 800a0ca:	331f      	adds	r3, #31
 800a0cc:	f023 021f 	bic.w	r2, r3, #31
 800a0d0:	e7da      	b.n	800a088 <ai_buffer_get_size+0x18>
 800a0d2:	4770      	bx	lr
 800a0d4:	000400c0 	.word	0x000400c0

0800a0d8 <ai_buffer_array_sane>:
 800a0d8:	b138      	cbz	r0, 800a0ea <ai_buffer_array_sane+0x12>
 800a0da:	6843      	ldr	r3, [r0, #4]
 800a0dc:	b123      	cbz	r3, 800a0e8 <ai_buffer_array_sane+0x10>
 800a0de:	8840      	ldrh	r0, [r0, #2]
 800a0e0:	3800      	subs	r0, #0
 800a0e2:	bf18      	it	ne
 800a0e4:	2001      	movne	r0, #1
 800a0e6:	4770      	bx	lr
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	4770      	bx	lr

0800a0ec <ai_buffer_array_item_set_address>:
 800a0ec:	b150      	cbz	r0, 800a104 <ai_buffer_array_item_set_address+0x18>
 800a0ee:	6843      	ldr	r3, [r0, #4]
 800a0f0:	b14b      	cbz	r3, 800a106 <ai_buffer_array_item_set_address+0x1a>
 800a0f2:	8840      	ldrh	r0, [r0, #2]
 800a0f4:	b900      	cbnz	r0, 800a0f8 <ai_buffer_array_item_set_address+0xc>
 800a0f6:	4770      	bx	lr
 800a0f8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800a0fc:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800a100:	2001      	movs	r0, #1
 800a102:	604a      	str	r2, [r1, #4]
 800a104:	4770      	bx	lr
 800a106:	4618      	mov	r0, r3
 800a108:	4770      	bx	lr
 800a10a:	bf00      	nop

0800a10c <_ai_platform_acquire_crc>:
 800a10c:	2001      	movs	r0, #1
 800a10e:	4770      	bx	lr

0800a110 <_ai_platform_release_crc>:
 800a110:	4770      	bx	lr
 800a112:	bf00      	nop

0800a114 <ai_platform_get_weights_map>:
 800a114:	2a00      	cmp	r2, #0
 800a116:	d037      	beq.n	800a188 <ai_platform_get_weights_map+0x74>
 800a118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a11a:	4604      	mov	r4, r0
 800a11c:	b1a0      	cbz	r0, 800a148 <ai_platform_get_weights_map+0x34>
 800a11e:	460f      	mov	r7, r1
 800a120:	b191      	cbz	r1, 800a148 <ai_platform_get_weights_map+0x34>
 800a122:	4b25      	ldr	r3, [pc, #148]	; (800a1b8 <ai_platform_get_weights_map+0xa4>)
 800a124:	6810      	ldr	r0, [r2, #0]
 800a126:	4298      	cmp	r0, r3
 800a128:	4615      	mov	r5, r2
 800a12a:	d00f      	beq.n	800a14c <ai_platform_get_weights_map+0x38>
 800a12c:	6855      	ldr	r5, [r2, #4]
 800a12e:	b15d      	cbz	r5, 800a148 <ai_platform_get_weights_map+0x34>
 800a130:	682e      	ldr	r6, [r5, #0]
 800a132:	429e      	cmp	r6, r3
 800a134:	d02a      	beq.n	800a18c <ai_platform_get_weights_map+0x78>
 800a136:	f1a1 0001 	sub.w	r0, r1, #1
 800a13a:	6025      	str	r5, [r4, #0]
 800a13c:	fab0 f080 	clz	r0, r0
 800a140:	0940      	lsrs	r0, r0, #5
 800a142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a144:	42a7      	cmp	r7, r4
 800a146:	d034      	beq.n	800a1b2 <ai_platform_get_weights_map+0x9e>
 800a148:	2000      	movs	r0, #0
 800a14a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a14c:	1d10      	adds	r0, r2, #4
 800a14e:	f7ff ffc3 	bl	800a0d8 <ai_buffer_array_sane>
 800a152:	2800      	cmp	r0, #0
 800a154:	d0f8      	beq.n	800a148 <ai_platform_get_weights_map+0x34>
 800a156:	88eb      	ldrh	r3, [r5, #6]
 800a158:	429f      	cmp	r7, r3
 800a15a:	d1f5      	bne.n	800a148 <ai_platform_get_weights_map+0x34>
 800a15c:	f04f 0e00 	mov.w	lr, #0
 800a160:	1f23      	subs	r3, r4, #4
 800a162:	4670      	mov	r0, lr
 800a164:	68aa      	ldr	r2, [r5, #8]
 800a166:	eb02 0c0e 	add.w	ip, r2, lr
 800a16a:	f10e 0e1c 	add.w	lr, lr, #28
 800a16e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800a172:	b124      	cbz	r4, 800a17e <ai_platform_get_weights_map+0x6a>
 800a174:	3001      	adds	r0, #1
 800a176:	4287      	cmp	r7, r0
 800a178:	f843 4f04 	str.w	r4, [r3, #4]!
 800a17c:	d1f2      	bne.n	800a164 <ai_platform_get_weights_map+0x50>
 800a17e:	1a38      	subs	r0, r7, r0
 800a180:	fab0 f080 	clz	r0, r0
 800a184:	0940      	lsrs	r0, r0, #5
 800a186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a188:	2000      	movs	r0, #0
 800a18a:	4770      	bx	lr
 800a18c:	1f23      	subs	r3, r4, #4
 800a18e:	4628      	mov	r0, r5
 800a190:	2400      	movs	r4, #0
 800a192:	e000      	b.n	800a196 <ai_platform_get_weights_map+0x82>
 800a194:	4614      	mov	r4, r2
 800a196:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800a19a:	42b2      	cmp	r2, r6
 800a19c:	d0d2      	beq.n	800a144 <ai_platform_get_weights_map+0x30>
 800a19e:	f843 2f04 	str.w	r2, [r3, #4]!
 800a1a2:	1c62      	adds	r2, r4, #1
 800a1a4:	4297      	cmp	r7, r2
 800a1a6:	d1f5      	bne.n	800a194 <ai_platform_get_weights_map+0x80>
 800a1a8:	3402      	adds	r4, #2
 800a1aa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a1ae:	42b3      	cmp	r3, r6
 800a1b0:	d1ca      	bne.n	800a148 <ai_platform_get_weights_map+0x34>
 800a1b2:	2001      	movs	r0, #1
 800a1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	a1facade 	.word	0xa1facade

0800a1bc <ai_platform_get_activations_map>:
 800a1bc:	2a00      	cmp	r2, #0
 800a1be:	d038      	beq.n	800a232 <ai_platform_get_activations_map+0x76>
 800a1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1c2:	4604      	mov	r4, r0
 800a1c4:	b1a0      	cbz	r0, 800a1f0 <ai_platform_get_activations_map+0x34>
 800a1c6:	460f      	mov	r7, r1
 800a1c8:	b191      	cbz	r1, 800a1f0 <ai_platform_get_activations_map+0x34>
 800a1ca:	4b25      	ldr	r3, [pc, #148]	; (800a260 <ai_platform_get_activations_map+0xa4>)
 800a1cc:	6810      	ldr	r0, [r2, #0]
 800a1ce:	4298      	cmp	r0, r3
 800a1d0:	4615      	mov	r5, r2
 800a1d2:	d00f      	beq.n	800a1f4 <ai_platform_get_activations_map+0x38>
 800a1d4:	6a15      	ldr	r5, [r2, #32]
 800a1d6:	b15d      	cbz	r5, 800a1f0 <ai_platform_get_activations_map+0x34>
 800a1d8:	682e      	ldr	r6, [r5, #0]
 800a1da:	429e      	cmp	r6, r3
 800a1dc:	d02b      	beq.n	800a236 <ai_platform_get_activations_map+0x7a>
 800a1de:	f1a1 0001 	sub.w	r0, r1, #1
 800a1e2:	6025      	str	r5, [r4, #0]
 800a1e4:	fab0 f080 	clz	r0, r0
 800a1e8:	0940      	lsrs	r0, r0, #5
 800a1ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1ec:	42a7      	cmp	r7, r4
 800a1ee:	d035      	beq.n	800a25c <ai_platform_get_activations_map+0xa0>
 800a1f0:	2000      	movs	r0, #0
 800a1f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1f4:	f102 000c 	add.w	r0, r2, #12
 800a1f8:	f7ff ff6e 	bl	800a0d8 <ai_buffer_array_sane>
 800a1fc:	2800      	cmp	r0, #0
 800a1fe:	d0f7      	beq.n	800a1f0 <ai_platform_get_activations_map+0x34>
 800a200:	89eb      	ldrh	r3, [r5, #14]
 800a202:	429f      	cmp	r7, r3
 800a204:	d1f4      	bne.n	800a1f0 <ai_platform_get_activations_map+0x34>
 800a206:	f04f 0e00 	mov.w	lr, #0
 800a20a:	1f23      	subs	r3, r4, #4
 800a20c:	4670      	mov	r0, lr
 800a20e:	692a      	ldr	r2, [r5, #16]
 800a210:	eb02 0c0e 	add.w	ip, r2, lr
 800a214:	f10e 0e1c 	add.w	lr, lr, #28
 800a218:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800a21c:	b124      	cbz	r4, 800a228 <ai_platform_get_activations_map+0x6c>
 800a21e:	3001      	adds	r0, #1
 800a220:	4287      	cmp	r7, r0
 800a222:	f843 4f04 	str.w	r4, [r3, #4]!
 800a226:	d1f2      	bne.n	800a20e <ai_platform_get_activations_map+0x52>
 800a228:	1a38      	subs	r0, r7, r0
 800a22a:	fab0 f080 	clz	r0, r0
 800a22e:	0940      	lsrs	r0, r0, #5
 800a230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a232:	2000      	movs	r0, #0
 800a234:	4770      	bx	lr
 800a236:	1f23      	subs	r3, r4, #4
 800a238:	4628      	mov	r0, r5
 800a23a:	2400      	movs	r4, #0
 800a23c:	e000      	b.n	800a240 <ai_platform_get_activations_map+0x84>
 800a23e:	4614      	mov	r4, r2
 800a240:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800a244:	42b2      	cmp	r2, r6
 800a246:	d0d1      	beq.n	800a1ec <ai_platform_get_activations_map+0x30>
 800a248:	f843 2f04 	str.w	r2, [r3, #4]!
 800a24c:	1c62      	adds	r2, r4, #1
 800a24e:	4297      	cmp	r7, r2
 800a250:	d1f5      	bne.n	800a23e <ai_platform_get_activations_map+0x82>
 800a252:	3402      	adds	r4, #2
 800a254:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800a258:	42b3      	cmp	r3, r6
 800a25a:	d1c9      	bne.n	800a1f0 <ai_platform_get_activations_map+0x34>
 800a25c:	2001      	movs	r0, #1
 800a25e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a260:	a1facade 	.word	0xa1facade

0800a264 <ai_platform_bind_network_params>:
 800a264:	b1a0      	cbz	r0, 800a290 <ai_platform_bind_network_params+0x2c>
 800a266:	b1b1      	cbz	r1, 800a296 <ai_platform_bind_network_params+0x32>
 800a268:	b1c2      	cbz	r2, 800a29c <ai_platform_bind_network_params+0x38>
 800a26a:	b410      	push	{r4}
 800a26c:	4603      	mov	r3, r0
 800a26e:	4c0d      	ldr	r4, [pc, #52]	; (800a2a4 <ai_platform_bind_network_params+0x40>)
 800a270:	f843 4b04 	str.w	r4, [r3], #4
 800a274:	f100 0c0c 	add.w	ip, r0, #12
 800a278:	c903      	ldmia	r1, {r0, r1}
 800a27a:	e883 0003 	stmia.w	r3, {r0, r1}
 800a27e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a282:	e88c 0003 	stmia.w	ip, {r0, r1}
 800a286:	2301      	movs	r3, #1
 800a288:	4618      	mov	r0, r3
 800a28a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a28e:	4770      	bx	lr
 800a290:	4603      	mov	r3, r0
 800a292:	4618      	mov	r0, r3
 800a294:	4770      	bx	lr
 800a296:	460b      	mov	r3, r1
 800a298:	4618      	mov	r0, r3
 800a29a:	4770      	bx	lr
 800a29c:	4613      	mov	r3, r2
 800a29e:	4618      	mov	r0, r3
 800a2a0:	4770      	bx	lr
 800a2a2:	bf00      	nop
 800a2a4:	a1facade 	.word	0xa1facade

0800a2a8 <ai_platform_network_get_error>:
 800a2a8:	b510      	push	{r4, lr}
 800a2aa:	b1f0      	cbz	r0, 800a2ea <ai_platform_network_get_error+0x42>
 800a2ac:	4b2f      	ldr	r3, [pc, #188]	; (800a36c <ai_platform_network_get_error+0xc4>)
 800a2ae:	6802      	ldr	r2, [r0, #0]
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	d119      	bne.n	800a2ea <ai_platform_network_get_error+0x42>
 800a2b6:	f7ff ff29 	bl	800a10c <_ai_platform_acquire_crc>
 800a2ba:	4b2d      	ldr	r3, [pc, #180]	; (800a370 <ai_platform_network_get_error+0xc8>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a2c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2c6:	d03c      	beq.n	800a342 <ai_platform_network_get_error+0x9a>
 800a2c8:	4a2a      	ldr	r2, [pc, #168]	; (800a374 <ai_platform_network_get_error+0xcc>)
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800a2d0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d1fb      	bne.n	800a2d0 <ai_platform_network_get_error+0x28>
 800a2d8:	4b27      	ldr	r3, [pc, #156]	; (800a378 <ai_platform_network_get_error+0xd0>)
 800a2da:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800a2de:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800a2e2:	4b26      	ldr	r3, [pc, #152]	; (800a37c <ai_platform_network_get_error+0xd4>)
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d038      	beq.n	800a35a <ai_platform_network_get_error+0xb2>
 800a2e8:	e7fe      	b.n	800a2e8 <ai_platform_network_get_error+0x40>
 800a2ea:	f7ff ff0f 	bl	800a10c <_ai_platform_acquire_crc>
 800a2ee:	4b20      	ldr	r3, [pc, #128]	; (800a370 <ai_platform_network_get_error+0xc8>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a2f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2fa:	d010      	beq.n	800a31e <ai_platform_network_get_error+0x76>
 800a2fc:	4a1d      	ldr	r2, [pc, #116]	; (800a374 <ai_platform_network_get_error+0xcc>)
 800a2fe:	2301      	movs	r3, #1
 800a300:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800a304:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d1fb      	bne.n	800a304 <ai_platform_network_get_error+0x5c>
 800a30c:	4b1a      	ldr	r3, [pc, #104]	; (800a378 <ai_platform_network_get_error+0xd0>)
 800a30e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800a312:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800a316:	4b19      	ldr	r3, [pc, #100]	; (800a37c <ai_platform_network_get_error+0xd4>)
 800a318:	429a      	cmp	r2, r3
 800a31a:	d00d      	beq.n	800a338 <ai_platform_network_get_error+0x90>
 800a31c:	e7fe      	b.n	800a31c <ai_platform_network_get_error+0x74>
 800a31e:	4a18      	ldr	r2, [pc, #96]	; (800a380 <ai_platform_network_get_error+0xd8>)
 800a320:	2301      	movs	r3, #1
 800a322:	6093      	str	r3, [r2, #8]
 800a324:	6893      	ldr	r3, [r2, #8]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d1fc      	bne.n	800a324 <ai_platform_network_get_error+0x7c>
 800a32a:	4b13      	ldr	r3, [pc, #76]	; (800a378 <ai_platform_network_get_error+0xd0>)
 800a32c:	6013      	str	r3, [r2, #0]
 800a32e:	6812      	ldr	r2, [r2, #0]
 800a330:	4b12      	ldr	r3, [pc, #72]	; (800a37c <ai_platform_network_get_error+0xd4>)
 800a332:	429a      	cmp	r2, r3
 800a334:	d000      	beq.n	800a338 <ai_platform_network_get_error+0x90>
 800a336:	e7fe      	b.n	800a336 <ai_platform_network_get_error+0x8e>
 800a338:	f7ff feea 	bl	800a110 <_ai_platform_release_crc>
 800a33c:	f241 0010 	movw	r0, #4112	; 0x1010
 800a340:	bd10      	pop	{r4, pc}
 800a342:	4a0f      	ldr	r2, [pc, #60]	; (800a380 <ai_platform_network_get_error+0xd8>)
 800a344:	2301      	movs	r3, #1
 800a346:	6093      	str	r3, [r2, #8]
 800a348:	6893      	ldr	r3, [r2, #8]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d1fc      	bne.n	800a348 <ai_platform_network_get_error+0xa0>
 800a34e:	4b0a      	ldr	r3, [pc, #40]	; (800a378 <ai_platform_network_get_error+0xd0>)
 800a350:	6013      	str	r3, [r2, #0]
 800a352:	6812      	ldr	r2, [r2, #0]
 800a354:	4b09      	ldr	r3, [pc, #36]	; (800a37c <ai_platform_network_get_error+0xd4>)
 800a356:	429a      	cmp	r2, r3
 800a358:	d107      	bne.n	800a36a <ai_platform_network_get_error+0xc2>
 800a35a:	f7ff fed9 	bl	800a110 <_ai_platform_release_crc>
 800a35e:	f104 0010 	add.w	r0, r4, #16
 800a362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a366:	f000 be8b 	b.w	800b080 <core_get_error>
 800a36a:	e7fe      	b.n	800a36a <ai_platform_network_get_error+0xc2>
 800a36c:	a1c00100 	.word	0xa1c00100
 800a370:	e0042000 	.word	0xe0042000
 800a374:	58024000 	.word	0x58024000
 800a378:	f407a5c2 	.word	0xf407a5c2
 800a37c:	b5e8b5cd 	.word	0xb5e8b5cd
 800a380:	40023000 	.word	0x40023000

0800a384 <ai_platform_network_set_error>:
 800a384:	b110      	cbz	r0, 800a38c <ai_platform_network_set_error+0x8>
 800a386:	3010      	adds	r0, #16
 800a388:	f000 be80 	b.w	800b08c <core_set_error>
 800a38c:	4770      	bx	lr
 800a38e:	bf00      	nop

0800a390 <ai_platform_inputs_get>:
 800a390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a394:	b085      	sub	sp, #20
 800a396:	9102      	str	r1, [sp, #8]
 800a398:	b1f0      	cbz	r0, 800a3d8 <ai_platform_inputs_get+0x48>
 800a39a:	4b62      	ldr	r3, [pc, #392]	; (800a524 <ai_platform_inputs_get+0x194>)
 800a39c:	6802      	ldr	r2, [r0, #0]
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	4607      	mov	r7, r0
 800a3a2:	d119      	bne.n	800a3d8 <ai_platform_inputs_get+0x48>
 800a3a4:	f7ff feb2 	bl	800a10c <_ai_platform_acquire_crc>
 800a3a8:	4b5f      	ldr	r3, [pc, #380]	; (800a528 <ai_platform_inputs_get+0x198>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a3b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3b4:	d03d      	beq.n	800a432 <ai_platform_inputs_get+0xa2>
 800a3b6:	4a5d      	ldr	r2, [pc, #372]	; (800a52c <ai_platform_inputs_get+0x19c>)
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800a3be:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d1fb      	bne.n	800a3be <ai_platform_inputs_get+0x2e>
 800a3c6:	4b5a      	ldr	r3, [pc, #360]	; (800a530 <ai_platform_inputs_get+0x1a0>)
 800a3c8:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800a3cc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800a3d0:	4b58      	ldr	r3, [pc, #352]	; (800a534 <ai_platform_inputs_get+0x1a4>)
 800a3d2:	429a      	cmp	r2, r3
 800a3d4:	d039      	beq.n	800a44a <ai_platform_inputs_get+0xba>
 800a3d6:	e7fe      	b.n	800a3d6 <ai_platform_inputs_get+0x46>
 800a3d8:	f7ff fe98 	bl	800a10c <_ai_platform_acquire_crc>
 800a3dc:	4b52      	ldr	r3, [pc, #328]	; (800a528 <ai_platform_inputs_get+0x198>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a3e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3e8:	d010      	beq.n	800a40c <ai_platform_inputs_get+0x7c>
 800a3ea:	4a50      	ldr	r2, [pc, #320]	; (800a52c <ai_platform_inputs_get+0x19c>)
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800a3f2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d1fb      	bne.n	800a3f2 <ai_platform_inputs_get+0x62>
 800a3fa:	4b4d      	ldr	r3, [pc, #308]	; (800a530 <ai_platform_inputs_get+0x1a0>)
 800a3fc:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800a400:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800a404:	4b4b      	ldr	r3, [pc, #300]	; (800a534 <ai_platform_inputs_get+0x1a4>)
 800a406:	429a      	cmp	r2, r3
 800a408:	d00d      	beq.n	800a426 <ai_platform_inputs_get+0x96>
 800a40a:	e7fe      	b.n	800a40a <ai_platform_inputs_get+0x7a>
 800a40c:	4a4a      	ldr	r2, [pc, #296]	; (800a538 <ai_platform_inputs_get+0x1a8>)
 800a40e:	2301      	movs	r3, #1
 800a410:	6093      	str	r3, [r2, #8]
 800a412:	6893      	ldr	r3, [r2, #8]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d1fc      	bne.n	800a412 <ai_platform_inputs_get+0x82>
 800a418:	4b45      	ldr	r3, [pc, #276]	; (800a530 <ai_platform_inputs_get+0x1a0>)
 800a41a:	6013      	str	r3, [r2, #0]
 800a41c:	6812      	ldr	r2, [r2, #0]
 800a41e:	4b45      	ldr	r3, [pc, #276]	; (800a534 <ai_platform_inputs_get+0x1a4>)
 800a420:	429a      	cmp	r2, r3
 800a422:	d000      	beq.n	800a426 <ai_platform_inputs_get+0x96>
 800a424:	e7fe      	b.n	800a424 <ai_platform_inputs_get+0x94>
 800a426:	f7ff fe73 	bl	800a110 <_ai_platform_release_crc>
 800a42a:	2000      	movs	r0, #0
 800a42c:	b005      	add	sp, #20
 800a42e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a432:	4a41      	ldr	r2, [pc, #260]	; (800a538 <ai_platform_inputs_get+0x1a8>)
 800a434:	2301      	movs	r3, #1
 800a436:	6093      	str	r3, [r2, #8]
 800a438:	6893      	ldr	r3, [r2, #8]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1fc      	bne.n	800a438 <ai_platform_inputs_get+0xa8>
 800a43e:	4b3c      	ldr	r3, [pc, #240]	; (800a530 <ai_platform_inputs_get+0x1a0>)
 800a440:	6013      	str	r3, [r2, #0]
 800a442:	6812      	ldr	r2, [r2, #0]
 800a444:	4b3b      	ldr	r3, [pc, #236]	; (800a534 <ai_platform_inputs_get+0x1a4>)
 800a446:	429a      	cmp	r2, r3
 800a448:	d155      	bne.n	800a4f6 <ai_platform_inputs_get+0x166>
 800a44a:	f7ff fe61 	bl	800a110 <_ai_platform_release_crc>
 800a44e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a450:	2b00      	cmp	r3, #0
 800a452:	d051      	beq.n	800a4f8 <ai_platform_inputs_get+0x168>
 800a454:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 800a458:	f1ba 0f00 	cmp.w	sl, #0
 800a45c:	d04c      	beq.n	800a4f8 <ai_platform_inputs_get+0x168>
 800a45e:	f04f 0b00 	mov.w	fp, #0
 800a462:	465d      	mov	r5, fp
 800a464:	9703      	str	r7, [sp, #12]
 800a466:	e016      	b.n	800a496 <ai_platform_inputs_get+0x106>
 800a468:	9901      	ldr	r1, [sp, #4]
 800a46a:	2301      	movs	r3, #1
 800a46c:	507b      	str	r3, [r7, r1]
 800a46e:	69b1      	ldr	r1, [r6, #24]
 800a470:	6849      	ldr	r1, [r1, #4]
 800a472:	6121      	str	r1, [r4, #16]
 800a474:	f04f 0301 	mov.w	r3, #1
 800a478:	7523      	strb	r3, [r4, #20]
 800a47a:	e9c4 c200 	strd	ip, r2, [r4]
 800a47e:	6962      	ldr	r2, [r4, #20]
 800a480:	60a0      	str	r0, [r4, #8]
 800a482:	2300      	movs	r3, #0
 800a484:	f369 221f 	bfi	r2, r9, #8, #24
 800a488:	f8c4 8018 	str.w	r8, [r4, #24]
 800a48c:	60e3      	str	r3, [r4, #12]
 800a48e:	3501      	adds	r5, #1
 800a490:	f10b 0b1c 	add.w	fp, fp, #28
 800a494:	6162      	str	r2, [r4, #20]
 800a496:	f8ba 3000 	ldrh.w	r3, [sl]
 800a49a:	42ab      	cmp	r3, r5
 800a49c:	b2aa      	uxth	r2, r5
 800a49e:	d93a      	bls.n	800a516 <ai_platform_inputs_get+0x186>
 800a4a0:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a4a4:	00e9      	lsls	r1, r5, #3
 800a4a6:	9101      	str	r1, [sp, #4]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d034      	beq.n	800a516 <ai_platform_inputs_get+0x186>
 800a4ac:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800a4b0:	2e00      	cmp	r6, #0
 800a4b2:	d030      	beq.n	800a516 <ai_platform_inputs_get+0x186>
 800a4b4:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a4b8:	69b2      	ldr	r2, [r6, #24]
 800a4ba:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800a4be:	6810      	ldr	r0, [r2, #0]
 800a4c0:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 800a4c4:	68b3      	ldr	r3, [r6, #8]
 800a4c6:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800a4ca:	f002 f81b 	bl	800c504 <ai_array_to_buffer_fmt>
 800a4ce:	69b1      	ldr	r1, [r6, #24]
 800a4d0:	4684      	mov	ip, r0
 800a4d2:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 800a4d6:	688a      	ldr	r2, [r1, #8]
 800a4d8:	445c      	add	r4, fp
 800a4da:	2800      	cmp	r0, #0
 800a4dc:	d0c8      	beq.n	800a470 <ai_platform_inputs_get+0xe0>
 800a4de:	2100      	movs	r1, #0
 800a4e0:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 800a4e4:	6831      	ldr	r1, [r6, #0]
 800a4e6:	6041      	str	r1, [r0, #4]
 800a4e8:	b111      	cbz	r1, 800a4f0 <ai_platform_inputs_get+0x160>
 800a4ea:	8849      	ldrh	r1, [r1, #2]
 800a4ec:	2900      	cmp	r1, #0
 800a4ee:	d1bb      	bne.n	800a468 <ai_platform_inputs_get+0xd8>
 800a4f0:	69b1      	ldr	r1, [r6, #24]
 800a4f2:	2000      	movs	r0, #0
 800a4f4:	e7bc      	b.n	800a470 <ai_platform_inputs_get+0xe0>
 800a4f6:	e7fe      	b.n	800a4f6 <ai_platform_inputs_get+0x166>
 800a4f8:	2218      	movs	r2, #24
 800a4fa:	2111      	movs	r1, #17
 800a4fc:	f107 0010 	add.w	r0, r7, #16
 800a500:	f000 fdc4 	bl	800b08c <core_set_error>
 800a504:	2200      	movs	r2, #0
 800a506:	4610      	mov	r0, r2
 800a508:	9b02      	ldr	r3, [sp, #8]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d08e      	beq.n	800a42c <ai_platform_inputs_get+0x9c>
 800a50e:	801a      	strh	r2, [r3, #0]
 800a510:	b005      	add	sp, #20
 800a512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a516:	9f03      	ldr	r7, [sp, #12]
 800a518:	2a00      	cmp	r2, #0
 800a51a:	d0ed      	beq.n	800a4f8 <ai_platform_inputs_get+0x168>
 800a51c:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a520:	6858      	ldr	r0, [r3, #4]
 800a522:	e7f1      	b.n	800a508 <ai_platform_inputs_get+0x178>
 800a524:	a1c00100 	.word	0xa1c00100
 800a528:	e0042000 	.word	0xe0042000
 800a52c:	58024000 	.word	0x58024000
 800a530:	f407a5c2 	.word	0xf407a5c2
 800a534:	b5e8b5cd 	.word	0xb5e8b5cd
 800a538:	40023000 	.word	0x40023000

0800a53c <ai_platform_outputs_get>:
 800a53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a540:	b085      	sub	sp, #20
 800a542:	9102      	str	r1, [sp, #8]
 800a544:	b1f0      	cbz	r0, 800a584 <ai_platform_outputs_get+0x48>
 800a546:	4b5f      	ldr	r3, [pc, #380]	; (800a6c4 <ai_platform_outputs_get+0x188>)
 800a548:	6802      	ldr	r2, [r0, #0]
 800a54a:	429a      	cmp	r2, r3
 800a54c:	4607      	mov	r7, r0
 800a54e:	d119      	bne.n	800a584 <ai_platform_outputs_get+0x48>
 800a550:	f7ff fddc 	bl	800a10c <_ai_platform_acquire_crc>
 800a554:	4b5c      	ldr	r3, [pc, #368]	; (800a6c8 <ai_platform_outputs_get+0x18c>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a55c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a560:	d03d      	beq.n	800a5de <ai_platform_outputs_get+0xa2>
 800a562:	4a5a      	ldr	r2, [pc, #360]	; (800a6cc <ai_platform_outputs_get+0x190>)
 800a564:	2301      	movs	r3, #1
 800a566:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800a56a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d1fb      	bne.n	800a56a <ai_platform_outputs_get+0x2e>
 800a572:	4b57      	ldr	r3, [pc, #348]	; (800a6d0 <ai_platform_outputs_get+0x194>)
 800a574:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800a578:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800a57c:	4b55      	ldr	r3, [pc, #340]	; (800a6d4 <ai_platform_outputs_get+0x198>)
 800a57e:	429a      	cmp	r2, r3
 800a580:	d039      	beq.n	800a5f6 <ai_platform_outputs_get+0xba>
 800a582:	e7fe      	b.n	800a582 <ai_platform_outputs_get+0x46>
 800a584:	f7ff fdc2 	bl	800a10c <_ai_platform_acquire_crc>
 800a588:	4b4f      	ldr	r3, [pc, #316]	; (800a6c8 <ai_platform_outputs_get+0x18c>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a590:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a594:	d010      	beq.n	800a5b8 <ai_platform_outputs_get+0x7c>
 800a596:	4a4d      	ldr	r2, [pc, #308]	; (800a6cc <ai_platform_outputs_get+0x190>)
 800a598:	2301      	movs	r3, #1
 800a59a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800a59e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d1fb      	bne.n	800a59e <ai_platform_outputs_get+0x62>
 800a5a6:	4b4a      	ldr	r3, [pc, #296]	; (800a6d0 <ai_platform_outputs_get+0x194>)
 800a5a8:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800a5ac:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800a5b0:	4b48      	ldr	r3, [pc, #288]	; (800a6d4 <ai_platform_outputs_get+0x198>)
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d00d      	beq.n	800a5d2 <ai_platform_outputs_get+0x96>
 800a5b6:	e7fe      	b.n	800a5b6 <ai_platform_outputs_get+0x7a>
 800a5b8:	4a47      	ldr	r2, [pc, #284]	; (800a6d8 <ai_platform_outputs_get+0x19c>)
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	6093      	str	r3, [r2, #8]
 800a5be:	6893      	ldr	r3, [r2, #8]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d1fc      	bne.n	800a5be <ai_platform_outputs_get+0x82>
 800a5c4:	4b42      	ldr	r3, [pc, #264]	; (800a6d0 <ai_platform_outputs_get+0x194>)
 800a5c6:	6013      	str	r3, [r2, #0]
 800a5c8:	6812      	ldr	r2, [r2, #0]
 800a5ca:	4b42      	ldr	r3, [pc, #264]	; (800a6d4 <ai_platform_outputs_get+0x198>)
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	d000      	beq.n	800a5d2 <ai_platform_outputs_get+0x96>
 800a5d0:	e7fe      	b.n	800a5d0 <ai_platform_outputs_get+0x94>
 800a5d2:	f7ff fd9d 	bl	800a110 <_ai_platform_release_crc>
 800a5d6:	2000      	movs	r0, #0
 800a5d8:	b005      	add	sp, #20
 800a5da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5de:	4a3e      	ldr	r2, [pc, #248]	; (800a6d8 <ai_platform_outputs_get+0x19c>)
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	6093      	str	r3, [r2, #8]
 800a5e4:	6893      	ldr	r3, [r2, #8]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d1fc      	bne.n	800a5e4 <ai_platform_outputs_get+0xa8>
 800a5ea:	4b39      	ldr	r3, [pc, #228]	; (800a6d0 <ai_platform_outputs_get+0x194>)
 800a5ec:	6013      	str	r3, [r2, #0]
 800a5ee:	6812      	ldr	r2, [r2, #0]
 800a5f0:	4b38      	ldr	r3, [pc, #224]	; (800a6d4 <ai_platform_outputs_get+0x198>)
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d150      	bne.n	800a698 <ai_platform_outputs_get+0x15c>
 800a5f6:	f7ff fd8b 	bl	800a110 <_ai_platform_release_crc>
 800a5fa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800a5fc:	2b01      	cmp	r3, #1
 800a5fe:	d958      	bls.n	800a6b2 <ai_platform_outputs_get+0x176>
 800a600:	f04f 0b00 	mov.w	fp, #0
 800a604:	f8d7 a030 	ldr.w	sl, [r7, #48]	; 0x30
 800a608:	9703      	str	r7, [sp, #12]
 800a60a:	465d      	mov	r5, fp
 800a60c:	e016      	b.n	800a63c <ai_platform_outputs_get+0x100>
 800a60e:	9901      	ldr	r1, [sp, #4]
 800a610:	2301      	movs	r3, #1
 800a612:	507b      	str	r3, [r7, r1]
 800a614:	69b1      	ldr	r1, [r6, #24]
 800a616:	6849      	ldr	r1, [r1, #4]
 800a618:	6121      	str	r1, [r4, #16]
 800a61a:	f04f 0301 	mov.w	r3, #1
 800a61e:	7523      	strb	r3, [r4, #20]
 800a620:	e9c4 c200 	strd	ip, r2, [r4]
 800a624:	6962      	ldr	r2, [r4, #20]
 800a626:	60a0      	str	r0, [r4, #8]
 800a628:	2300      	movs	r3, #0
 800a62a:	f369 221f 	bfi	r2, r9, #8, #24
 800a62e:	f8c4 8018 	str.w	r8, [r4, #24]
 800a632:	60e3      	str	r3, [r4, #12]
 800a634:	3501      	adds	r5, #1
 800a636:	f10b 0b1c 	add.w	fp, fp, #28
 800a63a:	6162      	str	r2, [r4, #20]
 800a63c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a640:	42ab      	cmp	r3, r5
 800a642:	b2aa      	uxth	r2, r5
 800a644:	d929      	bls.n	800a69a <ai_platform_outputs_get+0x15e>
 800a646:	f8da 3010 	ldr.w	r3, [sl, #16]
 800a64a:	00e9      	lsls	r1, r5, #3
 800a64c:	9101      	str	r1, [sp, #4]
 800a64e:	b323      	cbz	r3, 800a69a <ai_platform_outputs_get+0x15e>
 800a650:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800a654:	b30e      	cbz	r6, 800a69a <ai_platform_outputs_get+0x15e>
 800a656:	f8da 3014 	ldr.w	r3, [sl, #20]
 800a65a:	69b2      	ldr	r2, [r6, #24]
 800a65c:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800a660:	6810      	ldr	r0, [r2, #0]
 800a662:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 800a666:	68b3      	ldr	r3, [r6, #8]
 800a668:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800a66c:	f001 ff4a 	bl	800c504 <ai_array_to_buffer_fmt>
 800a670:	69b1      	ldr	r1, [r6, #24]
 800a672:	4684      	mov	ip, r0
 800a674:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 800a678:	688a      	ldr	r2, [r1, #8]
 800a67a:	445c      	add	r4, fp
 800a67c:	2800      	cmp	r0, #0
 800a67e:	d0ca      	beq.n	800a616 <ai_platform_outputs_get+0xda>
 800a680:	2100      	movs	r1, #0
 800a682:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 800a686:	6831      	ldr	r1, [r6, #0]
 800a688:	6041      	str	r1, [r0, #4]
 800a68a:	b111      	cbz	r1, 800a692 <ai_platform_outputs_get+0x156>
 800a68c:	8849      	ldrh	r1, [r1, #2]
 800a68e:	2900      	cmp	r1, #0
 800a690:	d1bd      	bne.n	800a60e <ai_platform_outputs_get+0xd2>
 800a692:	69b1      	ldr	r1, [r6, #24]
 800a694:	2000      	movs	r0, #0
 800a696:	e7be      	b.n	800a616 <ai_platform_outputs_get+0xda>
 800a698:	e7fe      	b.n	800a698 <ai_platform_outputs_get+0x15c>
 800a69a:	9f03      	ldr	r7, [sp, #12]
 800a69c:	b14a      	cbz	r2, 800a6b2 <ai_platform_outputs_get+0x176>
 800a69e:	f8da 3014 	ldr.w	r3, [sl, #20]
 800a6a2:	6858      	ldr	r0, [r3, #4]
 800a6a4:	9b02      	ldr	r3, [sp, #8]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d096      	beq.n	800a5d8 <ai_platform_outputs_get+0x9c>
 800a6aa:	801a      	strh	r2, [r3, #0]
 800a6ac:	b005      	add	sp, #20
 800a6ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6b2:	2218      	movs	r2, #24
 800a6b4:	2111      	movs	r1, #17
 800a6b6:	f107 0010 	add.w	r0, r7, #16
 800a6ba:	f000 fce7 	bl	800b08c <core_set_error>
 800a6be:	2200      	movs	r2, #0
 800a6c0:	4610      	mov	r0, r2
 800a6c2:	e7ef      	b.n	800a6a4 <ai_platform_outputs_get+0x168>
 800a6c4:	a1c00100 	.word	0xa1c00100
 800a6c8:	e0042000 	.word	0xe0042000
 800a6cc:	58024000 	.word	0x58024000
 800a6d0:	f407a5c2 	.word	0xf407a5c2
 800a6d4:	b5e8b5cd 	.word	0xb5e8b5cd
 800a6d8:	40023000 	.word	0x40023000

0800a6dc <ai_platform_network_create>:
 800a6dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a6e0:	b083      	sub	sp, #12
 800a6e2:	4606      	mov	r6, r0
 800a6e4:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 800a6e8:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 800a6ec:	4615      	mov	r5, r2
 800a6ee:	461f      	mov	r7, r3
 800a6f0:	f7ff fd0c 	bl	800a10c <_ai_platform_acquire_crc>
 800a6f4:	b188      	cbz	r0, 800a71a <ai_platform_network_create+0x3e>
 800a6f6:	4a5d      	ldr	r2, [pc, #372]	; (800a86c <ai_platform_network_create+0x190>)
 800a6f8:	6812      	ldr	r2, [r2, #0]
 800a6fa:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800a6fe:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800a702:	4603      	mov	r3, r0
 800a704:	d00e      	beq.n	800a724 <ai_platform_network_create+0x48>
 800a706:	4a5a      	ldr	r2, [pc, #360]	; (800a870 <ai_platform_network_create+0x194>)
 800a708:	2118      	movs	r1, #24
 800a70a:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 800a70e:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 800a712:	2918      	cmp	r1, #24
 800a714:	d018      	beq.n	800a748 <ai_platform_network_create+0x6c>
 800a716:	f7ff fcfb 	bl	800a110 <_ai_platform_release_crc>
 800a71a:	f244 1033 	movw	r0, #16691	; 0x4133
 800a71e:	b003      	add	sp, #12
 800a720:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a724:	4a53      	ldr	r2, [pc, #332]	; (800a874 <ai_platform_network_create+0x198>)
 800a726:	2101      	movs	r1, #1
 800a728:	6091      	str	r1, [r2, #8]
 800a72a:	2114      	movs	r1, #20
 800a72c:	e001      	b.n	800a732 <ai_platform_network_create+0x56>
 800a72e:	3901      	subs	r1, #1
 800a730:	d002      	beq.n	800a738 <ai_platform_network_create+0x5c>
 800a732:	6894      	ldr	r4, [r2, #8]
 800a734:	2c00      	cmp	r4, #0
 800a736:	d1fa      	bne.n	800a72e <ai_platform_network_create+0x52>
 800a738:	4a4e      	ldr	r2, [pc, #312]	; (800a874 <ai_platform_network_create+0x198>)
 800a73a:	6891      	ldr	r1, [r2, #8]
 800a73c:	b911      	cbnz	r1, 800a744 <ai_platform_network_create+0x68>
 800a73e:	6812      	ldr	r2, [r2, #0]
 800a740:	3201      	adds	r2, #1
 800a742:	d008      	beq.n	800a756 <ai_platform_network_create+0x7a>
 800a744:	4618      	mov	r0, r3
 800a746:	e7e6      	b.n	800a716 <ai_platform_network_create+0x3a>
 800a748:	2101      	movs	r1, #1
 800a74a:	f8c2 1c08 	str.w	r1, [r2, #3080]	; 0xc08
 800a74e:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	; 0xc08
 800a752:	2900      	cmp	r1, #0
 800a754:	d1fb      	bne.n	800a74e <ai_platform_network_create+0x72>
 800a756:	4618      	mov	r0, r3
 800a758:	f7ff fcda 	bl	800a110 <_ai_platform_release_crc>
 800a75c:	f7ff fcd6 	bl	800a10c <_ai_platform_acquire_crc>
 800a760:	4b42      	ldr	r3, [pc, #264]	; (800a86c <ai_platform_network_create+0x190>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a76c:	d010      	beq.n	800a790 <ai_platform_network_create+0xb4>
 800a76e:	4b40      	ldr	r3, [pc, #256]	; (800a870 <ai_platform_network_create+0x194>)
 800a770:	2201      	movs	r2, #1
 800a772:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 800a776:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
 800a77a:	2900      	cmp	r1, #0
 800a77c:	d1fb      	bne.n	800a776 <ai_platform_network_create+0x9a>
 800a77e:	4a3e      	ldr	r2, [pc, #248]	; (800a878 <ai_platform_network_create+0x19c>)
 800a780:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 800a784:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 800a788:	4b3c      	ldr	r3, [pc, #240]	; (800a87c <ai_platform_network_create+0x1a0>)
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d00c      	beq.n	800a7a8 <ai_platform_network_create+0xcc>
 800a78e:	e7fe      	b.n	800a78e <ai_platform_network_create+0xb2>
 800a790:	4a38      	ldr	r2, [pc, #224]	; (800a874 <ai_platform_network_create+0x198>)
 800a792:	2301      	movs	r3, #1
 800a794:	6093      	str	r3, [r2, #8]
 800a796:	6893      	ldr	r3, [r2, #8]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d1fc      	bne.n	800a796 <ai_platform_network_create+0xba>
 800a79c:	4b36      	ldr	r3, [pc, #216]	; (800a878 <ai_platform_network_create+0x19c>)
 800a79e:	6013      	str	r3, [r2, #0]
 800a7a0:	6812      	ldr	r2, [r2, #0]
 800a7a2:	4b36      	ldr	r3, [pc, #216]	; (800a87c <ai_platform_network_create+0x1a0>)
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	d122      	bne.n	800a7ee <ai_platform_network_create+0x112>
 800a7a8:	f7ff fcb2 	bl	800a110 <_ai_platform_release_crc>
 800a7ac:	b38e      	cbz	r6, 800a812 <ai_platform_network_create+0x136>
 800a7ae:	4b34      	ldr	r3, [pc, #208]	; (800a880 <ai_platform_network_create+0x1a4>)
 800a7b0:	602b      	str	r3, [r5, #0]
 800a7b2:	6035      	str	r5, [r6, #0]
 800a7b4:	f000 fc62 	bl	800b07c <core_init>
 800a7b8:	b1d0      	cbz	r0, 800a7f0 <ai_platform_network_create+0x114>
 800a7ba:	f7ff fca7 	bl	800a10c <_ai_platform_acquire_crc>
 800a7be:	4b2b      	ldr	r3, [pc, #172]	; (800a86c <ai_platform_network_create+0x190>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a7c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7ca:	d025      	beq.n	800a818 <ai_platform_network_create+0x13c>
 800a7cc:	4a28      	ldr	r2, [pc, #160]	; (800a870 <ai_platform_network_create+0x194>)
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800a7d4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d1fb      	bne.n	800a7d4 <ai_platform_network_create+0xf8>
 800a7dc:	4b26      	ldr	r3, [pc, #152]	; (800a878 <ai_platform_network_create+0x19c>)
 800a7de:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800a7e2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800a7e6:	4b25      	ldr	r3, [pc, #148]	; (800a87c <ai_platform_network_create+0x1a0>)
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d022      	beq.n	800a832 <ai_platform_network_create+0x156>
 800a7ec:	e7fe      	b.n	800a7ec <ai_platform_network_create+0x110>
 800a7ee:	e7fe      	b.n	800a7ee <ai_platform_network_create+0x112>
 800a7f0:	2430      	movs	r4, #48	; 0x30
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	6033      	str	r3, [r6, #0]
 800a7f6:	2610      	movs	r6, #16
 800a7f8:	464a      	mov	r2, r9
 800a7fa:	4641      	mov	r1, r8
 800a7fc:	4638      	mov	r0, r7
 800a7fe:	f001 ff27 	bl	800c650 <ai_version_get>
 800a802:	4603      	mov	r3, r0
 800a804:	2000      	movs	r0, #0
 800a806:	f364 0007 	bfi	r0, r4, #0, #8
 800a80a:	64ab      	str	r3, [r5, #72]	; 0x48
 800a80c:	f366 201f 	bfi	r0, r6, #8, #24
 800a810:	e785      	b.n	800a71e <ai_platform_network_create+0x42>
 800a812:	f241 0010 	movw	r0, #4112	; 0x1010
 800a816:	e782      	b.n	800a71e <ai_platform_network_create+0x42>
 800a818:	4a16      	ldr	r2, [pc, #88]	; (800a874 <ai_platform_network_create+0x198>)
 800a81a:	2301      	movs	r3, #1
 800a81c:	6093      	str	r3, [r2, #8]
 800a81e:	6893      	ldr	r3, [r2, #8]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d1fc      	bne.n	800a81e <ai_platform_network_create+0x142>
 800a824:	4b14      	ldr	r3, [pc, #80]	; (800a878 <ai_platform_network_create+0x19c>)
 800a826:	6013      	str	r3, [r2, #0]
 800a828:	6812      	ldr	r2, [r2, #0]
 800a82a:	4b14      	ldr	r3, [pc, #80]	; (800a87c <ai_platform_network_create+0x1a0>)
 800a82c:	429a      	cmp	r2, r3
 800a82e:	d000      	beq.n	800a832 <ai_platform_network_create+0x156>
 800a830:	e7fe      	b.n	800a830 <ai_platform_network_create+0x154>
 800a832:	f7ff fc6d 	bl	800a110 <_ai_platform_release_crc>
 800a836:	2200      	movs	r2, #0
 800a838:	4641      	mov	r1, r8
 800a83a:	4638      	mov	r0, r7
 800a83c:	f001 ff08 	bl	800c650 <ai_version_get>
 800a840:	2200      	movs	r2, #0
 800a842:	4604      	mov	r4, r0
 800a844:	2105      	movs	r1, #5
 800a846:	2001      	movs	r0, #1
 800a848:	f001 ff02 	bl	800c650 <ai_version_get>
 800a84c:	4284      	cmp	r4, r0
 800a84e:	d001      	beq.n	800a854 <ai_platform_network_create+0x178>
 800a850:	2401      	movs	r4, #1
 800a852:	e7ce      	b.n	800a7f2 <ai_platform_network_create+0x116>
 800a854:	4b0b      	ldr	r3, [pc, #44]	; (800a884 <ai_platform_network_create+0x1a8>)
 800a856:	9301      	str	r3, [sp, #4]
 800a858:	a801      	add	r0, sp, #4
 800a85a:	f000 fc23 	bl	800b0a4 <ai_check_custom_types>
 800a85e:	b110      	cbz	r0, 800a866 <ai_platform_network_create+0x18a>
 800a860:	2600      	movs	r6, #0
 800a862:	4634      	mov	r4, r6
 800a864:	e7c8      	b.n	800a7f8 <ai_platform_network_create+0x11c>
 800a866:	2402      	movs	r4, #2
 800a868:	e7c3      	b.n	800a7f2 <ai_platform_network_create+0x116>
 800a86a:	bf00      	nop
 800a86c:	e0042000 	.word	0xe0042000
 800a870:	58024000 	.word	0x58024000
 800a874:	40023000 	.word	0x40023000
 800a878:	f407a5c2 	.word	0xf407a5c2
 800a87c:	b5e8b5cd 	.word	0xb5e8b5cd
 800a880:	a1c00100 	.word	0xa1c00100
 800a884:	84048403 	.word	0x84048403

0800a888 <ai_platform_network_init>:
 800a888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a88c:	b1f8      	cbz	r0, 800a8ce <ai_platform_network_init+0x46>
 800a88e:	4b6e      	ldr	r3, [pc, #440]	; (800aa48 <ai_platform_network_init+0x1c0>)
 800a890:	6802      	ldr	r2, [r0, #0]
 800a892:	429a      	cmp	r2, r3
 800a894:	4604      	mov	r4, r0
 800a896:	d11a      	bne.n	800a8ce <ai_platform_network_init+0x46>
 800a898:	460e      	mov	r6, r1
 800a89a:	f7ff fc37 	bl	800a10c <_ai_platform_acquire_crc>
 800a89e:	4b6b      	ldr	r3, [pc, #428]	; (800aa4c <ai_platform_network_init+0x1c4>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a8a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a8aa:	d03d      	beq.n	800a928 <ai_platform_network_init+0xa0>
 800a8ac:	4a68      	ldr	r2, [pc, #416]	; (800aa50 <ai_platform_network_init+0x1c8>)
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800a8b4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d1fb      	bne.n	800a8b4 <ai_platform_network_init+0x2c>
 800a8bc:	4b65      	ldr	r3, [pc, #404]	; (800aa54 <ai_platform_network_init+0x1cc>)
 800a8be:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800a8c2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800a8c6:	4b64      	ldr	r3, [pc, #400]	; (800aa58 <ai_platform_network_init+0x1d0>)
 800a8c8:	429a      	cmp	r2, r3
 800a8ca:	d039      	beq.n	800a940 <ai_platform_network_init+0xb8>
 800a8cc:	e7fe      	b.n	800a8cc <ai_platform_network_init+0x44>
 800a8ce:	f7ff fc1d 	bl	800a10c <_ai_platform_acquire_crc>
 800a8d2:	4b5e      	ldr	r3, [pc, #376]	; (800aa4c <ai_platform_network_init+0x1c4>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a8da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a8de:	d010      	beq.n	800a902 <ai_platform_network_init+0x7a>
 800a8e0:	4a5b      	ldr	r2, [pc, #364]	; (800aa50 <ai_platform_network_init+0x1c8>)
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800a8e8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d1fb      	bne.n	800a8e8 <ai_platform_network_init+0x60>
 800a8f0:	4b58      	ldr	r3, [pc, #352]	; (800aa54 <ai_platform_network_init+0x1cc>)
 800a8f2:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800a8f6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800a8fa:	4b57      	ldr	r3, [pc, #348]	; (800aa58 <ai_platform_network_init+0x1d0>)
 800a8fc:	429a      	cmp	r2, r3
 800a8fe:	d00d      	beq.n	800a91c <ai_platform_network_init+0x94>
 800a900:	e7fe      	b.n	800a900 <ai_platform_network_init+0x78>
 800a902:	4a56      	ldr	r2, [pc, #344]	; (800aa5c <ai_platform_network_init+0x1d4>)
 800a904:	2301      	movs	r3, #1
 800a906:	6093      	str	r3, [r2, #8]
 800a908:	6893      	ldr	r3, [r2, #8]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d1fc      	bne.n	800a908 <ai_platform_network_init+0x80>
 800a90e:	4b51      	ldr	r3, [pc, #324]	; (800aa54 <ai_platform_network_init+0x1cc>)
 800a910:	6013      	str	r3, [r2, #0]
 800a912:	6812      	ldr	r2, [r2, #0]
 800a914:	4b50      	ldr	r3, [pc, #320]	; (800aa58 <ai_platform_network_init+0x1d0>)
 800a916:	429a      	cmp	r2, r3
 800a918:	d000      	beq.n	800a91c <ai_platform_network_init+0x94>
 800a91a:	e7fe      	b.n	800a91a <ai_platform_network_init+0x92>
 800a91c:	f7ff fbf8 	bl	800a110 <_ai_platform_release_crc>
 800a920:	2600      	movs	r6, #0
 800a922:	4630      	mov	r0, r6
 800a924:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a928:	4a4c      	ldr	r2, [pc, #304]	; (800aa5c <ai_platform_network_init+0x1d4>)
 800a92a:	2301      	movs	r3, #1
 800a92c:	6093      	str	r3, [r2, #8]
 800a92e:	6893      	ldr	r3, [r2, #8]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d1fc      	bne.n	800a92e <ai_platform_network_init+0xa6>
 800a934:	4b47      	ldr	r3, [pc, #284]	; (800aa54 <ai_platform_network_init+0x1cc>)
 800a936:	6013      	str	r3, [r2, #0]
 800a938:	6812      	ldr	r2, [r2, #0]
 800a93a:	4b47      	ldr	r3, [pc, #284]	; (800aa58 <ai_platform_network_init+0x1d0>)
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d11c      	bne.n	800a97a <ai_platform_network_init+0xf2>
 800a940:	f7ff fbe6 	bl	800a110 <_ai_platform_release_crc>
 800a944:	2e00      	cmp	r6, #0
 800a946:	d06f      	beq.n	800aa28 <ai_platform_network_init+0x1a0>
 800a948:	4b45      	ldr	r3, [pc, #276]	; (800aa60 <ai_platform_network_init+0x1d8>)
 800a94a:	6832      	ldr	r2, [r6, #0]
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d115      	bne.n	800a97c <ai_platform_network_init+0xf4>
 800a950:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 800a954:	6933      	ldr	r3, [r6, #16]
 800a956:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 800a95a:	89f7      	ldrh	r7, [r6, #14]
 800a95c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a95e:	e9c4 2107 	strd	r2, r1, [r4, #28]
 800a962:	2303      	movs	r3, #3
 800a964:	84e7      	strh	r7, [r4, #38]	; 0x26
 800a966:	f8a4 e024 	strh.w	lr, [r4, #36]	; 0x24
 800a96a:	60e3      	str	r3, [r4, #12]
 800a96c:	4620      	mov	r0, r4
 800a96e:	4626      	mov	r6, r4
 800a970:	f000 fbc2 	bl	800b0f8 <ai_layers_init_all>
 800a974:	4630      	mov	r0, r6
 800a976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a97a:	e7fe      	b.n	800a97a <ai_platform_network_init+0xf2>
 800a97c:	2101      	movs	r1, #1
 800a97e:	4630      	mov	r0, r6
 800a980:	4635      	mov	r5, r6
 800a982:	6876      	ldr	r6, [r6, #4]
 800a984:	f7ff fb74 	bl	800a070 <ai_buffer_get_size>
 800a988:	f105 081c 	add.w	r8, r5, #28
 800a98c:	4681      	mov	r9, r0
 800a98e:	2101      	movs	r1, #1
 800a990:	4640      	mov	r0, r8
 800a992:	6a2f      	ldr	r7, [r5, #32]
 800a994:	f7ff fb6c 	bl	800a070 <ai_buffer_get_size>
 800a998:	f1b9 0f00 	cmp.w	r9, #0
 800a99c:	d025      	beq.n	800a9ea <ai_platform_network_init+0x162>
 800a99e:	2201      	movs	r2, #1
 800a9a0:	4696      	mov	lr, r2
 800a9a2:	bb30      	cbnz	r0, 800a9f2 <ai_platform_network_init+0x16a>
 800a9a4:	4680      	mov	r8, r0
 800a9a6:	4607      	mov	r7, r0
 800a9a8:	b376      	cbz	r6, 800aa08 <ai_platform_network_init+0x180>
 800a9aa:	8be3      	ldrh	r3, [r4, #30]
 800a9ac:	4573      	cmp	r3, lr
 800a9ae:	d323      	bcc.n	800a9f8 <ai_platform_network_init+0x170>
 800a9b0:	b142      	cbz	r2, 800a9c4 <ai_platform_network_init+0x13c>
 800a9b2:	46ac      	mov	ip, r5
 800a9b4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a9b8:	6a25      	ldr	r5, [r4, #32]
 800a9ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a9bc:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800a9c0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a9c4:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800a9c6:	f8a4 e01e 	strh.w	lr, [r4, #30]
 800a9ca:	2600      	movs	r6, #0
 800a9cc:	42bb      	cmp	r3, r7
 800a9ce:	83a6      	strh	r6, [r4, #28]
 800a9d0:	d323      	bcc.n	800aa1a <ai_platform_network_init+0x192>
 800a9d2:	b37f      	cbz	r7, 800aa34 <ai_platform_network_init+0x1ac>
 800a9d4:	46c4      	mov	ip, r8
 800a9d6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a9da:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a9dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a9de:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800a9e2:	46b6      	mov	lr, r6
 800a9e4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a9e8:	e7bb      	b.n	800a962 <ai_platform_network_init+0xda>
 800a9ea:	464a      	mov	r2, r9
 800a9ec:	46ce      	mov	lr, r9
 800a9ee:	464d      	mov	r5, r9
 800a9f0:	e7d7      	b.n	800a9a2 <ai_platform_network_init+0x11a>
 800a9f2:	b30f      	cbz	r7, 800aa38 <ai_platform_network_init+0x1b0>
 800a9f4:	2701      	movs	r7, #1
 800a9f6:	e7d7      	b.n	800a9a8 <ai_platform_network_init+0x120>
 800a9f8:	2212      	movs	r2, #18
 800a9fa:	2116      	movs	r1, #22
 800a9fc:	f104 0010 	add.w	r0, r4, #16
 800aa00:	f000 fb44 	bl	800b08c <core_set_error>
 800aa04:	2600      	movs	r6, #0
 800aa06:	e78c      	b.n	800a922 <ai_platform_network_init+0x9a>
 800aa08:	f1b9 0f00 	cmp.w	r9, #0
 800aa0c:	d0cd      	beq.n	800a9aa <ai_platform_network_init+0x122>
 800aa0e:	2110      	movs	r1, #16
 800aa10:	2212      	movs	r2, #18
 800aa12:	1860      	adds	r0, r4, r1
 800aa14:	f000 fb3a 	bl	800b08c <core_set_error>
 800aa18:	e783      	b.n	800a922 <ai_platform_network_init+0x9a>
 800aa1a:	2213      	movs	r2, #19
 800aa1c:	2116      	movs	r1, #22
 800aa1e:	f104 0010 	add.w	r0, r4, #16
 800aa22:	f000 fb33 	bl	800b08c <core_set_error>
 800aa26:	e77c      	b.n	800a922 <ai_platform_network_init+0x9a>
 800aa28:	2110      	movs	r1, #16
 800aa2a:	2211      	movs	r2, #17
 800aa2c:	1860      	adds	r0, r4, r1
 800aa2e:	f000 fb2d 	bl	800b08c <core_set_error>
 800aa32:	e776      	b.n	800a922 <ai_platform_network_init+0x9a>
 800aa34:	46be      	mov	lr, r7
 800aa36:	e794      	b.n	800a962 <ai_platform_network_init+0xda>
 800aa38:	2110      	movs	r1, #16
 800aa3a:	2213      	movs	r2, #19
 800aa3c:	1860      	adds	r0, r4, r1
 800aa3e:	f000 fb25 	bl	800b08c <core_set_error>
 800aa42:	463e      	mov	r6, r7
 800aa44:	e76d      	b.n	800a922 <ai_platform_network_init+0x9a>
 800aa46:	bf00      	nop
 800aa48:	a1c00100 	.word	0xa1c00100
 800aa4c:	e0042000 	.word	0xe0042000
 800aa50:	58024000 	.word	0x58024000
 800aa54:	f407a5c2 	.word	0xf407a5c2
 800aa58:	b5e8b5cd 	.word	0xb5e8b5cd
 800aa5c:	40023000 	.word	0x40023000
 800aa60:	a1facade 	.word	0xa1facade

0800aa64 <ai_platform_network_post_init>:
 800aa64:	b538      	push	{r3, r4, r5, lr}
 800aa66:	b1f0      	cbz	r0, 800aaa6 <ai_platform_network_post_init+0x42>
 800aa68:	4b3c      	ldr	r3, [pc, #240]	; (800ab5c <ai_platform_network_post_init+0xf8>)
 800aa6a:	6802      	ldr	r2, [r0, #0]
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	4604      	mov	r4, r0
 800aa70:	d119      	bne.n	800aaa6 <ai_platform_network_post_init+0x42>
 800aa72:	f7ff fb4b 	bl	800a10c <_ai_platform_acquire_crc>
 800aa76:	4b3a      	ldr	r3, [pc, #232]	; (800ab60 <ai_platform_network_post_init+0xfc>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800aa7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aa82:	d03b      	beq.n	800aafc <ai_platform_network_post_init+0x98>
 800aa84:	4a37      	ldr	r2, [pc, #220]	; (800ab64 <ai_platform_network_post_init+0x100>)
 800aa86:	2301      	movs	r3, #1
 800aa88:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800aa8c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d1fb      	bne.n	800aa8c <ai_platform_network_post_init+0x28>
 800aa94:	4b34      	ldr	r3, [pc, #208]	; (800ab68 <ai_platform_network_post_init+0x104>)
 800aa96:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800aa9a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800aa9e:	4b33      	ldr	r3, [pc, #204]	; (800ab6c <ai_platform_network_post_init+0x108>)
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d037      	beq.n	800ab14 <ai_platform_network_post_init+0xb0>
 800aaa4:	e7fe      	b.n	800aaa4 <ai_platform_network_post_init+0x40>
 800aaa6:	f7ff fb31 	bl	800a10c <_ai_platform_acquire_crc>
 800aaaa:	4b2d      	ldr	r3, [pc, #180]	; (800ab60 <ai_platform_network_post_init+0xfc>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800aab2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aab6:	d010      	beq.n	800aada <ai_platform_network_post_init+0x76>
 800aab8:	4a2a      	ldr	r2, [pc, #168]	; (800ab64 <ai_platform_network_post_init+0x100>)
 800aaba:	2301      	movs	r3, #1
 800aabc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800aac0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d1fb      	bne.n	800aac0 <ai_platform_network_post_init+0x5c>
 800aac8:	4b27      	ldr	r3, [pc, #156]	; (800ab68 <ai_platform_network_post_init+0x104>)
 800aaca:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800aace:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800aad2:	4b26      	ldr	r3, [pc, #152]	; (800ab6c <ai_platform_network_post_init+0x108>)
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d00d      	beq.n	800aaf4 <ai_platform_network_post_init+0x90>
 800aad8:	e7fe      	b.n	800aad8 <ai_platform_network_post_init+0x74>
 800aada:	4a25      	ldr	r2, [pc, #148]	; (800ab70 <ai_platform_network_post_init+0x10c>)
 800aadc:	2301      	movs	r3, #1
 800aade:	6093      	str	r3, [r2, #8]
 800aae0:	6893      	ldr	r3, [r2, #8]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d1fc      	bne.n	800aae0 <ai_platform_network_post_init+0x7c>
 800aae6:	4b20      	ldr	r3, [pc, #128]	; (800ab68 <ai_platform_network_post_init+0x104>)
 800aae8:	6013      	str	r3, [r2, #0]
 800aaea:	6812      	ldr	r2, [r2, #0]
 800aaec:	4b1f      	ldr	r3, [pc, #124]	; (800ab6c <ai_platform_network_post_init+0x108>)
 800aaee:	429a      	cmp	r2, r3
 800aaf0:	d000      	beq.n	800aaf4 <ai_platform_network_post_init+0x90>
 800aaf2:	e7fe      	b.n	800aaf2 <ai_platform_network_post_init+0x8e>
 800aaf4:	f7ff fb0c 	bl	800a110 <_ai_platform_release_crc>
 800aaf8:	2000      	movs	r0, #0
 800aafa:	bd38      	pop	{r3, r4, r5, pc}
 800aafc:	4a1c      	ldr	r2, [pc, #112]	; (800ab70 <ai_platform_network_post_init+0x10c>)
 800aafe:	2301      	movs	r3, #1
 800ab00:	6093      	str	r3, [r2, #8]
 800ab02:	6893      	ldr	r3, [r2, #8]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d1fc      	bne.n	800ab02 <ai_platform_network_post_init+0x9e>
 800ab08:	4b17      	ldr	r3, [pc, #92]	; (800ab68 <ai_platform_network_post_init+0x104>)
 800ab0a:	6013      	str	r3, [r2, #0]
 800ab0c:	6812      	ldr	r2, [r2, #0]
 800ab0e:	4b17      	ldr	r3, [pc, #92]	; (800ab6c <ai_platform_network_post_init+0x108>)
 800ab10:	429a      	cmp	r2, r3
 800ab12:	d11a      	bne.n	800ab4a <ai_platform_network_post_init+0xe6>
 800ab14:	f7ff fafc 	bl	800a110 <_ai_platform_release_crc>
 800ab18:	68e3      	ldr	r3, [r4, #12]
 800ab1a:	f013 0502 	ands.w	r5, r3, #2
 800ab1e:	d015      	beq.n	800ab4c <ai_platform_network_post_init+0xe8>
 800ab20:	4620      	mov	r0, r4
 800ab22:	f000 faf7 	bl	800b114 <ai_layers_post_init_all>
 800ab26:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ab28:	b16b      	cbz	r3, 800ab46 <ai_platform_network_post_init+0xe2>
 800ab2a:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800ab2c:	e007      	b.n	800ab3e <ai_platform_network_post_init+0xda>
 800ab2e:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 800ab32:	4798      	blx	r3
 800ab34:	692b      	ldr	r3, [r5, #16]
 800ab36:	42ab      	cmp	r3, r5
 800ab38:	d005      	beq.n	800ab46 <ai_platform_network_post_init+0xe2>
 800ab3a:	b123      	cbz	r3, 800ab46 <ai_platform_network_post_init+0xe2>
 800ab3c:	461d      	mov	r5, r3
 800ab3e:	4629      	mov	r1, r5
 800ab40:	2000      	movs	r0, #0
 800ab42:	2d00      	cmp	r5, #0
 800ab44:	d1f3      	bne.n	800ab2e <ai_platform_network_post_init+0xca>
 800ab46:	2001      	movs	r0, #1
 800ab48:	bd38      	pop	{r3, r4, r5, pc}
 800ab4a:	e7fe      	b.n	800ab4a <ai_platform_network_post_init+0xe6>
 800ab4c:	2210      	movs	r2, #16
 800ab4e:	2111      	movs	r1, #17
 800ab50:	18a0      	adds	r0, r4, r2
 800ab52:	f000 fa9b 	bl	800b08c <core_set_error>
 800ab56:	4628      	mov	r0, r5
 800ab58:	bd38      	pop	{r3, r4, r5, pc}
 800ab5a:	bf00      	nop
 800ab5c:	a1c00100 	.word	0xa1c00100
 800ab60:	e0042000 	.word	0xe0042000
 800ab64:	58024000 	.word	0x58024000
 800ab68:	f407a5c2 	.word	0xf407a5c2
 800ab6c:	b5e8b5cd 	.word	0xb5e8b5cd
 800ab70:	40023000 	.word	0x40023000

0800ab74 <ai_platform_network_process>:
 800ab74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab78:	460e      	mov	r6, r1
 800ab7a:	b085      	sub	sp, #20
 800ab7c:	4693      	mov	fp, r2
 800ab7e:	4605      	mov	r5, r0
 800ab80:	b120      	cbz	r0, 800ab8c <ai_platform_network_process+0x18>
 800ab82:	4bb8      	ldr	r3, [pc, #736]	; (800ae64 <ai_platform_network_process+0x2f0>)
 800ab84:	6802      	ldr	r2, [r0, #0]
 800ab86:	429a      	cmp	r2, r3
 800ab88:	bf18      	it	ne
 800ab8a:	2500      	movne	r5, #0
 800ab8c:	f7ff fabe 	bl	800a10c <_ai_platform_acquire_crc>
 800ab90:	4bb5      	ldr	r3, [pc, #724]	; (800ae68 <ai_platform_network_process+0x2f4>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ab98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab9c:	d010      	beq.n	800abc0 <ai_platform_network_process+0x4c>
 800ab9e:	4ab3      	ldr	r2, [pc, #716]	; (800ae6c <ai_platform_network_process+0x2f8>)
 800aba0:	2301      	movs	r3, #1
 800aba2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800aba6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d1fb      	bne.n	800aba6 <ai_platform_network_process+0x32>
 800abae:	4bb0      	ldr	r3, [pc, #704]	; (800ae70 <ai_platform_network_process+0x2fc>)
 800abb0:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800abb4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800abb8:	4bae      	ldr	r3, [pc, #696]	; (800ae74 <ai_platform_network_process+0x300>)
 800abba:	429a      	cmp	r2, r3
 800abbc:	d00d      	beq.n	800abda <ai_platform_network_process+0x66>
 800abbe:	e7fe      	b.n	800abbe <ai_platform_network_process+0x4a>
 800abc0:	4aad      	ldr	r2, [pc, #692]	; (800ae78 <ai_platform_network_process+0x304>)
 800abc2:	2301      	movs	r3, #1
 800abc4:	6093      	str	r3, [r2, #8]
 800abc6:	6893      	ldr	r3, [r2, #8]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1fc      	bne.n	800abc6 <ai_platform_network_process+0x52>
 800abcc:	4ba8      	ldr	r3, [pc, #672]	; (800ae70 <ai_platform_network_process+0x2fc>)
 800abce:	6013      	str	r3, [r2, #0]
 800abd0:	6812      	ldr	r2, [r2, #0]
 800abd2:	4ba8      	ldr	r3, [pc, #672]	; (800ae74 <ai_platform_network_process+0x300>)
 800abd4:	429a      	cmp	r2, r3
 800abd6:	f040 812c 	bne.w	800ae32 <ai_platform_network_process+0x2be>
 800abda:	f7ff fa99 	bl	800a110 <_ai_platform_release_crc>
 800abde:	2d00      	cmp	r5, #0
 800abe0:	f000 8154 	beq.w	800ae8c <ai_platform_network_process+0x318>
 800abe4:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	f000 8124 	beq.w	800ae34 <ai_platform_network_process+0x2c0>
 800abec:	68eb      	ldr	r3, [r5, #12]
 800abee:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 800abf2:	f003 0303 	and.w	r3, r3, #3
 800abf6:	2700      	movs	r7, #0
 800abf8:	2b03      	cmp	r3, #3
 800abfa:	616f      	str	r7, [r5, #20]
 800abfc:	f040 813e 	bne.w	800ae7c <ai_platform_network_process+0x308>
 800ac00:	2e00      	cmp	r6, #0
 800ac02:	f000 811d 	beq.w	800ae40 <ai_platform_network_process+0x2cc>
 800ac06:	f1ba 0f00 	cmp.w	sl, #0
 800ac0a:	f000 8119 	beq.w	800ae40 <ai_platform_network_process+0x2cc>
 800ac0e:	f8ba 3000 	ldrh.w	r3, [sl]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	f000 8114 	beq.w	800ae40 <ai_platform_network_process+0x2cc>
 800ac18:	69b3      	ldr	r3, [r6, #24]
 800ac1a:	f8cd b00c 	str.w	fp, [sp, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	e9cd 3501 	strd	r3, r5, [sp, #4]
 800ac24:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d072      	beq.n	800ad12 <ai_platform_network_process+0x19e>
 800ac2c:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800ac30:	2c00      	cmp	r4, #0
 800ac32:	d06e      	beq.n	800ad12 <ai_platform_network_process+0x19e>
 800ac34:	f8da 3008 	ldr.w	r3, [sl, #8]
 800ac38:	f8d3 9000 	ldr.w	r9, [r3]
 800ac3c:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 800ac40:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800ac44:	f000 81de 	beq.w	800b004 <ai_platform_network_process+0x490>
 800ac48:	69a3      	ldr	r3, [r4, #24]
 800ac4a:	2101      	movs	r1, #1
 800ac4c:	4630      	mov	r0, r6
 800ac4e:	685d      	ldr	r5, [r3, #4]
 800ac50:	f7ff fa0e 	bl	800a070 <ai_buffer_get_size>
 800ac54:	4285      	cmp	r5, r0
 800ac56:	f0c0 811b 	bcc.w	800ae90 <ai_platform_network_process+0x31c>
 800ac5a:	68e0      	ldr	r0, [r4, #12]
 800ac5c:	69b1      	ldr	r1, [r6, #24]
 800ac5e:	68c2      	ldr	r2, [r0, #12]
 800ac60:	68cb      	ldr	r3, [r1, #12]
 800ac62:	429a      	cmp	r2, r3
 800ac64:	f040 8114 	bne.w	800ae90 <ai_platform_network_process+0x31c>
 800ac68:	6882      	ldr	r2, [r0, #8]
 800ac6a:	688b      	ldr	r3, [r1, #8]
 800ac6c:	429a      	cmp	r2, r3
 800ac6e:	f040 810f 	bne.w	800ae90 <ai_platform_network_process+0x31c>
 800ac72:	6842      	ldr	r2, [r0, #4]
 800ac74:	684b      	ldr	r3, [r1, #4]
 800ac76:	429a      	cmp	r2, r3
 800ac78:	f040 810a 	bne.w	800ae90 <ai_platform_network_process+0x31c>
 800ac7c:	69a3      	ldr	r3, [r4, #24]
 800ac7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ac82:	f001 fcd3 	bl	800c62c <ai_array_get_data_byte_size>
 800ac86:	4605      	mov	r5, r0
 800ac88:	4620      	mov	r0, r4
 800ac8a:	f001 fce7 	bl	800c65c <get_tensor_byte_size>
 800ac8e:	4285      	cmp	r5, r0
 800ac90:	f0c0 80fe 	bcc.w	800ae90 <ai_platform_network_process+0x31c>
 800ac94:	69a3      	ldr	r3, [r4, #24]
 800ac96:	6818      	ldr	r0, [r3, #0]
 800ac98:	f001 fc34 	bl	800c504 <ai_array_to_buffer_fmt>
 800ac9c:	6833      	ldr	r3, [r6, #0]
 800ac9e:	4058      	eors	r0, r3
 800aca0:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 800aca4:	f040 81b9 	bne.w	800b01a <ai_platform_network_process+0x4a6>
 800aca8:	6873      	ldr	r3, [r6, #4]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f000 81ac 	beq.w	800b008 <ai_platform_network_process+0x494>
 800acb0:	69b3      	ldr	r3, [r6, #24]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	f000 819c 	beq.w	800aff2 <ai_platform_network_process+0x47e>
 800acba:	9a01      	ldr	r2, [sp, #4]
 800acbc:	429a      	cmp	r2, r3
 800acbe:	bf38      	it	cc
 800acc0:	461a      	movcc	r2, r3
 800acc2:	4620      	mov	r0, r4
 800acc4:	9201      	str	r2, [sp, #4]
 800acc6:	f001 fcc9 	bl	800c65c <get_tensor_byte_size>
 800acca:	f8c8 0008 	str.w	r0, [r8, #8]
 800acce:	69b3      	ldr	r3, [r6, #24]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	fb00 f303 	mul.w	r3, r0, r3
 800acd6:	f8c8 300c 	str.w	r3, [r8, #12]
 800acda:	6871      	ldr	r1, [r6, #4]
 800acdc:	f8c8 1004 	str.w	r1, [r8, #4]
 800ace0:	440b      	add	r3, r1
 800ace2:	f849 300b 	str.w	r3, [r9, fp]
 800ace6:	69a0      	ldr	r0, [r4, #24]
 800ace8:	6803      	ldr	r3, [r0, #0]
 800acea:	009a      	lsls	r2, r3, #2
 800acec:	f107 0701 	add.w	r7, r7, #1
 800acf0:	f106 061c 	add.w	r6, r6, #28
 800acf4:	f100 80af 	bmi.w	800ae56 <ai_platform_network_process+0x2e2>
 800acf8:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800acfc:	1a9b      	subs	r3, r3, r2
 800acfe:	4419      	add	r1, r3
 800ad00:	6081      	str	r1, [r0, #8]
 800ad02:	69a3      	ldr	r3, [r4, #24]
 800ad04:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800ad08:	60da      	str	r2, [r3, #12]
 800ad0a:	f8ba 3000 	ldrh.w	r3, [sl]
 800ad0e:	42bb      	cmp	r3, r7
 800ad10:	d888      	bhi.n	800ac24 <ai_platform_network_process+0xb0>
 800ad12:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 800ad16:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 800ad18:	f1bb 0f00 	cmp.w	fp, #0
 800ad1c:	f000 8186 	beq.w	800b02c <ai_platform_network_process+0x4b8>
 800ad20:	2a01      	cmp	r2, #1
 800ad22:	f240 815e 	bls.w	800afe2 <ai_platform_network_process+0x46e>
 800ad26:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 800ad2a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	f000 8157 	beq.w	800afe2 <ai_platform_network_process+0x46e>
 800ad34:	465e      	mov	r6, fp
 800ad36:	2700      	movs	r7, #0
 800ad38:	462c      	mov	r4, r5
 800ad3a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	f000 80b4 	beq.w	800aeac <ai_platform_network_process+0x338>
 800ad44:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 800ad48:	2d00      	cmp	r5, #0
 800ad4a:	f000 80af 	beq.w	800aeac <ai_platform_network_process+0x338>
 800ad4e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800ad52:	f8d3 8000 	ldr.w	r8, [r3]
 800ad56:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 800ad5a:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800ad5e:	f000 8171 	beq.w	800b044 <ai_platform_network_process+0x4d0>
 800ad62:	69ab      	ldr	r3, [r5, #24]
 800ad64:	2101      	movs	r1, #1
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	9302      	str	r3, [sp, #8]
 800ad6a:	4630      	mov	r0, r6
 800ad6c:	f7ff f980 	bl	800a070 <ai_buffer_get_size>
 800ad70:	9b02      	ldr	r3, [sp, #8]
 800ad72:	4283      	cmp	r3, r0
 800ad74:	f0c0 8134 	bcc.w	800afe0 <ai_platform_network_process+0x46c>
 800ad78:	68e8      	ldr	r0, [r5, #12]
 800ad7a:	69b1      	ldr	r1, [r6, #24]
 800ad7c:	68c2      	ldr	r2, [r0, #12]
 800ad7e:	68cb      	ldr	r3, [r1, #12]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	f040 812d 	bne.w	800afe0 <ai_platform_network_process+0x46c>
 800ad86:	6882      	ldr	r2, [r0, #8]
 800ad88:	688b      	ldr	r3, [r1, #8]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	f040 8128 	bne.w	800afe0 <ai_platform_network_process+0x46c>
 800ad90:	6842      	ldr	r2, [r0, #4]
 800ad92:	684b      	ldr	r3, [r1, #4]
 800ad94:	429a      	cmp	r2, r3
 800ad96:	f040 8123 	bne.w	800afe0 <ai_platform_network_process+0x46c>
 800ad9a:	69ab      	ldr	r3, [r5, #24]
 800ad9c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ada0:	f001 fc44 	bl	800c62c <ai_array_get_data_byte_size>
 800ada4:	9002      	str	r0, [sp, #8]
 800ada6:	4628      	mov	r0, r5
 800ada8:	f001 fc58 	bl	800c65c <get_tensor_byte_size>
 800adac:	9b02      	ldr	r3, [sp, #8]
 800adae:	4283      	cmp	r3, r0
 800adb0:	f0c0 8116 	bcc.w	800afe0 <ai_platform_network_process+0x46c>
 800adb4:	69ab      	ldr	r3, [r5, #24]
 800adb6:	6818      	ldr	r0, [r3, #0]
 800adb8:	f001 fba4 	bl	800c504 <ai_array_to_buffer_fmt>
 800adbc:	6833      	ldr	r3, [r6, #0]
 800adbe:	4058      	eors	r0, r3
 800adc0:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 800adc4:	f040 8136 	bne.w	800b034 <ai_platform_network_process+0x4c0>
 800adc8:	6873      	ldr	r3, [r6, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	f000 814d 	beq.w	800b06a <ai_platform_network_process+0x4f6>
 800add0:	69b3      	ldr	r3, [r6, #24]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	2b00      	cmp	r3, #0
 800add6:	f000 813f 	beq.w	800b058 <ai_platform_network_process+0x4e4>
 800adda:	9a01      	ldr	r2, [sp, #4]
 800addc:	429a      	cmp	r2, r3
 800adde:	bf38      	it	cc
 800ade0:	461a      	movcc	r2, r3
 800ade2:	4628      	mov	r0, r5
 800ade4:	9201      	str	r2, [sp, #4]
 800ade6:	f001 fc39 	bl	800c65c <get_tensor_byte_size>
 800adea:	f8ca 0008 	str.w	r0, [sl, #8]
 800adee:	69b3      	ldr	r3, [r6, #24]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	fb00 f303 	mul.w	r3, r0, r3
 800adf6:	f8ca 300c 	str.w	r3, [sl, #12]
 800adfa:	6871      	ldr	r1, [r6, #4]
 800adfc:	f8ca 1004 	str.w	r1, [sl, #4]
 800ae00:	440b      	add	r3, r1
 800ae02:	f848 300b 	str.w	r3, [r8, fp]
 800ae06:	69a8      	ldr	r0, [r5, #24]
 800ae08:	6803      	ldr	r3, [r0, #0]
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	f107 0701 	add.w	r7, r7, #1
 800ae10:	f106 061c 	add.w	r6, r6, #28
 800ae14:	d445      	bmi.n	800aea2 <ai_platform_network_process+0x32e>
 800ae16:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800ae1a:	1a9b      	subs	r3, r3, r2
 800ae1c:	4419      	add	r1, r3
 800ae1e:	6081      	str	r1, [r0, #8]
 800ae20:	69ab      	ldr	r3, [r5, #24]
 800ae22:	f8da 2004 	ldr.w	r2, [sl, #4]
 800ae26:	60da      	str	r2, [r3, #12]
 800ae28:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800ae2c:	429f      	cmp	r7, r3
 800ae2e:	d384      	bcc.n	800ad3a <ai_platform_network_process+0x1c6>
 800ae30:	e03c      	b.n	800aeac <ai_platform_network_process+0x338>
 800ae32:	e7fe      	b.n	800ae32 <ai_platform_network_process+0x2be>
 800ae34:	68ea      	ldr	r2, [r5, #12]
 800ae36:	616b      	str	r3, [r5, #20]
 800ae38:	f002 0203 	and.w	r2, r2, #3
 800ae3c:	2a03      	cmp	r2, #3
 800ae3e:	d11d      	bne.n	800ae7c <ai_platform_network_process+0x308>
 800ae40:	2217      	movs	r2, #23
 800ae42:	2112      	movs	r1, #18
 800ae44:	f105 0010 	add.w	r0, r5, #16
 800ae48:	f000 f920 	bl	800b08c <core_set_error>
 800ae4c:	2400      	movs	r4, #0
 800ae4e:	4620      	mov	r0, r4
 800ae50:	b005      	add	sp, #20
 800ae52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae56:	f8ba 3000 	ldrh.w	r3, [sl]
 800ae5a:	429f      	cmp	r7, r3
 800ae5c:	f4ff aee2 	bcc.w	800ac24 <ai_platform_network_process+0xb0>
 800ae60:	e757      	b.n	800ad12 <ai_platform_network_process+0x19e>
 800ae62:	bf00      	nop
 800ae64:	a1c00100 	.word	0xa1c00100
 800ae68:	e0042000 	.word	0xe0042000
 800ae6c:	58024000 	.word	0x58024000
 800ae70:	f407a5c2 	.word	0xf407a5c2
 800ae74:	b5e8b5cd 	.word	0xb5e8b5cd
 800ae78:	40023000 	.word	0x40023000
 800ae7c:	2230      	movs	r2, #48	; 0x30
 800ae7e:	2111      	movs	r1, #17
 800ae80:	f105 0010 	add.w	r0, r5, #16
 800ae84:	f000 f902 	bl	800b08c <core_set_error>
 800ae88:	2400      	movs	r4, #0
 800ae8a:	e7e0      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800ae8c:	462c      	mov	r4, r5
 800ae8e:	e7de      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800ae90:	9d02      	ldr	r5, [sp, #8]
 800ae92:	2218      	movs	r2, #24
 800ae94:	2112      	movs	r1, #18
 800ae96:	f105 0010 	add.w	r0, r5, #16
 800ae9a:	f000 f8f7 	bl	800b08c <core_set_error>
 800ae9e:	2400      	movs	r4, #0
 800aea0:	e7d5      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800aea2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800aea6:	429f      	cmp	r7, r3
 800aea8:	f4ff af47 	bcc.w	800ad3a <ai_platform_network_process+0x1c6>
 800aeac:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800aeb0:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 800aeb2:	82a3      	strh	r3, [r4, #20]
 800aeb4:	4625      	mov	r5, r4
 800aeb6:	2a00      	cmp	r2, #0
 800aeb8:	f040 808c 	bne.w	800afd4 <ai_platform_network_process+0x460>
 800aebc:	4616      	mov	r6, r2
 800aebe:	4617      	mov	r7, r2
 800aec0:	8aec      	ldrh	r4, [r5, #22]
 800aec2:	429c      	cmp	r4, r3
 800aec4:	bf38      	it	cc
 800aec6:	46ab      	movcc	fp, r5
 800aec8:	d2c1      	bcs.n	800ae4e <ai_platform_network_process+0x2da>
 800aeca:	2e00      	cmp	r6, #0
 800aecc:	d030      	beq.n	800af30 <ai_platform_network_process+0x3bc>
 800aece:	f04f 0800 	mov.w	r8, #0
 800aed2:	e014      	b.n	800aefe <ai_platform_network_process+0x38a>
 800aed4:	6882      	ldr	r2, [r0, #8]
 800aed6:	68c5      	ldr	r5, [r0, #12]
 800aed8:	6863      	ldr	r3, [r4, #4]
 800aeda:	1b52      	subs	r2, r2, r5
 800aedc:	4413      	add	r3, r2
 800aede:	6083      	str	r3, [r0, #8]
 800aee0:	698b      	ldr	r3, [r1, #24]
 800aee2:	6862      	ldr	r2, [r4, #4]
 800aee4:	60da      	str	r2, [r3, #12]
 800aee6:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 800aeea:	f859 200a 	ldr.w	r2, [r9, sl]
 800aeee:	440b      	add	r3, r1
 800aef0:	4293      	cmp	r3, r2
 800aef2:	bf24      	itt	cs
 800aef4:	68e3      	ldrcs	r3, [r4, #12]
 800aef6:	1ad3      	subcs	r3, r2, r3
 800aef8:	6063      	str	r3, [r4, #4]
 800aefa:	f108 0801 	add.w	r8, r8, #1
 800aefe:	8833      	ldrh	r3, [r6, #0]
 800af00:	4543      	cmp	r3, r8
 800af02:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800af06:	d913      	bls.n	800af30 <ai_platform_network_process+0x3bc>
 800af08:	6873      	ldr	r3, [r6, #4]
 800af0a:	b18b      	cbz	r3, 800af30 <ai_platform_network_process+0x3bc>
 800af0c:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 800af10:	b171      	cbz	r1, 800af30 <ai_platform_network_process+0x3bc>
 800af12:	6988      	ldr	r0, [r1, #24]
 800af14:	68b2      	ldr	r2, [r6, #8]
 800af16:	6803      	ldr	r3, [r0, #0]
 800af18:	f8d2 9000 	ldr.w	r9, [r2]
 800af1c:	009d      	lsls	r5, r3, #2
 800af1e:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800af22:	d5d7      	bpl.n	800aed4 <ai_platform_network_process+0x360>
 800af24:	6881      	ldr	r1, [r0, #8]
 800af26:	68a2      	ldr	r2, [r4, #8]
 800af28:	6860      	ldr	r0, [r4, #4]
 800af2a:	f001 fa65 	bl	800c3f8 <st_int8_copy>
 800af2e:	e7da      	b.n	800aee6 <ai_platform_network_process+0x372>
 800af30:	4658      	mov	r0, fp
 800af32:	f000 f903 	bl	800b13c <ai_layers_forward_all>
 800af36:	2f00      	cmp	r7, #0
 800af38:	d03d      	beq.n	800afb6 <ai_platform_network_process+0x442>
 800af3a:	2400      	movs	r4, #0
 800af3c:	e016      	b.n	800af6c <ai_platform_network_process+0x3f8>
 800af3e:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 800af42:	f859 100a 	ldr.w	r1, [r9, sl]
 800af46:	4413      	add	r3, r2
 800af48:	428b      	cmp	r3, r1
 800af4a:	bf24      	itt	cs
 800af4c:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800af50:	1acb      	subcs	r3, r1, r3
 800af52:	f8c8 3004 	str.w	r3, [r8, #4]
 800af56:	6981      	ldr	r1, [r0, #24]
 800af58:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 800af5c:	1b52      	subs	r2, r2, r5
 800af5e:	4413      	add	r3, r2
 800af60:	608b      	str	r3, [r1, #8]
 800af62:	6983      	ldr	r3, [r0, #24]
 800af64:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800af68:	60da      	str	r2, [r3, #12]
 800af6a:	3401      	adds	r4, #1
 800af6c:	883b      	ldrh	r3, [r7, #0]
 800af6e:	42a3      	cmp	r3, r4
 800af70:	d921      	bls.n	800afb6 <ai_platform_network_process+0x442>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	b1fb      	cbz	r3, 800afb6 <ai_platform_network_process+0x442>
 800af76:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800af7a:	b1e0      	cbz	r0, 800afb6 <ai_platform_network_process+0x442>
 800af7c:	68ba      	ldr	r2, [r7, #8]
 800af7e:	6983      	ldr	r3, [r0, #24]
 800af80:	f8d2 9000 	ldr.w	r9, [r2]
 800af84:	681a      	ldr	r2, [r3, #0]
 800af86:	0092      	lsls	r2, r2, #2
 800af88:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800af8c:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 800af90:	d5d5      	bpl.n	800af3e <ai_platform_network_process+0x3ca>
 800af92:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 800af96:	6898      	ldr	r0, [r3, #8]
 800af98:	f001 fa2e 	bl	800c3f8 <st_int8_copy>
 800af9c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800afa0:	f859 200a 	ldr.w	r2, [r9, sl]
 800afa4:	440b      	add	r3, r1
 800afa6:	4293      	cmp	r3, r2
 800afa8:	bf24      	itt	cs
 800afaa:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800afae:	1ad3      	subcs	r3, r2, r3
 800afb0:	f8c8 3004 	str.w	r3, [r8, #4]
 800afb4:	e7d9      	b.n	800af6a <ai_platform_network_process+0x3f6>
 800afb6:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 800afba:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 800afbe:	3401      	adds	r4, #1
 800afc0:	b2a4      	uxth	r4, r4
 800afc2:	42a3      	cmp	r3, r4
 800afc4:	f8ab 4016 	strh.w	r4, [fp, #22]
 800afc8:	f63f af7f 	bhi.w	800aeca <ai_platform_network_process+0x356>
 800afcc:	4620      	mov	r0, r4
 800afce:	b005      	add	sp, #20
 800afd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afd4:	2a01      	cmp	r2, #1
 800afd6:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 800afd8:	d03c      	beq.n	800b054 <ai_platform_network_process+0x4e0>
 800afda:	f106 070c 	add.w	r7, r6, #12
 800afde:	e76f      	b.n	800aec0 <ai_platform_network_process+0x34c>
 800afe0:	4625      	mov	r5, r4
 800afe2:	2218      	movs	r2, #24
 800afe4:	2113      	movs	r1, #19
 800afe6:	f105 0010 	add.w	r0, r5, #16
 800afea:	f000 f84f 	bl	800b08c <core_set_error>
 800afee:	2400      	movs	r4, #0
 800aff0:	e72d      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800aff2:	9d02      	ldr	r5, [sp, #8]
 800aff4:	4604      	mov	r4, r0
 800aff6:	2221      	movs	r2, #33	; 0x21
 800aff8:	2112      	movs	r1, #18
 800affa:	f105 0010 	add.w	r0, r5, #16
 800affe:	f000 f845 	bl	800b08c <core_set_error>
 800b002:	e724      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800b004:	9d02      	ldr	r5, [sp, #8]
 800b006:	e71b      	b.n	800ae40 <ai_platform_network_process+0x2cc>
 800b008:	9d02      	ldr	r5, [sp, #8]
 800b00a:	4604      	mov	r4, r0
 800b00c:	2217      	movs	r2, #23
 800b00e:	2112      	movs	r1, #18
 800b010:	f105 0010 	add.w	r0, r5, #16
 800b014:	f000 f83a 	bl	800b08c <core_set_error>
 800b018:	e719      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800b01a:	9d02      	ldr	r5, [sp, #8]
 800b01c:	2219      	movs	r2, #25
 800b01e:	2112      	movs	r1, #18
 800b020:	f105 0010 	add.w	r0, r5, #16
 800b024:	f000 f832 	bl	800b08c <core_set_error>
 800b028:	2400      	movs	r4, #0
 800b02a:	e710      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800b02c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800b030:	82ab      	strh	r3, [r5, #20]
 800b032:	e740      	b.n	800aeb6 <ai_platform_network_process+0x342>
 800b034:	f104 0010 	add.w	r0, r4, #16
 800b038:	2219      	movs	r2, #25
 800b03a:	2113      	movs	r1, #19
 800b03c:	f000 f826 	bl	800b08c <core_set_error>
 800b040:	2400      	movs	r4, #0
 800b042:	e704      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800b044:	f104 0010 	add.w	r0, r4, #16
 800b048:	2217      	movs	r2, #23
 800b04a:	2113      	movs	r1, #19
 800b04c:	f000 f81e 	bl	800b08c <core_set_error>
 800b050:	4654      	mov	r4, sl
 800b052:	e6fc      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800b054:	2700      	movs	r7, #0
 800b056:	e733      	b.n	800aec0 <ai_platform_network_process+0x34c>
 800b058:	4625      	mov	r5, r4
 800b05a:	2221      	movs	r2, #33	; 0x21
 800b05c:	4604      	mov	r4, r0
 800b05e:	2113      	movs	r1, #19
 800b060:	f105 0010 	add.w	r0, r5, #16
 800b064:	f000 f812 	bl	800b08c <core_set_error>
 800b068:	e6f1      	b.n	800ae4e <ai_platform_network_process+0x2da>
 800b06a:	4625      	mov	r5, r4
 800b06c:	2217      	movs	r2, #23
 800b06e:	4604      	mov	r4, r0
 800b070:	2113      	movs	r1, #19
 800b072:	f105 0010 	add.w	r0, r5, #16
 800b076:	f000 f809 	bl	800b08c <core_set_error>
 800b07a:	e6e8      	b.n	800ae4e <ai_platform_network_process+0x2da>

0800b07c <core_init>:
 800b07c:	2001      	movs	r0, #1
 800b07e:	4770      	bx	lr

0800b080 <core_get_error>:
 800b080:	4603      	mov	r3, r0
 800b082:	2200      	movs	r2, #0
 800b084:	6800      	ldr	r0, [r0, #0]
 800b086:	601a      	str	r2, [r3, #0]
 800b088:	4770      	bx	lr
 800b08a:	bf00      	nop

0800b08c <core_set_error>:
 800b08c:	4603      	mov	r3, r0
 800b08e:	7800      	ldrb	r0, [r0, #0]
 800b090:	b108      	cbz	r0, 800b096 <core_set_error+0xa>
 800b092:	2000      	movs	r0, #0
 800b094:	4770      	bx	lr
 800b096:	7019      	strb	r1, [r3, #0]
 800b098:	6819      	ldr	r1, [r3, #0]
 800b09a:	f362 211f 	bfi	r1, r2, #8, #24
 800b09e:	2001      	movs	r0, #1
 800b0a0:	6019      	str	r1, [r3, #0]
 800b0a2:	4770      	bx	lr

0800b0a4 <ai_check_custom_types>:
 800b0a4:	b082      	sub	sp, #8
 800b0a6:	4b13      	ldr	r3, [pc, #76]	; (800b0f4 <ai_check_custom_types+0x50>)
 800b0a8:	9301      	str	r3, [sp, #4]
 800b0aa:	b118      	cbz	r0, 800b0b4 <ai_check_custom_types+0x10>
 800b0ac:	7803      	ldrb	r3, [r0, #0]
 800b0ae:	2b03      	cmp	r3, #3
 800b0b0:	d002      	beq.n	800b0b8 <ai_check_custom_types+0x14>
 800b0b2:	2000      	movs	r0, #0
 800b0b4:	b002      	add	sp, #8
 800b0b6:	4770      	bx	lr
 800b0b8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d004      	beq.n	800b0ca <ai_check_custom_types+0x26>
 800b0c0:	2001      	movs	r0, #1
 800b0c2:	f080 0001 	eor.w	r0, r0, #1
 800b0c6:	b002      	add	sp, #8
 800b0c8:	4770      	bx	lr
 800b0ca:	7842      	ldrb	r2, [r0, #1]
 800b0cc:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	f100 0001 	add.w	r0, r0, #1
 800b0d6:	d1f3      	bne.n	800b0c0 <ai_check_custom_types+0x1c>
 800b0d8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800b0dc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d1ed      	bne.n	800b0c0 <ai_check_custom_types+0x1c>
 800b0e4:	7842      	ldrb	r2, [r0, #1]
 800b0e6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b0ea:	429a      	cmp	r2, r3
 800b0ec:	d1e8      	bne.n	800b0c0 <ai_check_custom_types+0x1c>
 800b0ee:	2000      	movs	r0, #0
 800b0f0:	e7e7      	b.n	800b0c2 <ai_check_custom_types+0x1e>
 800b0f2:	bf00      	nop
 800b0f4:	84048403 	.word	0x84048403

0800b0f8 <ai_layers_init_all>:
 800b0f8:	4601      	mov	r1, r0
 800b0fa:	2000      	movs	r0, #0
 800b0fc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800b0fe:	b143      	cbz	r3, 800b112 <ai_layers_init_all+0x1a>
 800b100:	691a      	ldr	r2, [r3, #16]
 800b102:	60d9      	str	r1, [r3, #12]
 800b104:	429a      	cmp	r2, r3
 800b106:	f100 0001 	add.w	r0, r0, #1
 800b10a:	d002      	beq.n	800b112 <ai_layers_init_all+0x1a>
 800b10c:	b10a      	cbz	r2, 800b112 <ai_layers_init_all+0x1a>
 800b10e:	4613      	mov	r3, r2
 800b110:	e7f5      	b.n	800b0fe <ai_layers_init_all+0x6>
 800b112:	4770      	bx	lr

0800b114 <ai_layers_post_init_all>:
 800b114:	b538      	push	{r3, r4, r5, lr}
 800b116:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800b118:	2500      	movs	r5, #0
 800b11a:	b16c      	cbz	r4, 800b138 <ai_layers_post_init_all+0x24>
 800b11c:	6863      	ldr	r3, [r4, #4]
 800b11e:	07db      	lsls	r3, r3, #31
 800b120:	d504      	bpl.n	800b12c <ai_layers_post_init_all+0x18>
 800b122:	6a23      	ldr	r3, [r4, #32]
 800b124:	4620      	mov	r0, r4
 800b126:	b10b      	cbz	r3, 800b12c <ai_layers_post_init_all+0x18>
 800b128:	4798      	blx	r3
 800b12a:	3501      	adds	r5, #1
 800b12c:	6923      	ldr	r3, [r4, #16]
 800b12e:	42a3      	cmp	r3, r4
 800b130:	d002      	beq.n	800b138 <ai_layers_post_init_all+0x24>
 800b132:	b10b      	cbz	r3, 800b138 <ai_layers_post_init_all+0x24>
 800b134:	461c      	mov	r4, r3
 800b136:	e7f0      	b.n	800b11a <ai_layers_post_init_all+0x6>
 800b138:	4628      	mov	r0, r5
 800b13a:	bd38      	pop	{r3, r4, r5, pc}

0800b13c <ai_layers_forward_all>:
 800b13c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b140:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 800b144:	4604      	mov	r4, r0
 800b146:	f1b8 0f00 	cmp.w	r8, #0
 800b14a:	d02b      	beq.n	800b1a4 <ai_layers_forward_all+0x68>
 800b14c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800b14e:	6381      	str	r1, [r0, #56]	; 0x38
 800b150:	b321      	cbz	r1, 800b19c <ai_layers_forward_all+0x60>
 800b152:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800b154:	2001      	movs	r0, #1
 800b156:	47c0      	blx	r8
 800b158:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b15a:	b1fe      	cbz	r6, 800b19c <ai_layers_forward_all+0x60>
 800b15c:	2700      	movs	r7, #0
 800b15e:	4631      	mov	r1, r6
 800b160:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b162:	2002      	movs	r0, #2
 800b164:	47c0      	blx	r8
 800b166:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800b168:	4628      	mov	r0, r5
 800b16a:	696b      	ldr	r3, [r5, #20]
 800b16c:	4798      	blx	r3
 800b16e:	692e      	ldr	r6, [r5, #16]
 800b170:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b172:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b174:	42b5      	cmp	r5, r6
 800b176:	f04f 0003 	mov.w	r0, #3
 800b17a:	d007      	beq.n	800b18c <ai_layers_forward_all+0x50>
 800b17c:	47c0      	blx	r8
 800b17e:	3701      	adds	r7, #1
 800b180:	63a6      	str	r6, [r4, #56]	; 0x38
 800b182:	2e00      	cmp	r6, #0
 800b184:	d1eb      	bne.n	800b15e <ai_layers_forward_all+0x22>
 800b186:	4638      	mov	r0, r7
 800b188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b18c:	2003      	movs	r0, #3
 800b18e:	47c0      	blx	r8
 800b190:	2300      	movs	r3, #0
 800b192:	3701      	adds	r7, #1
 800b194:	63a3      	str	r3, [r4, #56]	; 0x38
 800b196:	4638      	mov	r0, r7
 800b198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b19c:	2700      	movs	r7, #0
 800b19e:	4638      	mov	r0, r7
 800b1a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1a4:	6b45      	ldr	r5, [r0, #52]	; 0x34
 800b1a6:	6385      	str	r5, [r0, #56]	; 0x38
 800b1a8:	2d00      	cmp	r5, #0
 800b1aa:	d0f7      	beq.n	800b19c <ai_layers_forward_all+0x60>
 800b1ac:	4647      	mov	r7, r8
 800b1ae:	696b      	ldr	r3, [r5, #20]
 800b1b0:	4628      	mov	r0, r5
 800b1b2:	4798      	blx	r3
 800b1b4:	462b      	mov	r3, r5
 800b1b6:	692d      	ldr	r5, [r5, #16]
 800b1b8:	429d      	cmp	r5, r3
 800b1ba:	d004      	beq.n	800b1c6 <ai_layers_forward_all+0x8a>
 800b1bc:	63a5      	str	r5, [r4, #56]	; 0x38
 800b1be:	3701      	adds	r7, #1
 800b1c0:	2d00      	cmp	r5, #0
 800b1c2:	d1f4      	bne.n	800b1ae <ai_layers_forward_all+0x72>
 800b1c4:	e7df      	b.n	800b186 <ai_layers_forward_all+0x4a>
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	63a3      	str	r3, [r4, #56]	; 0x38
 800b1ca:	3701      	adds	r7, #1
 800b1cc:	e7db      	b.n	800b186 <ai_layers_forward_all+0x4a>
 800b1ce:	bf00      	nop

0800b1d0 <ai_dict_decompress_f32>:
 800b1d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b1d4:	9d08      	ldr	r5, [sp, #32]
 800b1d6:	2b04      	cmp	r3, #4
 800b1d8:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800b1dc:	d00e      	beq.n	800b1fc <ai_dict_decompress_f32+0x2c>
 800b1de:	2b08      	cmp	r3, #8
 800b1e0:	d10a      	bne.n	800b1f8 <ai_dict_decompress_f32+0x28>
 800b1e2:	42a8      	cmp	r0, r5
 800b1e4:	d208      	bcs.n	800b1f8 <ai_dict_decompress_f32+0x28>
 800b1e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1ea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f840 3b04 	str.w	r3, [r0], #4
 800b1f4:	4285      	cmp	r5, r0
 800b1f6:	d8f6      	bhi.n	800b1e6 <ai_dict_decompress_f32+0x16>
 800b1f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1fc:	9b07      	ldr	r3, [sp, #28]
 800b1fe:	085e      	lsrs	r6, r3, #1
 800b200:	f003 0701 	and.w	r7, r3, #1
 800b204:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 800b208:	f106 38ff 	add.w	r8, r6, #4294967295
 800b20c:	42a8      	cmp	r0, r5
 800b20e:	d2f3      	bcs.n	800b1f8 <ai_dict_decompress_f32+0x28>
 800b210:	b33e      	cbz	r6, 800b262 <ai_dict_decompress_f32+0x92>
 800b212:	f100 0e08 	add.w	lr, r0, #8
 800b216:	f101 3cff 	add.w	ip, r1, #4294967295
 800b21a:	eb01 0408 	add.w	r4, r1, r8
 800b21e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800b222:	091b      	lsrs	r3, r3, #4
 800b224:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b228:	f10e 0e08 	add.w	lr, lr, #8
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	f84e 3c10 	str.w	r3, [lr, #-16]
 800b232:	f89c 3000 	ldrb.w	r3, [ip]
 800b236:	f003 030f 	and.w	r3, r3, #15
 800b23a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b23e:	4564      	cmp	r4, ip
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800b246:	d1ea      	bne.n	800b21e <ai_dict_decompress_f32+0x4e>
 800b248:	4431      	add	r1, r6
 800b24a:	4448      	add	r0, r9
 800b24c:	2f00      	cmp	r7, #0
 800b24e:	d0dd      	beq.n	800b20c <ai_dict_decompress_f32+0x3c>
 800b250:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b254:	091b      	lsrs	r3, r3, #4
 800b256:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	f840 3b04 	str.w	r3, [r0], #4
 800b260:	e7d4      	b.n	800b20c <ai_dict_decompress_f32+0x3c>
 800b262:	2f00      	cmp	r7, #0
 800b264:	d1f4      	bne.n	800b250 <ai_dict_decompress_f32+0x80>
 800b266:	42a8      	cmp	r0, r5
 800b268:	d3fd      	bcc.n	800b266 <ai_dict_decompress_f32+0x96>
 800b26a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b26e:	bf00      	nop

0800b270 <forward_conv2d_if32of32wf32>:
 800b270:	6982      	ldr	r2, [r0, #24]
 800b272:	8813      	ldrh	r3, [r2, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	f000 8092 	beq.w	800b39e <forward_conv2d_if32of32wf32+0x12e>
 800b27a:	f8d2 c004 	ldr.w	ip, [r2, #4]
 800b27e:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800b282:	b102      	cbz	r2, 800b286 <forward_conv2d_if32of32wf32+0x16>
 800b284:	6812      	ldr	r2, [r2, #0]
 800b286:	2b01      	cmp	r3, #1
 800b288:	f000 80b2 	beq.w	800b3f0 <forward_conv2d_if32of32wf32+0x180>
 800b28c:	f8dc 1010 	ldr.w	r1, [ip, #16]
 800b290:	b101      	cbz	r1, 800b294 <forward_conv2d_if32of32wf32+0x24>
 800b292:	6809      	ldr	r1, [r1, #0]
 800b294:	2b02      	cmp	r3, #2
 800b296:	f000 8084 	beq.w	800b3a2 <forward_conv2d_if32of32wf32+0x132>
 800b29a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b29e:	f8dc 601c 	ldr.w	r6, [ip, #28]
 800b2a2:	b0a1      	sub	sp, #132	; 0x84
 800b2a4:	2e00      	cmp	r6, #0
 800b2a6:	f000 809c 	beq.w	800b3e2 <forward_conv2d_if32of32wf32+0x172>
 800b2aa:	f8bc 5018 	ldrh.w	r5, [ip, #24]
 800b2ae:	6834      	ldr	r4, [r6, #0]
 800b2b0:	2d01      	cmp	r5, #1
 800b2b2:	f240 8098 	bls.w	800b3e6 <forward_conv2d_if32of32wf32+0x176>
 800b2b6:	6876      	ldr	r6, [r6, #4]
 800b2b8:	f8d2 800c 	ldr.w	r8, [r2, #12]
 800b2bc:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800b2c0:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b2c4:	9713      	str	r7, [sp, #76]	; 0x4c
 800b2c6:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800b2ca:	9714      	str	r7, [sp, #80]	; 0x50
 800b2cc:	f8d9 700c 	ldr.w	r7, [r9, #12]
 800b2d0:	9715      	str	r7, [sp, #84]	; 0x54
 800b2d2:	f8d9 7008 	ldr.w	r7, [r9, #8]
 800b2d6:	9716      	str	r7, [sp, #88]	; 0x58
 800b2d8:	f8d8 700c 	ldr.w	r7, [r8, #12]
 800b2dc:	6992      	ldr	r2, [r2, #24]
 800b2de:	9717      	str	r7, [sp, #92]	; 0x5c
 800b2e0:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800b2e4:	f8d0 e03c 	ldr.w	lr, [r0, #60]	; 0x3c
 800b2e8:	9718      	str	r7, [sp, #96]	; 0x60
 800b2ea:	8d07      	ldrh	r7, [r0, #40]	; 0x28
 800b2ec:	f8d2 b008 	ldr.w	fp, [r2, #8]
 800b2f0:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800b2f4:	69a2      	ldr	r2, [r4, #24]
 800b2f6:	9719      	str	r7, [sp, #100]	; 0x64
 800b2f8:	e9d0 540c 	ldrd	r5, r4, [r0, #48]	; 0x30
 800b2fc:	8d87      	ldrh	r7, [r0, #44]	; 0x2c
 800b2fe:	69c0      	ldr	r0, [r0, #28]
 800b300:	901f      	str	r0, [sp, #124]	; 0x7c
 800b302:	f8be 0000 	ldrh.w	r0, [lr]
 800b306:	901b      	str	r0, [sp, #108]	; 0x6c
 800b308:	f8be 0004 	ldrh.w	r0, [lr, #4]
 800b30c:	901c      	str	r0, [sp, #112]	; 0x70
 800b30e:	b2a8      	uxth	r0, r5
 800b310:	971a      	str	r7, [sp, #104]	; 0x68
 800b312:	e9da 7801 	ldrd	r7, r8, [sl, #4]
 800b316:	901d      	str	r0, [sp, #116]	; 0x74
 800b318:	b2a0      	uxth	r0, r4
 800b31a:	f8d2 9008 	ldr.w	r9, [r2, #8]
 800b31e:	901e      	str	r0, [sp, #120]	; 0x78
 800b320:	b10e      	cbz	r6, 800b326 <forward_conv2d_if32of32wf32+0xb6>
 800b322:	69b0      	ldr	r0, [r6, #24]
 800b324:	6886      	ldr	r6, [r0, #8]
 800b326:	6989      	ldr	r1, [r1, #24]
 800b328:	b2a4      	uxth	r4, r4
 800b32a:	f108 30ff 	add.w	r0, r8, #4294967295
 800b32e:	f8d1 a008 	ldr.w	sl, [r1, #8]
 800b332:	6811      	ldr	r1, [r2, #0]
 800b334:	b2ad      	uxth	r5, r5
 800b336:	3c01      	subs	r4, #1
 800b338:	3d01      	subs	r5, #1
 800b33a:	fb00 8404 	mla	r4, r0, r4, r8
 800b33e:	1e78      	subs	r0, r7, #1
 800b340:	fb00 7505 	mla	r5, r0, r5, r7
 800b344:	f3c1 4043 	ubfx	r0, r1, #17, #4
 800b348:	2804      	cmp	r0, #4
 800b34a:	d02d      	beq.n	800b3a8 <forward_conv2d_if32of32wf32+0x138>
 800b34c:	2808      	cmp	r0, #8
 800b34e:	d02b      	beq.n	800b3a8 <forward_conv2d_if32of32wf32+0x138>
 800b350:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b352:	940c      	str	r4, [sp, #48]	; 0x30
 800b354:	e9cd 530d 	strd	r5, r3, [sp, #52]	; 0x34
 800b358:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b35a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b35c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b35e:	930a      	str	r3, [sp, #40]	; 0x28
 800b360:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b362:	9309      	str	r3, [sp, #36]	; 0x24
 800b364:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b366:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800b368:	9706      	str	r7, [sp, #24]
 800b36a:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800b36e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b370:	9305      	str	r3, [sp, #20]
 800b372:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b374:	9304      	str	r3, [sp, #16]
 800b376:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b378:	9303      	str	r3, [sp, #12]
 800b37a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b37c:	9302      	str	r3, [sp, #8]
 800b37e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b380:	9301      	str	r3, [sp, #4]
 800b382:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b384:	9300      	str	r3, [sp, #0]
 800b386:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b388:	9310      	str	r3, [sp, #64]	; 0x40
 800b38a:	464a      	mov	r2, r9
 800b38c:	4633      	mov	r3, r6
 800b38e:	4651      	mov	r1, sl
 800b390:	4658      	mov	r0, fp
 800b392:	940f      	str	r4, [sp, #60]	; 0x3c
 800b394:	f000 fdaa 	bl	800beec <forward_lite_conv2d_if32of32wf32>
 800b398:	b021      	add	sp, #132	; 0x84
 800b39a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b39e:	685b      	ldr	r3, [r3, #4]
 800b3a0:	deff      	udf	#255	; 0xff
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	685b      	ldr	r3, [r3, #4]
 800b3a6:	deff      	udf	#255	; 0xff
 800b3a8:	68d2      	ldr	r2, [r2, #12]
 800b3aa:	2a00      	cmp	r2, #0
 800b3ac:	d0d0      	beq.n	800b350 <forward_conv2d_if32of32wf32+0xe0>
 800b3ae:	2b03      	cmp	r3, #3
 800b3b0:	d021      	beq.n	800b3f6 <forward_conv2d_if32of32wf32+0x186>
 800b3b2:	f8dc 3028 	ldr.w	r3, [ip, #40]	; 0x28
 800b3b6:	b1c3      	cbz	r3, 800b3ea <forward_conv2d_if32of32wf32+0x17a>
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	b1b3      	cbz	r3, 800b3ea <forward_conv2d_if32of32wf32+0x17a>
 800b3bc:	699b      	ldr	r3, [r3, #24]
 800b3be:	e9d3 3001 	ldrd	r3, r0, [r3, #4]
 800b3c2:	9301      	str	r3, [sp, #4]
 800b3c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b3c6:	9300      	str	r3, [sp, #0]
 800b3c8:	f3c1 13c6 	ubfx	r3, r1, #7, #7
 800b3cc:	f3c1 5141 	ubfx	r1, r1, #21, #2
 800b3d0:	410b      	asrs	r3, r1
 800b3d2:	b29b      	uxth	r3, r3
 800b3d4:	4649      	mov	r1, r9
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	bf18      	it	ne
 800b3da:	4681      	movne	r9, r0
 800b3dc:	f7ff fef8 	bl	800b1d0 <ai_dict_decompress_f32>
 800b3e0:	e7b6      	b.n	800b350 <forward_conv2d_if32of32wf32+0xe0>
 800b3e2:	4634      	mov	r4, r6
 800b3e4:	e768      	b.n	800b2b8 <forward_conv2d_if32of32wf32+0x48>
 800b3e6:	2600      	movs	r6, #0
 800b3e8:	e766      	b.n	800b2b8 <forward_conv2d_if32of32wf32+0x48>
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	699b      	ldr	r3, [r3, #24]
 800b3ee:	deff      	udf	#255	; 0xff
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	685b      	ldr	r3, [r3, #4]
 800b3f4:	deff      	udf	#255	; 0xff
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	deff      	udf	#255	; 0xff

0800b3fc <forward_dense>:
 800b3fc:	6983      	ldr	r3, [r0, #24]
 800b3fe:	881a      	ldrh	r2, [r3, #0]
 800b400:	2a00      	cmp	r2, #0
 800b402:	f000 8181 	beq.w	800b708 <forward_dense+0x30c>
 800b406:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b40a:	ed2d 8b02 	vpush	{d8}
 800b40e:	f8d3 c004 	ldr.w	ip, [r3, #4]
 800b412:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800b416:	b095      	sub	sp, #84	; 0x54
 800b418:	b105      	cbz	r5, 800b41c <forward_dense+0x20>
 800b41a:	682d      	ldr	r5, [r5, #0]
 800b41c:	2a01      	cmp	r2, #1
 800b41e:	f000 828f 	beq.w	800b940 <forward_dense+0x544>
 800b422:	f8dc 6010 	ldr.w	r6, [ip, #16]
 800b426:	b106      	cbz	r6, 800b42a <forward_dense+0x2e>
 800b428:	6836      	ldr	r6, [r6, #0]
 800b42a:	2a02      	cmp	r2, #2
 800b42c:	f000 816e 	beq.w	800b70c <forward_dense+0x310>
 800b430:	f8dc 301c 	ldr.w	r3, [ip, #28]
 800b434:	930b      	str	r3, [sp, #44]	; 0x2c
 800b436:	2b00      	cmp	r3, #0
 800b438:	f000 8274 	beq.w	800b924 <forward_dense+0x528>
 800b43c:	4619      	mov	r1, r3
 800b43e:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 800b442:	6809      	ldr	r1, [r1, #0]
 800b444:	910d      	str	r1, [sp, #52]	; 0x34
 800b446:	2b01      	cmp	r3, #1
 800b448:	f240 826e 	bls.w	800b928 <forward_dense+0x52c>
 800b44c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	930b      	str	r3, [sp, #44]	; 0x2c
 800b452:	460b      	mov	r3, r1
 800b454:	68e8      	ldr	r0, [r5, #12]
 800b456:	68f7      	ldr	r7, [r6, #12]
 800b458:	6840      	ldr	r0, [r0, #4]
 800b45a:	6999      	ldr	r1, [r3, #24]
 800b45c:	9013      	str	r0, [sp, #76]	; 0x4c
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	680b      	ldr	r3, [r1, #0]
 800b462:	9012      	str	r0, [sp, #72]	; 0x48
 800b464:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 800b468:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 800b46c:	fb00 f404 	mul.w	r4, r0, r4
 800b470:	f3c3 5041 	ubfx	r0, r3, #21, #2
 800b474:	fa4e f000 	asr.w	r0, lr, r0
 800b478:	2a03      	cmp	r2, #3
 800b47a:	9010      	str	r0, [sp, #64]	; 0x40
 800b47c:	f000 825d 	beq.w	800b93a <forward_dense+0x53e>
 800b480:	f8dc 2028 	ldr.w	r2, [ip, #40]	; 0x28
 800b484:	f3c3 4343 	ubfx	r3, r3, #17, #4
 800b488:	2a00      	cmp	r2, #0
 800b48a:	f000 8246 	beq.w	800b91a <forward_dense+0x51e>
 800b48e:	6812      	ldr	r2, [r2, #0]
 800b490:	2a00      	cmp	r2, #0
 800b492:	f000 8242 	beq.w	800b91a <forward_dense+0x51e>
 800b496:	2b04      	cmp	r3, #4
 800b498:	f8d2 9018 	ldr.w	r9, [r2, #24]
 800b49c:	f000 822c 	beq.w	800b8f8 <forward_dense+0x4fc>
 800b4a0:	2b08      	cmp	r3, #8
 800b4a2:	f000 8229 	beq.w	800b8f8 <forward_dense+0x4fc>
 800b4a6:	f04f 0b00 	mov.w	fp, #0
 800b4aa:	69b2      	ldr	r2, [r6, #24]
 800b4ac:	69ab      	ldr	r3, [r5, #24]
 800b4ae:	6891      	ldr	r1, [r2, #8]
 800b4b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b4b2:	689b      	ldr	r3, [r3, #8]
 800b4b4:	6952      	ldr	r2, [r2, #20]
 800b4b6:	9106      	str	r1, [sp, #24]
 800b4b8:	fb07 f404 	mul.w	r4, r7, r4
 800b4bc:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800b4c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4c2:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800b4c6:	4281      	cmp	r1, r0
 800b4c8:	ea4f 0482 	mov.w	r4, r2, lsl #2
 800b4cc:	900e      	str	r0, [sp, #56]	; 0x38
 800b4ce:	940c      	str	r4, [sp, #48]	; 0x30
 800b4d0:	eb01 0882 	add.w	r8, r1, r2, lsl #2
 800b4d4:	f080 8113 	bcs.w	800b6fe <forward_dense+0x302>
 800b4d8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b4da:	ed9f 8a93 	vldr	s16, [pc, #588]	; 800b728 <forward_dense+0x32c>
 800b4de:	f021 0201 	bic.w	r2, r1, #1
 800b4e2:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b4e6:	9204      	str	r2, [sp, #16]
 800b4e8:	f001 0201 	and.w	r2, r1, #1
 800b4ec:	08c8      	lsrs	r0, r1, #3
 800b4ee:	9208      	str	r2, [sp, #32]
 800b4f0:	008a      	lsls	r2, r1, #2
 800b4f2:	f001 0a07 	and.w	sl, r1, #7
 800b4f6:	920f      	str	r2, [sp, #60]	; 0x3c
 800b4f8:	eb03 1240 	add.w	r2, r3, r0, lsl #5
 800b4fc:	3320      	adds	r3, #32
 800b4fe:	465c      	mov	r4, fp
 800b500:	9007      	str	r0, [sp, #28]
 800b502:	46cb      	mov	fp, r9
 800b504:	9205      	str	r2, [sp, #20]
 800b506:	9302      	str	r3, [sp, #8]
 800b508:	46c1      	mov	r9, r8
 800b50a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800b50e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b510:	699b      	ldr	r3, [r3, #24]
 800b512:	689a      	ldr	r2, [r3, #8]
 800b514:	9b02      	ldr	r3, [sp, #8]
 800b516:	3b20      	subs	r3, #32
 800b518:	930a      	str	r3, [sp, #40]	; 0x28
 800b51a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b51c:	b10b      	cbz	r3, 800b522 <forward_dense+0x126>
 800b51e:	699b      	ldr	r3, [r3, #24]
 800b520:	689b      	ldr	r3, [r3, #8]
 800b522:	2c00      	cmp	r4, #0
 800b524:	f000 81da 	beq.w	800b8dc <forward_dense+0x4e0>
 800b528:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b52a:	2904      	cmp	r1, #4
 800b52c:	9906      	ldr	r1, [sp, #24]
 800b52e:	f000 80fd 	beq.w	800b72c <forward_dense+0x330>
 800b532:	4549      	cmp	r1, r9
 800b534:	f080 80d2 	bcs.w	800b6dc <forward_dense+0x2e0>
 800b538:	460f      	mov	r7, r1
 800b53a:	9907      	ldr	r1, [sp, #28]
 800b53c:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b540:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b544:	1c4e      	adds	r6, r1, #1
 800b546:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800b54a:	4694      	mov	ip, r2
 800b54c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b54e:	468e      	mov	lr, r1
 800b550:	2b00      	cmp	r3, #0
 800b552:	f000 80de 	beq.w	800b712 <forward_dense+0x316>
 800b556:	ecf3 2a01 	vldmia	r3!, {s5}
 800b55a:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800b728 <forward_dense+0x32c>
 800b55e:	f1be 0f00 	cmp.w	lr, #0
 800b562:	f000 80de 	beq.w	800b722 <forward_dense+0x326>
 800b566:	f10c 0108 	add.w	r1, ip, #8
 800b56a:	4640      	mov	r0, r8
 800b56c:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 800b570:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 800b574:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 800b578:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 800b57c:	ed50 4a05 	vldr	s9, [r0, #-20]	; 0xffffffec
 800b580:	ed10 5a04 	vldr	s10, [r0, #-16]
 800b584:	ed50 5a03 	vldr	s11, [r0, #-12]
 800b588:	ed10 6a02 	vldr	s12, [r0, #-8]
 800b58c:	ed50 6a01 	vldr	s13, [r0, #-4]
 800b590:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b594:	edd5 7a00 	vldr	s15, [r5]
 800b598:	f811 5c08 	ldrb.w	r5, [r1, #-8]
 800b59c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b5a0:	ee67 7a83 	vmul.f32	s15, s15, s6
 800b5a4:	ed95 3a00 	vldr	s6, [r5]
 800b5a8:	f811 5c06 	ldrb.w	r5, [r1, #-6]
 800b5ac:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b5b0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b5b4:	3108      	adds	r1, #8
 800b5b6:	edd5 3a00 	vldr	s7, [r5]
 800b5ba:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 800b5be:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b5c2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b5c6:	3020      	adds	r0, #32
 800b5c8:	ed95 4a00 	vldr	s8, [r5]
 800b5cc:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 800b5d0:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b5d4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b5d8:	edd5 4a00 	vldr	s9, [r5]
 800b5dc:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 800b5e0:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b5e4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b5e8:	ed95 5a00 	vldr	s10, [r5]
 800b5ec:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 800b5f0:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b5f4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b5f8:	edd5 5a00 	vldr	s11, [r5]
 800b5fc:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 800b600:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b604:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b608:	428e      	cmp	r6, r1
 800b60a:	ed95 6a00 	vldr	s12, [r5]
 800b60e:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b612:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b616:	d1a9      	bne.n	800b56c <forward_dense+0x170>
 800b618:	f1a6 0108 	sub.w	r1, r6, #8
 800b61c:	4650      	mov	r0, sl
 800b61e:	2a00      	cmp	r2, #0
 800b620:	d04a      	beq.n	800b6b8 <forward_dense+0x2bc>
 800b622:	780d      	ldrb	r5, [r1, #0]
 800b624:	edd0 6a00 	vldr	s13, [r0]
 800b628:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b62c:	edd5 7a00 	vldr	s15, [r5]
 800b630:	2a01      	cmp	r2, #1
 800b632:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b636:	d03f      	beq.n	800b6b8 <forward_dense+0x2bc>
 800b638:	784d      	ldrb	r5, [r1, #1]
 800b63a:	edd0 6a01 	vldr	s13, [r0, #4]
 800b63e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b642:	edd5 7a00 	vldr	s15, [r5]
 800b646:	2a02      	cmp	r2, #2
 800b648:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b64c:	d034      	beq.n	800b6b8 <forward_dense+0x2bc>
 800b64e:	788d      	ldrb	r5, [r1, #2]
 800b650:	edd0 6a02 	vldr	s13, [r0, #8]
 800b654:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b658:	edd5 7a00 	vldr	s15, [r5]
 800b65c:	2a03      	cmp	r2, #3
 800b65e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b662:	d029      	beq.n	800b6b8 <forward_dense+0x2bc>
 800b664:	78cd      	ldrb	r5, [r1, #3]
 800b666:	edd0 6a03 	vldr	s13, [r0, #12]
 800b66a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b66e:	edd5 7a00 	vldr	s15, [r5]
 800b672:	2a04      	cmp	r2, #4
 800b674:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b678:	d01e      	beq.n	800b6b8 <forward_dense+0x2bc>
 800b67a:	790d      	ldrb	r5, [r1, #4]
 800b67c:	edd0 6a04 	vldr	s13, [r0, #16]
 800b680:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b684:	edd5 7a00 	vldr	s15, [r5]
 800b688:	2a05      	cmp	r2, #5
 800b68a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b68e:	d013      	beq.n	800b6b8 <forward_dense+0x2bc>
 800b690:	794d      	ldrb	r5, [r1, #5]
 800b692:	edd0 6a05 	vldr	s13, [r0, #20]
 800b696:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b69a:	edd5 7a00 	vldr	s15, [r5]
 800b69e:	2a06      	cmp	r2, #6
 800b6a0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b6a4:	d008      	beq.n	800b6b8 <forward_dense+0x2bc>
 800b6a6:	7989      	ldrb	r1, [r1, #6]
 800b6a8:	edd0 7a06 	vldr	s15, [r0, #24]
 800b6ac:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800b6b0:	edd1 6a00 	vldr	s13, [r1]
 800b6b4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b6b8:	44dc      	add	ip, fp
 800b6ba:	445e      	add	r6, fp
 800b6bc:	ee32 7a87 	vadd.f32	s14, s5, s14
 800b6c0:	eca7 7a01 	vstmia	r7!, {s14}
 800b6c4:	454f      	cmp	r7, r9
 800b6c6:	f4ff af43 	bcc.w	800b550 <forward_dense+0x154>
 800b6ca:	9a06      	ldr	r2, [sp, #24]
 800b6cc:	eba9 0302 	sub.w	r3, r9, r2
 800b6d0:	3b01      	subs	r3, #1
 800b6d2:	f023 0303 	bic.w	r3, r3, #3
 800b6d6:	3304      	adds	r3, #4
 800b6d8:	18d3      	adds	r3, r2, r3
 800b6da:	9306      	str	r3, [sp, #24]
 800b6dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6de:	9a05      	ldr	r2, [sp, #20]
 800b6e0:	4499      	add	r9, r3
 800b6e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6e4:	441a      	add	r2, r3
 800b6e6:	9205      	str	r2, [sp, #20]
 800b6e8:	9a02      	ldr	r2, [sp, #8]
 800b6ea:	441a      	add	r2, r3
 800b6ec:	9202      	str	r2, [sp, #8]
 800b6ee:	9a04      	ldr	r2, [sp, #16]
 800b6f0:	441a      	add	r2, r3
 800b6f2:	9204      	str	r2, [sp, #16]
 800b6f4:	9b06      	ldr	r3, [sp, #24]
 800b6f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b6f8:	4293      	cmp	r3, r2
 800b6fa:	f4ff af08 	bcc.w	800b50e <forward_dense+0x112>
 800b6fe:	b015      	add	sp, #84	; 0x54
 800b700:	ecbd 8b02 	vpop	{d8}
 800b704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b708:	6853      	ldr	r3, [r2, #4]
 800b70a:	deff      	udf	#255	; 0xff
 800b70c:	2300      	movs	r3, #0
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	deff      	udf	#255	; 0xff
 800b712:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800b728 <forward_dense+0x32c>
 800b716:	eef0 2a48 	vmov.f32	s5, s16
 800b71a:	f1be 0f00 	cmp.w	lr, #0
 800b71e:	f47f af22 	bne.w	800b566 <forward_dense+0x16a>
 800b722:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b724:	4661      	mov	r1, ip
 800b726:	e77a      	b.n	800b61e <forward_dense+0x222>
 800b728:	00000000 	.word	0x00000000
 800b72c:	4549      	cmp	r1, r9
 800b72e:	d2d5      	bcs.n	800b6dc <forward_dense+0x2e0>
 800b730:	9807      	ldr	r0, [sp, #28]
 800b732:	9103      	str	r1, [sp, #12]
 800b734:	9904      	ldr	r1, [sp, #16]
 800b736:	f100 0c01 	add.w	ip, r0, #1
 800b73a:	3901      	subs	r1, #1
 800b73c:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 800b740:	9109      	str	r1, [sp, #36]	; 0x24
 800b742:	2b00      	cmp	r3, #0
 800b744:	f000 80b2 	beq.w	800b8ac <forward_dense+0x4b0>
 800b748:	9907      	ldr	r1, [sp, #28]
 800b74a:	ecf3 2a01 	vldmia	r3!, {s5}
 800b74e:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 800b728 <forward_dense+0x32c>
 800b752:	2900      	cmp	r1, #0
 800b754:	f000 80b2 	beq.w	800b8bc <forward_dense+0x4c0>
 800b758:	9902      	ldr	r1, [sp, #8]
 800b75a:	1d10      	adds	r0, r2, #4
 800b75c:	f810 6c04 	ldrb.w	r6, [r0, #-4]
 800b760:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 800b764:	f810 5c03 	ldrb.w	r5, [r0, #-3]
 800b768:	ed51 3a08 	vldr	s7, [r1, #-32]	; 0xffffffe0
 800b76c:	ed11 4a06 	vldr	s8, [r1, #-24]	; 0xffffffe8
 800b770:	ed51 4a05 	vldr	s9, [r1, #-20]	; 0xffffffec
 800b774:	ed11 5a04 	vldr	s10, [r1, #-16]
 800b778:	ed51 5a03 	vldr	s11, [r1, #-12]
 800b77c:	ed11 6a02 	vldr	s12, [r1, #-8]
 800b780:	ed51 6a01 	vldr	s13, [r1, #-4]
 800b784:	f006 070f 	and.w	r7, r6, #15
 800b788:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800b78c:	edd7 7a00 	vldr	s15, [r7]
 800b790:	0936      	lsrs	r6, r6, #4
 800b792:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800b796:	ed96 3a00 	vldr	s6, [r6]
 800b79a:	ee67 7a82 	vmul.f32	s15, s15, s4
 800b79e:	092e      	lsrs	r6, r5, #4
 800b7a0:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b7a4:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800b7a8:	f005 050f 	and.w	r5, r5, #15
 800b7ac:	edd6 3a00 	vldr	s7, [r6]
 800b7b0:	f810 6c02 	ldrb.w	r6, [r0, #-2]
 800b7b4:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b7b8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b7bc:	0937      	lsrs	r7, r6, #4
 800b7be:	ed95 4a00 	vldr	s8, [r5]
 800b7c2:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 800b7c6:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b7ca:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800b7ce:	f006 060f 	and.w	r6, r6, #15
 800b7d2:	edd7 4a00 	vldr	s9, [r7]
 800b7d6:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b7da:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800b7de:	3004      	adds	r0, #4
 800b7e0:	ed96 5a00 	vldr	s10, [r6]
 800b7e4:	092e      	lsrs	r6, r5, #4
 800b7e6:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b7ea:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800b7ee:	f005 050f 	and.w	r5, r5, #15
 800b7f2:	edd6 5a00 	vldr	s11, [r6]
 800b7f6:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b7fa:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b7fe:	4584      	cmp	ip, r0
 800b800:	ed95 6a00 	vldr	s12, [r5]
 800b804:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b808:	f101 0120 	add.w	r1, r1, #32
 800b80c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b810:	d1a4      	bne.n	800b75c <forward_dense+0x360>
 800b812:	f8dd e014 	ldr.w	lr, [sp, #20]
 800b816:	f1ac 0804 	sub.w	r8, ip, #4
 800b81a:	9904      	ldr	r1, [sp, #16]
 800b81c:	458e      	cmp	lr, r1
 800b81e:	d22a      	bcs.n	800b876 <forward_dense+0x47a>
 800b820:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b822:	eba1 070e 	sub.w	r7, r1, lr
 800b826:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 800b82a:	f10e 0008 	add.w	r0, lr, #8
 800b82e:	f108 36ff 	add.w	r6, r8, #4294967295
 800b832:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 800b836:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b83a:	ed50 5a01 	vldr	s11, [r0, #-4]
 800b83e:	ed50 6a02 	vldr	s13, [r0, #-8]
 800b842:	f001 050f 	and.w	r5, r1, #15
 800b846:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b84a:	edd5 7a00 	vldr	s15, [r5]
 800b84e:	0909      	lsrs	r1, r1, #4
 800b850:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800b854:	ed91 6a00 	vldr	s12, [r1]
 800b858:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b85c:	42b7      	cmp	r7, r6
 800b85e:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b862:	f100 0008 	add.w	r0, r0, #8
 800b866:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b86a:	d1e4      	bne.n	800b836 <forward_dense+0x43a>
 800b86c:	f10a 0a01 	add.w	sl, sl, #1
 800b870:	44d0      	add	r8, sl
 800b872:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 800b876:	9908      	ldr	r1, [sp, #32]
 800b878:	b321      	cbz	r1, 800b8c4 <forward_dense+0x4c8>
 800b87a:	f898 1000 	ldrb.w	r1, [r8]
 800b87e:	edde 7a00 	vldr	s15, [lr]
 800b882:	0909      	lsrs	r1, r1, #4
 800b884:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800b888:	edd1 6a00 	vldr	s13, [r1]
 800b88c:	9903      	ldr	r1, [sp, #12]
 800b88e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800b892:	445a      	add	r2, fp
 800b894:	44dc      	add	ip, fp
 800b896:	ee72 2a87 	vadd.f32	s5, s5, s14
 800b89a:	ece1 2a01 	vstmia	r1!, {s5}
 800b89e:	4589      	cmp	r9, r1
 800b8a0:	9103      	str	r1, [sp, #12]
 800b8a2:	f67f af12 	bls.w	800b6ca <forward_dense+0x2ce>
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	f47f af4e 	bne.w	800b748 <forward_dense+0x34c>
 800b8ac:	9907      	ldr	r1, [sp, #28]
 800b8ae:	ed1f 7a62 	vldr	s14, [pc, #-392]	; 800b728 <forward_dense+0x32c>
 800b8b2:	eef0 2a48 	vmov.f32	s5, s16
 800b8b6:	2900      	cmp	r1, #0
 800b8b8:	f47f af4e 	bne.w	800b758 <forward_dense+0x35c>
 800b8bc:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800b8c0:	4690      	mov	r8, r2
 800b8c2:	e7aa      	b.n	800b81a <forward_dense+0x41e>
 800b8c4:	9903      	ldr	r1, [sp, #12]
 800b8c6:	ee32 7a87 	vadd.f32	s14, s5, s14
 800b8ca:	445a      	add	r2, fp
 800b8cc:	eca1 7a01 	vstmia	r1!, {s14}
 800b8d0:	4549      	cmp	r1, r9
 800b8d2:	9103      	str	r1, [sp, #12]
 800b8d4:	44dc      	add	ip, fp
 800b8d6:	f4ff af34 	bcc.w	800b742 <forward_dense+0x346>
 800b8da:	e6f6      	b.n	800b6ca <forward_dense+0x2ce>
 800b8dc:	9912      	ldr	r1, [sp, #72]	; 0x48
 800b8de:	9d06      	ldr	r5, [sp, #24]
 800b8e0:	9101      	str	r1, [sp, #4]
 800b8e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b8e4:	9100      	str	r1, [sp, #0]
 800b8e6:	4628      	mov	r0, r5
 800b8e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b8ea:	f000 fc61 	bl	800c1b0 <forward_lite_dense_if32of32wf32>
 800b8ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8f0:	462b      	mov	r3, r5
 800b8f2:	4413      	add	r3, r2
 800b8f4:	9306      	str	r3, [sp, #24]
 800b8f6:	e6f1      	b.n	800b6dc <forward_dense+0x2e0>
 800b8f8:	f8d1 800c 	ldr.w	r8, [r1, #12]
 800b8fc:	f1b9 0f00 	cmp.w	r9, #0
 800b900:	d016      	beq.n	800b930 <forward_dense+0x534>
 800b902:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b906:	f000 fe69 	bl	800c5dc <ai_array_get_byte_size>
 800b90a:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 800b90e:	4602      	mov	r2, r0
 800b910:	4659      	mov	r1, fp
 800b912:	4640      	mov	r0, r8
 800b914:	f000 fd70 	bl	800c3f8 <st_int8_copy>
 800b918:	e5c7      	b.n	800b4aa <forward_dense+0xae>
 800b91a:	2b04      	cmp	r3, #4
 800b91c:	d00a      	beq.n	800b934 <forward_dense+0x538>
 800b91e:	f04f 0900 	mov.w	r9, #0
 800b922:	e5bd      	b.n	800b4a0 <forward_dense+0xa4>
 800b924:	930d      	str	r3, [sp, #52]	; 0x34
 800b926:	e595      	b.n	800b454 <forward_dense+0x58>
 800b928:	2300      	movs	r3, #0
 800b92a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b92c:	460b      	mov	r3, r1
 800b92e:	e591      	b.n	800b454 <forward_dense+0x58>
 800b930:	46c3      	mov	fp, r8
 800b932:	e5ba      	b.n	800b4aa <forward_dense+0xae>
 800b934:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 800b938:	e5b7      	b.n	800b4aa <forward_dense+0xae>
 800b93a:	2300      	movs	r3, #0
 800b93c:	685b      	ldr	r3, [r3, #4]
 800b93e:	deff      	udf	#255	; 0xff
 800b940:	2300      	movs	r3, #0
 800b942:	685b      	ldr	r3, [r3, #4]
 800b944:	deff      	udf	#255	; 0xff
 800b946:	bf00      	nop

0800b948 <forward_relu>:
 800b948:	6982      	ldr	r2, [r0, #24]
 800b94a:	8813      	ldrh	r3, [r2, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d05b      	beq.n	800ba08 <forward_relu+0xc0>
 800b950:	6851      	ldr	r1, [r2, #4]
 800b952:	684a      	ldr	r2, [r1, #4]
 800b954:	b102      	cbz	r2, 800b958 <forward_relu+0x10>
 800b956:	6812      	ldr	r2, [r2, #0]
 800b958:	2b01      	cmp	r3, #1
 800b95a:	f000 8123 	beq.w	800bba4 <forward_relu+0x25c>
 800b95e:	b470      	push	{r4, r5, r6}
 800b960:	6909      	ldr	r1, [r1, #16]
 800b962:	b101      	cbz	r1, 800b966 <forward_relu+0x1e>
 800b964:	6809      	ldr	r1, [r1, #0]
 800b966:	69c6      	ldr	r6, [r0, #28]
 800b968:	2e00      	cmp	r6, #0
 800b96a:	f000 8097 	beq.w	800ba9c <forward_relu+0x154>
 800b96e:	6873      	ldr	r3, [r6, #4]
 800b970:	6988      	ldr	r0, [r1, #24]
 800b972:	6991      	ldr	r1, [r2, #24]
 800b974:	2b01      	cmp	r3, #1
 800b976:	f000 80c1 	beq.w	800bafc <forward_relu+0x1b4>
 800b97a:	6893      	ldr	r3, [r2, #8]
 800b97c:	6880      	ldr	r0, [r0, #8]
 800b97e:	688c      	ldr	r4, [r1, #8]
 800b980:	0a1b      	lsrs	r3, r3, #8
 800b982:	f000 80f2 	beq.w	800bb6a <forward_relu+0x222>
 800b986:	68d5      	ldr	r5, [r2, #12]
 800b988:	2201      	movs	r2, #1
 800b98a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800b98e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b992:	42ab      	cmp	r3, r5
 800b994:	fb01 f202 	mul.w	r2, r1, r2
 800b998:	d1f9      	bne.n	800b98e <forward_relu+0x46>
 800b99a:	68b3      	ldr	r3, [r6, #8]
 800b99c:	ed93 7a02 	vldr	s14, [r3, #8]
 800b9a0:	edd3 6a00 	vldr	s13, [r3]
 800b9a4:	ed93 6a01 	vldr	s12, [r3, #4]
 800b9a8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800b9ac:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800b9b0:	3a01      	subs	r2, #1
 800b9b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b9ba:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800b9be:	d425      	bmi.n	800ba0c <forward_relu+0xc4>
 800b9c0:	429c      	cmp	r4, r3
 800b9c2:	d81f      	bhi.n	800ba04 <forward_relu+0xbc>
 800b9c4:	1d1a      	adds	r2, r3, #4
 800b9c6:	1d01      	adds	r1, r0, #4
 800b9c8:	e00d      	b.n	800b9e6 <forward_relu+0x9e>
 800b9ca:	eef4 6ae7 	vcmpe.f32	s13, s15
 800b9ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9d2:	db03      	blt.n	800b9dc <forward_relu+0x94>
 800b9d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b9d8:	ee67 7a86 	vmul.f32	s15, s15, s12
 800b9dc:	3b08      	subs	r3, #8
 800b9de:	429c      	cmp	r4, r3
 800b9e0:	ed61 7a01 	vstmdb	r1!, {s15}
 800b9e4:	d80e      	bhi.n	800ba04 <forward_relu+0xbc>
 800b9e6:	4613      	mov	r3, r2
 800b9e8:	ed72 7a01 	vldmdb	r2!, {s15}
 800b9ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b9f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9f4:	d9e9      	bls.n	800b9ca <forward_relu+0x82>
 800b9f6:	3b08      	subs	r3, #8
 800b9f8:	eef0 7a47 	vmov.f32	s15, s14
 800b9fc:	429c      	cmp	r4, r3
 800b9fe:	ed61 7a01 	vstmdb	r1!, {s15}
 800ba02:	d9f0      	bls.n	800b9e6 <forward_relu+0x9e>
 800ba04:	bc70      	pop	{r4, r5, r6}
 800ba06:	4770      	bx	lr
 800ba08:	685b      	ldr	r3, [r3, #4]
 800ba0a:	deff      	udf	#255	; 0xff
 800ba0c:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800ba10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba14:	d11f      	bne.n	800ba56 <forward_relu+0x10e>
 800ba16:	429c      	cmp	r4, r3
 800ba18:	d8f4      	bhi.n	800ba04 <forward_relu+0xbc>
 800ba1a:	1b1c      	subs	r4, r3, r4
 800ba1c:	f024 0403 	bic.w	r4, r4, #3
 800ba20:	1d1a      	adds	r2, r3, #4
 800ba22:	2500      	movs	r5, #0
 800ba24:	1b1b      	subs	r3, r3, r4
 800ba26:	1d01      	adds	r1, r0, #4
 800ba28:	ed72 7a01 	vldmdb	r2!, {s15}
 800ba2c:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ba30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba34:	dc0a      	bgt.n	800ba4c <forward_relu+0x104>
 800ba36:	429a      	cmp	r2, r3
 800ba38:	f841 5d04 	str.w	r5, [r1, #-4]!
 800ba3c:	d0e2      	beq.n	800ba04 <forward_relu+0xbc>
 800ba3e:	ed72 7a01 	vldmdb	r2!, {s15}
 800ba42:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ba46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba4a:	ddf4      	ble.n	800ba36 <forward_relu+0xee>
 800ba4c:	429a      	cmp	r2, r3
 800ba4e:	ed61 7a01 	vstmdb	r1!, {s15}
 800ba52:	d1e9      	bne.n	800ba28 <forward_relu+0xe0>
 800ba54:	e7d6      	b.n	800ba04 <forward_relu+0xbc>
 800ba56:	429c      	cmp	r4, r3
 800ba58:	d8d4      	bhi.n	800ba04 <forward_relu+0xbc>
 800ba5a:	1b1c      	subs	r4, r3, r4
 800ba5c:	f024 0403 	bic.w	r4, r4, #3
 800ba60:	1d1a      	adds	r2, r3, #4
 800ba62:	1d01      	adds	r1, r0, #4
 800ba64:	1b1b      	subs	r3, r3, r4
 800ba66:	ed72 7a01 	vldmdb	r2!, {s15}
 800ba6a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800ba6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba72:	db0e      	blt.n	800ba92 <forward_relu+0x14a>
 800ba74:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ba78:	4293      	cmp	r3, r2
 800ba7a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ba7e:	ed61 7a01 	vstmdb	r1!, {s15}
 800ba82:	d0bf      	beq.n	800ba04 <forward_relu+0xbc>
 800ba84:	ed72 7a01 	vldmdb	r2!, {s15}
 800ba88:	eef4 6ae7 	vcmpe.f32	s13, s15
 800ba8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba90:	daf0      	bge.n	800ba74 <forward_relu+0x12c>
 800ba92:	4293      	cmp	r3, r2
 800ba94:	ed61 7a01 	vstmdb	r1!, {s15}
 800ba98:	d1e5      	bne.n	800ba66 <forward_relu+0x11e>
 800ba9a:	e7b3      	b.n	800ba04 <forward_relu+0xbc>
 800ba9c:	6893      	ldr	r3, [r2, #8]
 800ba9e:	6989      	ldr	r1, [r1, #24]
 800baa0:	6990      	ldr	r0, [r2, #24]
 800baa2:	6889      	ldr	r1, [r1, #8]
 800baa4:	6884      	ldr	r4, [r0, #8]
 800baa6:	0a1b      	lsrs	r3, r3, #8
 800baa8:	d075      	beq.n	800bb96 <forward_relu+0x24e>
 800baaa:	68d5      	ldr	r5, [r2, #12]
 800baac:	2201      	movs	r2, #1
 800baae:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800bab2:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800bab6:	429d      	cmp	r5, r3
 800bab8:	fb00 f202 	mul.w	r2, r0, r2
 800babc:	d1f9      	bne.n	800bab2 <forward_relu+0x16a>
 800babe:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
 800bac2:	3b01      	subs	r3, #1
 800bac4:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800bac8:	4294      	cmp	r4, r2
 800baca:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800bace:	d899      	bhi.n	800ba04 <forward_relu+0xbc>
 800bad0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800bbac <forward_relu+0x264>
 800bad4:	3204      	adds	r2, #4
 800bad6:	3104      	adds	r1, #4
 800bad8:	4613      	mov	r3, r2
 800bada:	ed72 7a01 	vldmdb	r2!, {s15}
 800bade:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bae6:	f1a3 0308 	sub.w	r3, r3, #8
 800baea:	bfb8      	it	lt
 800baec:	eef0 7a47 	vmovlt.f32	s15, s14
 800baf0:	429c      	cmp	r4, r3
 800baf2:	ed61 7a01 	vstmdb	r1!, {s15}
 800baf6:	d9ef      	bls.n	800bad8 <forward_relu+0x190>
 800baf8:	bc70      	pop	{r4, r5, r6}
 800bafa:	4770      	bx	lr
 800bafc:	688c      	ldr	r4, [r1, #8]
 800bafe:	6891      	ldr	r1, [r2, #8]
 800bb00:	6880      	ldr	r0, [r0, #8]
 800bb02:	0a09      	lsrs	r1, r1, #8
 800bb04:	d049      	beq.n	800bb9a <forward_relu+0x252>
 800bb06:	68d5      	ldr	r5, [r2, #12]
 800bb08:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 800bb0c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800bb10:	42aa      	cmp	r2, r5
 800bb12:	fb01 f303 	mul.w	r3, r1, r3
 800bb16:	d1f9      	bne.n	800bb0c <forward_relu+0x1c4>
 800bb18:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 800bb1c:	3a01      	subs	r2, #1
 800bb1e:	68b1      	ldr	r1, [r6, #8]
 800bb20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb24:	429c      	cmp	r4, r3
 800bb26:	ed91 7a00 	vldr	s14, [r1]
 800bb2a:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800bb2e:	f63f af69 	bhi.w	800ba04 <forward_relu+0xbc>
 800bb32:	2500      	movs	r5, #0
 800bb34:	3304      	adds	r3, #4
 800bb36:	1d02      	adds	r2, r0, #4
 800bb38:	ed53 7a01 	vldr	s15, [r3, #-4]
 800bb3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bb40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb44:	f1a3 0104 	sub.w	r1, r3, #4
 800bb48:	f1a3 0308 	sub.w	r3, r3, #8
 800bb4c:	d406      	bmi.n	800bb5c <forward_relu+0x214>
 800bb4e:	429c      	cmp	r4, r3
 800bb50:	f842 5d04 	str.w	r5, [r2, #-4]!
 800bb54:	f63f af56 	bhi.w	800ba04 <forward_relu+0xbc>
 800bb58:	460b      	mov	r3, r1
 800bb5a:	e7ed      	b.n	800bb38 <forward_relu+0x1f0>
 800bb5c:	429c      	cmp	r4, r3
 800bb5e:	ed62 7a01 	vstmdb	r2!, {s15}
 800bb62:	f63f af4f 	bhi.w	800ba04 <forward_relu+0xbc>
 800bb66:	460b      	mov	r3, r1
 800bb68:	e7e6      	b.n	800bb38 <forward_relu+0x1f0>
 800bb6a:	68b3      	ldr	r3, [r6, #8]
 800bb6c:	ed93 7a02 	vldr	s14, [r3, #8]
 800bb70:	edd3 6a00 	vldr	s13, [r3]
 800bb74:	ed93 6a01 	vldr	s12, [r3, #4]
 800bb78:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800bb7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb80:	d401      	bmi.n	800bb86 <forward_relu+0x23e>
 800bb82:	4623      	mov	r3, r4
 800bb84:	e71e      	b.n	800b9c4 <forward_relu+0x7c>
 800bb86:	eeb5 6a40 	vcmp.f32	s12, #0.0
 800bb8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb8e:	4623      	mov	r3, r4
 800bb90:	f47f af63 	bne.w	800ba5a <forward_relu+0x112>
 800bb94:	e741      	b.n	800ba1a <forward_relu+0xd2>
 800bb96:	4622      	mov	r2, r4
 800bb98:	e79a      	b.n	800bad0 <forward_relu+0x188>
 800bb9a:	68b2      	ldr	r2, [r6, #8]
 800bb9c:	4623      	mov	r3, r4
 800bb9e:	ed92 7a00 	vldr	s14, [r2]
 800bba2:	e7c6      	b.n	800bb32 <forward_relu+0x1ea>
 800bba4:	2300      	movs	r3, #0
 800bba6:	685b      	ldr	r3, [r3, #4]
 800bba8:	deff      	udf	#255	; 0xff
 800bbaa:	bf00      	nop
 800bbac:	00000000 	.word	0x00000000

0800bbb0 <forward_sm>:
 800bbb0:	6982      	ldr	r2, [r0, #24]
 800bbb2:	8813      	ldrh	r3, [r2, #0]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d07c      	beq.n	800bcb2 <forward_sm+0x102>
 800bbb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbbc:	ed2d 8b04 	vpush	{d8-d9}
 800bbc0:	6852      	ldr	r2, [r2, #4]
 800bbc2:	6854      	ldr	r4, [r2, #4]
 800bbc4:	b085      	sub	sp, #20
 800bbc6:	b104      	cbz	r4, 800bbca <forward_sm+0x1a>
 800bbc8:	6824      	ldr	r4, [r4, #0]
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	d076      	beq.n	800bcbc <forward_sm+0x10c>
 800bbce:	6913      	ldr	r3, [r2, #16]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d076      	beq.n	800bcc2 <forward_sm+0x112>
 800bbd4:	681e      	ldr	r6, [r3, #0]
 800bbd6:	68a3      	ldr	r3, [r4, #8]
 800bbd8:	68e0      	ldr	r0, [r4, #12]
 800bbda:	68f2      	ldr	r2, [r6, #12]
 800bbdc:	6845      	ldr	r5, [r0, #4]
 800bbde:	6857      	ldr	r7, [r2, #4]
 800bbe0:	0a1b      	lsrs	r3, r3, #8
 800bbe2:	d068      	beq.n	800bcb6 <forward_sm+0x106>
 800bbe4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800bbe8:	2201      	movs	r2, #1
 800bbea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bbee:	4298      	cmp	r0, r3
 800bbf0:	fb01 f202 	mul.w	r2, r1, r2
 800bbf4:	d1f9      	bne.n	800bbea <forward_sm+0x3a>
 800bbf6:	ea4f 0982 	mov.w	r9, r2, lsl #2
 800bbfa:	69a2      	ldr	r2, [r4, #24]
 800bbfc:	69b3      	ldr	r3, [r6, #24]
 800bbfe:	6892      	ldr	r2, [r2, #8]
 800bc00:	f8d3 8008 	ldr.w	r8, [r3, #8]
 800bc04:	eb02 0309 	add.w	r3, r2, r9
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	9301      	str	r3, [sp, #4]
 800bc0c:	d24c      	bcs.n	800bca8 <forward_sm+0xf8>
 800bc0e:	00bb      	lsls	r3, r7, #2
 800bc10:	9303      	str	r3, [sp, #12]
 800bc12:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 800bc16:	00ab      	lsls	r3, r5, #2
 800bc18:	2d01      	cmp	r5, #1
 800bc1a:	ed92 8a00 	vldr	s16, [r2]
 800bc1e:	9302      	str	r3, [sp, #8]
 800bc20:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 800bc24:	463e      	mov	r6, r7
 800bc26:	d93c      	bls.n	800bca2 <forward_sm+0xf2>
 800bc28:	1d13      	adds	r3, r2, #4
 800bc2a:	ecf3 7a01 	vldmia	r3!, {s15}
 800bc2e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800bc32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc36:	bfb8      	it	lt
 800bc38:	eeb0 8a67 	vmovlt.f32	s16, s15
 800bc3c:	429e      	cmp	r6, r3
 800bc3e:	d1f4      	bne.n	800bc2a <forward_sm+0x7a>
 800bc40:	eddf 8a21 	vldr	s17, [pc, #132]	; 800bcc8 <forward_sm+0x118>
 800bc44:	4692      	mov	sl, r2
 800bc46:	46c3      	mov	fp, r8
 800bc48:	46c1      	mov	r9, r8
 800bc4a:	2400      	movs	r4, #0
 800bc4c:	ecba 0a01 	vldmia	sl!, {s0}
 800bc50:	ee30 0a48 	vsub.f32	s0, s0, s16
 800bc54:	f003 faf0 	bl	800f238 <expf>
 800bc58:	3401      	adds	r4, #1
 800bc5a:	42a5      	cmp	r5, r4
 800bc5c:	ee78 8a80 	vadd.f32	s17, s17, s0
 800bc60:	eca9 0a01 	vstmia	r9!, {s0}
 800bc64:	d8f2      	bhi.n	800bc4c <forward_sm+0x9c>
 800bc66:	eef5 8a40 	vcmp.f32	s17, #0.0
 800bc6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc6e:	d00b      	beq.n	800bc88 <forward_sm+0xd8>
 800bc70:	ee89 7a28 	vdiv.f32	s14, s18, s17
 800bc74:	2300      	movs	r3, #0
 800bc76:	3301      	adds	r3, #1
 800bc78:	429d      	cmp	r5, r3
 800bc7a:	eddb 7a00 	vldr	s15, [fp]
 800bc7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc82:	eceb 7a01 	vstmia	fp!, {s15}
 800bc86:	d8f6      	bhi.n	800bc76 <forward_sm+0xc6>
 800bc88:	9b03      	ldr	r3, [sp, #12]
 800bc8a:	9901      	ldr	r1, [sp, #4]
 800bc8c:	4498      	add	r8, r3
 800bc8e:	9b02      	ldr	r3, [sp, #8]
 800bc90:	42b9      	cmp	r1, r7
 800bc92:	463a      	mov	r2, r7
 800bc94:	441e      	add	r6, r3
 800bc96:	d907      	bls.n	800bca8 <forward_sm+0xf8>
 800bc98:	2d01      	cmp	r5, #1
 800bc9a:	ed92 8a00 	vldr	s16, [r2]
 800bc9e:	441f      	add	r7, r3
 800bca0:	d8c2      	bhi.n	800bc28 <forward_sm+0x78>
 800bca2:	2d00      	cmp	r5, #0
 800bca4:	d0f0      	beq.n	800bc88 <forward_sm+0xd8>
 800bca6:	e7cb      	b.n	800bc40 <forward_sm+0x90>
 800bca8:	b005      	add	sp, #20
 800bcaa:	ecbd 8b04 	vpop	{d8-d9}
 800bcae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	deff      	udf	#255	; 0xff
 800bcb6:	f04f 0904 	mov.w	r9, #4
 800bcba:	e79e      	b.n	800bbfa <forward_sm+0x4a>
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	685b      	ldr	r3, [r3, #4]
 800bcc0:	deff      	udf	#255	; 0xff
 800bcc2:	68db      	ldr	r3, [r3, #12]
 800bcc4:	deff      	udf	#255	; 0xff
 800bcc6:	bf00      	nop
 800bcc8:	00000000 	.word	0x00000000

0800bccc <ai_conv2d_kernel_simple_opt_f32.constprop.0>:
 800bccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcd0:	b08d      	sub	sp, #52	; 0x34
 800bcd2:	9003      	str	r0, [sp, #12]
 800bcd4:	9207      	str	r2, [sp, #28]
 800bcd6:	9308      	str	r3, [sp, #32]
 800bcd8:	461a      	mov	r2, r3
 800bcda:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800bcde:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800bce0:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800bce2:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 800bce6:	910b      	str	r1, [sp, #44]	; 0x2c
 800bce8:	fb00 f003 	mul.w	r0, r0, r3
 800bcec:	9004      	str	r0, [sp, #16]
 800bcee:	f8bd 0074 	ldrh.w	r0, [sp, #116]	; 0x74
 800bcf2:	9009      	str	r0, [sp, #36]	; 0x24
 800bcf4:	2d00      	cmp	r5, #0
 800bcf6:	f000 80ef 	beq.w	800bed8 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x20c>
 800bcfa:	fb00 f302 	mul.w	r3, r0, r2
 800bcfe:	009b      	lsls	r3, r3, #2
 800bd00:	9306      	str	r3, [sp, #24]
 800bd02:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800bd04:	fb03 f302 	mul.w	r3, r3, r2
 800bd08:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800bd0c:	9301      	str	r3, [sp, #4]
 800bd0e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800bd10:	425b      	negs	r3, r3
 800bd12:	9300      	str	r3, [sp, #0]
 800bd14:	2300      	movs	r3, #0
 800bd16:	00a4      	lsls	r4, r4, #2
 800bd18:	9302      	str	r3, [sp, #8]
 800bd1a:	0093      	lsls	r3, r2, #2
 800bd1c:	9405      	str	r4, [sp, #20]
 800bd1e:	930a      	str	r3, [sp, #40]	; 0x28
 800bd20:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	f2c0 80db 	blt.w	800bede <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x212>
 800bd28:	9e01      	ldr	r6, [sp, #4]
 800bd2a:	9d04      	ldr	r5, [sp, #16]
 800bd2c:	2000      	movs	r0, #0
 800bd2e:	9b07      	ldr	r3, [sp, #28]
 800bd30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd32:	9900      	ldr	r1, [sp, #0]
 800bd34:	fb05 3502 	mla	r5, r5, r2, r3
 800bd38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd3a:	440b      	add	r3, r1
 800bd3c:	9919      	ldr	r1, [sp, #100]	; 0x64
 800bd3e:	428b      	cmp	r3, r1
 800bd40:	bf94      	ite	ls
 800bd42:	ebc0 0003 	rsbls	r0, r0, r3
 800bd46:	ebc0 0001 	rsbhi	r0, r0, r1
 800bd4a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd4c:	eba3 0a00 	sub.w	sl, r3, r0
 800bd50:	9b08      	ldr	r3, [sp, #32]
 800bd52:	f1bb 0f00 	cmp.w	fp, #0
 800bd56:	eba1 0900 	sub.w	r9, r1, r0
 800bd5a:	eeb0 7a40 	vmov.f32	s14, s0
 800bd5e:	fb03 f000 	mul.w	r0, r3, r0
 800bd62:	f340 80a1 	ble.w	800bea8 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1dc>
 800bd66:	f020 040f 	bic.w	r4, r0, #15
 800bd6a:	f104 38ff 	add.w	r8, r4, #4294967295
 800bd6e:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800bd72:	f108 0801 	add.w	r8, r8, #1
 800bd76:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800bd7a:	fb02 fa0a 	mul.w	sl, r2, sl
 800bd7e:	fb02 f909 	mul.w	r9, r2, r9
 800bd82:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800bd86:	f04f 0c00 	mov.w	ip, #0
 800bd8a:	2c00      	cmp	r4, #0
 800bd8c:	bfd8      	it	le
 800bd8e:	2700      	movle	r7, #0
 800bd90:	dd70      	ble.n	800be74 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1a8>
 800bd92:	f106 0240 	add.w	r2, r6, #64	; 0x40
 800bd96:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800bd9a:	2100      	movs	r1, #0
 800bd9c:	ed53 5a0f 	vldr	s11, [r3, #-60]	; 0xffffffc4
 800bda0:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 800bda4:	ed12 6a10 	vldr	s12, [r2, #-64]	; 0xffffffc0
 800bda8:	ed53 6a10 	vldr	s13, [r3, #-64]	; 0xffffffc0
 800bdac:	ed52 4a0d 	vldr	s9, [r2, #-52]	; 0xffffffcc
 800bdb0:	ed12 5a0c 	vldr	s10, [r2, #-48]	; 0xffffffd0
 800bdb4:	ed12 3a0a 	vldr	s6, [r2, #-40]	; 0xffffffd8
 800bdb8:	ed53 3a0a 	vldr	s7, [r3, #-40]	; 0xffffffd8
 800bdbc:	ed12 4a09 	vldr	s8, [r2, #-36]	; 0xffffffdc
 800bdc0:	ed12 1a06 	vldr	s2, [r2, #-24]	; 0xffffffe8
 800bdc4:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 800bdc8:	ed12 2a05 	vldr	s4, [r2, #-20]	; 0xffffffec
 800bdcc:	ed53 2a05 	vldr	s5, [r3, #-20]	; 0xffffffec
 800bdd0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800bdd4:	ed52 5a0e 	vldr	s11, [r2, #-56]	; 0xffffffc8
 800bdd8:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bddc:	3110      	adds	r1, #16
 800bdde:	42a1      	cmp	r1, r4
 800bde0:	ed13 6a0e 	vldr	s12, [r3, #-56]	; 0xffffffc8
 800bde4:	ed53 6a0d 	vldr	s13, [r3, #-52]	; 0xffffffcc
 800bde8:	eee5 7a86 	vfma.f32	s15, s11, s12
 800bdec:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800bdf0:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800bdf4:	ed53 5a1c 	vldr	s11, [r3, #-112]	; 0xffffff90
 800bdf8:	ed12 6a1b 	vldr	s12, [r2, #-108]	; 0xffffff94
 800bdfc:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800be00:	ed53 6a1b 	vldr	s13, [r3, #-108]	; 0xffffff94
 800be04:	ed53 4a19 	vldr	s9, [r3, #-100]	; 0xffffff9c
 800be08:	eee5 7a25 	vfma.f32	s15, s10, s11
 800be0c:	ed12 5a18 	vldr	s10, [r2, #-96]	; 0xffffffa0
 800be10:	ed53 5a18 	vldr	s11, [r3, #-96]	; 0xffffffa0
 800be14:	eee6 7a26 	vfma.f32	s15, s12, s13
 800be18:	ed12 6a17 	vldr	s12, [r2, #-92]	; 0xffffffa4
 800be1c:	ed53 6a17 	vldr	s13, [r3, #-92]	; 0xffffffa4
 800be20:	eee3 7a23 	vfma.f32	s15, s6, s7
 800be24:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 800be28:	ed53 3a14 	vldr	s7, [r3, #-80]	; 0xffffffb0
 800be2c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800be30:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 800be34:	ed53 4a13 	vldr	s9, [r3, #-76]	; 0xffffffb4
 800be38:	eee5 7a25 	vfma.f32	s15, s10, s11
 800be3c:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 800be40:	ed53 5a12 	vldr	s11, [r3, #-72]	; 0xffffffb8
 800be44:	eee6 7a26 	vfma.f32	s15, s12, s13
 800be48:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 800be4c:	ed53 6a11 	vldr	s13, [r3, #-68]	; 0xffffffbc
 800be50:	eee1 7a21 	vfma.f32	s15, s2, s3
 800be54:	eee2 7a22 	vfma.f32	s15, s4, s5
 800be58:	eee3 7a23 	vfma.f32	s15, s6, s7
 800be5c:	eee4 7a24 	vfma.f32	s15, s8, s9
 800be60:	eee5 7a25 	vfma.f32	s15, s10, s11
 800be64:	eee6 7a26 	vfma.f32	s15, s12, s13
 800be68:	ee37 7a27 	vadd.f32	s14, s14, s15
 800be6c:	db96      	blt.n	800bd9c <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xd0>
 800be6e:	4476      	add	r6, lr
 800be70:	4475      	add	r5, lr
 800be72:	4647      	mov	r7, r8
 800be74:	42b8      	cmp	r0, r7
 800be76:	dd10      	ble.n	800be9a <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1ce>
 800be78:	463b      	mov	r3, r7
 800be7a:	4631      	mov	r1, r6
 800be7c:	462a      	mov	r2, r5
 800be7e:	ecf2 6a01 	vldmia	r2!, {s13}
 800be82:	ecf1 7a01 	vldmia	r1!, {s15}
 800be86:	3301      	adds	r3, #1
 800be88:	4298      	cmp	r0, r3
 800be8a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800be8e:	d1f6      	bne.n	800be7e <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1b2>
 800be90:	1bc7      	subs	r7, r0, r7
 800be92:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 800be96:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 800be9a:	f10c 0c01 	add.w	ip, ip, #1
 800be9e:	45dc      	cmp	ip, fp
 800bea0:	4456      	add	r6, sl
 800bea2:	444d      	add	r5, r9
 800bea4:	f47f af71 	bne.w	800bd8a <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xbe>
 800bea8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800beaa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800beac:	9a03      	ldr	r2, [sp, #12]
 800beae:	9b02      	ldr	r3, [sp, #8]
 800beb0:	ed82 7a00 	vstr	s14, [r2]
 800beb4:	4401      	add	r1, r0
 800beb6:	911c      	str	r1, [sp, #112]	; 0x70
 800beb8:	9905      	ldr	r1, [sp, #20]
 800beba:	440a      	add	r2, r1
 800bebc:	9203      	str	r2, [sp, #12]
 800bebe:	9a00      	ldr	r2, [sp, #0]
 800bec0:	9906      	ldr	r1, [sp, #24]
 800bec2:	1a12      	subs	r2, r2, r0
 800bec4:	9200      	str	r2, [sp, #0]
 800bec6:	9a01      	ldr	r2, [sp, #4]
 800bec8:	440a      	add	r2, r1
 800beca:	9201      	str	r2, [sp, #4]
 800becc:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bece:	3301      	adds	r3, #1
 800bed0:	4293      	cmp	r3, r2
 800bed2:	9302      	str	r3, [sp, #8]
 800bed4:	f47f af24 	bne.w	800bd20 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x54>
 800bed8:	b00d      	add	sp, #52	; 0x34
 800beda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bede:	9a00      	ldr	r2, [sp, #0]
 800bee0:	9b04      	ldr	r3, [sp, #16]
 800bee2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800bee4:	4610      	mov	r0, r2
 800bee6:	189d      	adds	r5, r3, r2
 800bee8:	e721      	b.n	800bd2e <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x62>
 800beea:	bf00      	nop

0800beec <forward_lite_conv2d_if32of32wf32>:
 800beec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bef0:	ed2d 8b02 	vpush	{d8}
 800bef4:	b09f      	sub	sp, #124	; 0x7c
 800bef6:	af08      	add	r7, sp, #32
 800bef8:	461c      	mov	r4, r3
 800befa:	62f9      	str	r1, [r7, #44]	; 0x2c
 800befc:	63fc      	str	r4, [r7, #60]	; 0x3c
 800befe:	f8b7 10ac 	ldrh.w	r1, [r7, #172]	; 0xac
 800bf02:	f8b7 40b0 	ldrh.w	r4, [r7, #176]	; 0xb0
 800bf06:	64fc      	str	r4, [r7, #76]	; 0x4c
 800bf08:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
 800bf0c:	f8b7 50b4 	ldrh.w	r5, [r7, #180]	; 0xb4
 800bf10:	6078      	str	r0, [r7, #4]
 800bf12:	424e      	negs	r6, r1
 800bf14:	4686      	mov	lr, r0
 800bf16:	4694      	mov	ip, r2
 800bf18:	613a      	str	r2, [r7, #16]
 800bf1a:	e9d7 3a22 	ldrd	r3, sl, [r7, #136]	; 0x88
 800bf1e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800bf22:	f8b7 00a8 	ldrh.w	r0, [r7, #168]	; 0xa8
 800bf26:	617d      	str	r5, [r7, #20]
 800bf28:	633e      	str	r6, [r7, #48]	; 0x30
 800bf2a:	2c00      	cmp	r4, #0
 800bf2c:	f000 8092 	beq.w	800c054 <forward_lite_conv2d_if32of32wf32+0x168>
 800bf30:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 800bf34:	6379      	str	r1, [r7, #52]	; 0x34
 800bf36:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bf3a:	eddf 0a9c 	vldr	s1, [pc, #624]	; 800c1ac <forward_lite_conv2d_if32of32wf32+0x2c0>
 800bf3e:	fb04 f202 	mul.w	r2, r4, r2
 800bf42:	fb03 f402 	mul.w	r4, r3, r2
 800bf46:	fb03 f201 	mul.w	r2, r3, r1
 800bf4a:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800bf4e:	63bc      	str	r4, [r7, #56]	; 0x38
 800bf50:	fb01 f10a 	mul.w	r1, r1, sl
 800bf54:	0089      	lsls	r1, r1, #2
 800bf56:	61b9      	str	r1, [r7, #24]
 800bf58:	fb05 f102 	mul.w	r1, r5, r2
 800bf5c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bf60:	fb06 f202 	mul.w	r2, r6, r2
 800bf64:	0089      	lsls	r1, r1, #2
 800bf66:	61f9      	str	r1, [r7, #28]
 800bf68:	eb0e 0182 	add.w	r1, lr, r2, lsl #2
 800bf6c:	f10b 0207 	add.w	r2, fp, #7
 800bf70:	62b9      	str	r1, [r7, #40]	; 0x28
 800bf72:	f022 0107 	bic.w	r1, r2, #7
 800bf76:	eb0c 0284 	add.w	r2, ip, r4, lsl #2
 800bf7a:	4240      	negs	r0, r0
 800bf7c:	60f9      	str	r1, [r7, #12]
 800bf7e:	60ba      	str	r2, [r7, #8]
 800bf80:	f10c 4178 	add.w	r1, ip, #4160749568	; 0xf8000000
 800bf84:	2200      	movs	r2, #0
 800bf86:	4655      	mov	r5, sl
 800bf88:	6538      	str	r0, [r7, #80]	; 0x50
 800bf8a:	6239      	str	r1, [r7, #32]
 800bf8c:	627a      	str	r2, [r7, #36]	; 0x24
 800bf8e:	46da      	mov	sl, fp
 800bf90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bf92:	2a00      	cmp	r2, #0
 800bf94:	f2c0 80d7 	blt.w	800c146 <forward_lite_conv2d_if32of32wf32+0x25a>
 800bf98:	2200      	movs	r2, #0
 800bf9a:	f8d7 b028 	ldr.w	fp, [r7, #40]	; 0x28
 800bf9e:	657a      	str	r2, [r7, #84]	; 0x54
 800bfa0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bfa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bfa6:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800bfaa:	440a      	add	r2, r1
 800bfac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bfae:	4282      	cmp	r2, r0
 800bfb0:	bf94      	ite	ls
 800bfb2:	ebc1 0102 	rsbls	r1, r1, r2
 800bfb6:	ebc1 0100 	rsbhi	r1, r1, r0
 800bfba:	6a3a      	ldr	r2, [r7, #32]
 800bfbc:	6439      	str	r1, [r7, #64]	; 0x40
 800bfbe:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 800bfc2:	d24d      	bcs.n	800c060 <forward_lite_conv2d_if32of32wf32+0x174>
 800bfc4:	b385      	cbz	r5, 800c028 <forward_lite_conv2d_if32of32wf32+0x13c>
 800bfc6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bfc8:	2a00      	cmp	r2, #0
 800bfca:	f000 80c1 	beq.w	800c150 <forward_lite_conv2d_if32of32wf32+0x264>
 800bfce:	4659      	mov	r1, fp
 800bfd0:	f8d7 802c 	ldr.w	r8, [r7, #44]	; 0x2c
 800bfd4:	693e      	ldr	r6, [r7, #16]
 800bfd6:	46d3      	mov	fp, sl
 800bfd8:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 800bfdc:	4691      	mov	r9, r2
 800bfde:	2400      	movs	r4, #0
 800bfe0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bfe2:	ecb9 0a01 	vldmia	r9!, {s0}
 800bfe6:	9207      	str	r2, [sp, #28]
 800bfe8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bfea:	e9cd a205 	strd	sl, r2, [sp, #20]
 800bfee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bff0:	9204      	str	r2, [sp, #16]
 800bff2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800bff6:	9203      	str	r2, [sp, #12]
 800bff8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800bffc:	9202      	str	r2, [sp, #8]
 800bffe:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800c002:	4640      	mov	r0, r8
 800c004:	e9cd 5200 	strd	r5, r2, [sp]
 800c008:	3401      	adds	r4, #1
 800c00a:	4632      	mov	r2, r6
 800c00c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c010:	64b9      	str	r1, [r7, #72]	; 0x48
 800c012:	f7ff fe5b 	bl	800bccc <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800c016:	42a5      	cmp	r5, r4
 800c018:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c01a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c01e:	445e      	add	r6, fp
 800c020:	f108 0804 	add.w	r8, r8, #4
 800c024:	d1dc      	bne.n	800bfe0 <forward_lite_conv2d_if32of32wf32+0xf4>
 800c026:	46da      	mov	sl, fp
 800c028:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c02a:	69b8      	ldr	r0, [r7, #24]
 800c02c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c02e:	4401      	add	r1, r0
 800c030:	62f9      	str	r1, [r7, #44]	; 0x2c
 800c032:	6978      	ldr	r0, [r7, #20]
 800c034:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c036:	4401      	add	r1, r0
 800c038:	6339      	str	r1, [r7, #48]	; 0x30
 800c03a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800c03c:	1a09      	subs	r1, r1, r0
 800c03e:	6379      	str	r1, [r7, #52]	; 0x34
 800c040:	69f8      	ldr	r0, [r7, #28]
 800c042:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c044:	4401      	add	r1, r0
 800c046:	62b9      	str	r1, [r7, #40]	; 0x28
 800c048:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 800c04c:	3201      	adds	r2, #1
 800c04e:	4291      	cmp	r1, r2
 800c050:	627a      	str	r2, [r7, #36]	; 0x24
 800c052:	d19d      	bne.n	800bf90 <forward_lite_conv2d_if32of32wf32+0xa4>
 800c054:	375c      	adds	r7, #92	; 0x5c
 800c056:	46bd      	mov	sp, r7
 800c058:	ecbd 8b02 	vpop	{d8}
 800c05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c060:	466a      	mov	r2, sp
 800c062:	ee08 2a10 	vmov	s16, r2
 800c066:	68fa      	ldr	r2, [r7, #12]
 800c068:	ebad 0d02 	sub.w	sp, sp, r2
 800c06c:	aa08      	add	r2, sp, #32
 800c06e:	2d00      	cmp	r5, #0
 800c070:	d03d      	beq.n	800c0ee <forward_lite_conv2d_if32of32wf32+0x202>
 800c072:	6938      	ldr	r0, [r7, #16]
 800c074:	68bc      	ldr	r4, [r7, #8]
 800c076:	f8d7 902c 	ldr.w	r9, [r7, #44]	; 0x2c
 800c07a:	6bfe      	ldr	r6, [r7, #60]	; 0x3c
 800c07c:	4659      	mov	r1, fp
 800c07e:	f04f 0800 	mov.w	r8, #0
 800c082:	46ab      	mov	fp, r5
 800c084:	4605      	mov	r5, r0
 800c086:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c088:	b138      	cbz	r0, 800c09a <forward_lite_conv2d_if32of32wf32+0x1ae>
 800c08a:	4628      	mov	r0, r5
 800c08c:	4694      	mov	ip, r2
 800c08e:	f850 eb04 	ldr.w	lr, [r0], #4
 800c092:	f84c eb04 	str.w	lr, [ip], #4
 800c096:	42a0      	cmp	r0, r4
 800c098:	d1f9      	bne.n	800c08e <forward_lite_conv2d_if32of32wf32+0x1a2>
 800c09a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800c09c:	b358      	cbz	r0, 800c0f6 <forward_lite_conv2d_if32of32wf32+0x20a>
 800c09e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800c0a0:	ecb6 0a01 	vldmia	r6!, {s0}
 800c0a4:	9007      	str	r0, [sp, #28]
 800c0a6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800c0a8:	9006      	str	r0, [sp, #24]
 800c0aa:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800c0ac:	9005      	str	r0, [sp, #20]
 800c0ae:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c0b0:	9004      	str	r0, [sp, #16]
 800c0b2:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800c0b6:	9003      	str	r0, [sp, #12]
 800c0b8:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800c0bc:	9002      	str	r0, [sp, #8]
 800c0be:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800c0c2:	f108 0801 	add.w	r8, r8, #1
 800c0c6:	e9cd b000 	strd	fp, r0, [sp]
 800c0ca:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 800c0ce:	4648      	mov	r0, r9
 800c0d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c0d4:	f7ff fdfa 	bl	800bccc <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800c0d8:	45d8      	cmp	r8, fp
 800c0da:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 800c0de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c0e2:	4455      	add	r5, sl
 800c0e4:	4454      	add	r4, sl
 800c0e6:	f109 0904 	add.w	r9, r9, #4
 800c0ea:	d1cc      	bne.n	800c086 <forward_lite_conv2d_if32of32wf32+0x19a>
 800c0ec:	465d      	mov	r5, fp
 800c0ee:	ee18 2a10 	vmov	r2, s16
 800c0f2:	4695      	mov	sp, r2
 800c0f4:	e798      	b.n	800c028 <forward_lite_conv2d_if32of32wf32+0x13c>
 800c0f6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800c0f8:	9007      	str	r0, [sp, #28]
 800c0fa:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800c0fc:	9006      	str	r0, [sp, #24]
 800c0fe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800c100:	9005      	str	r0, [sp, #20]
 800c102:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c104:	9004      	str	r0, [sp, #16]
 800c106:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 800c10a:	9003      	str	r0, [sp, #12]
 800c10c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800c110:	9002      	str	r0, [sp, #8]
 800c112:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800c116:	eeb0 0a60 	vmov.f32	s0, s1
 800c11a:	e9cd b000 	strd	fp, r0, [sp]
 800c11e:	f108 0801 	add.w	r8, r8, #1
 800c122:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 800c126:	4648      	mov	r0, r9
 800c128:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c12c:	f7ff fdce 	bl	800bccc <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800c130:	45c3      	cmp	fp, r8
 800c132:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 800c136:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c13a:	4455      	add	r5, sl
 800c13c:	4454      	add	r4, sl
 800c13e:	f109 0904 	add.w	r9, r9, #4
 800c142:	d1a0      	bne.n	800c086 <forward_lite_conv2d_if32of32wf32+0x19a>
 800c144:	e7d2      	b.n	800c0ec <forward_lite_conv2d_if32of32wf32+0x200>
 800c146:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c148:	f8d7 b004 	ldr.w	fp, [r7, #4]
 800c14c:	657a      	str	r2, [r7, #84]	; 0x54
 800c14e:	e727      	b.n	800bfa0 <forward_lite_conv2d_if32of32wf32+0xb4>
 800c150:	4659      	mov	r1, fp
 800c152:	f8d7 802c 	ldr.w	r8, [r7, #44]	; 0x2c
 800c156:	693e      	ldr	r6, [r7, #16]
 800c158:	f8d7 9054 	ldr.w	r9, [r7, #84]	; 0x54
 800c15c:	46d3      	mov	fp, sl
 800c15e:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 800c162:	4614      	mov	r4, r2
 800c164:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c166:	9207      	str	r2, [sp, #28]
 800c168:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c16a:	f8cd 9010 	str.w	r9, [sp, #16]
 800c16e:	e9cd a205 	strd	sl, r2, [sp, #20]
 800c172:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800c176:	9203      	str	r2, [sp, #12]
 800c178:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800c17c:	9202      	str	r2, [sp, #8]
 800c17e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800c182:	4640      	mov	r0, r8
 800c184:	e9cd 5200 	strd	r5, r2, [sp]
 800c188:	eeb0 0a60 	vmov.f32	s0, s1
 800c18c:	4632      	mov	r2, r6
 800c18e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c192:	6579      	str	r1, [r7, #84]	; 0x54
 800c194:	3401      	adds	r4, #1
 800c196:	f7ff fd99 	bl	800bccc <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 800c19a:	42a5      	cmp	r5, r4
 800c19c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c19e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c1a2:	445e      	add	r6, fp
 800c1a4:	f108 0804 	add.w	r8, r8, #4
 800c1a8:	d1dc      	bne.n	800c164 <forward_lite_conv2d_if32of32wf32+0x278>
 800c1aa:	e73c      	b.n	800c026 <forward_lite_conv2d_if32of32wf32+0x13a>
 800c1ac:	00000000 	.word	0x00000000

0800c1b0 <forward_lite_dense_if32of32wf32>:
 800c1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1b4:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	; 0x24
 800c1b8:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 800c1bc:	4287      	cmp	r7, r0
 800c1be:	f240 8106 	bls.w	800c3ce <forward_lite_dense_if32of32wf32+0x21e>
 800c1c2:	f1a6 0810 	sub.w	r8, r6, #16
 800c1c6:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800c1ca:	f108 0801 	add.w	r8, r8, #1
 800c1ce:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800c1d2:	ea4f 0986 	mov.w	r9, r6, lsl #2
 800c1d6:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 800c1da:	4605      	mov	r5, r0
 800c1dc:	f006 0a0f 	and.w	sl, r6, #15
 800c1e0:	2e0f      	cmp	r6, #15
 800c1e2:	ed9f 7a84 	vldr	s14, [pc, #528]	; 800c3f4 <forward_lite_dense_if32of32wf32+0x244>
 800c1e6:	f240 8101 	bls.w	800c3ec <forward_lite_dense_if32of32wf32+0x23c>
 800c1ea:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 800c1ee:	f102 0440 	add.w	r4, r2, #64	; 0x40
 800c1f2:	46b6      	mov	lr, r6
 800c1f4:	ed54 5a0f 	vldr	s11, [r4, #-60]	; 0xffffffc4
 800c1f8:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 800c1fc:	ed1c 6a10 	vldr	s12, [ip, #-64]	; 0xffffffc0
 800c200:	ed54 6a10 	vldr	s13, [r4, #-64]	; 0xffffffc0
 800c204:	ed5c 4a0d 	vldr	s9, [ip, #-52]	; 0xffffffcc
 800c208:	ed1c 5a0c 	vldr	s10, [ip, #-48]	; 0xffffffd0
 800c20c:	ed1c 3a0a 	vldr	s6, [ip, #-40]	; 0xffffffd8
 800c210:	ed54 3a0a 	vldr	s7, [r4, #-40]	; 0xffffffd8
 800c214:	ed1c 4a09 	vldr	s8, [ip, #-36]	; 0xffffffdc
 800c218:	ed1c 1a06 	vldr	s2, [ip, #-24]	; 0xffffffe8
 800c21c:	ed54 1a06 	vldr	s3, [r4, #-24]	; 0xffffffe8
 800c220:	ed1c 2a05 	vldr	s4, [ip, #-20]	; 0xffffffec
 800c224:	ed54 2a05 	vldr	s5, [r4, #-20]	; 0xffffffec
 800c228:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c22c:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
 800c230:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c234:	f1ae 0e10 	sub.w	lr, lr, #16
 800c238:	f1be 0f0f 	cmp.w	lr, #15
 800c23c:	ed14 6a0e 	vldr	s12, [r4, #-56]	; 0xffffffc8
 800c240:	ed54 6a0d 	vldr	s13, [r4, #-52]	; 0xffffffcc
 800c244:	eee5 7a86 	vfma.f32	s15, s11, s12
 800c248:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 800c24c:	f104 0440 	add.w	r4, r4, #64	; 0x40
 800c250:	ed54 5a1c 	vldr	s11, [r4, #-112]	; 0xffffff90
 800c254:	ed1c 6a1b 	vldr	s12, [ip, #-108]	; 0xffffff94
 800c258:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800c25c:	ed54 6a1b 	vldr	s13, [r4, #-108]	; 0xffffff94
 800c260:	ed54 4a19 	vldr	s9, [r4, #-100]	; 0xffffff9c
 800c264:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c268:	ed1c 5a18 	vldr	s10, [ip, #-96]	; 0xffffffa0
 800c26c:	ed54 5a18 	vldr	s11, [r4, #-96]	; 0xffffffa0
 800c270:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c274:	ed1c 6a17 	vldr	s12, [ip, #-92]	; 0xffffffa4
 800c278:	ed54 6a17 	vldr	s13, [r4, #-92]	; 0xffffffa4
 800c27c:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c280:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
 800c284:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
 800c288:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c28c:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
 800c290:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
 800c294:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c298:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
 800c29c:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
 800c2a0:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c2a4:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
 800c2a8:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
 800c2ac:	eee1 7a21 	vfma.f32	s15, s2, s3
 800c2b0:	eee2 7a22 	vfma.f32	s15, s4, s5
 800c2b4:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c2b8:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c2bc:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c2c0:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c2c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c2c8:	d894      	bhi.n	800c1f4 <forward_lite_dense_if32of32wf32+0x44>
 800c2ca:	eb02 0e0b 	add.w	lr, r2, fp
 800c2ce:	4654      	mov	r4, sl
 800c2d0:	46c4      	mov	ip, r8
 800c2d2:	2c00      	cmp	r4, #0
 800c2d4:	d075      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c2d6:	eddc 6a00 	vldr	s13, [ip]
 800c2da:	edde 7a00 	vldr	s15, [lr]
 800c2de:	2c01      	cmp	r4, #1
 800c2e0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c2e4:	d06d      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c2e6:	eddc 6a01 	vldr	s13, [ip, #4]
 800c2ea:	edde 7a01 	vldr	s15, [lr, #4]
 800c2ee:	2c02      	cmp	r4, #2
 800c2f0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c2f4:	d065      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c2f6:	eddc 6a02 	vldr	s13, [ip, #8]
 800c2fa:	edde 7a02 	vldr	s15, [lr, #8]
 800c2fe:	2c03      	cmp	r4, #3
 800c300:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c304:	d05d      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c306:	eddc 6a03 	vldr	s13, [ip, #12]
 800c30a:	edde 7a03 	vldr	s15, [lr, #12]
 800c30e:	2c04      	cmp	r4, #4
 800c310:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c314:	d055      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c316:	eddc 6a04 	vldr	s13, [ip, #16]
 800c31a:	edde 7a04 	vldr	s15, [lr, #16]
 800c31e:	2c05      	cmp	r4, #5
 800c320:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c324:	d04d      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c326:	eddc 6a05 	vldr	s13, [ip, #20]
 800c32a:	edde 7a05 	vldr	s15, [lr, #20]
 800c32e:	2c06      	cmp	r4, #6
 800c330:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c334:	d045      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c336:	eddc 6a06 	vldr	s13, [ip, #24]
 800c33a:	edde 7a06 	vldr	s15, [lr, #24]
 800c33e:	2c07      	cmp	r4, #7
 800c340:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c344:	d03d      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c346:	eddc 6a07 	vldr	s13, [ip, #28]
 800c34a:	edde 7a07 	vldr	s15, [lr, #28]
 800c34e:	2c08      	cmp	r4, #8
 800c350:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c354:	d035      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c356:	eddc 6a08 	vldr	s13, [ip, #32]
 800c35a:	edde 7a08 	vldr	s15, [lr, #32]
 800c35e:	2c09      	cmp	r4, #9
 800c360:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c364:	d02d      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c366:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 800c36a:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 800c36e:	2c0a      	cmp	r4, #10
 800c370:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c374:	d025      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c376:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 800c37a:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 800c37e:	2c0b      	cmp	r4, #11
 800c380:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c384:	d01d      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c386:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 800c38a:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 800c38e:	2c0c      	cmp	r4, #12
 800c390:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c394:	d015      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c396:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 800c39a:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 800c39e:	3c0d      	subs	r4, #13
 800c3a0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c3a4:	d00d      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c3a6:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 800c3aa:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 800c3ae:	2c01      	cmp	r4, #1
 800c3b0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c3b4:	d005      	beq.n	800c3c2 <forward_lite_dense_if32of32wf32+0x212>
 800c3b6:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 800c3ba:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 800c3be:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c3c2:	444a      	add	r2, r9
 800c3c4:	eca5 7a01 	vstmia	r5!, {s14}
 800c3c8:	42af      	cmp	r7, r5
 800c3ca:	f63f af09 	bhi.w	800c1e0 <forward_lite_dense_if32of32wf32+0x30>
 800c3ce:	b15b      	cbz	r3, 800c3e8 <forward_lite_dense_if32of32wf32+0x238>
 800c3d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c3d2:	b14a      	cbz	r2, 800c3e8 <forward_lite_dense_if32of32wf32+0x238>
 800c3d4:	edd0 7a00 	vldr	s15, [r0]
 800c3d8:	ecb3 7a01 	vldmia	r3!, {s14}
 800c3dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c3e0:	ece0 7a01 	vstmia	r0!, {s15}
 800c3e4:	4287      	cmp	r7, r0
 800c3e6:	d1f5      	bne.n	800c3d4 <forward_lite_dense_if32of32wf32+0x224>
 800c3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ec:	4634      	mov	r4, r6
 800c3ee:	4696      	mov	lr, r2
 800c3f0:	468c      	mov	ip, r1
 800c3f2:	e76e      	b.n	800c2d2 <forward_lite_dense_if32of32wf32+0x122>
 800c3f4:	00000000 	.word	0x00000000

0800c3f8 <st_int8_copy>:
 800c3f8:	4288      	cmp	r0, r1
 800c3fa:	d057      	beq.n	800c4ac <st_int8_copy+0xb4>
 800c3fc:	2a00      	cmp	r2, #0
 800c3fe:	d055      	beq.n	800c4ac <st_int8_copy+0xb4>
 800c400:	4288      	cmp	r0, r1
 800c402:	d354      	bcc.n	800c4ae <st_int8_copy+0xb6>
 800c404:	078b      	lsls	r3, r1, #30
 800c406:	d102      	bne.n	800c40e <st_int8_copy+0x16>
 800c408:	e009      	b.n	800c41e <st_int8_copy+0x26>
 800c40a:	2a00      	cmp	r2, #0
 800c40c:	d05c      	beq.n	800c4c8 <st_int8_copy+0xd0>
 800c40e:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800c412:	f801 3b01 	strb.w	r3, [r1], #1
 800c416:	078b      	lsls	r3, r1, #30
 800c418:	f102 32ff 	add.w	r2, r2, #4294967295
 800c41c:	d1f5      	bne.n	800c40a <st_int8_copy+0x12>
 800c41e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c422:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 800c426:	d069      	beq.n	800c4fc <st_int8_copy+0x104>
 800c428:	ea41 0300 	orr.w	r3, r1, r0
 800c42c:	075b      	lsls	r3, r3, #29
 800c42e:	d14c      	bne.n	800c4ca <st_int8_copy+0xd2>
 800c430:	f10e 33ff 	add.w	r3, lr, #4294967295
 800c434:	2b01      	cmp	r3, #1
 800c436:	d948      	bls.n	800c4ca <st_int8_copy+0xd2>
 800c438:	f100 0310 	add.w	r3, r0, #16
 800c43c:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800c440:	f101 0c10 	add.w	ip, r1, #16
 800c444:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 800c448:	ed13 6b04 	vldr	d6, [r3, #-16]
 800c44c:	ed13 7b02 	vldr	d7, [r3, #-8]
 800c450:	3310      	adds	r3, #16
 800c452:	4573      	cmp	r3, lr
 800c454:	ed0c 6b04 	vstr	d6, [ip, #-16]
 800c458:	ed0c 7b02 	vstr	d7, [ip, #-8]
 800c45c:	f10c 0c10 	add.w	ip, ip, #16
 800c460:	d1f2      	bne.n	800c448 <st_int8_copy+0x50>
 800c462:	f3c2 0381 	ubfx	r3, r2, #2, #2
 800c466:	4421      	add	r1, r4
 800c468:	4420      	add	r0, r4
 800c46a:	f002 0203 	and.w	r2, r2, #3
 800c46e:	b16b      	cbz	r3, 800c48c <st_int8_copy+0x94>
 800c470:	6804      	ldr	r4, [r0, #0]
 800c472:	600c      	str	r4, [r1, #0]
 800c474:	1e5c      	subs	r4, r3, #1
 800c476:	d005      	beq.n	800c484 <st_int8_copy+0x8c>
 800c478:	6845      	ldr	r5, [r0, #4]
 800c47a:	604d      	str	r5, [r1, #4]
 800c47c:	2c01      	cmp	r4, #1
 800c47e:	bf1c      	itt	ne
 800c480:	6884      	ldrne	r4, [r0, #8]
 800c482:	608c      	strne	r4, [r1, #8]
 800c484:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800c488:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800c48c:	b162      	cbz	r2, 800c4a8 <st_int8_copy+0xb0>
 800c48e:	f990 3000 	ldrsb.w	r3, [r0]
 800c492:	700b      	strb	r3, [r1, #0]
 800c494:	3a01      	subs	r2, #1
 800c496:	d007      	beq.n	800c4a8 <st_int8_copy+0xb0>
 800c498:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800c49c:	704b      	strb	r3, [r1, #1]
 800c49e:	2a01      	cmp	r2, #1
 800c4a0:	bf1c      	itt	ne
 800c4a2:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 800c4a6:	708b      	strbne	r3, [r1, #2]
 800c4a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4ac:	4770      	bx	lr
 800c4ae:	1883      	adds	r3, r0, r2
 800c4b0:	428b      	cmp	r3, r1
 800c4b2:	d9a7      	bls.n	800c404 <st_int8_copy+0xc>
 800c4b4:	4283      	cmp	r3, r0
 800c4b6:	440a      	add	r2, r1
 800c4b8:	d9f8      	bls.n	800c4ac <st_int8_copy+0xb4>
 800c4ba:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800c4be:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800c4c2:	4283      	cmp	r3, r0
 800c4c4:	d1f9      	bne.n	800c4ba <st_int8_copy+0xc2>
 800c4c6:	4770      	bx	lr
 800c4c8:	4770      	bx	lr
 800c4ca:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800c4ce:	460b      	mov	r3, r1
 800c4d0:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 800c4d4:	4684      	mov	ip, r0
 800c4d6:	f8dc 7000 	ldr.w	r7, [ip]
 800c4da:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800c4de:	f8dc 5008 	ldr.w	r5, [ip, #8]
 800c4e2:	f8dc 800c 	ldr.w	r8, [ip, #12]
 800c4e6:	f8c3 800c 	str.w	r8, [r3, #12]
 800c4ea:	601f      	str	r7, [r3, #0]
 800c4ec:	605e      	str	r6, [r3, #4]
 800c4ee:	609d      	str	r5, [r3, #8]
 800c4f0:	3310      	adds	r3, #16
 800c4f2:	459e      	cmp	lr, r3
 800c4f4:	f10c 0c10 	add.w	ip, ip, #16
 800c4f8:	d1ed      	bne.n	800c4d6 <st_int8_copy+0xde>
 800c4fa:	e7b2      	b.n	800c462 <st_int8_copy+0x6a>
 800c4fc:	0893      	lsrs	r3, r2, #2
 800c4fe:	f002 0203 	and.w	r2, r2, #3
 800c502:	e7b4      	b.n	800c46e <st_int8_copy+0x76>

0800c504 <ai_array_to_buffer_fmt>:
 800c504:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800c508:	2b02      	cmp	r3, #2
 800c50a:	d050      	beq.n	800c5ae <ai_array_to_buffer_fmt+0xaa>
 800c50c:	4b2a      	ldr	r3, [pc, #168]	; (800c5b8 <ai_array_to_buffer_fmt+0xb4>)
 800c50e:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800c512:	429a      	cmp	r2, r3
 800c514:	d00b      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c516:	dc1c      	bgt.n	800c552 <ai_array_to_buffer_fmt+0x4e>
 800c518:	4b28      	ldr	r3, [pc, #160]	; (800c5bc <ai_array_to_buffer_fmt+0xb8>)
 800c51a:	429a      	cmp	r2, r3
 800c51c:	d007      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c51e:	dd0b      	ble.n	800c538 <ai_array_to_buffer_fmt+0x34>
 800c520:	4b27      	ldr	r3, [pc, #156]	; (800c5c0 <ai_array_to_buffer_fmt+0xbc>)
 800c522:	429a      	cmp	r2, r3
 800c524:	d003      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c526:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800c52a:	429a      	cmp	r2, r3
 800c52c:	d131      	bne.n	800c592 <ai_array_to_buffer_fmt+0x8e>
 800c52e:	4613      	mov	r3, r2
 800c530:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800c534:	4318      	orrs	r0, r3
 800c536:	4770      	bx	lr
 800c538:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800c53c:	429a      	cmp	r2, r3
 800c53e:	d0f6      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c540:	dd2c      	ble.n	800c59c <ai_array_to_buffer_fmt+0x98>
 800c542:	4b20      	ldr	r3, [pc, #128]	; (800c5c4 <ai_array_to_buffer_fmt+0xc0>)
 800c544:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800c548:	429a      	cmp	r2, r3
 800c54a:	bf18      	it	ne
 800c54c:	2340      	movne	r3, #64	; 0x40
 800c54e:	4318      	orrs	r0, r3
 800c550:	4770      	bx	lr
 800c552:	4b1d      	ldr	r3, [pc, #116]	; (800c5c8 <ai_array_to_buffer_fmt+0xc4>)
 800c554:	429a      	cmp	r2, r3
 800c556:	d0ea      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c558:	dd0e      	ble.n	800c578 <ai_array_to_buffer_fmt+0x74>
 800c55a:	4b1c      	ldr	r3, [pc, #112]	; (800c5cc <ai_array_to_buffer_fmt+0xc8>)
 800c55c:	429a      	cmp	r2, r3
 800c55e:	d0e6      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c560:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800c564:	429a      	cmp	r2, r3
 800c566:	d0e2      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c568:	4b19      	ldr	r3, [pc, #100]	; (800c5d0 <ai_array_to_buffer_fmt+0xcc>)
 800c56a:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800c56e:	429a      	cmp	r2, r3
 800c570:	bf18      	it	ne
 800c572:	2340      	movne	r3, #64	; 0x40
 800c574:	4318      	orrs	r0, r3
 800c576:	4770      	bx	lr
 800c578:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800c57c:	429a      	cmp	r2, r3
 800c57e:	d0d6      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c580:	3307      	adds	r3, #7
 800c582:	429a      	cmp	r2, r3
 800c584:	d0d3      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c586:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 800c58a:	429a      	cmp	r2, r3
 800c58c:	bf18      	it	ne
 800c58e:	2340      	movne	r3, #64	; 0x40
 800c590:	e7ce      	b.n	800c530 <ai_array_to_buffer_fmt+0x2c>
 800c592:	4b10      	ldr	r3, [pc, #64]	; (800c5d4 <ai_array_to_buffer_fmt+0xd0>)
 800c594:	429a      	cmp	r2, r3
 800c596:	bf18      	it	ne
 800c598:	2340      	movne	r3, #64	; 0x40
 800c59a:	e7c9      	b.n	800c530 <ai_array_to_buffer_fmt+0x2c>
 800c59c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800c5a0:	429a      	cmp	r2, r3
 800c5a2:	d0c4      	beq.n	800c52e <ai_array_to_buffer_fmt+0x2a>
 800c5a4:	3380      	adds	r3, #128	; 0x80
 800c5a6:	429a      	cmp	r2, r3
 800c5a8:	bf18      	it	ne
 800c5aa:	2340      	movne	r3, #64	; 0x40
 800c5ac:	e7c0      	b.n	800c530 <ai_array_to_buffer_fmt+0x2c>
 800c5ae:	4b0a      	ldr	r3, [pc, #40]	; (800c5d8 <ai_array_to_buffer_fmt+0xd4>)
 800c5b0:	4003      	ands	r3, r0
 800c5b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c5b6:	e7bb      	b.n	800c530 <ai_array_to_buffer_fmt+0x2c>
 800c5b8:	00840040 	.word	0x00840040
 800c5bc:	00040840 	.word	0x00040840
 800c5c0:	00041040 	.word	0x00041040
 800c5c4:	00040447 	.word	0x00040447
 800c5c8:	00840840 	.word	0x00840840
 800c5cc:	00841040 	.word	0x00841040
 800c5d0:	0084084f 	.word	0x0084084f
 800c5d4:	0004084f 	.word	0x0004084f
 800c5d8:	00803fff 	.word	0x00803fff

0800c5dc <ai_array_get_byte_size>:
 800c5dc:	b319      	cbz	r1, 800c626 <ai_array_get_byte_size+0x4a>
 800c5de:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800c5e2:	fb03 f101 	mul.w	r1, r3, r1
 800c5e6:	3107      	adds	r1, #7
 800c5e8:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800c5ec:	f021 0307 	bic.w	r3, r1, #7
 800c5f0:	2a04      	cmp	r2, #4
 800c5f2:	f3c0 5141 	ubfx	r1, r0, #21, #2
 800c5f6:	fa23 f101 	lsr.w	r1, r3, r1
 800c5fa:	ea4f 10e0 	mov.w	r0, r0, asr #7
 800c5fe:	d00b      	beq.n	800c618 <ai_array_get_byte_size+0x3c>
 800c600:	2a08      	cmp	r2, #8
 800c602:	d002      	beq.n	800c60a <ai_array_get_byte_size+0x2e>
 800c604:	3107      	adds	r1, #7
 800c606:	08c8      	lsrs	r0, r1, #3
 800c608:	4770      	bx	lr
 800c60a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800c60e:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800c612:	3107      	adds	r1, #7
 800c614:	08c8      	lsrs	r0, r1, #3
 800c616:	4770      	bx	lr
 800c618:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800c61c:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800c620:	3107      	adds	r1, #7
 800c622:	08c8      	lsrs	r0, r1, #3
 800c624:	4770      	bx	lr
 800c626:	4608      	mov	r0, r1
 800c628:	4770      	bx	lr
 800c62a:	bf00      	nop

0800c62c <ai_array_get_data_byte_size>:
 800c62c:	b169      	cbz	r1, 800c64a <ai_array_get_data_byte_size+0x1e>
 800c62e:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 800c632:	fb02 f101 	mul.w	r1, r2, r1
 800c636:	1dcb      	adds	r3, r1, #7
 800c638:	f023 0307 	bic.w	r3, r3, #7
 800c63c:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800c640:	fa23 f000 	lsr.w	r0, r3, r0
 800c644:	3007      	adds	r0, #7
 800c646:	08c0      	lsrs	r0, r0, #3
 800c648:	4770      	bx	lr
 800c64a:	4608      	mov	r0, r1
 800c64c:	4770      	bx	lr
 800c64e:	bf00      	nop

0800c650 <ai_version_get>:
 800c650:	0212      	lsls	r2, r2, #8
 800c652:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800c656:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800c65a:	4770      	bx	lr

0800c65c <get_tensor_byte_size>:
 800c65c:	b410      	push	{r4}
 800c65e:	6983      	ldr	r3, [r0, #24]
 800c660:	68c4      	ldr	r4, [r0, #12]
 800c662:	6941      	ldr	r1, [r0, #20]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	68e0      	ldr	r0, [r4, #12]
 800c668:	4a07      	ldr	r2, [pc, #28]	; (800c688 <get_tensor_byte_size+0x2c>)
 800c66a:	68c9      	ldr	r1, [r1, #12]
 800c66c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c670:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800c674:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800c678:	fb01 f000 	mul.w	r0, r1, r0
 800c67c:	4293      	cmp	r3, r2
 800c67e:	bf04      	itt	eq
 800c680:	3007      	addeq	r0, #7
 800c682:	08c0      	lsreq	r0, r0, #3
 800c684:	4770      	bx	lr
 800c686:	bf00      	nop
 800c688:	000400c0 	.word	0x000400c0

0800c68c <__errno>:
 800c68c:	4b01      	ldr	r3, [pc, #4]	; (800c694 <__errno+0x8>)
 800c68e:	6818      	ldr	r0, [r3, #0]
 800c690:	4770      	bx	lr
 800c692:	bf00      	nop
 800c694:	200009b0 	.word	0x200009b0

0800c698 <__libc_init_array>:
 800c698:	b570      	push	{r4, r5, r6, lr}
 800c69a:	4d0d      	ldr	r5, [pc, #52]	; (800c6d0 <__libc_init_array+0x38>)
 800c69c:	4c0d      	ldr	r4, [pc, #52]	; (800c6d4 <__libc_init_array+0x3c>)
 800c69e:	1b64      	subs	r4, r4, r5
 800c6a0:	10a4      	asrs	r4, r4, #2
 800c6a2:	2600      	movs	r6, #0
 800c6a4:	42a6      	cmp	r6, r4
 800c6a6:	d109      	bne.n	800c6bc <__libc_init_array+0x24>
 800c6a8:	4d0b      	ldr	r5, [pc, #44]	; (800c6d8 <__libc_init_array+0x40>)
 800c6aa:	4c0c      	ldr	r4, [pc, #48]	; (800c6dc <__libc_init_array+0x44>)
 800c6ac:	f002 ff32 	bl	800f514 <_init>
 800c6b0:	1b64      	subs	r4, r4, r5
 800c6b2:	10a4      	asrs	r4, r4, #2
 800c6b4:	2600      	movs	r6, #0
 800c6b6:	42a6      	cmp	r6, r4
 800c6b8:	d105      	bne.n	800c6c6 <__libc_init_array+0x2e>
 800c6ba:	bd70      	pop	{r4, r5, r6, pc}
 800c6bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6c0:	4798      	blx	r3
 800c6c2:	3601      	adds	r6, #1
 800c6c4:	e7ee      	b.n	800c6a4 <__libc_init_array+0xc>
 800c6c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6ca:	4798      	blx	r3
 800c6cc:	3601      	adds	r6, #1
 800c6ce:	e7f2      	b.n	800c6b6 <__libc_init_array+0x1e>
 800c6d0:	0801b7cc 	.word	0x0801b7cc
 800c6d4:	0801b7cc 	.word	0x0801b7cc
 800c6d8:	0801b7cc 	.word	0x0801b7cc
 800c6dc:	0801b7d0 	.word	0x0801b7d0

0800c6e0 <malloc>:
 800c6e0:	4b02      	ldr	r3, [pc, #8]	; (800c6ec <malloc+0xc>)
 800c6e2:	4601      	mov	r1, r0
 800c6e4:	6818      	ldr	r0, [r3, #0]
 800c6e6:	f000 b885 	b.w	800c7f4 <_malloc_r>
 800c6ea:	bf00      	nop
 800c6ec:	200009b0 	.word	0x200009b0

0800c6f0 <memcpy>:
 800c6f0:	440a      	add	r2, r1
 800c6f2:	4291      	cmp	r1, r2
 800c6f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c6f8:	d100      	bne.n	800c6fc <memcpy+0xc>
 800c6fa:	4770      	bx	lr
 800c6fc:	b510      	push	{r4, lr}
 800c6fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c702:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c706:	4291      	cmp	r1, r2
 800c708:	d1f9      	bne.n	800c6fe <memcpy+0xe>
 800c70a:	bd10      	pop	{r4, pc}

0800c70c <memset>:
 800c70c:	4402      	add	r2, r0
 800c70e:	4603      	mov	r3, r0
 800c710:	4293      	cmp	r3, r2
 800c712:	d100      	bne.n	800c716 <memset+0xa>
 800c714:	4770      	bx	lr
 800c716:	f803 1b01 	strb.w	r1, [r3], #1
 800c71a:	e7f9      	b.n	800c710 <memset+0x4>

0800c71c <_free_r>:
 800c71c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c71e:	2900      	cmp	r1, #0
 800c720:	d044      	beq.n	800c7ac <_free_r+0x90>
 800c722:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c726:	9001      	str	r0, [sp, #4]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	f1a1 0404 	sub.w	r4, r1, #4
 800c72e:	bfb8      	it	lt
 800c730:	18e4      	addlt	r4, r4, r3
 800c732:	f001 ff3b 	bl	800e5ac <__malloc_lock>
 800c736:	4a1e      	ldr	r2, [pc, #120]	; (800c7b0 <_free_r+0x94>)
 800c738:	9801      	ldr	r0, [sp, #4]
 800c73a:	6813      	ldr	r3, [r2, #0]
 800c73c:	b933      	cbnz	r3, 800c74c <_free_r+0x30>
 800c73e:	6063      	str	r3, [r4, #4]
 800c740:	6014      	str	r4, [r2, #0]
 800c742:	b003      	add	sp, #12
 800c744:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c748:	f001 bf36 	b.w	800e5b8 <__malloc_unlock>
 800c74c:	42a3      	cmp	r3, r4
 800c74e:	d908      	bls.n	800c762 <_free_r+0x46>
 800c750:	6825      	ldr	r5, [r4, #0]
 800c752:	1961      	adds	r1, r4, r5
 800c754:	428b      	cmp	r3, r1
 800c756:	bf01      	itttt	eq
 800c758:	6819      	ldreq	r1, [r3, #0]
 800c75a:	685b      	ldreq	r3, [r3, #4]
 800c75c:	1949      	addeq	r1, r1, r5
 800c75e:	6021      	streq	r1, [r4, #0]
 800c760:	e7ed      	b.n	800c73e <_free_r+0x22>
 800c762:	461a      	mov	r2, r3
 800c764:	685b      	ldr	r3, [r3, #4]
 800c766:	b10b      	cbz	r3, 800c76c <_free_r+0x50>
 800c768:	42a3      	cmp	r3, r4
 800c76a:	d9fa      	bls.n	800c762 <_free_r+0x46>
 800c76c:	6811      	ldr	r1, [r2, #0]
 800c76e:	1855      	adds	r5, r2, r1
 800c770:	42a5      	cmp	r5, r4
 800c772:	d10b      	bne.n	800c78c <_free_r+0x70>
 800c774:	6824      	ldr	r4, [r4, #0]
 800c776:	4421      	add	r1, r4
 800c778:	1854      	adds	r4, r2, r1
 800c77a:	42a3      	cmp	r3, r4
 800c77c:	6011      	str	r1, [r2, #0]
 800c77e:	d1e0      	bne.n	800c742 <_free_r+0x26>
 800c780:	681c      	ldr	r4, [r3, #0]
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	6053      	str	r3, [r2, #4]
 800c786:	4421      	add	r1, r4
 800c788:	6011      	str	r1, [r2, #0]
 800c78a:	e7da      	b.n	800c742 <_free_r+0x26>
 800c78c:	d902      	bls.n	800c794 <_free_r+0x78>
 800c78e:	230c      	movs	r3, #12
 800c790:	6003      	str	r3, [r0, #0]
 800c792:	e7d6      	b.n	800c742 <_free_r+0x26>
 800c794:	6825      	ldr	r5, [r4, #0]
 800c796:	1961      	adds	r1, r4, r5
 800c798:	428b      	cmp	r3, r1
 800c79a:	bf04      	itt	eq
 800c79c:	6819      	ldreq	r1, [r3, #0]
 800c79e:	685b      	ldreq	r3, [r3, #4]
 800c7a0:	6063      	str	r3, [r4, #4]
 800c7a2:	bf04      	itt	eq
 800c7a4:	1949      	addeq	r1, r1, r5
 800c7a6:	6021      	streq	r1, [r4, #0]
 800c7a8:	6054      	str	r4, [r2, #4]
 800c7aa:	e7ca      	b.n	800c742 <_free_r+0x26>
 800c7ac:	b003      	add	sp, #12
 800c7ae:	bd30      	pop	{r4, r5, pc}
 800c7b0:	20001cdc 	.word	0x20001cdc

0800c7b4 <sbrk_aligned>:
 800c7b4:	b570      	push	{r4, r5, r6, lr}
 800c7b6:	4e0e      	ldr	r6, [pc, #56]	; (800c7f0 <sbrk_aligned+0x3c>)
 800c7b8:	460c      	mov	r4, r1
 800c7ba:	6831      	ldr	r1, [r6, #0]
 800c7bc:	4605      	mov	r5, r0
 800c7be:	b911      	cbnz	r1, 800c7c6 <sbrk_aligned+0x12>
 800c7c0:	f000 fd84 	bl	800d2cc <_sbrk_r>
 800c7c4:	6030      	str	r0, [r6, #0]
 800c7c6:	4621      	mov	r1, r4
 800c7c8:	4628      	mov	r0, r5
 800c7ca:	f000 fd7f 	bl	800d2cc <_sbrk_r>
 800c7ce:	1c43      	adds	r3, r0, #1
 800c7d0:	d00a      	beq.n	800c7e8 <sbrk_aligned+0x34>
 800c7d2:	1cc4      	adds	r4, r0, #3
 800c7d4:	f024 0403 	bic.w	r4, r4, #3
 800c7d8:	42a0      	cmp	r0, r4
 800c7da:	d007      	beq.n	800c7ec <sbrk_aligned+0x38>
 800c7dc:	1a21      	subs	r1, r4, r0
 800c7de:	4628      	mov	r0, r5
 800c7e0:	f000 fd74 	bl	800d2cc <_sbrk_r>
 800c7e4:	3001      	adds	r0, #1
 800c7e6:	d101      	bne.n	800c7ec <sbrk_aligned+0x38>
 800c7e8:	f04f 34ff 	mov.w	r4, #4294967295
 800c7ec:	4620      	mov	r0, r4
 800c7ee:	bd70      	pop	{r4, r5, r6, pc}
 800c7f0:	20001ce0 	.word	0x20001ce0

0800c7f4 <_malloc_r>:
 800c7f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7f8:	1ccd      	adds	r5, r1, #3
 800c7fa:	f025 0503 	bic.w	r5, r5, #3
 800c7fe:	3508      	adds	r5, #8
 800c800:	2d0c      	cmp	r5, #12
 800c802:	bf38      	it	cc
 800c804:	250c      	movcc	r5, #12
 800c806:	2d00      	cmp	r5, #0
 800c808:	4607      	mov	r7, r0
 800c80a:	db01      	blt.n	800c810 <_malloc_r+0x1c>
 800c80c:	42a9      	cmp	r1, r5
 800c80e:	d905      	bls.n	800c81c <_malloc_r+0x28>
 800c810:	230c      	movs	r3, #12
 800c812:	603b      	str	r3, [r7, #0]
 800c814:	2600      	movs	r6, #0
 800c816:	4630      	mov	r0, r6
 800c818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c81c:	4e2e      	ldr	r6, [pc, #184]	; (800c8d8 <_malloc_r+0xe4>)
 800c81e:	f001 fec5 	bl	800e5ac <__malloc_lock>
 800c822:	6833      	ldr	r3, [r6, #0]
 800c824:	461c      	mov	r4, r3
 800c826:	bb34      	cbnz	r4, 800c876 <_malloc_r+0x82>
 800c828:	4629      	mov	r1, r5
 800c82a:	4638      	mov	r0, r7
 800c82c:	f7ff ffc2 	bl	800c7b4 <sbrk_aligned>
 800c830:	1c43      	adds	r3, r0, #1
 800c832:	4604      	mov	r4, r0
 800c834:	d14d      	bne.n	800c8d2 <_malloc_r+0xde>
 800c836:	6834      	ldr	r4, [r6, #0]
 800c838:	4626      	mov	r6, r4
 800c83a:	2e00      	cmp	r6, #0
 800c83c:	d140      	bne.n	800c8c0 <_malloc_r+0xcc>
 800c83e:	6823      	ldr	r3, [r4, #0]
 800c840:	4631      	mov	r1, r6
 800c842:	4638      	mov	r0, r7
 800c844:	eb04 0803 	add.w	r8, r4, r3
 800c848:	f000 fd40 	bl	800d2cc <_sbrk_r>
 800c84c:	4580      	cmp	r8, r0
 800c84e:	d13a      	bne.n	800c8c6 <_malloc_r+0xd2>
 800c850:	6821      	ldr	r1, [r4, #0]
 800c852:	3503      	adds	r5, #3
 800c854:	1a6d      	subs	r5, r5, r1
 800c856:	f025 0503 	bic.w	r5, r5, #3
 800c85a:	3508      	adds	r5, #8
 800c85c:	2d0c      	cmp	r5, #12
 800c85e:	bf38      	it	cc
 800c860:	250c      	movcc	r5, #12
 800c862:	4629      	mov	r1, r5
 800c864:	4638      	mov	r0, r7
 800c866:	f7ff ffa5 	bl	800c7b4 <sbrk_aligned>
 800c86a:	3001      	adds	r0, #1
 800c86c:	d02b      	beq.n	800c8c6 <_malloc_r+0xd2>
 800c86e:	6823      	ldr	r3, [r4, #0]
 800c870:	442b      	add	r3, r5
 800c872:	6023      	str	r3, [r4, #0]
 800c874:	e00e      	b.n	800c894 <_malloc_r+0xa0>
 800c876:	6822      	ldr	r2, [r4, #0]
 800c878:	1b52      	subs	r2, r2, r5
 800c87a:	d41e      	bmi.n	800c8ba <_malloc_r+0xc6>
 800c87c:	2a0b      	cmp	r2, #11
 800c87e:	d916      	bls.n	800c8ae <_malloc_r+0xba>
 800c880:	1961      	adds	r1, r4, r5
 800c882:	42a3      	cmp	r3, r4
 800c884:	6025      	str	r5, [r4, #0]
 800c886:	bf18      	it	ne
 800c888:	6059      	strne	r1, [r3, #4]
 800c88a:	6863      	ldr	r3, [r4, #4]
 800c88c:	bf08      	it	eq
 800c88e:	6031      	streq	r1, [r6, #0]
 800c890:	5162      	str	r2, [r4, r5]
 800c892:	604b      	str	r3, [r1, #4]
 800c894:	4638      	mov	r0, r7
 800c896:	f104 060b 	add.w	r6, r4, #11
 800c89a:	f001 fe8d 	bl	800e5b8 <__malloc_unlock>
 800c89e:	f026 0607 	bic.w	r6, r6, #7
 800c8a2:	1d23      	adds	r3, r4, #4
 800c8a4:	1af2      	subs	r2, r6, r3
 800c8a6:	d0b6      	beq.n	800c816 <_malloc_r+0x22>
 800c8a8:	1b9b      	subs	r3, r3, r6
 800c8aa:	50a3      	str	r3, [r4, r2]
 800c8ac:	e7b3      	b.n	800c816 <_malloc_r+0x22>
 800c8ae:	6862      	ldr	r2, [r4, #4]
 800c8b0:	42a3      	cmp	r3, r4
 800c8b2:	bf0c      	ite	eq
 800c8b4:	6032      	streq	r2, [r6, #0]
 800c8b6:	605a      	strne	r2, [r3, #4]
 800c8b8:	e7ec      	b.n	800c894 <_malloc_r+0xa0>
 800c8ba:	4623      	mov	r3, r4
 800c8bc:	6864      	ldr	r4, [r4, #4]
 800c8be:	e7b2      	b.n	800c826 <_malloc_r+0x32>
 800c8c0:	4634      	mov	r4, r6
 800c8c2:	6876      	ldr	r6, [r6, #4]
 800c8c4:	e7b9      	b.n	800c83a <_malloc_r+0x46>
 800c8c6:	230c      	movs	r3, #12
 800c8c8:	603b      	str	r3, [r7, #0]
 800c8ca:	4638      	mov	r0, r7
 800c8cc:	f001 fe74 	bl	800e5b8 <__malloc_unlock>
 800c8d0:	e7a1      	b.n	800c816 <_malloc_r+0x22>
 800c8d2:	6025      	str	r5, [r4, #0]
 800c8d4:	e7de      	b.n	800c894 <_malloc_r+0xa0>
 800c8d6:	bf00      	nop
 800c8d8:	20001cdc 	.word	0x20001cdc

0800c8dc <__cvt>:
 800c8dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c8e0:	ec55 4b10 	vmov	r4, r5, d0
 800c8e4:	2d00      	cmp	r5, #0
 800c8e6:	460e      	mov	r6, r1
 800c8e8:	4619      	mov	r1, r3
 800c8ea:	462b      	mov	r3, r5
 800c8ec:	bfbb      	ittet	lt
 800c8ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c8f2:	461d      	movlt	r5, r3
 800c8f4:	2300      	movge	r3, #0
 800c8f6:	232d      	movlt	r3, #45	; 0x2d
 800c8f8:	700b      	strb	r3, [r1, #0]
 800c8fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c8fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c900:	4691      	mov	r9, r2
 800c902:	f023 0820 	bic.w	r8, r3, #32
 800c906:	bfbc      	itt	lt
 800c908:	4622      	movlt	r2, r4
 800c90a:	4614      	movlt	r4, r2
 800c90c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c910:	d005      	beq.n	800c91e <__cvt+0x42>
 800c912:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c916:	d100      	bne.n	800c91a <__cvt+0x3e>
 800c918:	3601      	adds	r6, #1
 800c91a:	2102      	movs	r1, #2
 800c91c:	e000      	b.n	800c920 <__cvt+0x44>
 800c91e:	2103      	movs	r1, #3
 800c920:	ab03      	add	r3, sp, #12
 800c922:	9301      	str	r3, [sp, #4]
 800c924:	ab02      	add	r3, sp, #8
 800c926:	9300      	str	r3, [sp, #0]
 800c928:	ec45 4b10 	vmov	d0, r4, r5
 800c92c:	4653      	mov	r3, sl
 800c92e:	4632      	mov	r2, r6
 800c930:	f000 fe2a 	bl	800d588 <_dtoa_r>
 800c934:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c938:	4607      	mov	r7, r0
 800c93a:	d102      	bne.n	800c942 <__cvt+0x66>
 800c93c:	f019 0f01 	tst.w	r9, #1
 800c940:	d022      	beq.n	800c988 <__cvt+0xac>
 800c942:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c946:	eb07 0906 	add.w	r9, r7, r6
 800c94a:	d110      	bne.n	800c96e <__cvt+0x92>
 800c94c:	783b      	ldrb	r3, [r7, #0]
 800c94e:	2b30      	cmp	r3, #48	; 0x30
 800c950:	d10a      	bne.n	800c968 <__cvt+0x8c>
 800c952:	2200      	movs	r2, #0
 800c954:	2300      	movs	r3, #0
 800c956:	4620      	mov	r0, r4
 800c958:	4629      	mov	r1, r5
 800c95a:	f7f4 f8b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800c95e:	b918      	cbnz	r0, 800c968 <__cvt+0x8c>
 800c960:	f1c6 0601 	rsb	r6, r6, #1
 800c964:	f8ca 6000 	str.w	r6, [sl]
 800c968:	f8da 3000 	ldr.w	r3, [sl]
 800c96c:	4499      	add	r9, r3
 800c96e:	2200      	movs	r2, #0
 800c970:	2300      	movs	r3, #0
 800c972:	4620      	mov	r0, r4
 800c974:	4629      	mov	r1, r5
 800c976:	f7f4 f8a7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c97a:	b108      	cbz	r0, 800c980 <__cvt+0xa4>
 800c97c:	f8cd 900c 	str.w	r9, [sp, #12]
 800c980:	2230      	movs	r2, #48	; 0x30
 800c982:	9b03      	ldr	r3, [sp, #12]
 800c984:	454b      	cmp	r3, r9
 800c986:	d307      	bcc.n	800c998 <__cvt+0xbc>
 800c988:	9b03      	ldr	r3, [sp, #12]
 800c98a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c98c:	1bdb      	subs	r3, r3, r7
 800c98e:	4638      	mov	r0, r7
 800c990:	6013      	str	r3, [r2, #0]
 800c992:	b004      	add	sp, #16
 800c994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c998:	1c59      	adds	r1, r3, #1
 800c99a:	9103      	str	r1, [sp, #12]
 800c99c:	701a      	strb	r2, [r3, #0]
 800c99e:	e7f0      	b.n	800c982 <__cvt+0xa6>

0800c9a0 <__exponent>:
 800c9a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	2900      	cmp	r1, #0
 800c9a6:	bfb8      	it	lt
 800c9a8:	4249      	neglt	r1, r1
 800c9aa:	f803 2b02 	strb.w	r2, [r3], #2
 800c9ae:	bfb4      	ite	lt
 800c9b0:	222d      	movlt	r2, #45	; 0x2d
 800c9b2:	222b      	movge	r2, #43	; 0x2b
 800c9b4:	2909      	cmp	r1, #9
 800c9b6:	7042      	strb	r2, [r0, #1]
 800c9b8:	dd2a      	ble.n	800ca10 <__exponent+0x70>
 800c9ba:	f10d 0407 	add.w	r4, sp, #7
 800c9be:	46a4      	mov	ip, r4
 800c9c0:	270a      	movs	r7, #10
 800c9c2:	46a6      	mov	lr, r4
 800c9c4:	460a      	mov	r2, r1
 800c9c6:	fb91 f6f7 	sdiv	r6, r1, r7
 800c9ca:	fb07 1516 	mls	r5, r7, r6, r1
 800c9ce:	3530      	adds	r5, #48	; 0x30
 800c9d0:	2a63      	cmp	r2, #99	; 0x63
 800c9d2:	f104 34ff 	add.w	r4, r4, #4294967295
 800c9d6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c9da:	4631      	mov	r1, r6
 800c9dc:	dcf1      	bgt.n	800c9c2 <__exponent+0x22>
 800c9de:	3130      	adds	r1, #48	; 0x30
 800c9e0:	f1ae 0502 	sub.w	r5, lr, #2
 800c9e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c9e8:	1c44      	adds	r4, r0, #1
 800c9ea:	4629      	mov	r1, r5
 800c9ec:	4561      	cmp	r1, ip
 800c9ee:	d30a      	bcc.n	800ca06 <__exponent+0x66>
 800c9f0:	f10d 0209 	add.w	r2, sp, #9
 800c9f4:	eba2 020e 	sub.w	r2, r2, lr
 800c9f8:	4565      	cmp	r5, ip
 800c9fa:	bf88      	it	hi
 800c9fc:	2200      	movhi	r2, #0
 800c9fe:	4413      	add	r3, r2
 800ca00:	1a18      	subs	r0, r3, r0
 800ca02:	b003      	add	sp, #12
 800ca04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca06:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca0a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ca0e:	e7ed      	b.n	800c9ec <__exponent+0x4c>
 800ca10:	2330      	movs	r3, #48	; 0x30
 800ca12:	3130      	adds	r1, #48	; 0x30
 800ca14:	7083      	strb	r3, [r0, #2]
 800ca16:	70c1      	strb	r1, [r0, #3]
 800ca18:	1d03      	adds	r3, r0, #4
 800ca1a:	e7f1      	b.n	800ca00 <__exponent+0x60>

0800ca1c <_printf_float>:
 800ca1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca20:	ed2d 8b02 	vpush	{d8}
 800ca24:	b08d      	sub	sp, #52	; 0x34
 800ca26:	460c      	mov	r4, r1
 800ca28:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ca2c:	4616      	mov	r6, r2
 800ca2e:	461f      	mov	r7, r3
 800ca30:	4605      	mov	r5, r0
 800ca32:	f001 fd4f 	bl	800e4d4 <_localeconv_r>
 800ca36:	f8d0 a000 	ldr.w	sl, [r0]
 800ca3a:	4650      	mov	r0, sl
 800ca3c:	f7f3 fbc8 	bl	80001d0 <strlen>
 800ca40:	2300      	movs	r3, #0
 800ca42:	930a      	str	r3, [sp, #40]	; 0x28
 800ca44:	6823      	ldr	r3, [r4, #0]
 800ca46:	9305      	str	r3, [sp, #20]
 800ca48:	f8d8 3000 	ldr.w	r3, [r8]
 800ca4c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ca50:	3307      	adds	r3, #7
 800ca52:	f023 0307 	bic.w	r3, r3, #7
 800ca56:	f103 0208 	add.w	r2, r3, #8
 800ca5a:	f8c8 2000 	str.w	r2, [r8]
 800ca5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca62:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ca66:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ca6a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ca6e:	9307      	str	r3, [sp, #28]
 800ca70:	f8cd 8018 	str.w	r8, [sp, #24]
 800ca74:	ee08 0a10 	vmov	s16, r0
 800ca78:	4b9f      	ldr	r3, [pc, #636]	; (800ccf8 <_printf_float+0x2dc>)
 800ca7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca7e:	f04f 32ff 	mov.w	r2, #4294967295
 800ca82:	f7f4 f853 	bl	8000b2c <__aeabi_dcmpun>
 800ca86:	bb88      	cbnz	r0, 800caec <_printf_float+0xd0>
 800ca88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca8c:	4b9a      	ldr	r3, [pc, #616]	; (800ccf8 <_printf_float+0x2dc>)
 800ca8e:	f04f 32ff 	mov.w	r2, #4294967295
 800ca92:	f7f4 f82d 	bl	8000af0 <__aeabi_dcmple>
 800ca96:	bb48      	cbnz	r0, 800caec <_printf_float+0xd0>
 800ca98:	2200      	movs	r2, #0
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	4640      	mov	r0, r8
 800ca9e:	4649      	mov	r1, r9
 800caa0:	f7f4 f81c 	bl	8000adc <__aeabi_dcmplt>
 800caa4:	b110      	cbz	r0, 800caac <_printf_float+0x90>
 800caa6:	232d      	movs	r3, #45	; 0x2d
 800caa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800caac:	4b93      	ldr	r3, [pc, #588]	; (800ccfc <_printf_float+0x2e0>)
 800caae:	4894      	ldr	r0, [pc, #592]	; (800cd00 <_printf_float+0x2e4>)
 800cab0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800cab4:	bf94      	ite	ls
 800cab6:	4698      	movls	r8, r3
 800cab8:	4680      	movhi	r8, r0
 800caba:	2303      	movs	r3, #3
 800cabc:	6123      	str	r3, [r4, #16]
 800cabe:	9b05      	ldr	r3, [sp, #20]
 800cac0:	f023 0204 	bic.w	r2, r3, #4
 800cac4:	6022      	str	r2, [r4, #0]
 800cac6:	f04f 0900 	mov.w	r9, #0
 800caca:	9700      	str	r7, [sp, #0]
 800cacc:	4633      	mov	r3, r6
 800cace:	aa0b      	add	r2, sp, #44	; 0x2c
 800cad0:	4621      	mov	r1, r4
 800cad2:	4628      	mov	r0, r5
 800cad4:	f000 f9d8 	bl	800ce88 <_printf_common>
 800cad8:	3001      	adds	r0, #1
 800cada:	f040 8090 	bne.w	800cbfe <_printf_float+0x1e2>
 800cade:	f04f 30ff 	mov.w	r0, #4294967295
 800cae2:	b00d      	add	sp, #52	; 0x34
 800cae4:	ecbd 8b02 	vpop	{d8}
 800cae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caec:	4642      	mov	r2, r8
 800caee:	464b      	mov	r3, r9
 800caf0:	4640      	mov	r0, r8
 800caf2:	4649      	mov	r1, r9
 800caf4:	f7f4 f81a 	bl	8000b2c <__aeabi_dcmpun>
 800caf8:	b140      	cbz	r0, 800cb0c <_printf_float+0xf0>
 800cafa:	464b      	mov	r3, r9
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	bfbc      	itt	lt
 800cb00:	232d      	movlt	r3, #45	; 0x2d
 800cb02:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cb06:	487f      	ldr	r0, [pc, #508]	; (800cd04 <_printf_float+0x2e8>)
 800cb08:	4b7f      	ldr	r3, [pc, #508]	; (800cd08 <_printf_float+0x2ec>)
 800cb0a:	e7d1      	b.n	800cab0 <_printf_float+0x94>
 800cb0c:	6863      	ldr	r3, [r4, #4]
 800cb0e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800cb12:	9206      	str	r2, [sp, #24]
 800cb14:	1c5a      	adds	r2, r3, #1
 800cb16:	d13f      	bne.n	800cb98 <_printf_float+0x17c>
 800cb18:	2306      	movs	r3, #6
 800cb1a:	6063      	str	r3, [r4, #4]
 800cb1c:	9b05      	ldr	r3, [sp, #20]
 800cb1e:	6861      	ldr	r1, [r4, #4]
 800cb20:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800cb24:	2300      	movs	r3, #0
 800cb26:	9303      	str	r3, [sp, #12]
 800cb28:	ab0a      	add	r3, sp, #40	; 0x28
 800cb2a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800cb2e:	ab09      	add	r3, sp, #36	; 0x24
 800cb30:	ec49 8b10 	vmov	d0, r8, r9
 800cb34:	9300      	str	r3, [sp, #0]
 800cb36:	6022      	str	r2, [r4, #0]
 800cb38:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cb3c:	4628      	mov	r0, r5
 800cb3e:	f7ff fecd 	bl	800c8dc <__cvt>
 800cb42:	9b06      	ldr	r3, [sp, #24]
 800cb44:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cb46:	2b47      	cmp	r3, #71	; 0x47
 800cb48:	4680      	mov	r8, r0
 800cb4a:	d108      	bne.n	800cb5e <_printf_float+0x142>
 800cb4c:	1cc8      	adds	r0, r1, #3
 800cb4e:	db02      	blt.n	800cb56 <_printf_float+0x13a>
 800cb50:	6863      	ldr	r3, [r4, #4]
 800cb52:	4299      	cmp	r1, r3
 800cb54:	dd41      	ble.n	800cbda <_printf_float+0x1be>
 800cb56:	f1ab 0b02 	sub.w	fp, fp, #2
 800cb5a:	fa5f fb8b 	uxtb.w	fp, fp
 800cb5e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cb62:	d820      	bhi.n	800cba6 <_printf_float+0x18a>
 800cb64:	3901      	subs	r1, #1
 800cb66:	465a      	mov	r2, fp
 800cb68:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cb6c:	9109      	str	r1, [sp, #36]	; 0x24
 800cb6e:	f7ff ff17 	bl	800c9a0 <__exponent>
 800cb72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb74:	1813      	adds	r3, r2, r0
 800cb76:	2a01      	cmp	r2, #1
 800cb78:	4681      	mov	r9, r0
 800cb7a:	6123      	str	r3, [r4, #16]
 800cb7c:	dc02      	bgt.n	800cb84 <_printf_float+0x168>
 800cb7e:	6822      	ldr	r2, [r4, #0]
 800cb80:	07d2      	lsls	r2, r2, #31
 800cb82:	d501      	bpl.n	800cb88 <_printf_float+0x16c>
 800cb84:	3301      	adds	r3, #1
 800cb86:	6123      	str	r3, [r4, #16]
 800cb88:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d09c      	beq.n	800caca <_printf_float+0xae>
 800cb90:	232d      	movs	r3, #45	; 0x2d
 800cb92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cb96:	e798      	b.n	800caca <_printf_float+0xae>
 800cb98:	9a06      	ldr	r2, [sp, #24]
 800cb9a:	2a47      	cmp	r2, #71	; 0x47
 800cb9c:	d1be      	bne.n	800cb1c <_printf_float+0x100>
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d1bc      	bne.n	800cb1c <_printf_float+0x100>
 800cba2:	2301      	movs	r3, #1
 800cba4:	e7b9      	b.n	800cb1a <_printf_float+0xfe>
 800cba6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800cbaa:	d118      	bne.n	800cbde <_printf_float+0x1c2>
 800cbac:	2900      	cmp	r1, #0
 800cbae:	6863      	ldr	r3, [r4, #4]
 800cbb0:	dd0b      	ble.n	800cbca <_printf_float+0x1ae>
 800cbb2:	6121      	str	r1, [r4, #16]
 800cbb4:	b913      	cbnz	r3, 800cbbc <_printf_float+0x1a0>
 800cbb6:	6822      	ldr	r2, [r4, #0]
 800cbb8:	07d0      	lsls	r0, r2, #31
 800cbba:	d502      	bpl.n	800cbc2 <_printf_float+0x1a6>
 800cbbc:	3301      	adds	r3, #1
 800cbbe:	440b      	add	r3, r1
 800cbc0:	6123      	str	r3, [r4, #16]
 800cbc2:	65a1      	str	r1, [r4, #88]	; 0x58
 800cbc4:	f04f 0900 	mov.w	r9, #0
 800cbc8:	e7de      	b.n	800cb88 <_printf_float+0x16c>
 800cbca:	b913      	cbnz	r3, 800cbd2 <_printf_float+0x1b6>
 800cbcc:	6822      	ldr	r2, [r4, #0]
 800cbce:	07d2      	lsls	r2, r2, #31
 800cbd0:	d501      	bpl.n	800cbd6 <_printf_float+0x1ba>
 800cbd2:	3302      	adds	r3, #2
 800cbd4:	e7f4      	b.n	800cbc0 <_printf_float+0x1a4>
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	e7f2      	b.n	800cbc0 <_printf_float+0x1a4>
 800cbda:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800cbde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cbe0:	4299      	cmp	r1, r3
 800cbe2:	db05      	blt.n	800cbf0 <_printf_float+0x1d4>
 800cbe4:	6823      	ldr	r3, [r4, #0]
 800cbe6:	6121      	str	r1, [r4, #16]
 800cbe8:	07d8      	lsls	r0, r3, #31
 800cbea:	d5ea      	bpl.n	800cbc2 <_printf_float+0x1a6>
 800cbec:	1c4b      	adds	r3, r1, #1
 800cbee:	e7e7      	b.n	800cbc0 <_printf_float+0x1a4>
 800cbf0:	2900      	cmp	r1, #0
 800cbf2:	bfd4      	ite	le
 800cbf4:	f1c1 0202 	rsble	r2, r1, #2
 800cbf8:	2201      	movgt	r2, #1
 800cbfa:	4413      	add	r3, r2
 800cbfc:	e7e0      	b.n	800cbc0 <_printf_float+0x1a4>
 800cbfe:	6823      	ldr	r3, [r4, #0]
 800cc00:	055a      	lsls	r2, r3, #21
 800cc02:	d407      	bmi.n	800cc14 <_printf_float+0x1f8>
 800cc04:	6923      	ldr	r3, [r4, #16]
 800cc06:	4642      	mov	r2, r8
 800cc08:	4631      	mov	r1, r6
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	47b8      	blx	r7
 800cc0e:	3001      	adds	r0, #1
 800cc10:	d12c      	bne.n	800cc6c <_printf_float+0x250>
 800cc12:	e764      	b.n	800cade <_printf_float+0xc2>
 800cc14:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cc18:	f240 80e0 	bls.w	800cddc <_printf_float+0x3c0>
 800cc1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cc20:	2200      	movs	r2, #0
 800cc22:	2300      	movs	r3, #0
 800cc24:	f7f3 ff50 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc28:	2800      	cmp	r0, #0
 800cc2a:	d034      	beq.n	800cc96 <_printf_float+0x27a>
 800cc2c:	4a37      	ldr	r2, [pc, #220]	; (800cd0c <_printf_float+0x2f0>)
 800cc2e:	2301      	movs	r3, #1
 800cc30:	4631      	mov	r1, r6
 800cc32:	4628      	mov	r0, r5
 800cc34:	47b8      	blx	r7
 800cc36:	3001      	adds	r0, #1
 800cc38:	f43f af51 	beq.w	800cade <_printf_float+0xc2>
 800cc3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cc40:	429a      	cmp	r2, r3
 800cc42:	db02      	blt.n	800cc4a <_printf_float+0x22e>
 800cc44:	6823      	ldr	r3, [r4, #0]
 800cc46:	07d8      	lsls	r0, r3, #31
 800cc48:	d510      	bpl.n	800cc6c <_printf_float+0x250>
 800cc4a:	ee18 3a10 	vmov	r3, s16
 800cc4e:	4652      	mov	r2, sl
 800cc50:	4631      	mov	r1, r6
 800cc52:	4628      	mov	r0, r5
 800cc54:	47b8      	blx	r7
 800cc56:	3001      	adds	r0, #1
 800cc58:	f43f af41 	beq.w	800cade <_printf_float+0xc2>
 800cc5c:	f04f 0800 	mov.w	r8, #0
 800cc60:	f104 091a 	add.w	r9, r4, #26
 800cc64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc66:	3b01      	subs	r3, #1
 800cc68:	4543      	cmp	r3, r8
 800cc6a:	dc09      	bgt.n	800cc80 <_printf_float+0x264>
 800cc6c:	6823      	ldr	r3, [r4, #0]
 800cc6e:	079b      	lsls	r3, r3, #30
 800cc70:	f100 8105 	bmi.w	800ce7e <_printf_float+0x462>
 800cc74:	68e0      	ldr	r0, [r4, #12]
 800cc76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc78:	4298      	cmp	r0, r3
 800cc7a:	bfb8      	it	lt
 800cc7c:	4618      	movlt	r0, r3
 800cc7e:	e730      	b.n	800cae2 <_printf_float+0xc6>
 800cc80:	2301      	movs	r3, #1
 800cc82:	464a      	mov	r2, r9
 800cc84:	4631      	mov	r1, r6
 800cc86:	4628      	mov	r0, r5
 800cc88:	47b8      	blx	r7
 800cc8a:	3001      	adds	r0, #1
 800cc8c:	f43f af27 	beq.w	800cade <_printf_float+0xc2>
 800cc90:	f108 0801 	add.w	r8, r8, #1
 800cc94:	e7e6      	b.n	800cc64 <_printf_float+0x248>
 800cc96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	dc39      	bgt.n	800cd10 <_printf_float+0x2f4>
 800cc9c:	4a1b      	ldr	r2, [pc, #108]	; (800cd0c <_printf_float+0x2f0>)
 800cc9e:	2301      	movs	r3, #1
 800cca0:	4631      	mov	r1, r6
 800cca2:	4628      	mov	r0, r5
 800cca4:	47b8      	blx	r7
 800cca6:	3001      	adds	r0, #1
 800cca8:	f43f af19 	beq.w	800cade <_printf_float+0xc2>
 800ccac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ccb0:	4313      	orrs	r3, r2
 800ccb2:	d102      	bne.n	800ccba <_printf_float+0x29e>
 800ccb4:	6823      	ldr	r3, [r4, #0]
 800ccb6:	07d9      	lsls	r1, r3, #31
 800ccb8:	d5d8      	bpl.n	800cc6c <_printf_float+0x250>
 800ccba:	ee18 3a10 	vmov	r3, s16
 800ccbe:	4652      	mov	r2, sl
 800ccc0:	4631      	mov	r1, r6
 800ccc2:	4628      	mov	r0, r5
 800ccc4:	47b8      	blx	r7
 800ccc6:	3001      	adds	r0, #1
 800ccc8:	f43f af09 	beq.w	800cade <_printf_float+0xc2>
 800cccc:	f04f 0900 	mov.w	r9, #0
 800ccd0:	f104 0a1a 	add.w	sl, r4, #26
 800ccd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccd6:	425b      	negs	r3, r3
 800ccd8:	454b      	cmp	r3, r9
 800ccda:	dc01      	bgt.n	800cce0 <_printf_float+0x2c4>
 800ccdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ccde:	e792      	b.n	800cc06 <_printf_float+0x1ea>
 800cce0:	2301      	movs	r3, #1
 800cce2:	4652      	mov	r2, sl
 800cce4:	4631      	mov	r1, r6
 800cce6:	4628      	mov	r0, r5
 800cce8:	47b8      	blx	r7
 800ccea:	3001      	adds	r0, #1
 800ccec:	f43f aef7 	beq.w	800cade <_printf_float+0xc2>
 800ccf0:	f109 0901 	add.w	r9, r9, #1
 800ccf4:	e7ee      	b.n	800ccd4 <_printf_float+0x2b8>
 800ccf6:	bf00      	nop
 800ccf8:	7fefffff 	.word	0x7fefffff
 800ccfc:	0801b3d4 	.word	0x0801b3d4
 800cd00:	0801b3d8 	.word	0x0801b3d8
 800cd04:	0801b3e0 	.word	0x0801b3e0
 800cd08:	0801b3dc 	.word	0x0801b3dc
 800cd0c:	0801b3e4 	.word	0x0801b3e4
 800cd10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cd14:	429a      	cmp	r2, r3
 800cd16:	bfa8      	it	ge
 800cd18:	461a      	movge	r2, r3
 800cd1a:	2a00      	cmp	r2, #0
 800cd1c:	4691      	mov	r9, r2
 800cd1e:	dc37      	bgt.n	800cd90 <_printf_float+0x374>
 800cd20:	f04f 0b00 	mov.w	fp, #0
 800cd24:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd28:	f104 021a 	add.w	r2, r4, #26
 800cd2c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cd2e:	9305      	str	r3, [sp, #20]
 800cd30:	eba3 0309 	sub.w	r3, r3, r9
 800cd34:	455b      	cmp	r3, fp
 800cd36:	dc33      	bgt.n	800cda0 <_printf_float+0x384>
 800cd38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	db3b      	blt.n	800cdb8 <_printf_float+0x39c>
 800cd40:	6823      	ldr	r3, [r4, #0]
 800cd42:	07da      	lsls	r2, r3, #31
 800cd44:	d438      	bmi.n	800cdb8 <_printf_float+0x39c>
 800cd46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd48:	9a05      	ldr	r2, [sp, #20]
 800cd4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cd4c:	1a9a      	subs	r2, r3, r2
 800cd4e:	eba3 0901 	sub.w	r9, r3, r1
 800cd52:	4591      	cmp	r9, r2
 800cd54:	bfa8      	it	ge
 800cd56:	4691      	movge	r9, r2
 800cd58:	f1b9 0f00 	cmp.w	r9, #0
 800cd5c:	dc35      	bgt.n	800cdca <_printf_float+0x3ae>
 800cd5e:	f04f 0800 	mov.w	r8, #0
 800cd62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd66:	f104 0a1a 	add.w	sl, r4, #26
 800cd6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cd6e:	1a9b      	subs	r3, r3, r2
 800cd70:	eba3 0309 	sub.w	r3, r3, r9
 800cd74:	4543      	cmp	r3, r8
 800cd76:	f77f af79 	ble.w	800cc6c <_printf_float+0x250>
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	4652      	mov	r2, sl
 800cd7e:	4631      	mov	r1, r6
 800cd80:	4628      	mov	r0, r5
 800cd82:	47b8      	blx	r7
 800cd84:	3001      	adds	r0, #1
 800cd86:	f43f aeaa 	beq.w	800cade <_printf_float+0xc2>
 800cd8a:	f108 0801 	add.w	r8, r8, #1
 800cd8e:	e7ec      	b.n	800cd6a <_printf_float+0x34e>
 800cd90:	4613      	mov	r3, r2
 800cd92:	4631      	mov	r1, r6
 800cd94:	4642      	mov	r2, r8
 800cd96:	4628      	mov	r0, r5
 800cd98:	47b8      	blx	r7
 800cd9a:	3001      	adds	r0, #1
 800cd9c:	d1c0      	bne.n	800cd20 <_printf_float+0x304>
 800cd9e:	e69e      	b.n	800cade <_printf_float+0xc2>
 800cda0:	2301      	movs	r3, #1
 800cda2:	4631      	mov	r1, r6
 800cda4:	4628      	mov	r0, r5
 800cda6:	9205      	str	r2, [sp, #20]
 800cda8:	47b8      	blx	r7
 800cdaa:	3001      	adds	r0, #1
 800cdac:	f43f ae97 	beq.w	800cade <_printf_float+0xc2>
 800cdb0:	9a05      	ldr	r2, [sp, #20]
 800cdb2:	f10b 0b01 	add.w	fp, fp, #1
 800cdb6:	e7b9      	b.n	800cd2c <_printf_float+0x310>
 800cdb8:	ee18 3a10 	vmov	r3, s16
 800cdbc:	4652      	mov	r2, sl
 800cdbe:	4631      	mov	r1, r6
 800cdc0:	4628      	mov	r0, r5
 800cdc2:	47b8      	blx	r7
 800cdc4:	3001      	adds	r0, #1
 800cdc6:	d1be      	bne.n	800cd46 <_printf_float+0x32a>
 800cdc8:	e689      	b.n	800cade <_printf_float+0xc2>
 800cdca:	9a05      	ldr	r2, [sp, #20]
 800cdcc:	464b      	mov	r3, r9
 800cdce:	4442      	add	r2, r8
 800cdd0:	4631      	mov	r1, r6
 800cdd2:	4628      	mov	r0, r5
 800cdd4:	47b8      	blx	r7
 800cdd6:	3001      	adds	r0, #1
 800cdd8:	d1c1      	bne.n	800cd5e <_printf_float+0x342>
 800cdda:	e680      	b.n	800cade <_printf_float+0xc2>
 800cddc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cdde:	2a01      	cmp	r2, #1
 800cde0:	dc01      	bgt.n	800cde6 <_printf_float+0x3ca>
 800cde2:	07db      	lsls	r3, r3, #31
 800cde4:	d538      	bpl.n	800ce58 <_printf_float+0x43c>
 800cde6:	2301      	movs	r3, #1
 800cde8:	4642      	mov	r2, r8
 800cdea:	4631      	mov	r1, r6
 800cdec:	4628      	mov	r0, r5
 800cdee:	47b8      	blx	r7
 800cdf0:	3001      	adds	r0, #1
 800cdf2:	f43f ae74 	beq.w	800cade <_printf_float+0xc2>
 800cdf6:	ee18 3a10 	vmov	r3, s16
 800cdfa:	4652      	mov	r2, sl
 800cdfc:	4631      	mov	r1, r6
 800cdfe:	4628      	mov	r0, r5
 800ce00:	47b8      	blx	r7
 800ce02:	3001      	adds	r0, #1
 800ce04:	f43f ae6b 	beq.w	800cade <_printf_float+0xc2>
 800ce08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	2300      	movs	r3, #0
 800ce10:	f7f3 fe5a 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce14:	b9d8      	cbnz	r0, 800ce4e <_printf_float+0x432>
 800ce16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce18:	f108 0201 	add.w	r2, r8, #1
 800ce1c:	3b01      	subs	r3, #1
 800ce1e:	4631      	mov	r1, r6
 800ce20:	4628      	mov	r0, r5
 800ce22:	47b8      	blx	r7
 800ce24:	3001      	adds	r0, #1
 800ce26:	d10e      	bne.n	800ce46 <_printf_float+0x42a>
 800ce28:	e659      	b.n	800cade <_printf_float+0xc2>
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	4652      	mov	r2, sl
 800ce2e:	4631      	mov	r1, r6
 800ce30:	4628      	mov	r0, r5
 800ce32:	47b8      	blx	r7
 800ce34:	3001      	adds	r0, #1
 800ce36:	f43f ae52 	beq.w	800cade <_printf_float+0xc2>
 800ce3a:	f108 0801 	add.w	r8, r8, #1
 800ce3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce40:	3b01      	subs	r3, #1
 800ce42:	4543      	cmp	r3, r8
 800ce44:	dcf1      	bgt.n	800ce2a <_printf_float+0x40e>
 800ce46:	464b      	mov	r3, r9
 800ce48:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ce4c:	e6dc      	b.n	800cc08 <_printf_float+0x1ec>
 800ce4e:	f04f 0800 	mov.w	r8, #0
 800ce52:	f104 0a1a 	add.w	sl, r4, #26
 800ce56:	e7f2      	b.n	800ce3e <_printf_float+0x422>
 800ce58:	2301      	movs	r3, #1
 800ce5a:	4642      	mov	r2, r8
 800ce5c:	e7df      	b.n	800ce1e <_printf_float+0x402>
 800ce5e:	2301      	movs	r3, #1
 800ce60:	464a      	mov	r2, r9
 800ce62:	4631      	mov	r1, r6
 800ce64:	4628      	mov	r0, r5
 800ce66:	47b8      	blx	r7
 800ce68:	3001      	adds	r0, #1
 800ce6a:	f43f ae38 	beq.w	800cade <_printf_float+0xc2>
 800ce6e:	f108 0801 	add.w	r8, r8, #1
 800ce72:	68e3      	ldr	r3, [r4, #12]
 800ce74:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ce76:	1a5b      	subs	r3, r3, r1
 800ce78:	4543      	cmp	r3, r8
 800ce7a:	dcf0      	bgt.n	800ce5e <_printf_float+0x442>
 800ce7c:	e6fa      	b.n	800cc74 <_printf_float+0x258>
 800ce7e:	f04f 0800 	mov.w	r8, #0
 800ce82:	f104 0919 	add.w	r9, r4, #25
 800ce86:	e7f4      	b.n	800ce72 <_printf_float+0x456>

0800ce88 <_printf_common>:
 800ce88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce8c:	4616      	mov	r6, r2
 800ce8e:	4699      	mov	r9, r3
 800ce90:	688a      	ldr	r2, [r1, #8]
 800ce92:	690b      	ldr	r3, [r1, #16]
 800ce94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	bfb8      	it	lt
 800ce9c:	4613      	movlt	r3, r2
 800ce9e:	6033      	str	r3, [r6, #0]
 800cea0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cea4:	4607      	mov	r7, r0
 800cea6:	460c      	mov	r4, r1
 800cea8:	b10a      	cbz	r2, 800ceae <_printf_common+0x26>
 800ceaa:	3301      	adds	r3, #1
 800ceac:	6033      	str	r3, [r6, #0]
 800ceae:	6823      	ldr	r3, [r4, #0]
 800ceb0:	0699      	lsls	r1, r3, #26
 800ceb2:	bf42      	ittt	mi
 800ceb4:	6833      	ldrmi	r3, [r6, #0]
 800ceb6:	3302      	addmi	r3, #2
 800ceb8:	6033      	strmi	r3, [r6, #0]
 800ceba:	6825      	ldr	r5, [r4, #0]
 800cebc:	f015 0506 	ands.w	r5, r5, #6
 800cec0:	d106      	bne.n	800ced0 <_printf_common+0x48>
 800cec2:	f104 0a19 	add.w	sl, r4, #25
 800cec6:	68e3      	ldr	r3, [r4, #12]
 800cec8:	6832      	ldr	r2, [r6, #0]
 800ceca:	1a9b      	subs	r3, r3, r2
 800cecc:	42ab      	cmp	r3, r5
 800cece:	dc26      	bgt.n	800cf1e <_printf_common+0x96>
 800ced0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ced4:	1e13      	subs	r3, r2, #0
 800ced6:	6822      	ldr	r2, [r4, #0]
 800ced8:	bf18      	it	ne
 800ceda:	2301      	movne	r3, #1
 800cedc:	0692      	lsls	r2, r2, #26
 800cede:	d42b      	bmi.n	800cf38 <_printf_common+0xb0>
 800cee0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cee4:	4649      	mov	r1, r9
 800cee6:	4638      	mov	r0, r7
 800cee8:	47c0      	blx	r8
 800ceea:	3001      	adds	r0, #1
 800ceec:	d01e      	beq.n	800cf2c <_printf_common+0xa4>
 800ceee:	6823      	ldr	r3, [r4, #0]
 800cef0:	68e5      	ldr	r5, [r4, #12]
 800cef2:	6832      	ldr	r2, [r6, #0]
 800cef4:	f003 0306 	and.w	r3, r3, #6
 800cef8:	2b04      	cmp	r3, #4
 800cefa:	bf08      	it	eq
 800cefc:	1aad      	subeq	r5, r5, r2
 800cefe:	68a3      	ldr	r3, [r4, #8]
 800cf00:	6922      	ldr	r2, [r4, #16]
 800cf02:	bf0c      	ite	eq
 800cf04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cf08:	2500      	movne	r5, #0
 800cf0a:	4293      	cmp	r3, r2
 800cf0c:	bfc4      	itt	gt
 800cf0e:	1a9b      	subgt	r3, r3, r2
 800cf10:	18ed      	addgt	r5, r5, r3
 800cf12:	2600      	movs	r6, #0
 800cf14:	341a      	adds	r4, #26
 800cf16:	42b5      	cmp	r5, r6
 800cf18:	d11a      	bne.n	800cf50 <_printf_common+0xc8>
 800cf1a:	2000      	movs	r0, #0
 800cf1c:	e008      	b.n	800cf30 <_printf_common+0xa8>
 800cf1e:	2301      	movs	r3, #1
 800cf20:	4652      	mov	r2, sl
 800cf22:	4649      	mov	r1, r9
 800cf24:	4638      	mov	r0, r7
 800cf26:	47c0      	blx	r8
 800cf28:	3001      	adds	r0, #1
 800cf2a:	d103      	bne.n	800cf34 <_printf_common+0xac>
 800cf2c:	f04f 30ff 	mov.w	r0, #4294967295
 800cf30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf34:	3501      	adds	r5, #1
 800cf36:	e7c6      	b.n	800cec6 <_printf_common+0x3e>
 800cf38:	18e1      	adds	r1, r4, r3
 800cf3a:	1c5a      	adds	r2, r3, #1
 800cf3c:	2030      	movs	r0, #48	; 0x30
 800cf3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cf42:	4422      	add	r2, r4
 800cf44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cf48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cf4c:	3302      	adds	r3, #2
 800cf4e:	e7c7      	b.n	800cee0 <_printf_common+0x58>
 800cf50:	2301      	movs	r3, #1
 800cf52:	4622      	mov	r2, r4
 800cf54:	4649      	mov	r1, r9
 800cf56:	4638      	mov	r0, r7
 800cf58:	47c0      	blx	r8
 800cf5a:	3001      	adds	r0, #1
 800cf5c:	d0e6      	beq.n	800cf2c <_printf_common+0xa4>
 800cf5e:	3601      	adds	r6, #1
 800cf60:	e7d9      	b.n	800cf16 <_printf_common+0x8e>
	...

0800cf64 <_printf_i>:
 800cf64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cf68:	7e0f      	ldrb	r7, [r1, #24]
 800cf6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cf6c:	2f78      	cmp	r7, #120	; 0x78
 800cf6e:	4691      	mov	r9, r2
 800cf70:	4680      	mov	r8, r0
 800cf72:	460c      	mov	r4, r1
 800cf74:	469a      	mov	sl, r3
 800cf76:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cf7a:	d807      	bhi.n	800cf8c <_printf_i+0x28>
 800cf7c:	2f62      	cmp	r7, #98	; 0x62
 800cf7e:	d80a      	bhi.n	800cf96 <_printf_i+0x32>
 800cf80:	2f00      	cmp	r7, #0
 800cf82:	f000 80d8 	beq.w	800d136 <_printf_i+0x1d2>
 800cf86:	2f58      	cmp	r7, #88	; 0x58
 800cf88:	f000 80a3 	beq.w	800d0d2 <_printf_i+0x16e>
 800cf8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cf90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cf94:	e03a      	b.n	800d00c <_printf_i+0xa8>
 800cf96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cf9a:	2b15      	cmp	r3, #21
 800cf9c:	d8f6      	bhi.n	800cf8c <_printf_i+0x28>
 800cf9e:	a101      	add	r1, pc, #4	; (adr r1, 800cfa4 <_printf_i+0x40>)
 800cfa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cfa4:	0800cffd 	.word	0x0800cffd
 800cfa8:	0800d011 	.word	0x0800d011
 800cfac:	0800cf8d 	.word	0x0800cf8d
 800cfb0:	0800cf8d 	.word	0x0800cf8d
 800cfb4:	0800cf8d 	.word	0x0800cf8d
 800cfb8:	0800cf8d 	.word	0x0800cf8d
 800cfbc:	0800d011 	.word	0x0800d011
 800cfc0:	0800cf8d 	.word	0x0800cf8d
 800cfc4:	0800cf8d 	.word	0x0800cf8d
 800cfc8:	0800cf8d 	.word	0x0800cf8d
 800cfcc:	0800cf8d 	.word	0x0800cf8d
 800cfd0:	0800d11d 	.word	0x0800d11d
 800cfd4:	0800d041 	.word	0x0800d041
 800cfd8:	0800d0ff 	.word	0x0800d0ff
 800cfdc:	0800cf8d 	.word	0x0800cf8d
 800cfe0:	0800cf8d 	.word	0x0800cf8d
 800cfe4:	0800d13f 	.word	0x0800d13f
 800cfe8:	0800cf8d 	.word	0x0800cf8d
 800cfec:	0800d041 	.word	0x0800d041
 800cff0:	0800cf8d 	.word	0x0800cf8d
 800cff4:	0800cf8d 	.word	0x0800cf8d
 800cff8:	0800d107 	.word	0x0800d107
 800cffc:	682b      	ldr	r3, [r5, #0]
 800cffe:	1d1a      	adds	r2, r3, #4
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	602a      	str	r2, [r5, #0]
 800d004:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d008:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d00c:	2301      	movs	r3, #1
 800d00e:	e0a3      	b.n	800d158 <_printf_i+0x1f4>
 800d010:	6820      	ldr	r0, [r4, #0]
 800d012:	6829      	ldr	r1, [r5, #0]
 800d014:	0606      	lsls	r6, r0, #24
 800d016:	f101 0304 	add.w	r3, r1, #4
 800d01a:	d50a      	bpl.n	800d032 <_printf_i+0xce>
 800d01c:	680e      	ldr	r6, [r1, #0]
 800d01e:	602b      	str	r3, [r5, #0]
 800d020:	2e00      	cmp	r6, #0
 800d022:	da03      	bge.n	800d02c <_printf_i+0xc8>
 800d024:	232d      	movs	r3, #45	; 0x2d
 800d026:	4276      	negs	r6, r6
 800d028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d02c:	485e      	ldr	r0, [pc, #376]	; (800d1a8 <_printf_i+0x244>)
 800d02e:	230a      	movs	r3, #10
 800d030:	e019      	b.n	800d066 <_printf_i+0x102>
 800d032:	680e      	ldr	r6, [r1, #0]
 800d034:	602b      	str	r3, [r5, #0]
 800d036:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d03a:	bf18      	it	ne
 800d03c:	b236      	sxthne	r6, r6
 800d03e:	e7ef      	b.n	800d020 <_printf_i+0xbc>
 800d040:	682b      	ldr	r3, [r5, #0]
 800d042:	6820      	ldr	r0, [r4, #0]
 800d044:	1d19      	adds	r1, r3, #4
 800d046:	6029      	str	r1, [r5, #0]
 800d048:	0601      	lsls	r1, r0, #24
 800d04a:	d501      	bpl.n	800d050 <_printf_i+0xec>
 800d04c:	681e      	ldr	r6, [r3, #0]
 800d04e:	e002      	b.n	800d056 <_printf_i+0xf2>
 800d050:	0646      	lsls	r6, r0, #25
 800d052:	d5fb      	bpl.n	800d04c <_printf_i+0xe8>
 800d054:	881e      	ldrh	r6, [r3, #0]
 800d056:	4854      	ldr	r0, [pc, #336]	; (800d1a8 <_printf_i+0x244>)
 800d058:	2f6f      	cmp	r7, #111	; 0x6f
 800d05a:	bf0c      	ite	eq
 800d05c:	2308      	moveq	r3, #8
 800d05e:	230a      	movne	r3, #10
 800d060:	2100      	movs	r1, #0
 800d062:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d066:	6865      	ldr	r5, [r4, #4]
 800d068:	60a5      	str	r5, [r4, #8]
 800d06a:	2d00      	cmp	r5, #0
 800d06c:	bfa2      	ittt	ge
 800d06e:	6821      	ldrge	r1, [r4, #0]
 800d070:	f021 0104 	bicge.w	r1, r1, #4
 800d074:	6021      	strge	r1, [r4, #0]
 800d076:	b90e      	cbnz	r6, 800d07c <_printf_i+0x118>
 800d078:	2d00      	cmp	r5, #0
 800d07a:	d04d      	beq.n	800d118 <_printf_i+0x1b4>
 800d07c:	4615      	mov	r5, r2
 800d07e:	fbb6 f1f3 	udiv	r1, r6, r3
 800d082:	fb03 6711 	mls	r7, r3, r1, r6
 800d086:	5dc7      	ldrb	r7, [r0, r7]
 800d088:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d08c:	4637      	mov	r7, r6
 800d08e:	42bb      	cmp	r3, r7
 800d090:	460e      	mov	r6, r1
 800d092:	d9f4      	bls.n	800d07e <_printf_i+0x11a>
 800d094:	2b08      	cmp	r3, #8
 800d096:	d10b      	bne.n	800d0b0 <_printf_i+0x14c>
 800d098:	6823      	ldr	r3, [r4, #0]
 800d09a:	07de      	lsls	r6, r3, #31
 800d09c:	d508      	bpl.n	800d0b0 <_printf_i+0x14c>
 800d09e:	6923      	ldr	r3, [r4, #16]
 800d0a0:	6861      	ldr	r1, [r4, #4]
 800d0a2:	4299      	cmp	r1, r3
 800d0a4:	bfde      	ittt	le
 800d0a6:	2330      	movle	r3, #48	; 0x30
 800d0a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d0ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d0b0:	1b52      	subs	r2, r2, r5
 800d0b2:	6122      	str	r2, [r4, #16]
 800d0b4:	f8cd a000 	str.w	sl, [sp]
 800d0b8:	464b      	mov	r3, r9
 800d0ba:	aa03      	add	r2, sp, #12
 800d0bc:	4621      	mov	r1, r4
 800d0be:	4640      	mov	r0, r8
 800d0c0:	f7ff fee2 	bl	800ce88 <_printf_common>
 800d0c4:	3001      	adds	r0, #1
 800d0c6:	d14c      	bne.n	800d162 <_printf_i+0x1fe>
 800d0c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d0cc:	b004      	add	sp, #16
 800d0ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0d2:	4835      	ldr	r0, [pc, #212]	; (800d1a8 <_printf_i+0x244>)
 800d0d4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800d0d8:	6829      	ldr	r1, [r5, #0]
 800d0da:	6823      	ldr	r3, [r4, #0]
 800d0dc:	f851 6b04 	ldr.w	r6, [r1], #4
 800d0e0:	6029      	str	r1, [r5, #0]
 800d0e2:	061d      	lsls	r5, r3, #24
 800d0e4:	d514      	bpl.n	800d110 <_printf_i+0x1ac>
 800d0e6:	07df      	lsls	r7, r3, #31
 800d0e8:	bf44      	itt	mi
 800d0ea:	f043 0320 	orrmi.w	r3, r3, #32
 800d0ee:	6023      	strmi	r3, [r4, #0]
 800d0f0:	b91e      	cbnz	r6, 800d0fa <_printf_i+0x196>
 800d0f2:	6823      	ldr	r3, [r4, #0]
 800d0f4:	f023 0320 	bic.w	r3, r3, #32
 800d0f8:	6023      	str	r3, [r4, #0]
 800d0fa:	2310      	movs	r3, #16
 800d0fc:	e7b0      	b.n	800d060 <_printf_i+0xfc>
 800d0fe:	6823      	ldr	r3, [r4, #0]
 800d100:	f043 0320 	orr.w	r3, r3, #32
 800d104:	6023      	str	r3, [r4, #0]
 800d106:	2378      	movs	r3, #120	; 0x78
 800d108:	4828      	ldr	r0, [pc, #160]	; (800d1ac <_printf_i+0x248>)
 800d10a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d10e:	e7e3      	b.n	800d0d8 <_printf_i+0x174>
 800d110:	0659      	lsls	r1, r3, #25
 800d112:	bf48      	it	mi
 800d114:	b2b6      	uxthmi	r6, r6
 800d116:	e7e6      	b.n	800d0e6 <_printf_i+0x182>
 800d118:	4615      	mov	r5, r2
 800d11a:	e7bb      	b.n	800d094 <_printf_i+0x130>
 800d11c:	682b      	ldr	r3, [r5, #0]
 800d11e:	6826      	ldr	r6, [r4, #0]
 800d120:	6961      	ldr	r1, [r4, #20]
 800d122:	1d18      	adds	r0, r3, #4
 800d124:	6028      	str	r0, [r5, #0]
 800d126:	0635      	lsls	r5, r6, #24
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	d501      	bpl.n	800d130 <_printf_i+0x1cc>
 800d12c:	6019      	str	r1, [r3, #0]
 800d12e:	e002      	b.n	800d136 <_printf_i+0x1d2>
 800d130:	0670      	lsls	r0, r6, #25
 800d132:	d5fb      	bpl.n	800d12c <_printf_i+0x1c8>
 800d134:	8019      	strh	r1, [r3, #0]
 800d136:	2300      	movs	r3, #0
 800d138:	6123      	str	r3, [r4, #16]
 800d13a:	4615      	mov	r5, r2
 800d13c:	e7ba      	b.n	800d0b4 <_printf_i+0x150>
 800d13e:	682b      	ldr	r3, [r5, #0]
 800d140:	1d1a      	adds	r2, r3, #4
 800d142:	602a      	str	r2, [r5, #0]
 800d144:	681d      	ldr	r5, [r3, #0]
 800d146:	6862      	ldr	r2, [r4, #4]
 800d148:	2100      	movs	r1, #0
 800d14a:	4628      	mov	r0, r5
 800d14c:	f7f3 f848 	bl	80001e0 <memchr>
 800d150:	b108      	cbz	r0, 800d156 <_printf_i+0x1f2>
 800d152:	1b40      	subs	r0, r0, r5
 800d154:	6060      	str	r0, [r4, #4]
 800d156:	6863      	ldr	r3, [r4, #4]
 800d158:	6123      	str	r3, [r4, #16]
 800d15a:	2300      	movs	r3, #0
 800d15c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d160:	e7a8      	b.n	800d0b4 <_printf_i+0x150>
 800d162:	6923      	ldr	r3, [r4, #16]
 800d164:	462a      	mov	r2, r5
 800d166:	4649      	mov	r1, r9
 800d168:	4640      	mov	r0, r8
 800d16a:	47d0      	blx	sl
 800d16c:	3001      	adds	r0, #1
 800d16e:	d0ab      	beq.n	800d0c8 <_printf_i+0x164>
 800d170:	6823      	ldr	r3, [r4, #0]
 800d172:	079b      	lsls	r3, r3, #30
 800d174:	d413      	bmi.n	800d19e <_printf_i+0x23a>
 800d176:	68e0      	ldr	r0, [r4, #12]
 800d178:	9b03      	ldr	r3, [sp, #12]
 800d17a:	4298      	cmp	r0, r3
 800d17c:	bfb8      	it	lt
 800d17e:	4618      	movlt	r0, r3
 800d180:	e7a4      	b.n	800d0cc <_printf_i+0x168>
 800d182:	2301      	movs	r3, #1
 800d184:	4632      	mov	r2, r6
 800d186:	4649      	mov	r1, r9
 800d188:	4640      	mov	r0, r8
 800d18a:	47d0      	blx	sl
 800d18c:	3001      	adds	r0, #1
 800d18e:	d09b      	beq.n	800d0c8 <_printf_i+0x164>
 800d190:	3501      	adds	r5, #1
 800d192:	68e3      	ldr	r3, [r4, #12]
 800d194:	9903      	ldr	r1, [sp, #12]
 800d196:	1a5b      	subs	r3, r3, r1
 800d198:	42ab      	cmp	r3, r5
 800d19a:	dcf2      	bgt.n	800d182 <_printf_i+0x21e>
 800d19c:	e7eb      	b.n	800d176 <_printf_i+0x212>
 800d19e:	2500      	movs	r5, #0
 800d1a0:	f104 0619 	add.w	r6, r4, #25
 800d1a4:	e7f5      	b.n	800d192 <_printf_i+0x22e>
 800d1a6:	bf00      	nop
 800d1a8:	0801b3e6 	.word	0x0801b3e6
 800d1ac:	0801b3f7 	.word	0x0801b3f7

0800d1b0 <iprintf>:
 800d1b0:	b40f      	push	{r0, r1, r2, r3}
 800d1b2:	4b0a      	ldr	r3, [pc, #40]	; (800d1dc <iprintf+0x2c>)
 800d1b4:	b513      	push	{r0, r1, r4, lr}
 800d1b6:	681c      	ldr	r4, [r3, #0]
 800d1b8:	b124      	cbz	r4, 800d1c4 <iprintf+0x14>
 800d1ba:	69a3      	ldr	r3, [r4, #24]
 800d1bc:	b913      	cbnz	r3, 800d1c4 <iprintf+0x14>
 800d1be:	4620      	mov	r0, r4
 800d1c0:	f001 f8ea 	bl	800e398 <__sinit>
 800d1c4:	ab05      	add	r3, sp, #20
 800d1c6:	9a04      	ldr	r2, [sp, #16]
 800d1c8:	68a1      	ldr	r1, [r4, #8]
 800d1ca:	9301      	str	r3, [sp, #4]
 800d1cc:	4620      	mov	r0, r4
 800d1ce:	f001 fdbd 	bl	800ed4c <_vfiprintf_r>
 800d1d2:	b002      	add	sp, #8
 800d1d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d1d8:	b004      	add	sp, #16
 800d1da:	4770      	bx	lr
 800d1dc:	200009b0 	.word	0x200009b0

0800d1e0 <_puts_r>:
 800d1e0:	b570      	push	{r4, r5, r6, lr}
 800d1e2:	460e      	mov	r6, r1
 800d1e4:	4605      	mov	r5, r0
 800d1e6:	b118      	cbz	r0, 800d1f0 <_puts_r+0x10>
 800d1e8:	6983      	ldr	r3, [r0, #24]
 800d1ea:	b90b      	cbnz	r3, 800d1f0 <_puts_r+0x10>
 800d1ec:	f001 f8d4 	bl	800e398 <__sinit>
 800d1f0:	69ab      	ldr	r3, [r5, #24]
 800d1f2:	68ac      	ldr	r4, [r5, #8]
 800d1f4:	b913      	cbnz	r3, 800d1fc <_puts_r+0x1c>
 800d1f6:	4628      	mov	r0, r5
 800d1f8:	f001 f8ce 	bl	800e398 <__sinit>
 800d1fc:	4b2c      	ldr	r3, [pc, #176]	; (800d2b0 <_puts_r+0xd0>)
 800d1fe:	429c      	cmp	r4, r3
 800d200:	d120      	bne.n	800d244 <_puts_r+0x64>
 800d202:	686c      	ldr	r4, [r5, #4]
 800d204:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d206:	07db      	lsls	r3, r3, #31
 800d208:	d405      	bmi.n	800d216 <_puts_r+0x36>
 800d20a:	89a3      	ldrh	r3, [r4, #12]
 800d20c:	0598      	lsls	r0, r3, #22
 800d20e:	d402      	bmi.n	800d216 <_puts_r+0x36>
 800d210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d212:	f001 f964 	bl	800e4de <__retarget_lock_acquire_recursive>
 800d216:	89a3      	ldrh	r3, [r4, #12]
 800d218:	0719      	lsls	r1, r3, #28
 800d21a:	d51d      	bpl.n	800d258 <_puts_r+0x78>
 800d21c:	6923      	ldr	r3, [r4, #16]
 800d21e:	b1db      	cbz	r3, 800d258 <_puts_r+0x78>
 800d220:	3e01      	subs	r6, #1
 800d222:	68a3      	ldr	r3, [r4, #8]
 800d224:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d228:	3b01      	subs	r3, #1
 800d22a:	60a3      	str	r3, [r4, #8]
 800d22c:	bb39      	cbnz	r1, 800d27e <_puts_r+0x9e>
 800d22e:	2b00      	cmp	r3, #0
 800d230:	da38      	bge.n	800d2a4 <_puts_r+0xc4>
 800d232:	4622      	mov	r2, r4
 800d234:	210a      	movs	r1, #10
 800d236:	4628      	mov	r0, r5
 800d238:	f000 f858 	bl	800d2ec <__swbuf_r>
 800d23c:	3001      	adds	r0, #1
 800d23e:	d011      	beq.n	800d264 <_puts_r+0x84>
 800d240:	250a      	movs	r5, #10
 800d242:	e011      	b.n	800d268 <_puts_r+0x88>
 800d244:	4b1b      	ldr	r3, [pc, #108]	; (800d2b4 <_puts_r+0xd4>)
 800d246:	429c      	cmp	r4, r3
 800d248:	d101      	bne.n	800d24e <_puts_r+0x6e>
 800d24a:	68ac      	ldr	r4, [r5, #8]
 800d24c:	e7da      	b.n	800d204 <_puts_r+0x24>
 800d24e:	4b1a      	ldr	r3, [pc, #104]	; (800d2b8 <_puts_r+0xd8>)
 800d250:	429c      	cmp	r4, r3
 800d252:	bf08      	it	eq
 800d254:	68ec      	ldreq	r4, [r5, #12]
 800d256:	e7d5      	b.n	800d204 <_puts_r+0x24>
 800d258:	4621      	mov	r1, r4
 800d25a:	4628      	mov	r0, r5
 800d25c:	f000 f898 	bl	800d390 <__swsetup_r>
 800d260:	2800      	cmp	r0, #0
 800d262:	d0dd      	beq.n	800d220 <_puts_r+0x40>
 800d264:	f04f 35ff 	mov.w	r5, #4294967295
 800d268:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d26a:	07da      	lsls	r2, r3, #31
 800d26c:	d405      	bmi.n	800d27a <_puts_r+0x9a>
 800d26e:	89a3      	ldrh	r3, [r4, #12]
 800d270:	059b      	lsls	r3, r3, #22
 800d272:	d402      	bmi.n	800d27a <_puts_r+0x9a>
 800d274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d276:	f001 f933 	bl	800e4e0 <__retarget_lock_release_recursive>
 800d27a:	4628      	mov	r0, r5
 800d27c:	bd70      	pop	{r4, r5, r6, pc}
 800d27e:	2b00      	cmp	r3, #0
 800d280:	da04      	bge.n	800d28c <_puts_r+0xac>
 800d282:	69a2      	ldr	r2, [r4, #24]
 800d284:	429a      	cmp	r2, r3
 800d286:	dc06      	bgt.n	800d296 <_puts_r+0xb6>
 800d288:	290a      	cmp	r1, #10
 800d28a:	d004      	beq.n	800d296 <_puts_r+0xb6>
 800d28c:	6823      	ldr	r3, [r4, #0]
 800d28e:	1c5a      	adds	r2, r3, #1
 800d290:	6022      	str	r2, [r4, #0]
 800d292:	7019      	strb	r1, [r3, #0]
 800d294:	e7c5      	b.n	800d222 <_puts_r+0x42>
 800d296:	4622      	mov	r2, r4
 800d298:	4628      	mov	r0, r5
 800d29a:	f000 f827 	bl	800d2ec <__swbuf_r>
 800d29e:	3001      	adds	r0, #1
 800d2a0:	d1bf      	bne.n	800d222 <_puts_r+0x42>
 800d2a2:	e7df      	b.n	800d264 <_puts_r+0x84>
 800d2a4:	6823      	ldr	r3, [r4, #0]
 800d2a6:	250a      	movs	r5, #10
 800d2a8:	1c5a      	adds	r2, r3, #1
 800d2aa:	6022      	str	r2, [r4, #0]
 800d2ac:	701d      	strb	r5, [r3, #0]
 800d2ae:	e7db      	b.n	800d268 <_puts_r+0x88>
 800d2b0:	0801b4b8 	.word	0x0801b4b8
 800d2b4:	0801b4d8 	.word	0x0801b4d8
 800d2b8:	0801b498 	.word	0x0801b498

0800d2bc <puts>:
 800d2bc:	4b02      	ldr	r3, [pc, #8]	; (800d2c8 <puts+0xc>)
 800d2be:	4601      	mov	r1, r0
 800d2c0:	6818      	ldr	r0, [r3, #0]
 800d2c2:	f7ff bf8d 	b.w	800d1e0 <_puts_r>
 800d2c6:	bf00      	nop
 800d2c8:	200009b0 	.word	0x200009b0

0800d2cc <_sbrk_r>:
 800d2cc:	b538      	push	{r3, r4, r5, lr}
 800d2ce:	4d06      	ldr	r5, [pc, #24]	; (800d2e8 <_sbrk_r+0x1c>)
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	4604      	mov	r4, r0
 800d2d4:	4608      	mov	r0, r1
 800d2d6:	602b      	str	r3, [r5, #0]
 800d2d8:	f7f4 ff4a 	bl	8002170 <_sbrk>
 800d2dc:	1c43      	adds	r3, r0, #1
 800d2de:	d102      	bne.n	800d2e6 <_sbrk_r+0x1a>
 800d2e0:	682b      	ldr	r3, [r5, #0]
 800d2e2:	b103      	cbz	r3, 800d2e6 <_sbrk_r+0x1a>
 800d2e4:	6023      	str	r3, [r4, #0]
 800d2e6:	bd38      	pop	{r3, r4, r5, pc}
 800d2e8:	20001ce8 	.word	0x20001ce8

0800d2ec <__swbuf_r>:
 800d2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ee:	460e      	mov	r6, r1
 800d2f0:	4614      	mov	r4, r2
 800d2f2:	4605      	mov	r5, r0
 800d2f4:	b118      	cbz	r0, 800d2fe <__swbuf_r+0x12>
 800d2f6:	6983      	ldr	r3, [r0, #24]
 800d2f8:	b90b      	cbnz	r3, 800d2fe <__swbuf_r+0x12>
 800d2fa:	f001 f84d 	bl	800e398 <__sinit>
 800d2fe:	4b21      	ldr	r3, [pc, #132]	; (800d384 <__swbuf_r+0x98>)
 800d300:	429c      	cmp	r4, r3
 800d302:	d12b      	bne.n	800d35c <__swbuf_r+0x70>
 800d304:	686c      	ldr	r4, [r5, #4]
 800d306:	69a3      	ldr	r3, [r4, #24]
 800d308:	60a3      	str	r3, [r4, #8]
 800d30a:	89a3      	ldrh	r3, [r4, #12]
 800d30c:	071a      	lsls	r2, r3, #28
 800d30e:	d52f      	bpl.n	800d370 <__swbuf_r+0x84>
 800d310:	6923      	ldr	r3, [r4, #16]
 800d312:	b36b      	cbz	r3, 800d370 <__swbuf_r+0x84>
 800d314:	6923      	ldr	r3, [r4, #16]
 800d316:	6820      	ldr	r0, [r4, #0]
 800d318:	1ac0      	subs	r0, r0, r3
 800d31a:	6963      	ldr	r3, [r4, #20]
 800d31c:	b2f6      	uxtb	r6, r6
 800d31e:	4283      	cmp	r3, r0
 800d320:	4637      	mov	r7, r6
 800d322:	dc04      	bgt.n	800d32e <__swbuf_r+0x42>
 800d324:	4621      	mov	r1, r4
 800d326:	4628      	mov	r0, r5
 800d328:	f000 ffa2 	bl	800e270 <_fflush_r>
 800d32c:	bb30      	cbnz	r0, 800d37c <__swbuf_r+0x90>
 800d32e:	68a3      	ldr	r3, [r4, #8]
 800d330:	3b01      	subs	r3, #1
 800d332:	60a3      	str	r3, [r4, #8]
 800d334:	6823      	ldr	r3, [r4, #0]
 800d336:	1c5a      	adds	r2, r3, #1
 800d338:	6022      	str	r2, [r4, #0]
 800d33a:	701e      	strb	r6, [r3, #0]
 800d33c:	6963      	ldr	r3, [r4, #20]
 800d33e:	3001      	adds	r0, #1
 800d340:	4283      	cmp	r3, r0
 800d342:	d004      	beq.n	800d34e <__swbuf_r+0x62>
 800d344:	89a3      	ldrh	r3, [r4, #12]
 800d346:	07db      	lsls	r3, r3, #31
 800d348:	d506      	bpl.n	800d358 <__swbuf_r+0x6c>
 800d34a:	2e0a      	cmp	r6, #10
 800d34c:	d104      	bne.n	800d358 <__swbuf_r+0x6c>
 800d34e:	4621      	mov	r1, r4
 800d350:	4628      	mov	r0, r5
 800d352:	f000 ff8d 	bl	800e270 <_fflush_r>
 800d356:	b988      	cbnz	r0, 800d37c <__swbuf_r+0x90>
 800d358:	4638      	mov	r0, r7
 800d35a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d35c:	4b0a      	ldr	r3, [pc, #40]	; (800d388 <__swbuf_r+0x9c>)
 800d35e:	429c      	cmp	r4, r3
 800d360:	d101      	bne.n	800d366 <__swbuf_r+0x7a>
 800d362:	68ac      	ldr	r4, [r5, #8]
 800d364:	e7cf      	b.n	800d306 <__swbuf_r+0x1a>
 800d366:	4b09      	ldr	r3, [pc, #36]	; (800d38c <__swbuf_r+0xa0>)
 800d368:	429c      	cmp	r4, r3
 800d36a:	bf08      	it	eq
 800d36c:	68ec      	ldreq	r4, [r5, #12]
 800d36e:	e7ca      	b.n	800d306 <__swbuf_r+0x1a>
 800d370:	4621      	mov	r1, r4
 800d372:	4628      	mov	r0, r5
 800d374:	f000 f80c 	bl	800d390 <__swsetup_r>
 800d378:	2800      	cmp	r0, #0
 800d37a:	d0cb      	beq.n	800d314 <__swbuf_r+0x28>
 800d37c:	f04f 37ff 	mov.w	r7, #4294967295
 800d380:	e7ea      	b.n	800d358 <__swbuf_r+0x6c>
 800d382:	bf00      	nop
 800d384:	0801b4b8 	.word	0x0801b4b8
 800d388:	0801b4d8 	.word	0x0801b4d8
 800d38c:	0801b498 	.word	0x0801b498

0800d390 <__swsetup_r>:
 800d390:	4b32      	ldr	r3, [pc, #200]	; (800d45c <__swsetup_r+0xcc>)
 800d392:	b570      	push	{r4, r5, r6, lr}
 800d394:	681d      	ldr	r5, [r3, #0]
 800d396:	4606      	mov	r6, r0
 800d398:	460c      	mov	r4, r1
 800d39a:	b125      	cbz	r5, 800d3a6 <__swsetup_r+0x16>
 800d39c:	69ab      	ldr	r3, [r5, #24]
 800d39e:	b913      	cbnz	r3, 800d3a6 <__swsetup_r+0x16>
 800d3a0:	4628      	mov	r0, r5
 800d3a2:	f000 fff9 	bl	800e398 <__sinit>
 800d3a6:	4b2e      	ldr	r3, [pc, #184]	; (800d460 <__swsetup_r+0xd0>)
 800d3a8:	429c      	cmp	r4, r3
 800d3aa:	d10f      	bne.n	800d3cc <__swsetup_r+0x3c>
 800d3ac:	686c      	ldr	r4, [r5, #4]
 800d3ae:	89a3      	ldrh	r3, [r4, #12]
 800d3b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d3b4:	0719      	lsls	r1, r3, #28
 800d3b6:	d42c      	bmi.n	800d412 <__swsetup_r+0x82>
 800d3b8:	06dd      	lsls	r5, r3, #27
 800d3ba:	d411      	bmi.n	800d3e0 <__swsetup_r+0x50>
 800d3bc:	2309      	movs	r3, #9
 800d3be:	6033      	str	r3, [r6, #0]
 800d3c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d3c4:	81a3      	strh	r3, [r4, #12]
 800d3c6:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ca:	e03e      	b.n	800d44a <__swsetup_r+0xba>
 800d3cc:	4b25      	ldr	r3, [pc, #148]	; (800d464 <__swsetup_r+0xd4>)
 800d3ce:	429c      	cmp	r4, r3
 800d3d0:	d101      	bne.n	800d3d6 <__swsetup_r+0x46>
 800d3d2:	68ac      	ldr	r4, [r5, #8]
 800d3d4:	e7eb      	b.n	800d3ae <__swsetup_r+0x1e>
 800d3d6:	4b24      	ldr	r3, [pc, #144]	; (800d468 <__swsetup_r+0xd8>)
 800d3d8:	429c      	cmp	r4, r3
 800d3da:	bf08      	it	eq
 800d3dc:	68ec      	ldreq	r4, [r5, #12]
 800d3de:	e7e6      	b.n	800d3ae <__swsetup_r+0x1e>
 800d3e0:	0758      	lsls	r0, r3, #29
 800d3e2:	d512      	bpl.n	800d40a <__swsetup_r+0x7a>
 800d3e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d3e6:	b141      	cbz	r1, 800d3fa <__swsetup_r+0x6a>
 800d3e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d3ec:	4299      	cmp	r1, r3
 800d3ee:	d002      	beq.n	800d3f6 <__swsetup_r+0x66>
 800d3f0:	4630      	mov	r0, r6
 800d3f2:	f7ff f993 	bl	800c71c <_free_r>
 800d3f6:	2300      	movs	r3, #0
 800d3f8:	6363      	str	r3, [r4, #52]	; 0x34
 800d3fa:	89a3      	ldrh	r3, [r4, #12]
 800d3fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d400:	81a3      	strh	r3, [r4, #12]
 800d402:	2300      	movs	r3, #0
 800d404:	6063      	str	r3, [r4, #4]
 800d406:	6923      	ldr	r3, [r4, #16]
 800d408:	6023      	str	r3, [r4, #0]
 800d40a:	89a3      	ldrh	r3, [r4, #12]
 800d40c:	f043 0308 	orr.w	r3, r3, #8
 800d410:	81a3      	strh	r3, [r4, #12]
 800d412:	6923      	ldr	r3, [r4, #16]
 800d414:	b94b      	cbnz	r3, 800d42a <__swsetup_r+0x9a>
 800d416:	89a3      	ldrh	r3, [r4, #12]
 800d418:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d41c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d420:	d003      	beq.n	800d42a <__swsetup_r+0x9a>
 800d422:	4621      	mov	r1, r4
 800d424:	4630      	mov	r0, r6
 800d426:	f001 f881 	bl	800e52c <__smakebuf_r>
 800d42a:	89a0      	ldrh	r0, [r4, #12]
 800d42c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d430:	f010 0301 	ands.w	r3, r0, #1
 800d434:	d00a      	beq.n	800d44c <__swsetup_r+0xbc>
 800d436:	2300      	movs	r3, #0
 800d438:	60a3      	str	r3, [r4, #8]
 800d43a:	6963      	ldr	r3, [r4, #20]
 800d43c:	425b      	negs	r3, r3
 800d43e:	61a3      	str	r3, [r4, #24]
 800d440:	6923      	ldr	r3, [r4, #16]
 800d442:	b943      	cbnz	r3, 800d456 <__swsetup_r+0xc6>
 800d444:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d448:	d1ba      	bne.n	800d3c0 <__swsetup_r+0x30>
 800d44a:	bd70      	pop	{r4, r5, r6, pc}
 800d44c:	0781      	lsls	r1, r0, #30
 800d44e:	bf58      	it	pl
 800d450:	6963      	ldrpl	r3, [r4, #20]
 800d452:	60a3      	str	r3, [r4, #8]
 800d454:	e7f4      	b.n	800d440 <__swsetup_r+0xb0>
 800d456:	2000      	movs	r0, #0
 800d458:	e7f7      	b.n	800d44a <__swsetup_r+0xba>
 800d45a:	bf00      	nop
 800d45c:	200009b0 	.word	0x200009b0
 800d460:	0801b4b8 	.word	0x0801b4b8
 800d464:	0801b4d8 	.word	0x0801b4d8
 800d468:	0801b498 	.word	0x0801b498

0800d46c <quorem>:
 800d46c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d470:	6903      	ldr	r3, [r0, #16]
 800d472:	690c      	ldr	r4, [r1, #16]
 800d474:	42a3      	cmp	r3, r4
 800d476:	4607      	mov	r7, r0
 800d478:	f2c0 8081 	blt.w	800d57e <quorem+0x112>
 800d47c:	3c01      	subs	r4, #1
 800d47e:	f101 0814 	add.w	r8, r1, #20
 800d482:	f100 0514 	add.w	r5, r0, #20
 800d486:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d48a:	9301      	str	r3, [sp, #4]
 800d48c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d490:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d494:	3301      	adds	r3, #1
 800d496:	429a      	cmp	r2, r3
 800d498:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d49c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d4a0:	fbb2 f6f3 	udiv	r6, r2, r3
 800d4a4:	d331      	bcc.n	800d50a <quorem+0x9e>
 800d4a6:	f04f 0e00 	mov.w	lr, #0
 800d4aa:	4640      	mov	r0, r8
 800d4ac:	46ac      	mov	ip, r5
 800d4ae:	46f2      	mov	sl, lr
 800d4b0:	f850 2b04 	ldr.w	r2, [r0], #4
 800d4b4:	b293      	uxth	r3, r2
 800d4b6:	fb06 e303 	mla	r3, r6, r3, lr
 800d4ba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d4be:	b29b      	uxth	r3, r3
 800d4c0:	ebaa 0303 	sub.w	r3, sl, r3
 800d4c4:	f8dc a000 	ldr.w	sl, [ip]
 800d4c8:	0c12      	lsrs	r2, r2, #16
 800d4ca:	fa13 f38a 	uxtah	r3, r3, sl
 800d4ce:	fb06 e202 	mla	r2, r6, r2, lr
 800d4d2:	9300      	str	r3, [sp, #0]
 800d4d4:	9b00      	ldr	r3, [sp, #0]
 800d4d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d4da:	b292      	uxth	r2, r2
 800d4dc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d4e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d4e4:	f8bd 3000 	ldrh.w	r3, [sp]
 800d4e8:	4581      	cmp	r9, r0
 800d4ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4ee:	f84c 3b04 	str.w	r3, [ip], #4
 800d4f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d4f6:	d2db      	bcs.n	800d4b0 <quorem+0x44>
 800d4f8:	f855 300b 	ldr.w	r3, [r5, fp]
 800d4fc:	b92b      	cbnz	r3, 800d50a <quorem+0x9e>
 800d4fe:	9b01      	ldr	r3, [sp, #4]
 800d500:	3b04      	subs	r3, #4
 800d502:	429d      	cmp	r5, r3
 800d504:	461a      	mov	r2, r3
 800d506:	d32e      	bcc.n	800d566 <quorem+0xfa>
 800d508:	613c      	str	r4, [r7, #16]
 800d50a:	4638      	mov	r0, r7
 800d50c:	f001 fadc 	bl	800eac8 <__mcmp>
 800d510:	2800      	cmp	r0, #0
 800d512:	db24      	blt.n	800d55e <quorem+0xf2>
 800d514:	3601      	adds	r6, #1
 800d516:	4628      	mov	r0, r5
 800d518:	f04f 0c00 	mov.w	ip, #0
 800d51c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d520:	f8d0 e000 	ldr.w	lr, [r0]
 800d524:	b293      	uxth	r3, r2
 800d526:	ebac 0303 	sub.w	r3, ip, r3
 800d52a:	0c12      	lsrs	r2, r2, #16
 800d52c:	fa13 f38e 	uxtah	r3, r3, lr
 800d530:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d534:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d538:	b29b      	uxth	r3, r3
 800d53a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d53e:	45c1      	cmp	r9, r8
 800d540:	f840 3b04 	str.w	r3, [r0], #4
 800d544:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d548:	d2e8      	bcs.n	800d51c <quorem+0xb0>
 800d54a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d54e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d552:	b922      	cbnz	r2, 800d55e <quorem+0xf2>
 800d554:	3b04      	subs	r3, #4
 800d556:	429d      	cmp	r5, r3
 800d558:	461a      	mov	r2, r3
 800d55a:	d30a      	bcc.n	800d572 <quorem+0x106>
 800d55c:	613c      	str	r4, [r7, #16]
 800d55e:	4630      	mov	r0, r6
 800d560:	b003      	add	sp, #12
 800d562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d566:	6812      	ldr	r2, [r2, #0]
 800d568:	3b04      	subs	r3, #4
 800d56a:	2a00      	cmp	r2, #0
 800d56c:	d1cc      	bne.n	800d508 <quorem+0x9c>
 800d56e:	3c01      	subs	r4, #1
 800d570:	e7c7      	b.n	800d502 <quorem+0x96>
 800d572:	6812      	ldr	r2, [r2, #0]
 800d574:	3b04      	subs	r3, #4
 800d576:	2a00      	cmp	r2, #0
 800d578:	d1f0      	bne.n	800d55c <quorem+0xf0>
 800d57a:	3c01      	subs	r4, #1
 800d57c:	e7eb      	b.n	800d556 <quorem+0xea>
 800d57e:	2000      	movs	r0, #0
 800d580:	e7ee      	b.n	800d560 <quorem+0xf4>
 800d582:	0000      	movs	r0, r0
 800d584:	0000      	movs	r0, r0
	...

0800d588 <_dtoa_r>:
 800d588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d58c:	ed2d 8b04 	vpush	{d8-d9}
 800d590:	ec57 6b10 	vmov	r6, r7, d0
 800d594:	b093      	sub	sp, #76	; 0x4c
 800d596:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d598:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d59c:	9106      	str	r1, [sp, #24]
 800d59e:	ee10 aa10 	vmov	sl, s0
 800d5a2:	4604      	mov	r4, r0
 800d5a4:	9209      	str	r2, [sp, #36]	; 0x24
 800d5a6:	930c      	str	r3, [sp, #48]	; 0x30
 800d5a8:	46bb      	mov	fp, r7
 800d5aa:	b975      	cbnz	r5, 800d5ca <_dtoa_r+0x42>
 800d5ac:	2010      	movs	r0, #16
 800d5ae:	f7ff f897 	bl	800c6e0 <malloc>
 800d5b2:	4602      	mov	r2, r0
 800d5b4:	6260      	str	r0, [r4, #36]	; 0x24
 800d5b6:	b920      	cbnz	r0, 800d5c2 <_dtoa_r+0x3a>
 800d5b8:	4ba7      	ldr	r3, [pc, #668]	; (800d858 <_dtoa_r+0x2d0>)
 800d5ba:	21ea      	movs	r1, #234	; 0xea
 800d5bc:	48a7      	ldr	r0, [pc, #668]	; (800d85c <_dtoa_r+0x2d4>)
 800d5be:	f001 fd4b 	bl	800f058 <__assert_func>
 800d5c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d5c6:	6005      	str	r5, [r0, #0]
 800d5c8:	60c5      	str	r5, [r0, #12]
 800d5ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5cc:	6819      	ldr	r1, [r3, #0]
 800d5ce:	b151      	cbz	r1, 800d5e6 <_dtoa_r+0x5e>
 800d5d0:	685a      	ldr	r2, [r3, #4]
 800d5d2:	604a      	str	r2, [r1, #4]
 800d5d4:	2301      	movs	r3, #1
 800d5d6:	4093      	lsls	r3, r2
 800d5d8:	608b      	str	r3, [r1, #8]
 800d5da:	4620      	mov	r0, r4
 800d5dc:	f001 f832 	bl	800e644 <_Bfree>
 800d5e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	601a      	str	r2, [r3, #0]
 800d5e6:	1e3b      	subs	r3, r7, #0
 800d5e8:	bfaa      	itet	ge
 800d5ea:	2300      	movge	r3, #0
 800d5ec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d5f0:	f8c8 3000 	strge.w	r3, [r8]
 800d5f4:	4b9a      	ldr	r3, [pc, #616]	; (800d860 <_dtoa_r+0x2d8>)
 800d5f6:	bfbc      	itt	lt
 800d5f8:	2201      	movlt	r2, #1
 800d5fa:	f8c8 2000 	strlt.w	r2, [r8]
 800d5fe:	ea33 030b 	bics.w	r3, r3, fp
 800d602:	d11b      	bne.n	800d63c <_dtoa_r+0xb4>
 800d604:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d606:	f242 730f 	movw	r3, #9999	; 0x270f
 800d60a:	6013      	str	r3, [r2, #0]
 800d60c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d610:	4333      	orrs	r3, r6
 800d612:	f000 8592 	beq.w	800e13a <_dtoa_r+0xbb2>
 800d616:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d618:	b963      	cbnz	r3, 800d634 <_dtoa_r+0xac>
 800d61a:	4b92      	ldr	r3, [pc, #584]	; (800d864 <_dtoa_r+0x2dc>)
 800d61c:	e022      	b.n	800d664 <_dtoa_r+0xdc>
 800d61e:	4b92      	ldr	r3, [pc, #584]	; (800d868 <_dtoa_r+0x2e0>)
 800d620:	9301      	str	r3, [sp, #4]
 800d622:	3308      	adds	r3, #8
 800d624:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d626:	6013      	str	r3, [r2, #0]
 800d628:	9801      	ldr	r0, [sp, #4]
 800d62a:	b013      	add	sp, #76	; 0x4c
 800d62c:	ecbd 8b04 	vpop	{d8-d9}
 800d630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d634:	4b8b      	ldr	r3, [pc, #556]	; (800d864 <_dtoa_r+0x2dc>)
 800d636:	9301      	str	r3, [sp, #4]
 800d638:	3303      	adds	r3, #3
 800d63a:	e7f3      	b.n	800d624 <_dtoa_r+0x9c>
 800d63c:	2200      	movs	r2, #0
 800d63e:	2300      	movs	r3, #0
 800d640:	4650      	mov	r0, sl
 800d642:	4659      	mov	r1, fp
 800d644:	f7f3 fa40 	bl	8000ac8 <__aeabi_dcmpeq>
 800d648:	ec4b ab19 	vmov	d9, sl, fp
 800d64c:	4680      	mov	r8, r0
 800d64e:	b158      	cbz	r0, 800d668 <_dtoa_r+0xe0>
 800d650:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d652:	2301      	movs	r3, #1
 800d654:	6013      	str	r3, [r2, #0]
 800d656:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d658:	2b00      	cmp	r3, #0
 800d65a:	f000 856b 	beq.w	800e134 <_dtoa_r+0xbac>
 800d65e:	4883      	ldr	r0, [pc, #524]	; (800d86c <_dtoa_r+0x2e4>)
 800d660:	6018      	str	r0, [r3, #0]
 800d662:	1e43      	subs	r3, r0, #1
 800d664:	9301      	str	r3, [sp, #4]
 800d666:	e7df      	b.n	800d628 <_dtoa_r+0xa0>
 800d668:	ec4b ab10 	vmov	d0, sl, fp
 800d66c:	aa10      	add	r2, sp, #64	; 0x40
 800d66e:	a911      	add	r1, sp, #68	; 0x44
 800d670:	4620      	mov	r0, r4
 800d672:	f001 facf 	bl	800ec14 <__d2b>
 800d676:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d67a:	ee08 0a10 	vmov	s16, r0
 800d67e:	2d00      	cmp	r5, #0
 800d680:	f000 8084 	beq.w	800d78c <_dtoa_r+0x204>
 800d684:	ee19 3a90 	vmov	r3, s19
 800d688:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d68c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d690:	4656      	mov	r6, sl
 800d692:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d696:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d69a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d69e:	4b74      	ldr	r3, [pc, #464]	; (800d870 <_dtoa_r+0x2e8>)
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	4630      	mov	r0, r6
 800d6a4:	4639      	mov	r1, r7
 800d6a6:	f7f2 fdef 	bl	8000288 <__aeabi_dsub>
 800d6aa:	a365      	add	r3, pc, #404	; (adr r3, 800d840 <_dtoa_r+0x2b8>)
 800d6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b0:	f7f2 ffa2 	bl	80005f8 <__aeabi_dmul>
 800d6b4:	a364      	add	r3, pc, #400	; (adr r3, 800d848 <_dtoa_r+0x2c0>)
 800d6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ba:	f7f2 fde7 	bl	800028c <__adddf3>
 800d6be:	4606      	mov	r6, r0
 800d6c0:	4628      	mov	r0, r5
 800d6c2:	460f      	mov	r7, r1
 800d6c4:	f7f2 ff2e 	bl	8000524 <__aeabi_i2d>
 800d6c8:	a361      	add	r3, pc, #388	; (adr r3, 800d850 <_dtoa_r+0x2c8>)
 800d6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ce:	f7f2 ff93 	bl	80005f8 <__aeabi_dmul>
 800d6d2:	4602      	mov	r2, r0
 800d6d4:	460b      	mov	r3, r1
 800d6d6:	4630      	mov	r0, r6
 800d6d8:	4639      	mov	r1, r7
 800d6da:	f7f2 fdd7 	bl	800028c <__adddf3>
 800d6de:	4606      	mov	r6, r0
 800d6e0:	460f      	mov	r7, r1
 800d6e2:	f7f3 fa39 	bl	8000b58 <__aeabi_d2iz>
 800d6e6:	2200      	movs	r2, #0
 800d6e8:	9000      	str	r0, [sp, #0]
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	4630      	mov	r0, r6
 800d6ee:	4639      	mov	r1, r7
 800d6f0:	f7f3 f9f4 	bl	8000adc <__aeabi_dcmplt>
 800d6f4:	b150      	cbz	r0, 800d70c <_dtoa_r+0x184>
 800d6f6:	9800      	ldr	r0, [sp, #0]
 800d6f8:	f7f2 ff14 	bl	8000524 <__aeabi_i2d>
 800d6fc:	4632      	mov	r2, r6
 800d6fe:	463b      	mov	r3, r7
 800d700:	f7f3 f9e2 	bl	8000ac8 <__aeabi_dcmpeq>
 800d704:	b910      	cbnz	r0, 800d70c <_dtoa_r+0x184>
 800d706:	9b00      	ldr	r3, [sp, #0]
 800d708:	3b01      	subs	r3, #1
 800d70a:	9300      	str	r3, [sp, #0]
 800d70c:	9b00      	ldr	r3, [sp, #0]
 800d70e:	2b16      	cmp	r3, #22
 800d710:	d85a      	bhi.n	800d7c8 <_dtoa_r+0x240>
 800d712:	9a00      	ldr	r2, [sp, #0]
 800d714:	4b57      	ldr	r3, [pc, #348]	; (800d874 <_dtoa_r+0x2ec>)
 800d716:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d71e:	ec51 0b19 	vmov	r0, r1, d9
 800d722:	f7f3 f9db 	bl	8000adc <__aeabi_dcmplt>
 800d726:	2800      	cmp	r0, #0
 800d728:	d050      	beq.n	800d7cc <_dtoa_r+0x244>
 800d72a:	9b00      	ldr	r3, [sp, #0]
 800d72c:	3b01      	subs	r3, #1
 800d72e:	9300      	str	r3, [sp, #0]
 800d730:	2300      	movs	r3, #0
 800d732:	930b      	str	r3, [sp, #44]	; 0x2c
 800d734:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d736:	1b5d      	subs	r5, r3, r5
 800d738:	1e6b      	subs	r3, r5, #1
 800d73a:	9305      	str	r3, [sp, #20]
 800d73c:	bf45      	ittet	mi
 800d73e:	f1c5 0301 	rsbmi	r3, r5, #1
 800d742:	9304      	strmi	r3, [sp, #16]
 800d744:	2300      	movpl	r3, #0
 800d746:	2300      	movmi	r3, #0
 800d748:	bf4c      	ite	mi
 800d74a:	9305      	strmi	r3, [sp, #20]
 800d74c:	9304      	strpl	r3, [sp, #16]
 800d74e:	9b00      	ldr	r3, [sp, #0]
 800d750:	2b00      	cmp	r3, #0
 800d752:	db3d      	blt.n	800d7d0 <_dtoa_r+0x248>
 800d754:	9b05      	ldr	r3, [sp, #20]
 800d756:	9a00      	ldr	r2, [sp, #0]
 800d758:	920a      	str	r2, [sp, #40]	; 0x28
 800d75a:	4413      	add	r3, r2
 800d75c:	9305      	str	r3, [sp, #20]
 800d75e:	2300      	movs	r3, #0
 800d760:	9307      	str	r3, [sp, #28]
 800d762:	9b06      	ldr	r3, [sp, #24]
 800d764:	2b09      	cmp	r3, #9
 800d766:	f200 8089 	bhi.w	800d87c <_dtoa_r+0x2f4>
 800d76a:	2b05      	cmp	r3, #5
 800d76c:	bfc4      	itt	gt
 800d76e:	3b04      	subgt	r3, #4
 800d770:	9306      	strgt	r3, [sp, #24]
 800d772:	9b06      	ldr	r3, [sp, #24]
 800d774:	f1a3 0302 	sub.w	r3, r3, #2
 800d778:	bfcc      	ite	gt
 800d77a:	2500      	movgt	r5, #0
 800d77c:	2501      	movle	r5, #1
 800d77e:	2b03      	cmp	r3, #3
 800d780:	f200 8087 	bhi.w	800d892 <_dtoa_r+0x30a>
 800d784:	e8df f003 	tbb	[pc, r3]
 800d788:	59383a2d 	.word	0x59383a2d
 800d78c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d790:	441d      	add	r5, r3
 800d792:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d796:	2b20      	cmp	r3, #32
 800d798:	bfc1      	itttt	gt
 800d79a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d79e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d7a2:	fa0b f303 	lslgt.w	r3, fp, r3
 800d7a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d7aa:	bfda      	itte	le
 800d7ac:	f1c3 0320 	rsble	r3, r3, #32
 800d7b0:	fa06 f003 	lslle.w	r0, r6, r3
 800d7b4:	4318      	orrgt	r0, r3
 800d7b6:	f7f2 fea5 	bl	8000504 <__aeabi_ui2d>
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	4606      	mov	r6, r0
 800d7be:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d7c2:	3d01      	subs	r5, #1
 800d7c4:	930e      	str	r3, [sp, #56]	; 0x38
 800d7c6:	e76a      	b.n	800d69e <_dtoa_r+0x116>
 800d7c8:	2301      	movs	r3, #1
 800d7ca:	e7b2      	b.n	800d732 <_dtoa_r+0x1aa>
 800d7cc:	900b      	str	r0, [sp, #44]	; 0x2c
 800d7ce:	e7b1      	b.n	800d734 <_dtoa_r+0x1ac>
 800d7d0:	9b04      	ldr	r3, [sp, #16]
 800d7d2:	9a00      	ldr	r2, [sp, #0]
 800d7d4:	1a9b      	subs	r3, r3, r2
 800d7d6:	9304      	str	r3, [sp, #16]
 800d7d8:	4253      	negs	r3, r2
 800d7da:	9307      	str	r3, [sp, #28]
 800d7dc:	2300      	movs	r3, #0
 800d7de:	930a      	str	r3, [sp, #40]	; 0x28
 800d7e0:	e7bf      	b.n	800d762 <_dtoa_r+0x1da>
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	9308      	str	r3, [sp, #32]
 800d7e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	dc55      	bgt.n	800d898 <_dtoa_r+0x310>
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d7f2:	461a      	mov	r2, r3
 800d7f4:	9209      	str	r2, [sp, #36]	; 0x24
 800d7f6:	e00c      	b.n	800d812 <_dtoa_r+0x28a>
 800d7f8:	2301      	movs	r3, #1
 800d7fa:	e7f3      	b.n	800d7e4 <_dtoa_r+0x25c>
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d800:	9308      	str	r3, [sp, #32]
 800d802:	9b00      	ldr	r3, [sp, #0]
 800d804:	4413      	add	r3, r2
 800d806:	9302      	str	r3, [sp, #8]
 800d808:	3301      	adds	r3, #1
 800d80a:	2b01      	cmp	r3, #1
 800d80c:	9303      	str	r3, [sp, #12]
 800d80e:	bfb8      	it	lt
 800d810:	2301      	movlt	r3, #1
 800d812:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d814:	2200      	movs	r2, #0
 800d816:	6042      	str	r2, [r0, #4]
 800d818:	2204      	movs	r2, #4
 800d81a:	f102 0614 	add.w	r6, r2, #20
 800d81e:	429e      	cmp	r6, r3
 800d820:	6841      	ldr	r1, [r0, #4]
 800d822:	d93d      	bls.n	800d8a0 <_dtoa_r+0x318>
 800d824:	4620      	mov	r0, r4
 800d826:	f000 fecd 	bl	800e5c4 <_Balloc>
 800d82a:	9001      	str	r0, [sp, #4]
 800d82c:	2800      	cmp	r0, #0
 800d82e:	d13b      	bne.n	800d8a8 <_dtoa_r+0x320>
 800d830:	4b11      	ldr	r3, [pc, #68]	; (800d878 <_dtoa_r+0x2f0>)
 800d832:	4602      	mov	r2, r0
 800d834:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d838:	e6c0      	b.n	800d5bc <_dtoa_r+0x34>
 800d83a:	2301      	movs	r3, #1
 800d83c:	e7df      	b.n	800d7fe <_dtoa_r+0x276>
 800d83e:	bf00      	nop
 800d840:	636f4361 	.word	0x636f4361
 800d844:	3fd287a7 	.word	0x3fd287a7
 800d848:	8b60c8b3 	.word	0x8b60c8b3
 800d84c:	3fc68a28 	.word	0x3fc68a28
 800d850:	509f79fb 	.word	0x509f79fb
 800d854:	3fd34413 	.word	0x3fd34413
 800d858:	0801b415 	.word	0x0801b415
 800d85c:	0801b42c 	.word	0x0801b42c
 800d860:	7ff00000 	.word	0x7ff00000
 800d864:	0801b411 	.word	0x0801b411
 800d868:	0801b408 	.word	0x0801b408
 800d86c:	0801b3e5 	.word	0x0801b3e5
 800d870:	3ff80000 	.word	0x3ff80000
 800d874:	0801b580 	.word	0x0801b580
 800d878:	0801b487 	.word	0x0801b487
 800d87c:	2501      	movs	r5, #1
 800d87e:	2300      	movs	r3, #0
 800d880:	9306      	str	r3, [sp, #24]
 800d882:	9508      	str	r5, [sp, #32]
 800d884:	f04f 33ff 	mov.w	r3, #4294967295
 800d888:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d88c:	2200      	movs	r2, #0
 800d88e:	2312      	movs	r3, #18
 800d890:	e7b0      	b.n	800d7f4 <_dtoa_r+0x26c>
 800d892:	2301      	movs	r3, #1
 800d894:	9308      	str	r3, [sp, #32]
 800d896:	e7f5      	b.n	800d884 <_dtoa_r+0x2fc>
 800d898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d89a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d89e:	e7b8      	b.n	800d812 <_dtoa_r+0x28a>
 800d8a0:	3101      	adds	r1, #1
 800d8a2:	6041      	str	r1, [r0, #4]
 800d8a4:	0052      	lsls	r2, r2, #1
 800d8a6:	e7b8      	b.n	800d81a <_dtoa_r+0x292>
 800d8a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d8aa:	9a01      	ldr	r2, [sp, #4]
 800d8ac:	601a      	str	r2, [r3, #0]
 800d8ae:	9b03      	ldr	r3, [sp, #12]
 800d8b0:	2b0e      	cmp	r3, #14
 800d8b2:	f200 809d 	bhi.w	800d9f0 <_dtoa_r+0x468>
 800d8b6:	2d00      	cmp	r5, #0
 800d8b8:	f000 809a 	beq.w	800d9f0 <_dtoa_r+0x468>
 800d8bc:	9b00      	ldr	r3, [sp, #0]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	dd32      	ble.n	800d928 <_dtoa_r+0x3a0>
 800d8c2:	4ab7      	ldr	r2, [pc, #732]	; (800dba0 <_dtoa_r+0x618>)
 800d8c4:	f003 030f 	and.w	r3, r3, #15
 800d8c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d8cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d8d0:	9b00      	ldr	r3, [sp, #0]
 800d8d2:	05d8      	lsls	r0, r3, #23
 800d8d4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d8d8:	d516      	bpl.n	800d908 <_dtoa_r+0x380>
 800d8da:	4bb2      	ldr	r3, [pc, #712]	; (800dba4 <_dtoa_r+0x61c>)
 800d8dc:	ec51 0b19 	vmov	r0, r1, d9
 800d8e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d8e4:	f7f2 ffb2 	bl	800084c <__aeabi_ddiv>
 800d8e8:	f007 070f 	and.w	r7, r7, #15
 800d8ec:	4682      	mov	sl, r0
 800d8ee:	468b      	mov	fp, r1
 800d8f0:	2503      	movs	r5, #3
 800d8f2:	4eac      	ldr	r6, [pc, #688]	; (800dba4 <_dtoa_r+0x61c>)
 800d8f4:	b957      	cbnz	r7, 800d90c <_dtoa_r+0x384>
 800d8f6:	4642      	mov	r2, r8
 800d8f8:	464b      	mov	r3, r9
 800d8fa:	4650      	mov	r0, sl
 800d8fc:	4659      	mov	r1, fp
 800d8fe:	f7f2 ffa5 	bl	800084c <__aeabi_ddiv>
 800d902:	4682      	mov	sl, r0
 800d904:	468b      	mov	fp, r1
 800d906:	e028      	b.n	800d95a <_dtoa_r+0x3d2>
 800d908:	2502      	movs	r5, #2
 800d90a:	e7f2      	b.n	800d8f2 <_dtoa_r+0x36a>
 800d90c:	07f9      	lsls	r1, r7, #31
 800d90e:	d508      	bpl.n	800d922 <_dtoa_r+0x39a>
 800d910:	4640      	mov	r0, r8
 800d912:	4649      	mov	r1, r9
 800d914:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d918:	f7f2 fe6e 	bl	80005f8 <__aeabi_dmul>
 800d91c:	3501      	adds	r5, #1
 800d91e:	4680      	mov	r8, r0
 800d920:	4689      	mov	r9, r1
 800d922:	107f      	asrs	r7, r7, #1
 800d924:	3608      	adds	r6, #8
 800d926:	e7e5      	b.n	800d8f4 <_dtoa_r+0x36c>
 800d928:	f000 809b 	beq.w	800da62 <_dtoa_r+0x4da>
 800d92c:	9b00      	ldr	r3, [sp, #0]
 800d92e:	4f9d      	ldr	r7, [pc, #628]	; (800dba4 <_dtoa_r+0x61c>)
 800d930:	425e      	negs	r6, r3
 800d932:	4b9b      	ldr	r3, [pc, #620]	; (800dba0 <_dtoa_r+0x618>)
 800d934:	f006 020f 	and.w	r2, r6, #15
 800d938:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d940:	ec51 0b19 	vmov	r0, r1, d9
 800d944:	f7f2 fe58 	bl	80005f8 <__aeabi_dmul>
 800d948:	1136      	asrs	r6, r6, #4
 800d94a:	4682      	mov	sl, r0
 800d94c:	468b      	mov	fp, r1
 800d94e:	2300      	movs	r3, #0
 800d950:	2502      	movs	r5, #2
 800d952:	2e00      	cmp	r6, #0
 800d954:	d17a      	bne.n	800da4c <_dtoa_r+0x4c4>
 800d956:	2b00      	cmp	r3, #0
 800d958:	d1d3      	bne.n	800d902 <_dtoa_r+0x37a>
 800d95a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	f000 8082 	beq.w	800da66 <_dtoa_r+0x4de>
 800d962:	4b91      	ldr	r3, [pc, #580]	; (800dba8 <_dtoa_r+0x620>)
 800d964:	2200      	movs	r2, #0
 800d966:	4650      	mov	r0, sl
 800d968:	4659      	mov	r1, fp
 800d96a:	f7f3 f8b7 	bl	8000adc <__aeabi_dcmplt>
 800d96e:	2800      	cmp	r0, #0
 800d970:	d079      	beq.n	800da66 <_dtoa_r+0x4de>
 800d972:	9b03      	ldr	r3, [sp, #12]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d076      	beq.n	800da66 <_dtoa_r+0x4de>
 800d978:	9b02      	ldr	r3, [sp, #8]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	dd36      	ble.n	800d9ec <_dtoa_r+0x464>
 800d97e:	9b00      	ldr	r3, [sp, #0]
 800d980:	4650      	mov	r0, sl
 800d982:	4659      	mov	r1, fp
 800d984:	1e5f      	subs	r7, r3, #1
 800d986:	2200      	movs	r2, #0
 800d988:	4b88      	ldr	r3, [pc, #544]	; (800dbac <_dtoa_r+0x624>)
 800d98a:	f7f2 fe35 	bl	80005f8 <__aeabi_dmul>
 800d98e:	9e02      	ldr	r6, [sp, #8]
 800d990:	4682      	mov	sl, r0
 800d992:	468b      	mov	fp, r1
 800d994:	3501      	adds	r5, #1
 800d996:	4628      	mov	r0, r5
 800d998:	f7f2 fdc4 	bl	8000524 <__aeabi_i2d>
 800d99c:	4652      	mov	r2, sl
 800d99e:	465b      	mov	r3, fp
 800d9a0:	f7f2 fe2a 	bl	80005f8 <__aeabi_dmul>
 800d9a4:	4b82      	ldr	r3, [pc, #520]	; (800dbb0 <_dtoa_r+0x628>)
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	f7f2 fc70 	bl	800028c <__adddf3>
 800d9ac:	46d0      	mov	r8, sl
 800d9ae:	46d9      	mov	r9, fp
 800d9b0:	4682      	mov	sl, r0
 800d9b2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d9b6:	2e00      	cmp	r6, #0
 800d9b8:	d158      	bne.n	800da6c <_dtoa_r+0x4e4>
 800d9ba:	4b7e      	ldr	r3, [pc, #504]	; (800dbb4 <_dtoa_r+0x62c>)
 800d9bc:	2200      	movs	r2, #0
 800d9be:	4640      	mov	r0, r8
 800d9c0:	4649      	mov	r1, r9
 800d9c2:	f7f2 fc61 	bl	8000288 <__aeabi_dsub>
 800d9c6:	4652      	mov	r2, sl
 800d9c8:	465b      	mov	r3, fp
 800d9ca:	4680      	mov	r8, r0
 800d9cc:	4689      	mov	r9, r1
 800d9ce:	f7f3 f8a3 	bl	8000b18 <__aeabi_dcmpgt>
 800d9d2:	2800      	cmp	r0, #0
 800d9d4:	f040 8295 	bne.w	800df02 <_dtoa_r+0x97a>
 800d9d8:	4652      	mov	r2, sl
 800d9da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d9de:	4640      	mov	r0, r8
 800d9e0:	4649      	mov	r1, r9
 800d9e2:	f7f3 f87b 	bl	8000adc <__aeabi_dcmplt>
 800d9e6:	2800      	cmp	r0, #0
 800d9e8:	f040 8289 	bne.w	800defe <_dtoa_r+0x976>
 800d9ec:	ec5b ab19 	vmov	sl, fp, d9
 800d9f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	f2c0 8148 	blt.w	800dc88 <_dtoa_r+0x700>
 800d9f8:	9a00      	ldr	r2, [sp, #0]
 800d9fa:	2a0e      	cmp	r2, #14
 800d9fc:	f300 8144 	bgt.w	800dc88 <_dtoa_r+0x700>
 800da00:	4b67      	ldr	r3, [pc, #412]	; (800dba0 <_dtoa_r+0x618>)
 800da02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da06:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	f280 80d5 	bge.w	800dbbc <_dtoa_r+0x634>
 800da12:	9b03      	ldr	r3, [sp, #12]
 800da14:	2b00      	cmp	r3, #0
 800da16:	f300 80d1 	bgt.w	800dbbc <_dtoa_r+0x634>
 800da1a:	f040 826f 	bne.w	800defc <_dtoa_r+0x974>
 800da1e:	4b65      	ldr	r3, [pc, #404]	; (800dbb4 <_dtoa_r+0x62c>)
 800da20:	2200      	movs	r2, #0
 800da22:	4640      	mov	r0, r8
 800da24:	4649      	mov	r1, r9
 800da26:	f7f2 fde7 	bl	80005f8 <__aeabi_dmul>
 800da2a:	4652      	mov	r2, sl
 800da2c:	465b      	mov	r3, fp
 800da2e:	f7f3 f869 	bl	8000b04 <__aeabi_dcmpge>
 800da32:	9e03      	ldr	r6, [sp, #12]
 800da34:	4637      	mov	r7, r6
 800da36:	2800      	cmp	r0, #0
 800da38:	f040 8245 	bne.w	800dec6 <_dtoa_r+0x93e>
 800da3c:	9d01      	ldr	r5, [sp, #4]
 800da3e:	2331      	movs	r3, #49	; 0x31
 800da40:	f805 3b01 	strb.w	r3, [r5], #1
 800da44:	9b00      	ldr	r3, [sp, #0]
 800da46:	3301      	adds	r3, #1
 800da48:	9300      	str	r3, [sp, #0]
 800da4a:	e240      	b.n	800dece <_dtoa_r+0x946>
 800da4c:	07f2      	lsls	r2, r6, #31
 800da4e:	d505      	bpl.n	800da5c <_dtoa_r+0x4d4>
 800da50:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da54:	f7f2 fdd0 	bl	80005f8 <__aeabi_dmul>
 800da58:	3501      	adds	r5, #1
 800da5a:	2301      	movs	r3, #1
 800da5c:	1076      	asrs	r6, r6, #1
 800da5e:	3708      	adds	r7, #8
 800da60:	e777      	b.n	800d952 <_dtoa_r+0x3ca>
 800da62:	2502      	movs	r5, #2
 800da64:	e779      	b.n	800d95a <_dtoa_r+0x3d2>
 800da66:	9f00      	ldr	r7, [sp, #0]
 800da68:	9e03      	ldr	r6, [sp, #12]
 800da6a:	e794      	b.n	800d996 <_dtoa_r+0x40e>
 800da6c:	9901      	ldr	r1, [sp, #4]
 800da6e:	4b4c      	ldr	r3, [pc, #304]	; (800dba0 <_dtoa_r+0x618>)
 800da70:	4431      	add	r1, r6
 800da72:	910d      	str	r1, [sp, #52]	; 0x34
 800da74:	9908      	ldr	r1, [sp, #32]
 800da76:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800da7a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800da7e:	2900      	cmp	r1, #0
 800da80:	d043      	beq.n	800db0a <_dtoa_r+0x582>
 800da82:	494d      	ldr	r1, [pc, #308]	; (800dbb8 <_dtoa_r+0x630>)
 800da84:	2000      	movs	r0, #0
 800da86:	f7f2 fee1 	bl	800084c <__aeabi_ddiv>
 800da8a:	4652      	mov	r2, sl
 800da8c:	465b      	mov	r3, fp
 800da8e:	f7f2 fbfb 	bl	8000288 <__aeabi_dsub>
 800da92:	9d01      	ldr	r5, [sp, #4]
 800da94:	4682      	mov	sl, r0
 800da96:	468b      	mov	fp, r1
 800da98:	4649      	mov	r1, r9
 800da9a:	4640      	mov	r0, r8
 800da9c:	f7f3 f85c 	bl	8000b58 <__aeabi_d2iz>
 800daa0:	4606      	mov	r6, r0
 800daa2:	f7f2 fd3f 	bl	8000524 <__aeabi_i2d>
 800daa6:	4602      	mov	r2, r0
 800daa8:	460b      	mov	r3, r1
 800daaa:	4640      	mov	r0, r8
 800daac:	4649      	mov	r1, r9
 800daae:	f7f2 fbeb 	bl	8000288 <__aeabi_dsub>
 800dab2:	3630      	adds	r6, #48	; 0x30
 800dab4:	f805 6b01 	strb.w	r6, [r5], #1
 800dab8:	4652      	mov	r2, sl
 800daba:	465b      	mov	r3, fp
 800dabc:	4680      	mov	r8, r0
 800dabe:	4689      	mov	r9, r1
 800dac0:	f7f3 f80c 	bl	8000adc <__aeabi_dcmplt>
 800dac4:	2800      	cmp	r0, #0
 800dac6:	d163      	bne.n	800db90 <_dtoa_r+0x608>
 800dac8:	4642      	mov	r2, r8
 800daca:	464b      	mov	r3, r9
 800dacc:	4936      	ldr	r1, [pc, #216]	; (800dba8 <_dtoa_r+0x620>)
 800dace:	2000      	movs	r0, #0
 800dad0:	f7f2 fbda 	bl	8000288 <__aeabi_dsub>
 800dad4:	4652      	mov	r2, sl
 800dad6:	465b      	mov	r3, fp
 800dad8:	f7f3 f800 	bl	8000adc <__aeabi_dcmplt>
 800dadc:	2800      	cmp	r0, #0
 800dade:	f040 80b5 	bne.w	800dc4c <_dtoa_r+0x6c4>
 800dae2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dae4:	429d      	cmp	r5, r3
 800dae6:	d081      	beq.n	800d9ec <_dtoa_r+0x464>
 800dae8:	4b30      	ldr	r3, [pc, #192]	; (800dbac <_dtoa_r+0x624>)
 800daea:	2200      	movs	r2, #0
 800daec:	4650      	mov	r0, sl
 800daee:	4659      	mov	r1, fp
 800daf0:	f7f2 fd82 	bl	80005f8 <__aeabi_dmul>
 800daf4:	4b2d      	ldr	r3, [pc, #180]	; (800dbac <_dtoa_r+0x624>)
 800daf6:	4682      	mov	sl, r0
 800daf8:	468b      	mov	fp, r1
 800dafa:	4640      	mov	r0, r8
 800dafc:	4649      	mov	r1, r9
 800dafe:	2200      	movs	r2, #0
 800db00:	f7f2 fd7a 	bl	80005f8 <__aeabi_dmul>
 800db04:	4680      	mov	r8, r0
 800db06:	4689      	mov	r9, r1
 800db08:	e7c6      	b.n	800da98 <_dtoa_r+0x510>
 800db0a:	4650      	mov	r0, sl
 800db0c:	4659      	mov	r1, fp
 800db0e:	f7f2 fd73 	bl	80005f8 <__aeabi_dmul>
 800db12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db14:	9d01      	ldr	r5, [sp, #4]
 800db16:	930f      	str	r3, [sp, #60]	; 0x3c
 800db18:	4682      	mov	sl, r0
 800db1a:	468b      	mov	fp, r1
 800db1c:	4649      	mov	r1, r9
 800db1e:	4640      	mov	r0, r8
 800db20:	f7f3 f81a 	bl	8000b58 <__aeabi_d2iz>
 800db24:	4606      	mov	r6, r0
 800db26:	f7f2 fcfd 	bl	8000524 <__aeabi_i2d>
 800db2a:	3630      	adds	r6, #48	; 0x30
 800db2c:	4602      	mov	r2, r0
 800db2e:	460b      	mov	r3, r1
 800db30:	4640      	mov	r0, r8
 800db32:	4649      	mov	r1, r9
 800db34:	f7f2 fba8 	bl	8000288 <__aeabi_dsub>
 800db38:	f805 6b01 	strb.w	r6, [r5], #1
 800db3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db3e:	429d      	cmp	r5, r3
 800db40:	4680      	mov	r8, r0
 800db42:	4689      	mov	r9, r1
 800db44:	f04f 0200 	mov.w	r2, #0
 800db48:	d124      	bne.n	800db94 <_dtoa_r+0x60c>
 800db4a:	4b1b      	ldr	r3, [pc, #108]	; (800dbb8 <_dtoa_r+0x630>)
 800db4c:	4650      	mov	r0, sl
 800db4e:	4659      	mov	r1, fp
 800db50:	f7f2 fb9c 	bl	800028c <__adddf3>
 800db54:	4602      	mov	r2, r0
 800db56:	460b      	mov	r3, r1
 800db58:	4640      	mov	r0, r8
 800db5a:	4649      	mov	r1, r9
 800db5c:	f7f2 ffdc 	bl	8000b18 <__aeabi_dcmpgt>
 800db60:	2800      	cmp	r0, #0
 800db62:	d173      	bne.n	800dc4c <_dtoa_r+0x6c4>
 800db64:	4652      	mov	r2, sl
 800db66:	465b      	mov	r3, fp
 800db68:	4913      	ldr	r1, [pc, #76]	; (800dbb8 <_dtoa_r+0x630>)
 800db6a:	2000      	movs	r0, #0
 800db6c:	f7f2 fb8c 	bl	8000288 <__aeabi_dsub>
 800db70:	4602      	mov	r2, r0
 800db72:	460b      	mov	r3, r1
 800db74:	4640      	mov	r0, r8
 800db76:	4649      	mov	r1, r9
 800db78:	f7f2 ffb0 	bl	8000adc <__aeabi_dcmplt>
 800db7c:	2800      	cmp	r0, #0
 800db7e:	f43f af35 	beq.w	800d9ec <_dtoa_r+0x464>
 800db82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800db84:	1e6b      	subs	r3, r5, #1
 800db86:	930f      	str	r3, [sp, #60]	; 0x3c
 800db88:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800db8c:	2b30      	cmp	r3, #48	; 0x30
 800db8e:	d0f8      	beq.n	800db82 <_dtoa_r+0x5fa>
 800db90:	9700      	str	r7, [sp, #0]
 800db92:	e049      	b.n	800dc28 <_dtoa_r+0x6a0>
 800db94:	4b05      	ldr	r3, [pc, #20]	; (800dbac <_dtoa_r+0x624>)
 800db96:	f7f2 fd2f 	bl	80005f8 <__aeabi_dmul>
 800db9a:	4680      	mov	r8, r0
 800db9c:	4689      	mov	r9, r1
 800db9e:	e7bd      	b.n	800db1c <_dtoa_r+0x594>
 800dba0:	0801b580 	.word	0x0801b580
 800dba4:	0801b558 	.word	0x0801b558
 800dba8:	3ff00000 	.word	0x3ff00000
 800dbac:	40240000 	.word	0x40240000
 800dbb0:	401c0000 	.word	0x401c0000
 800dbb4:	40140000 	.word	0x40140000
 800dbb8:	3fe00000 	.word	0x3fe00000
 800dbbc:	9d01      	ldr	r5, [sp, #4]
 800dbbe:	4656      	mov	r6, sl
 800dbc0:	465f      	mov	r7, fp
 800dbc2:	4642      	mov	r2, r8
 800dbc4:	464b      	mov	r3, r9
 800dbc6:	4630      	mov	r0, r6
 800dbc8:	4639      	mov	r1, r7
 800dbca:	f7f2 fe3f 	bl	800084c <__aeabi_ddiv>
 800dbce:	f7f2 ffc3 	bl	8000b58 <__aeabi_d2iz>
 800dbd2:	4682      	mov	sl, r0
 800dbd4:	f7f2 fca6 	bl	8000524 <__aeabi_i2d>
 800dbd8:	4642      	mov	r2, r8
 800dbda:	464b      	mov	r3, r9
 800dbdc:	f7f2 fd0c 	bl	80005f8 <__aeabi_dmul>
 800dbe0:	4602      	mov	r2, r0
 800dbe2:	460b      	mov	r3, r1
 800dbe4:	4630      	mov	r0, r6
 800dbe6:	4639      	mov	r1, r7
 800dbe8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800dbec:	f7f2 fb4c 	bl	8000288 <__aeabi_dsub>
 800dbf0:	f805 6b01 	strb.w	r6, [r5], #1
 800dbf4:	9e01      	ldr	r6, [sp, #4]
 800dbf6:	9f03      	ldr	r7, [sp, #12]
 800dbf8:	1bae      	subs	r6, r5, r6
 800dbfa:	42b7      	cmp	r7, r6
 800dbfc:	4602      	mov	r2, r0
 800dbfe:	460b      	mov	r3, r1
 800dc00:	d135      	bne.n	800dc6e <_dtoa_r+0x6e6>
 800dc02:	f7f2 fb43 	bl	800028c <__adddf3>
 800dc06:	4642      	mov	r2, r8
 800dc08:	464b      	mov	r3, r9
 800dc0a:	4606      	mov	r6, r0
 800dc0c:	460f      	mov	r7, r1
 800dc0e:	f7f2 ff83 	bl	8000b18 <__aeabi_dcmpgt>
 800dc12:	b9d0      	cbnz	r0, 800dc4a <_dtoa_r+0x6c2>
 800dc14:	4642      	mov	r2, r8
 800dc16:	464b      	mov	r3, r9
 800dc18:	4630      	mov	r0, r6
 800dc1a:	4639      	mov	r1, r7
 800dc1c:	f7f2 ff54 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc20:	b110      	cbz	r0, 800dc28 <_dtoa_r+0x6a0>
 800dc22:	f01a 0f01 	tst.w	sl, #1
 800dc26:	d110      	bne.n	800dc4a <_dtoa_r+0x6c2>
 800dc28:	4620      	mov	r0, r4
 800dc2a:	ee18 1a10 	vmov	r1, s16
 800dc2e:	f000 fd09 	bl	800e644 <_Bfree>
 800dc32:	2300      	movs	r3, #0
 800dc34:	9800      	ldr	r0, [sp, #0]
 800dc36:	702b      	strb	r3, [r5, #0]
 800dc38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc3a:	3001      	adds	r0, #1
 800dc3c:	6018      	str	r0, [r3, #0]
 800dc3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	f43f acf1 	beq.w	800d628 <_dtoa_r+0xa0>
 800dc46:	601d      	str	r5, [r3, #0]
 800dc48:	e4ee      	b.n	800d628 <_dtoa_r+0xa0>
 800dc4a:	9f00      	ldr	r7, [sp, #0]
 800dc4c:	462b      	mov	r3, r5
 800dc4e:	461d      	mov	r5, r3
 800dc50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc54:	2a39      	cmp	r2, #57	; 0x39
 800dc56:	d106      	bne.n	800dc66 <_dtoa_r+0x6de>
 800dc58:	9a01      	ldr	r2, [sp, #4]
 800dc5a:	429a      	cmp	r2, r3
 800dc5c:	d1f7      	bne.n	800dc4e <_dtoa_r+0x6c6>
 800dc5e:	9901      	ldr	r1, [sp, #4]
 800dc60:	2230      	movs	r2, #48	; 0x30
 800dc62:	3701      	adds	r7, #1
 800dc64:	700a      	strb	r2, [r1, #0]
 800dc66:	781a      	ldrb	r2, [r3, #0]
 800dc68:	3201      	adds	r2, #1
 800dc6a:	701a      	strb	r2, [r3, #0]
 800dc6c:	e790      	b.n	800db90 <_dtoa_r+0x608>
 800dc6e:	4ba6      	ldr	r3, [pc, #664]	; (800df08 <_dtoa_r+0x980>)
 800dc70:	2200      	movs	r2, #0
 800dc72:	f7f2 fcc1 	bl	80005f8 <__aeabi_dmul>
 800dc76:	2200      	movs	r2, #0
 800dc78:	2300      	movs	r3, #0
 800dc7a:	4606      	mov	r6, r0
 800dc7c:	460f      	mov	r7, r1
 800dc7e:	f7f2 ff23 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc82:	2800      	cmp	r0, #0
 800dc84:	d09d      	beq.n	800dbc2 <_dtoa_r+0x63a>
 800dc86:	e7cf      	b.n	800dc28 <_dtoa_r+0x6a0>
 800dc88:	9a08      	ldr	r2, [sp, #32]
 800dc8a:	2a00      	cmp	r2, #0
 800dc8c:	f000 80d7 	beq.w	800de3e <_dtoa_r+0x8b6>
 800dc90:	9a06      	ldr	r2, [sp, #24]
 800dc92:	2a01      	cmp	r2, #1
 800dc94:	f300 80ba 	bgt.w	800de0c <_dtoa_r+0x884>
 800dc98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc9a:	2a00      	cmp	r2, #0
 800dc9c:	f000 80b2 	beq.w	800de04 <_dtoa_r+0x87c>
 800dca0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dca4:	9e07      	ldr	r6, [sp, #28]
 800dca6:	9d04      	ldr	r5, [sp, #16]
 800dca8:	9a04      	ldr	r2, [sp, #16]
 800dcaa:	441a      	add	r2, r3
 800dcac:	9204      	str	r2, [sp, #16]
 800dcae:	9a05      	ldr	r2, [sp, #20]
 800dcb0:	2101      	movs	r1, #1
 800dcb2:	441a      	add	r2, r3
 800dcb4:	4620      	mov	r0, r4
 800dcb6:	9205      	str	r2, [sp, #20]
 800dcb8:	f000 fd7c 	bl	800e7b4 <__i2b>
 800dcbc:	4607      	mov	r7, r0
 800dcbe:	2d00      	cmp	r5, #0
 800dcc0:	dd0c      	ble.n	800dcdc <_dtoa_r+0x754>
 800dcc2:	9b05      	ldr	r3, [sp, #20]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	dd09      	ble.n	800dcdc <_dtoa_r+0x754>
 800dcc8:	42ab      	cmp	r3, r5
 800dcca:	9a04      	ldr	r2, [sp, #16]
 800dccc:	bfa8      	it	ge
 800dcce:	462b      	movge	r3, r5
 800dcd0:	1ad2      	subs	r2, r2, r3
 800dcd2:	9204      	str	r2, [sp, #16]
 800dcd4:	9a05      	ldr	r2, [sp, #20]
 800dcd6:	1aed      	subs	r5, r5, r3
 800dcd8:	1ad3      	subs	r3, r2, r3
 800dcda:	9305      	str	r3, [sp, #20]
 800dcdc:	9b07      	ldr	r3, [sp, #28]
 800dcde:	b31b      	cbz	r3, 800dd28 <_dtoa_r+0x7a0>
 800dce0:	9b08      	ldr	r3, [sp, #32]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	f000 80af 	beq.w	800de46 <_dtoa_r+0x8be>
 800dce8:	2e00      	cmp	r6, #0
 800dcea:	dd13      	ble.n	800dd14 <_dtoa_r+0x78c>
 800dcec:	4639      	mov	r1, r7
 800dcee:	4632      	mov	r2, r6
 800dcf0:	4620      	mov	r0, r4
 800dcf2:	f000 fe1f 	bl	800e934 <__pow5mult>
 800dcf6:	ee18 2a10 	vmov	r2, s16
 800dcfa:	4601      	mov	r1, r0
 800dcfc:	4607      	mov	r7, r0
 800dcfe:	4620      	mov	r0, r4
 800dd00:	f000 fd6e 	bl	800e7e0 <__multiply>
 800dd04:	ee18 1a10 	vmov	r1, s16
 800dd08:	4680      	mov	r8, r0
 800dd0a:	4620      	mov	r0, r4
 800dd0c:	f000 fc9a 	bl	800e644 <_Bfree>
 800dd10:	ee08 8a10 	vmov	s16, r8
 800dd14:	9b07      	ldr	r3, [sp, #28]
 800dd16:	1b9a      	subs	r2, r3, r6
 800dd18:	d006      	beq.n	800dd28 <_dtoa_r+0x7a0>
 800dd1a:	ee18 1a10 	vmov	r1, s16
 800dd1e:	4620      	mov	r0, r4
 800dd20:	f000 fe08 	bl	800e934 <__pow5mult>
 800dd24:	ee08 0a10 	vmov	s16, r0
 800dd28:	2101      	movs	r1, #1
 800dd2a:	4620      	mov	r0, r4
 800dd2c:	f000 fd42 	bl	800e7b4 <__i2b>
 800dd30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	4606      	mov	r6, r0
 800dd36:	f340 8088 	ble.w	800de4a <_dtoa_r+0x8c2>
 800dd3a:	461a      	mov	r2, r3
 800dd3c:	4601      	mov	r1, r0
 800dd3e:	4620      	mov	r0, r4
 800dd40:	f000 fdf8 	bl	800e934 <__pow5mult>
 800dd44:	9b06      	ldr	r3, [sp, #24]
 800dd46:	2b01      	cmp	r3, #1
 800dd48:	4606      	mov	r6, r0
 800dd4a:	f340 8081 	ble.w	800de50 <_dtoa_r+0x8c8>
 800dd4e:	f04f 0800 	mov.w	r8, #0
 800dd52:	6933      	ldr	r3, [r6, #16]
 800dd54:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800dd58:	6918      	ldr	r0, [r3, #16]
 800dd5a:	f000 fcdb 	bl	800e714 <__hi0bits>
 800dd5e:	f1c0 0020 	rsb	r0, r0, #32
 800dd62:	9b05      	ldr	r3, [sp, #20]
 800dd64:	4418      	add	r0, r3
 800dd66:	f010 001f 	ands.w	r0, r0, #31
 800dd6a:	f000 8092 	beq.w	800de92 <_dtoa_r+0x90a>
 800dd6e:	f1c0 0320 	rsb	r3, r0, #32
 800dd72:	2b04      	cmp	r3, #4
 800dd74:	f340 808a 	ble.w	800de8c <_dtoa_r+0x904>
 800dd78:	f1c0 001c 	rsb	r0, r0, #28
 800dd7c:	9b04      	ldr	r3, [sp, #16]
 800dd7e:	4403      	add	r3, r0
 800dd80:	9304      	str	r3, [sp, #16]
 800dd82:	9b05      	ldr	r3, [sp, #20]
 800dd84:	4403      	add	r3, r0
 800dd86:	4405      	add	r5, r0
 800dd88:	9305      	str	r3, [sp, #20]
 800dd8a:	9b04      	ldr	r3, [sp, #16]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	dd07      	ble.n	800dda0 <_dtoa_r+0x818>
 800dd90:	ee18 1a10 	vmov	r1, s16
 800dd94:	461a      	mov	r2, r3
 800dd96:	4620      	mov	r0, r4
 800dd98:	f000 fe26 	bl	800e9e8 <__lshift>
 800dd9c:	ee08 0a10 	vmov	s16, r0
 800dda0:	9b05      	ldr	r3, [sp, #20]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	dd05      	ble.n	800ddb2 <_dtoa_r+0x82a>
 800dda6:	4631      	mov	r1, r6
 800dda8:	461a      	mov	r2, r3
 800ddaa:	4620      	mov	r0, r4
 800ddac:	f000 fe1c 	bl	800e9e8 <__lshift>
 800ddb0:	4606      	mov	r6, r0
 800ddb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d06e      	beq.n	800de96 <_dtoa_r+0x90e>
 800ddb8:	ee18 0a10 	vmov	r0, s16
 800ddbc:	4631      	mov	r1, r6
 800ddbe:	f000 fe83 	bl	800eac8 <__mcmp>
 800ddc2:	2800      	cmp	r0, #0
 800ddc4:	da67      	bge.n	800de96 <_dtoa_r+0x90e>
 800ddc6:	9b00      	ldr	r3, [sp, #0]
 800ddc8:	3b01      	subs	r3, #1
 800ddca:	ee18 1a10 	vmov	r1, s16
 800ddce:	9300      	str	r3, [sp, #0]
 800ddd0:	220a      	movs	r2, #10
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	4620      	mov	r0, r4
 800ddd6:	f000 fc57 	bl	800e688 <__multadd>
 800ddda:	9b08      	ldr	r3, [sp, #32]
 800dddc:	ee08 0a10 	vmov	s16, r0
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	f000 81b1 	beq.w	800e148 <_dtoa_r+0xbc0>
 800dde6:	2300      	movs	r3, #0
 800dde8:	4639      	mov	r1, r7
 800ddea:	220a      	movs	r2, #10
 800ddec:	4620      	mov	r0, r4
 800ddee:	f000 fc4b 	bl	800e688 <__multadd>
 800ddf2:	9b02      	ldr	r3, [sp, #8]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	4607      	mov	r7, r0
 800ddf8:	f300 808e 	bgt.w	800df18 <_dtoa_r+0x990>
 800ddfc:	9b06      	ldr	r3, [sp, #24]
 800ddfe:	2b02      	cmp	r3, #2
 800de00:	dc51      	bgt.n	800dea6 <_dtoa_r+0x91e>
 800de02:	e089      	b.n	800df18 <_dtoa_r+0x990>
 800de04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800de06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800de0a:	e74b      	b.n	800dca4 <_dtoa_r+0x71c>
 800de0c:	9b03      	ldr	r3, [sp, #12]
 800de0e:	1e5e      	subs	r6, r3, #1
 800de10:	9b07      	ldr	r3, [sp, #28]
 800de12:	42b3      	cmp	r3, r6
 800de14:	bfbf      	itttt	lt
 800de16:	9b07      	ldrlt	r3, [sp, #28]
 800de18:	9607      	strlt	r6, [sp, #28]
 800de1a:	1af2      	sublt	r2, r6, r3
 800de1c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800de1e:	bfb6      	itet	lt
 800de20:	189b      	addlt	r3, r3, r2
 800de22:	1b9e      	subge	r6, r3, r6
 800de24:	930a      	strlt	r3, [sp, #40]	; 0x28
 800de26:	9b03      	ldr	r3, [sp, #12]
 800de28:	bfb8      	it	lt
 800de2a:	2600      	movlt	r6, #0
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	bfb7      	itett	lt
 800de30:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800de34:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800de38:	1a9d      	sublt	r5, r3, r2
 800de3a:	2300      	movlt	r3, #0
 800de3c:	e734      	b.n	800dca8 <_dtoa_r+0x720>
 800de3e:	9e07      	ldr	r6, [sp, #28]
 800de40:	9d04      	ldr	r5, [sp, #16]
 800de42:	9f08      	ldr	r7, [sp, #32]
 800de44:	e73b      	b.n	800dcbe <_dtoa_r+0x736>
 800de46:	9a07      	ldr	r2, [sp, #28]
 800de48:	e767      	b.n	800dd1a <_dtoa_r+0x792>
 800de4a:	9b06      	ldr	r3, [sp, #24]
 800de4c:	2b01      	cmp	r3, #1
 800de4e:	dc18      	bgt.n	800de82 <_dtoa_r+0x8fa>
 800de50:	f1ba 0f00 	cmp.w	sl, #0
 800de54:	d115      	bne.n	800de82 <_dtoa_r+0x8fa>
 800de56:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de5a:	b993      	cbnz	r3, 800de82 <_dtoa_r+0x8fa>
 800de5c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800de60:	0d1b      	lsrs	r3, r3, #20
 800de62:	051b      	lsls	r3, r3, #20
 800de64:	b183      	cbz	r3, 800de88 <_dtoa_r+0x900>
 800de66:	9b04      	ldr	r3, [sp, #16]
 800de68:	3301      	adds	r3, #1
 800de6a:	9304      	str	r3, [sp, #16]
 800de6c:	9b05      	ldr	r3, [sp, #20]
 800de6e:	3301      	adds	r3, #1
 800de70:	9305      	str	r3, [sp, #20]
 800de72:	f04f 0801 	mov.w	r8, #1
 800de76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de78:	2b00      	cmp	r3, #0
 800de7a:	f47f af6a 	bne.w	800dd52 <_dtoa_r+0x7ca>
 800de7e:	2001      	movs	r0, #1
 800de80:	e76f      	b.n	800dd62 <_dtoa_r+0x7da>
 800de82:	f04f 0800 	mov.w	r8, #0
 800de86:	e7f6      	b.n	800de76 <_dtoa_r+0x8ee>
 800de88:	4698      	mov	r8, r3
 800de8a:	e7f4      	b.n	800de76 <_dtoa_r+0x8ee>
 800de8c:	f43f af7d 	beq.w	800dd8a <_dtoa_r+0x802>
 800de90:	4618      	mov	r0, r3
 800de92:	301c      	adds	r0, #28
 800de94:	e772      	b.n	800dd7c <_dtoa_r+0x7f4>
 800de96:	9b03      	ldr	r3, [sp, #12]
 800de98:	2b00      	cmp	r3, #0
 800de9a:	dc37      	bgt.n	800df0c <_dtoa_r+0x984>
 800de9c:	9b06      	ldr	r3, [sp, #24]
 800de9e:	2b02      	cmp	r3, #2
 800dea0:	dd34      	ble.n	800df0c <_dtoa_r+0x984>
 800dea2:	9b03      	ldr	r3, [sp, #12]
 800dea4:	9302      	str	r3, [sp, #8]
 800dea6:	9b02      	ldr	r3, [sp, #8]
 800dea8:	b96b      	cbnz	r3, 800dec6 <_dtoa_r+0x93e>
 800deaa:	4631      	mov	r1, r6
 800deac:	2205      	movs	r2, #5
 800deae:	4620      	mov	r0, r4
 800deb0:	f000 fbea 	bl	800e688 <__multadd>
 800deb4:	4601      	mov	r1, r0
 800deb6:	4606      	mov	r6, r0
 800deb8:	ee18 0a10 	vmov	r0, s16
 800debc:	f000 fe04 	bl	800eac8 <__mcmp>
 800dec0:	2800      	cmp	r0, #0
 800dec2:	f73f adbb 	bgt.w	800da3c <_dtoa_r+0x4b4>
 800dec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dec8:	9d01      	ldr	r5, [sp, #4]
 800deca:	43db      	mvns	r3, r3
 800decc:	9300      	str	r3, [sp, #0]
 800dece:	f04f 0800 	mov.w	r8, #0
 800ded2:	4631      	mov	r1, r6
 800ded4:	4620      	mov	r0, r4
 800ded6:	f000 fbb5 	bl	800e644 <_Bfree>
 800deda:	2f00      	cmp	r7, #0
 800dedc:	f43f aea4 	beq.w	800dc28 <_dtoa_r+0x6a0>
 800dee0:	f1b8 0f00 	cmp.w	r8, #0
 800dee4:	d005      	beq.n	800def2 <_dtoa_r+0x96a>
 800dee6:	45b8      	cmp	r8, r7
 800dee8:	d003      	beq.n	800def2 <_dtoa_r+0x96a>
 800deea:	4641      	mov	r1, r8
 800deec:	4620      	mov	r0, r4
 800deee:	f000 fba9 	bl	800e644 <_Bfree>
 800def2:	4639      	mov	r1, r7
 800def4:	4620      	mov	r0, r4
 800def6:	f000 fba5 	bl	800e644 <_Bfree>
 800defa:	e695      	b.n	800dc28 <_dtoa_r+0x6a0>
 800defc:	2600      	movs	r6, #0
 800defe:	4637      	mov	r7, r6
 800df00:	e7e1      	b.n	800dec6 <_dtoa_r+0x93e>
 800df02:	9700      	str	r7, [sp, #0]
 800df04:	4637      	mov	r7, r6
 800df06:	e599      	b.n	800da3c <_dtoa_r+0x4b4>
 800df08:	40240000 	.word	0x40240000
 800df0c:	9b08      	ldr	r3, [sp, #32]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	f000 80ca 	beq.w	800e0a8 <_dtoa_r+0xb20>
 800df14:	9b03      	ldr	r3, [sp, #12]
 800df16:	9302      	str	r3, [sp, #8]
 800df18:	2d00      	cmp	r5, #0
 800df1a:	dd05      	ble.n	800df28 <_dtoa_r+0x9a0>
 800df1c:	4639      	mov	r1, r7
 800df1e:	462a      	mov	r2, r5
 800df20:	4620      	mov	r0, r4
 800df22:	f000 fd61 	bl	800e9e8 <__lshift>
 800df26:	4607      	mov	r7, r0
 800df28:	f1b8 0f00 	cmp.w	r8, #0
 800df2c:	d05b      	beq.n	800dfe6 <_dtoa_r+0xa5e>
 800df2e:	6879      	ldr	r1, [r7, #4]
 800df30:	4620      	mov	r0, r4
 800df32:	f000 fb47 	bl	800e5c4 <_Balloc>
 800df36:	4605      	mov	r5, r0
 800df38:	b928      	cbnz	r0, 800df46 <_dtoa_r+0x9be>
 800df3a:	4b87      	ldr	r3, [pc, #540]	; (800e158 <_dtoa_r+0xbd0>)
 800df3c:	4602      	mov	r2, r0
 800df3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800df42:	f7ff bb3b 	b.w	800d5bc <_dtoa_r+0x34>
 800df46:	693a      	ldr	r2, [r7, #16]
 800df48:	3202      	adds	r2, #2
 800df4a:	0092      	lsls	r2, r2, #2
 800df4c:	f107 010c 	add.w	r1, r7, #12
 800df50:	300c      	adds	r0, #12
 800df52:	f7fe fbcd 	bl	800c6f0 <memcpy>
 800df56:	2201      	movs	r2, #1
 800df58:	4629      	mov	r1, r5
 800df5a:	4620      	mov	r0, r4
 800df5c:	f000 fd44 	bl	800e9e8 <__lshift>
 800df60:	9b01      	ldr	r3, [sp, #4]
 800df62:	f103 0901 	add.w	r9, r3, #1
 800df66:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800df6a:	4413      	add	r3, r2
 800df6c:	9305      	str	r3, [sp, #20]
 800df6e:	f00a 0301 	and.w	r3, sl, #1
 800df72:	46b8      	mov	r8, r7
 800df74:	9304      	str	r3, [sp, #16]
 800df76:	4607      	mov	r7, r0
 800df78:	4631      	mov	r1, r6
 800df7a:	ee18 0a10 	vmov	r0, s16
 800df7e:	f7ff fa75 	bl	800d46c <quorem>
 800df82:	4641      	mov	r1, r8
 800df84:	9002      	str	r0, [sp, #8]
 800df86:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800df8a:	ee18 0a10 	vmov	r0, s16
 800df8e:	f000 fd9b 	bl	800eac8 <__mcmp>
 800df92:	463a      	mov	r2, r7
 800df94:	9003      	str	r0, [sp, #12]
 800df96:	4631      	mov	r1, r6
 800df98:	4620      	mov	r0, r4
 800df9a:	f000 fdb1 	bl	800eb00 <__mdiff>
 800df9e:	68c2      	ldr	r2, [r0, #12]
 800dfa0:	f109 3bff 	add.w	fp, r9, #4294967295
 800dfa4:	4605      	mov	r5, r0
 800dfa6:	bb02      	cbnz	r2, 800dfea <_dtoa_r+0xa62>
 800dfa8:	4601      	mov	r1, r0
 800dfaa:	ee18 0a10 	vmov	r0, s16
 800dfae:	f000 fd8b 	bl	800eac8 <__mcmp>
 800dfb2:	4602      	mov	r2, r0
 800dfb4:	4629      	mov	r1, r5
 800dfb6:	4620      	mov	r0, r4
 800dfb8:	9207      	str	r2, [sp, #28]
 800dfba:	f000 fb43 	bl	800e644 <_Bfree>
 800dfbe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800dfc2:	ea43 0102 	orr.w	r1, r3, r2
 800dfc6:	9b04      	ldr	r3, [sp, #16]
 800dfc8:	430b      	orrs	r3, r1
 800dfca:	464d      	mov	r5, r9
 800dfcc:	d10f      	bne.n	800dfee <_dtoa_r+0xa66>
 800dfce:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dfd2:	d02a      	beq.n	800e02a <_dtoa_r+0xaa2>
 800dfd4:	9b03      	ldr	r3, [sp, #12]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	dd02      	ble.n	800dfe0 <_dtoa_r+0xa58>
 800dfda:	9b02      	ldr	r3, [sp, #8]
 800dfdc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800dfe0:	f88b a000 	strb.w	sl, [fp]
 800dfe4:	e775      	b.n	800ded2 <_dtoa_r+0x94a>
 800dfe6:	4638      	mov	r0, r7
 800dfe8:	e7ba      	b.n	800df60 <_dtoa_r+0x9d8>
 800dfea:	2201      	movs	r2, #1
 800dfec:	e7e2      	b.n	800dfb4 <_dtoa_r+0xa2c>
 800dfee:	9b03      	ldr	r3, [sp, #12]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	db04      	blt.n	800dffe <_dtoa_r+0xa76>
 800dff4:	9906      	ldr	r1, [sp, #24]
 800dff6:	430b      	orrs	r3, r1
 800dff8:	9904      	ldr	r1, [sp, #16]
 800dffa:	430b      	orrs	r3, r1
 800dffc:	d122      	bne.n	800e044 <_dtoa_r+0xabc>
 800dffe:	2a00      	cmp	r2, #0
 800e000:	ddee      	ble.n	800dfe0 <_dtoa_r+0xa58>
 800e002:	ee18 1a10 	vmov	r1, s16
 800e006:	2201      	movs	r2, #1
 800e008:	4620      	mov	r0, r4
 800e00a:	f000 fced 	bl	800e9e8 <__lshift>
 800e00e:	4631      	mov	r1, r6
 800e010:	ee08 0a10 	vmov	s16, r0
 800e014:	f000 fd58 	bl	800eac8 <__mcmp>
 800e018:	2800      	cmp	r0, #0
 800e01a:	dc03      	bgt.n	800e024 <_dtoa_r+0xa9c>
 800e01c:	d1e0      	bne.n	800dfe0 <_dtoa_r+0xa58>
 800e01e:	f01a 0f01 	tst.w	sl, #1
 800e022:	d0dd      	beq.n	800dfe0 <_dtoa_r+0xa58>
 800e024:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e028:	d1d7      	bne.n	800dfda <_dtoa_r+0xa52>
 800e02a:	2339      	movs	r3, #57	; 0x39
 800e02c:	f88b 3000 	strb.w	r3, [fp]
 800e030:	462b      	mov	r3, r5
 800e032:	461d      	mov	r5, r3
 800e034:	3b01      	subs	r3, #1
 800e036:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e03a:	2a39      	cmp	r2, #57	; 0x39
 800e03c:	d071      	beq.n	800e122 <_dtoa_r+0xb9a>
 800e03e:	3201      	adds	r2, #1
 800e040:	701a      	strb	r2, [r3, #0]
 800e042:	e746      	b.n	800ded2 <_dtoa_r+0x94a>
 800e044:	2a00      	cmp	r2, #0
 800e046:	dd07      	ble.n	800e058 <_dtoa_r+0xad0>
 800e048:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e04c:	d0ed      	beq.n	800e02a <_dtoa_r+0xaa2>
 800e04e:	f10a 0301 	add.w	r3, sl, #1
 800e052:	f88b 3000 	strb.w	r3, [fp]
 800e056:	e73c      	b.n	800ded2 <_dtoa_r+0x94a>
 800e058:	9b05      	ldr	r3, [sp, #20]
 800e05a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e05e:	4599      	cmp	r9, r3
 800e060:	d047      	beq.n	800e0f2 <_dtoa_r+0xb6a>
 800e062:	ee18 1a10 	vmov	r1, s16
 800e066:	2300      	movs	r3, #0
 800e068:	220a      	movs	r2, #10
 800e06a:	4620      	mov	r0, r4
 800e06c:	f000 fb0c 	bl	800e688 <__multadd>
 800e070:	45b8      	cmp	r8, r7
 800e072:	ee08 0a10 	vmov	s16, r0
 800e076:	f04f 0300 	mov.w	r3, #0
 800e07a:	f04f 020a 	mov.w	r2, #10
 800e07e:	4641      	mov	r1, r8
 800e080:	4620      	mov	r0, r4
 800e082:	d106      	bne.n	800e092 <_dtoa_r+0xb0a>
 800e084:	f000 fb00 	bl	800e688 <__multadd>
 800e088:	4680      	mov	r8, r0
 800e08a:	4607      	mov	r7, r0
 800e08c:	f109 0901 	add.w	r9, r9, #1
 800e090:	e772      	b.n	800df78 <_dtoa_r+0x9f0>
 800e092:	f000 faf9 	bl	800e688 <__multadd>
 800e096:	4639      	mov	r1, r7
 800e098:	4680      	mov	r8, r0
 800e09a:	2300      	movs	r3, #0
 800e09c:	220a      	movs	r2, #10
 800e09e:	4620      	mov	r0, r4
 800e0a0:	f000 faf2 	bl	800e688 <__multadd>
 800e0a4:	4607      	mov	r7, r0
 800e0a6:	e7f1      	b.n	800e08c <_dtoa_r+0xb04>
 800e0a8:	9b03      	ldr	r3, [sp, #12]
 800e0aa:	9302      	str	r3, [sp, #8]
 800e0ac:	9d01      	ldr	r5, [sp, #4]
 800e0ae:	ee18 0a10 	vmov	r0, s16
 800e0b2:	4631      	mov	r1, r6
 800e0b4:	f7ff f9da 	bl	800d46c <quorem>
 800e0b8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e0bc:	9b01      	ldr	r3, [sp, #4]
 800e0be:	f805 ab01 	strb.w	sl, [r5], #1
 800e0c2:	1aea      	subs	r2, r5, r3
 800e0c4:	9b02      	ldr	r3, [sp, #8]
 800e0c6:	4293      	cmp	r3, r2
 800e0c8:	dd09      	ble.n	800e0de <_dtoa_r+0xb56>
 800e0ca:	ee18 1a10 	vmov	r1, s16
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	220a      	movs	r2, #10
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	f000 fad8 	bl	800e688 <__multadd>
 800e0d8:	ee08 0a10 	vmov	s16, r0
 800e0dc:	e7e7      	b.n	800e0ae <_dtoa_r+0xb26>
 800e0de:	9b02      	ldr	r3, [sp, #8]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	bfc8      	it	gt
 800e0e4:	461d      	movgt	r5, r3
 800e0e6:	9b01      	ldr	r3, [sp, #4]
 800e0e8:	bfd8      	it	le
 800e0ea:	2501      	movle	r5, #1
 800e0ec:	441d      	add	r5, r3
 800e0ee:	f04f 0800 	mov.w	r8, #0
 800e0f2:	ee18 1a10 	vmov	r1, s16
 800e0f6:	2201      	movs	r2, #1
 800e0f8:	4620      	mov	r0, r4
 800e0fa:	f000 fc75 	bl	800e9e8 <__lshift>
 800e0fe:	4631      	mov	r1, r6
 800e100:	ee08 0a10 	vmov	s16, r0
 800e104:	f000 fce0 	bl	800eac8 <__mcmp>
 800e108:	2800      	cmp	r0, #0
 800e10a:	dc91      	bgt.n	800e030 <_dtoa_r+0xaa8>
 800e10c:	d102      	bne.n	800e114 <_dtoa_r+0xb8c>
 800e10e:	f01a 0f01 	tst.w	sl, #1
 800e112:	d18d      	bne.n	800e030 <_dtoa_r+0xaa8>
 800e114:	462b      	mov	r3, r5
 800e116:	461d      	mov	r5, r3
 800e118:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e11c:	2a30      	cmp	r2, #48	; 0x30
 800e11e:	d0fa      	beq.n	800e116 <_dtoa_r+0xb8e>
 800e120:	e6d7      	b.n	800ded2 <_dtoa_r+0x94a>
 800e122:	9a01      	ldr	r2, [sp, #4]
 800e124:	429a      	cmp	r2, r3
 800e126:	d184      	bne.n	800e032 <_dtoa_r+0xaaa>
 800e128:	9b00      	ldr	r3, [sp, #0]
 800e12a:	3301      	adds	r3, #1
 800e12c:	9300      	str	r3, [sp, #0]
 800e12e:	2331      	movs	r3, #49	; 0x31
 800e130:	7013      	strb	r3, [r2, #0]
 800e132:	e6ce      	b.n	800ded2 <_dtoa_r+0x94a>
 800e134:	4b09      	ldr	r3, [pc, #36]	; (800e15c <_dtoa_r+0xbd4>)
 800e136:	f7ff ba95 	b.w	800d664 <_dtoa_r+0xdc>
 800e13a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	f47f aa6e 	bne.w	800d61e <_dtoa_r+0x96>
 800e142:	4b07      	ldr	r3, [pc, #28]	; (800e160 <_dtoa_r+0xbd8>)
 800e144:	f7ff ba8e 	b.w	800d664 <_dtoa_r+0xdc>
 800e148:	9b02      	ldr	r3, [sp, #8]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	dcae      	bgt.n	800e0ac <_dtoa_r+0xb24>
 800e14e:	9b06      	ldr	r3, [sp, #24]
 800e150:	2b02      	cmp	r3, #2
 800e152:	f73f aea8 	bgt.w	800dea6 <_dtoa_r+0x91e>
 800e156:	e7a9      	b.n	800e0ac <_dtoa_r+0xb24>
 800e158:	0801b487 	.word	0x0801b487
 800e15c:	0801b3e4 	.word	0x0801b3e4
 800e160:	0801b408 	.word	0x0801b408

0800e164 <__sflush_r>:
 800e164:	898a      	ldrh	r2, [r1, #12]
 800e166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e16a:	4605      	mov	r5, r0
 800e16c:	0710      	lsls	r0, r2, #28
 800e16e:	460c      	mov	r4, r1
 800e170:	d458      	bmi.n	800e224 <__sflush_r+0xc0>
 800e172:	684b      	ldr	r3, [r1, #4]
 800e174:	2b00      	cmp	r3, #0
 800e176:	dc05      	bgt.n	800e184 <__sflush_r+0x20>
 800e178:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	dc02      	bgt.n	800e184 <__sflush_r+0x20>
 800e17e:	2000      	movs	r0, #0
 800e180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e184:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e186:	2e00      	cmp	r6, #0
 800e188:	d0f9      	beq.n	800e17e <__sflush_r+0x1a>
 800e18a:	2300      	movs	r3, #0
 800e18c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e190:	682f      	ldr	r7, [r5, #0]
 800e192:	602b      	str	r3, [r5, #0]
 800e194:	d032      	beq.n	800e1fc <__sflush_r+0x98>
 800e196:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e198:	89a3      	ldrh	r3, [r4, #12]
 800e19a:	075a      	lsls	r2, r3, #29
 800e19c:	d505      	bpl.n	800e1aa <__sflush_r+0x46>
 800e19e:	6863      	ldr	r3, [r4, #4]
 800e1a0:	1ac0      	subs	r0, r0, r3
 800e1a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e1a4:	b10b      	cbz	r3, 800e1aa <__sflush_r+0x46>
 800e1a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e1a8:	1ac0      	subs	r0, r0, r3
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	4602      	mov	r2, r0
 800e1ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e1b0:	6a21      	ldr	r1, [r4, #32]
 800e1b2:	4628      	mov	r0, r5
 800e1b4:	47b0      	blx	r6
 800e1b6:	1c43      	adds	r3, r0, #1
 800e1b8:	89a3      	ldrh	r3, [r4, #12]
 800e1ba:	d106      	bne.n	800e1ca <__sflush_r+0x66>
 800e1bc:	6829      	ldr	r1, [r5, #0]
 800e1be:	291d      	cmp	r1, #29
 800e1c0:	d82c      	bhi.n	800e21c <__sflush_r+0xb8>
 800e1c2:	4a2a      	ldr	r2, [pc, #168]	; (800e26c <__sflush_r+0x108>)
 800e1c4:	40ca      	lsrs	r2, r1
 800e1c6:	07d6      	lsls	r6, r2, #31
 800e1c8:	d528      	bpl.n	800e21c <__sflush_r+0xb8>
 800e1ca:	2200      	movs	r2, #0
 800e1cc:	6062      	str	r2, [r4, #4]
 800e1ce:	04d9      	lsls	r1, r3, #19
 800e1d0:	6922      	ldr	r2, [r4, #16]
 800e1d2:	6022      	str	r2, [r4, #0]
 800e1d4:	d504      	bpl.n	800e1e0 <__sflush_r+0x7c>
 800e1d6:	1c42      	adds	r2, r0, #1
 800e1d8:	d101      	bne.n	800e1de <__sflush_r+0x7a>
 800e1da:	682b      	ldr	r3, [r5, #0]
 800e1dc:	b903      	cbnz	r3, 800e1e0 <__sflush_r+0x7c>
 800e1de:	6560      	str	r0, [r4, #84]	; 0x54
 800e1e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e1e2:	602f      	str	r7, [r5, #0]
 800e1e4:	2900      	cmp	r1, #0
 800e1e6:	d0ca      	beq.n	800e17e <__sflush_r+0x1a>
 800e1e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e1ec:	4299      	cmp	r1, r3
 800e1ee:	d002      	beq.n	800e1f6 <__sflush_r+0x92>
 800e1f0:	4628      	mov	r0, r5
 800e1f2:	f7fe fa93 	bl	800c71c <_free_r>
 800e1f6:	2000      	movs	r0, #0
 800e1f8:	6360      	str	r0, [r4, #52]	; 0x34
 800e1fa:	e7c1      	b.n	800e180 <__sflush_r+0x1c>
 800e1fc:	6a21      	ldr	r1, [r4, #32]
 800e1fe:	2301      	movs	r3, #1
 800e200:	4628      	mov	r0, r5
 800e202:	47b0      	blx	r6
 800e204:	1c41      	adds	r1, r0, #1
 800e206:	d1c7      	bne.n	800e198 <__sflush_r+0x34>
 800e208:	682b      	ldr	r3, [r5, #0]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d0c4      	beq.n	800e198 <__sflush_r+0x34>
 800e20e:	2b1d      	cmp	r3, #29
 800e210:	d001      	beq.n	800e216 <__sflush_r+0xb2>
 800e212:	2b16      	cmp	r3, #22
 800e214:	d101      	bne.n	800e21a <__sflush_r+0xb6>
 800e216:	602f      	str	r7, [r5, #0]
 800e218:	e7b1      	b.n	800e17e <__sflush_r+0x1a>
 800e21a:	89a3      	ldrh	r3, [r4, #12]
 800e21c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e220:	81a3      	strh	r3, [r4, #12]
 800e222:	e7ad      	b.n	800e180 <__sflush_r+0x1c>
 800e224:	690f      	ldr	r7, [r1, #16]
 800e226:	2f00      	cmp	r7, #0
 800e228:	d0a9      	beq.n	800e17e <__sflush_r+0x1a>
 800e22a:	0793      	lsls	r3, r2, #30
 800e22c:	680e      	ldr	r6, [r1, #0]
 800e22e:	bf08      	it	eq
 800e230:	694b      	ldreq	r3, [r1, #20]
 800e232:	600f      	str	r7, [r1, #0]
 800e234:	bf18      	it	ne
 800e236:	2300      	movne	r3, #0
 800e238:	eba6 0807 	sub.w	r8, r6, r7
 800e23c:	608b      	str	r3, [r1, #8]
 800e23e:	f1b8 0f00 	cmp.w	r8, #0
 800e242:	dd9c      	ble.n	800e17e <__sflush_r+0x1a>
 800e244:	6a21      	ldr	r1, [r4, #32]
 800e246:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e248:	4643      	mov	r3, r8
 800e24a:	463a      	mov	r2, r7
 800e24c:	4628      	mov	r0, r5
 800e24e:	47b0      	blx	r6
 800e250:	2800      	cmp	r0, #0
 800e252:	dc06      	bgt.n	800e262 <__sflush_r+0xfe>
 800e254:	89a3      	ldrh	r3, [r4, #12]
 800e256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e25a:	81a3      	strh	r3, [r4, #12]
 800e25c:	f04f 30ff 	mov.w	r0, #4294967295
 800e260:	e78e      	b.n	800e180 <__sflush_r+0x1c>
 800e262:	4407      	add	r7, r0
 800e264:	eba8 0800 	sub.w	r8, r8, r0
 800e268:	e7e9      	b.n	800e23e <__sflush_r+0xda>
 800e26a:	bf00      	nop
 800e26c:	20400001 	.word	0x20400001

0800e270 <_fflush_r>:
 800e270:	b538      	push	{r3, r4, r5, lr}
 800e272:	690b      	ldr	r3, [r1, #16]
 800e274:	4605      	mov	r5, r0
 800e276:	460c      	mov	r4, r1
 800e278:	b913      	cbnz	r3, 800e280 <_fflush_r+0x10>
 800e27a:	2500      	movs	r5, #0
 800e27c:	4628      	mov	r0, r5
 800e27e:	bd38      	pop	{r3, r4, r5, pc}
 800e280:	b118      	cbz	r0, 800e28a <_fflush_r+0x1a>
 800e282:	6983      	ldr	r3, [r0, #24]
 800e284:	b90b      	cbnz	r3, 800e28a <_fflush_r+0x1a>
 800e286:	f000 f887 	bl	800e398 <__sinit>
 800e28a:	4b14      	ldr	r3, [pc, #80]	; (800e2dc <_fflush_r+0x6c>)
 800e28c:	429c      	cmp	r4, r3
 800e28e:	d11b      	bne.n	800e2c8 <_fflush_r+0x58>
 800e290:	686c      	ldr	r4, [r5, #4]
 800e292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d0ef      	beq.n	800e27a <_fflush_r+0xa>
 800e29a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e29c:	07d0      	lsls	r0, r2, #31
 800e29e:	d404      	bmi.n	800e2aa <_fflush_r+0x3a>
 800e2a0:	0599      	lsls	r1, r3, #22
 800e2a2:	d402      	bmi.n	800e2aa <_fflush_r+0x3a>
 800e2a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e2a6:	f000 f91a 	bl	800e4de <__retarget_lock_acquire_recursive>
 800e2aa:	4628      	mov	r0, r5
 800e2ac:	4621      	mov	r1, r4
 800e2ae:	f7ff ff59 	bl	800e164 <__sflush_r>
 800e2b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e2b4:	07da      	lsls	r2, r3, #31
 800e2b6:	4605      	mov	r5, r0
 800e2b8:	d4e0      	bmi.n	800e27c <_fflush_r+0xc>
 800e2ba:	89a3      	ldrh	r3, [r4, #12]
 800e2bc:	059b      	lsls	r3, r3, #22
 800e2be:	d4dd      	bmi.n	800e27c <_fflush_r+0xc>
 800e2c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e2c2:	f000 f90d 	bl	800e4e0 <__retarget_lock_release_recursive>
 800e2c6:	e7d9      	b.n	800e27c <_fflush_r+0xc>
 800e2c8:	4b05      	ldr	r3, [pc, #20]	; (800e2e0 <_fflush_r+0x70>)
 800e2ca:	429c      	cmp	r4, r3
 800e2cc:	d101      	bne.n	800e2d2 <_fflush_r+0x62>
 800e2ce:	68ac      	ldr	r4, [r5, #8]
 800e2d0:	e7df      	b.n	800e292 <_fflush_r+0x22>
 800e2d2:	4b04      	ldr	r3, [pc, #16]	; (800e2e4 <_fflush_r+0x74>)
 800e2d4:	429c      	cmp	r4, r3
 800e2d6:	bf08      	it	eq
 800e2d8:	68ec      	ldreq	r4, [r5, #12]
 800e2da:	e7da      	b.n	800e292 <_fflush_r+0x22>
 800e2dc:	0801b4b8 	.word	0x0801b4b8
 800e2e0:	0801b4d8 	.word	0x0801b4d8
 800e2e4:	0801b498 	.word	0x0801b498

0800e2e8 <std>:
 800e2e8:	2300      	movs	r3, #0
 800e2ea:	b510      	push	{r4, lr}
 800e2ec:	4604      	mov	r4, r0
 800e2ee:	e9c0 3300 	strd	r3, r3, [r0]
 800e2f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e2f6:	6083      	str	r3, [r0, #8]
 800e2f8:	8181      	strh	r1, [r0, #12]
 800e2fa:	6643      	str	r3, [r0, #100]	; 0x64
 800e2fc:	81c2      	strh	r2, [r0, #14]
 800e2fe:	6183      	str	r3, [r0, #24]
 800e300:	4619      	mov	r1, r3
 800e302:	2208      	movs	r2, #8
 800e304:	305c      	adds	r0, #92	; 0x5c
 800e306:	f7fe fa01 	bl	800c70c <memset>
 800e30a:	4b05      	ldr	r3, [pc, #20]	; (800e320 <std+0x38>)
 800e30c:	6263      	str	r3, [r4, #36]	; 0x24
 800e30e:	4b05      	ldr	r3, [pc, #20]	; (800e324 <std+0x3c>)
 800e310:	62a3      	str	r3, [r4, #40]	; 0x28
 800e312:	4b05      	ldr	r3, [pc, #20]	; (800e328 <std+0x40>)
 800e314:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e316:	4b05      	ldr	r3, [pc, #20]	; (800e32c <std+0x44>)
 800e318:	6224      	str	r4, [r4, #32]
 800e31a:	6323      	str	r3, [r4, #48]	; 0x30
 800e31c:	bd10      	pop	{r4, pc}
 800e31e:	bf00      	nop
 800e320:	0800efad 	.word	0x0800efad
 800e324:	0800efcf 	.word	0x0800efcf
 800e328:	0800f007 	.word	0x0800f007
 800e32c:	0800f02b 	.word	0x0800f02b

0800e330 <_cleanup_r>:
 800e330:	4901      	ldr	r1, [pc, #4]	; (800e338 <_cleanup_r+0x8>)
 800e332:	f000 b8af 	b.w	800e494 <_fwalk_reent>
 800e336:	bf00      	nop
 800e338:	0800e271 	.word	0x0800e271

0800e33c <__sfmoreglue>:
 800e33c:	b570      	push	{r4, r5, r6, lr}
 800e33e:	2268      	movs	r2, #104	; 0x68
 800e340:	1e4d      	subs	r5, r1, #1
 800e342:	4355      	muls	r5, r2
 800e344:	460e      	mov	r6, r1
 800e346:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e34a:	f7fe fa53 	bl	800c7f4 <_malloc_r>
 800e34e:	4604      	mov	r4, r0
 800e350:	b140      	cbz	r0, 800e364 <__sfmoreglue+0x28>
 800e352:	2100      	movs	r1, #0
 800e354:	e9c0 1600 	strd	r1, r6, [r0]
 800e358:	300c      	adds	r0, #12
 800e35a:	60a0      	str	r0, [r4, #8]
 800e35c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e360:	f7fe f9d4 	bl	800c70c <memset>
 800e364:	4620      	mov	r0, r4
 800e366:	bd70      	pop	{r4, r5, r6, pc}

0800e368 <__sfp_lock_acquire>:
 800e368:	4801      	ldr	r0, [pc, #4]	; (800e370 <__sfp_lock_acquire+0x8>)
 800e36a:	f000 b8b8 	b.w	800e4de <__retarget_lock_acquire_recursive>
 800e36e:	bf00      	nop
 800e370:	20001ce5 	.word	0x20001ce5

0800e374 <__sfp_lock_release>:
 800e374:	4801      	ldr	r0, [pc, #4]	; (800e37c <__sfp_lock_release+0x8>)
 800e376:	f000 b8b3 	b.w	800e4e0 <__retarget_lock_release_recursive>
 800e37a:	bf00      	nop
 800e37c:	20001ce5 	.word	0x20001ce5

0800e380 <__sinit_lock_acquire>:
 800e380:	4801      	ldr	r0, [pc, #4]	; (800e388 <__sinit_lock_acquire+0x8>)
 800e382:	f000 b8ac 	b.w	800e4de <__retarget_lock_acquire_recursive>
 800e386:	bf00      	nop
 800e388:	20001ce6 	.word	0x20001ce6

0800e38c <__sinit_lock_release>:
 800e38c:	4801      	ldr	r0, [pc, #4]	; (800e394 <__sinit_lock_release+0x8>)
 800e38e:	f000 b8a7 	b.w	800e4e0 <__retarget_lock_release_recursive>
 800e392:	bf00      	nop
 800e394:	20001ce6 	.word	0x20001ce6

0800e398 <__sinit>:
 800e398:	b510      	push	{r4, lr}
 800e39a:	4604      	mov	r4, r0
 800e39c:	f7ff fff0 	bl	800e380 <__sinit_lock_acquire>
 800e3a0:	69a3      	ldr	r3, [r4, #24]
 800e3a2:	b11b      	cbz	r3, 800e3ac <__sinit+0x14>
 800e3a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3a8:	f7ff bff0 	b.w	800e38c <__sinit_lock_release>
 800e3ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e3b0:	6523      	str	r3, [r4, #80]	; 0x50
 800e3b2:	4b13      	ldr	r3, [pc, #76]	; (800e400 <__sinit+0x68>)
 800e3b4:	4a13      	ldr	r2, [pc, #76]	; (800e404 <__sinit+0x6c>)
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	62a2      	str	r2, [r4, #40]	; 0x28
 800e3ba:	42a3      	cmp	r3, r4
 800e3bc:	bf04      	itt	eq
 800e3be:	2301      	moveq	r3, #1
 800e3c0:	61a3      	streq	r3, [r4, #24]
 800e3c2:	4620      	mov	r0, r4
 800e3c4:	f000 f820 	bl	800e408 <__sfp>
 800e3c8:	6060      	str	r0, [r4, #4]
 800e3ca:	4620      	mov	r0, r4
 800e3cc:	f000 f81c 	bl	800e408 <__sfp>
 800e3d0:	60a0      	str	r0, [r4, #8]
 800e3d2:	4620      	mov	r0, r4
 800e3d4:	f000 f818 	bl	800e408 <__sfp>
 800e3d8:	2200      	movs	r2, #0
 800e3da:	60e0      	str	r0, [r4, #12]
 800e3dc:	2104      	movs	r1, #4
 800e3de:	6860      	ldr	r0, [r4, #4]
 800e3e0:	f7ff ff82 	bl	800e2e8 <std>
 800e3e4:	68a0      	ldr	r0, [r4, #8]
 800e3e6:	2201      	movs	r2, #1
 800e3e8:	2109      	movs	r1, #9
 800e3ea:	f7ff ff7d 	bl	800e2e8 <std>
 800e3ee:	68e0      	ldr	r0, [r4, #12]
 800e3f0:	2202      	movs	r2, #2
 800e3f2:	2112      	movs	r1, #18
 800e3f4:	f7ff ff78 	bl	800e2e8 <std>
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	61a3      	str	r3, [r4, #24]
 800e3fc:	e7d2      	b.n	800e3a4 <__sinit+0xc>
 800e3fe:	bf00      	nop
 800e400:	0801b3d0 	.word	0x0801b3d0
 800e404:	0800e331 	.word	0x0800e331

0800e408 <__sfp>:
 800e408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e40a:	4607      	mov	r7, r0
 800e40c:	f7ff ffac 	bl	800e368 <__sfp_lock_acquire>
 800e410:	4b1e      	ldr	r3, [pc, #120]	; (800e48c <__sfp+0x84>)
 800e412:	681e      	ldr	r6, [r3, #0]
 800e414:	69b3      	ldr	r3, [r6, #24]
 800e416:	b913      	cbnz	r3, 800e41e <__sfp+0x16>
 800e418:	4630      	mov	r0, r6
 800e41a:	f7ff ffbd 	bl	800e398 <__sinit>
 800e41e:	3648      	adds	r6, #72	; 0x48
 800e420:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e424:	3b01      	subs	r3, #1
 800e426:	d503      	bpl.n	800e430 <__sfp+0x28>
 800e428:	6833      	ldr	r3, [r6, #0]
 800e42a:	b30b      	cbz	r3, 800e470 <__sfp+0x68>
 800e42c:	6836      	ldr	r6, [r6, #0]
 800e42e:	e7f7      	b.n	800e420 <__sfp+0x18>
 800e430:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e434:	b9d5      	cbnz	r5, 800e46c <__sfp+0x64>
 800e436:	4b16      	ldr	r3, [pc, #88]	; (800e490 <__sfp+0x88>)
 800e438:	60e3      	str	r3, [r4, #12]
 800e43a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e43e:	6665      	str	r5, [r4, #100]	; 0x64
 800e440:	f000 f84c 	bl	800e4dc <__retarget_lock_init_recursive>
 800e444:	f7ff ff96 	bl	800e374 <__sfp_lock_release>
 800e448:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e44c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e450:	6025      	str	r5, [r4, #0]
 800e452:	61a5      	str	r5, [r4, #24]
 800e454:	2208      	movs	r2, #8
 800e456:	4629      	mov	r1, r5
 800e458:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e45c:	f7fe f956 	bl	800c70c <memset>
 800e460:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e464:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e468:	4620      	mov	r0, r4
 800e46a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e46c:	3468      	adds	r4, #104	; 0x68
 800e46e:	e7d9      	b.n	800e424 <__sfp+0x1c>
 800e470:	2104      	movs	r1, #4
 800e472:	4638      	mov	r0, r7
 800e474:	f7ff ff62 	bl	800e33c <__sfmoreglue>
 800e478:	4604      	mov	r4, r0
 800e47a:	6030      	str	r0, [r6, #0]
 800e47c:	2800      	cmp	r0, #0
 800e47e:	d1d5      	bne.n	800e42c <__sfp+0x24>
 800e480:	f7ff ff78 	bl	800e374 <__sfp_lock_release>
 800e484:	230c      	movs	r3, #12
 800e486:	603b      	str	r3, [r7, #0]
 800e488:	e7ee      	b.n	800e468 <__sfp+0x60>
 800e48a:	bf00      	nop
 800e48c:	0801b3d0 	.word	0x0801b3d0
 800e490:	ffff0001 	.word	0xffff0001

0800e494 <_fwalk_reent>:
 800e494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e498:	4606      	mov	r6, r0
 800e49a:	4688      	mov	r8, r1
 800e49c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e4a0:	2700      	movs	r7, #0
 800e4a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e4a6:	f1b9 0901 	subs.w	r9, r9, #1
 800e4aa:	d505      	bpl.n	800e4b8 <_fwalk_reent+0x24>
 800e4ac:	6824      	ldr	r4, [r4, #0]
 800e4ae:	2c00      	cmp	r4, #0
 800e4b0:	d1f7      	bne.n	800e4a2 <_fwalk_reent+0xe>
 800e4b2:	4638      	mov	r0, r7
 800e4b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4b8:	89ab      	ldrh	r3, [r5, #12]
 800e4ba:	2b01      	cmp	r3, #1
 800e4bc:	d907      	bls.n	800e4ce <_fwalk_reent+0x3a>
 800e4be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e4c2:	3301      	adds	r3, #1
 800e4c4:	d003      	beq.n	800e4ce <_fwalk_reent+0x3a>
 800e4c6:	4629      	mov	r1, r5
 800e4c8:	4630      	mov	r0, r6
 800e4ca:	47c0      	blx	r8
 800e4cc:	4307      	orrs	r7, r0
 800e4ce:	3568      	adds	r5, #104	; 0x68
 800e4d0:	e7e9      	b.n	800e4a6 <_fwalk_reent+0x12>
	...

0800e4d4 <_localeconv_r>:
 800e4d4:	4800      	ldr	r0, [pc, #0]	; (800e4d8 <_localeconv_r+0x4>)
 800e4d6:	4770      	bx	lr
 800e4d8:	20000b04 	.word	0x20000b04

0800e4dc <__retarget_lock_init_recursive>:
 800e4dc:	4770      	bx	lr

0800e4de <__retarget_lock_acquire_recursive>:
 800e4de:	4770      	bx	lr

0800e4e0 <__retarget_lock_release_recursive>:
 800e4e0:	4770      	bx	lr

0800e4e2 <__swhatbuf_r>:
 800e4e2:	b570      	push	{r4, r5, r6, lr}
 800e4e4:	460e      	mov	r6, r1
 800e4e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4ea:	2900      	cmp	r1, #0
 800e4ec:	b096      	sub	sp, #88	; 0x58
 800e4ee:	4614      	mov	r4, r2
 800e4f0:	461d      	mov	r5, r3
 800e4f2:	da08      	bge.n	800e506 <__swhatbuf_r+0x24>
 800e4f4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	602a      	str	r2, [r5, #0]
 800e4fc:	061a      	lsls	r2, r3, #24
 800e4fe:	d410      	bmi.n	800e522 <__swhatbuf_r+0x40>
 800e500:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e504:	e00e      	b.n	800e524 <__swhatbuf_r+0x42>
 800e506:	466a      	mov	r2, sp
 800e508:	f000 fde6 	bl	800f0d8 <_fstat_r>
 800e50c:	2800      	cmp	r0, #0
 800e50e:	dbf1      	blt.n	800e4f4 <__swhatbuf_r+0x12>
 800e510:	9a01      	ldr	r2, [sp, #4]
 800e512:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e516:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e51a:	425a      	negs	r2, r3
 800e51c:	415a      	adcs	r2, r3
 800e51e:	602a      	str	r2, [r5, #0]
 800e520:	e7ee      	b.n	800e500 <__swhatbuf_r+0x1e>
 800e522:	2340      	movs	r3, #64	; 0x40
 800e524:	2000      	movs	r0, #0
 800e526:	6023      	str	r3, [r4, #0]
 800e528:	b016      	add	sp, #88	; 0x58
 800e52a:	bd70      	pop	{r4, r5, r6, pc}

0800e52c <__smakebuf_r>:
 800e52c:	898b      	ldrh	r3, [r1, #12]
 800e52e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e530:	079d      	lsls	r5, r3, #30
 800e532:	4606      	mov	r6, r0
 800e534:	460c      	mov	r4, r1
 800e536:	d507      	bpl.n	800e548 <__smakebuf_r+0x1c>
 800e538:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e53c:	6023      	str	r3, [r4, #0]
 800e53e:	6123      	str	r3, [r4, #16]
 800e540:	2301      	movs	r3, #1
 800e542:	6163      	str	r3, [r4, #20]
 800e544:	b002      	add	sp, #8
 800e546:	bd70      	pop	{r4, r5, r6, pc}
 800e548:	ab01      	add	r3, sp, #4
 800e54a:	466a      	mov	r2, sp
 800e54c:	f7ff ffc9 	bl	800e4e2 <__swhatbuf_r>
 800e550:	9900      	ldr	r1, [sp, #0]
 800e552:	4605      	mov	r5, r0
 800e554:	4630      	mov	r0, r6
 800e556:	f7fe f94d 	bl	800c7f4 <_malloc_r>
 800e55a:	b948      	cbnz	r0, 800e570 <__smakebuf_r+0x44>
 800e55c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e560:	059a      	lsls	r2, r3, #22
 800e562:	d4ef      	bmi.n	800e544 <__smakebuf_r+0x18>
 800e564:	f023 0303 	bic.w	r3, r3, #3
 800e568:	f043 0302 	orr.w	r3, r3, #2
 800e56c:	81a3      	strh	r3, [r4, #12]
 800e56e:	e7e3      	b.n	800e538 <__smakebuf_r+0xc>
 800e570:	4b0d      	ldr	r3, [pc, #52]	; (800e5a8 <__smakebuf_r+0x7c>)
 800e572:	62b3      	str	r3, [r6, #40]	; 0x28
 800e574:	89a3      	ldrh	r3, [r4, #12]
 800e576:	6020      	str	r0, [r4, #0]
 800e578:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e57c:	81a3      	strh	r3, [r4, #12]
 800e57e:	9b00      	ldr	r3, [sp, #0]
 800e580:	6163      	str	r3, [r4, #20]
 800e582:	9b01      	ldr	r3, [sp, #4]
 800e584:	6120      	str	r0, [r4, #16]
 800e586:	b15b      	cbz	r3, 800e5a0 <__smakebuf_r+0x74>
 800e588:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e58c:	4630      	mov	r0, r6
 800e58e:	f000 fdb5 	bl	800f0fc <_isatty_r>
 800e592:	b128      	cbz	r0, 800e5a0 <__smakebuf_r+0x74>
 800e594:	89a3      	ldrh	r3, [r4, #12]
 800e596:	f023 0303 	bic.w	r3, r3, #3
 800e59a:	f043 0301 	orr.w	r3, r3, #1
 800e59e:	81a3      	strh	r3, [r4, #12]
 800e5a0:	89a0      	ldrh	r0, [r4, #12]
 800e5a2:	4305      	orrs	r5, r0
 800e5a4:	81a5      	strh	r5, [r4, #12]
 800e5a6:	e7cd      	b.n	800e544 <__smakebuf_r+0x18>
 800e5a8:	0800e331 	.word	0x0800e331

0800e5ac <__malloc_lock>:
 800e5ac:	4801      	ldr	r0, [pc, #4]	; (800e5b4 <__malloc_lock+0x8>)
 800e5ae:	f7ff bf96 	b.w	800e4de <__retarget_lock_acquire_recursive>
 800e5b2:	bf00      	nop
 800e5b4:	20001ce4 	.word	0x20001ce4

0800e5b8 <__malloc_unlock>:
 800e5b8:	4801      	ldr	r0, [pc, #4]	; (800e5c0 <__malloc_unlock+0x8>)
 800e5ba:	f7ff bf91 	b.w	800e4e0 <__retarget_lock_release_recursive>
 800e5be:	bf00      	nop
 800e5c0:	20001ce4 	.word	0x20001ce4

0800e5c4 <_Balloc>:
 800e5c4:	b570      	push	{r4, r5, r6, lr}
 800e5c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e5c8:	4604      	mov	r4, r0
 800e5ca:	460d      	mov	r5, r1
 800e5cc:	b976      	cbnz	r6, 800e5ec <_Balloc+0x28>
 800e5ce:	2010      	movs	r0, #16
 800e5d0:	f7fe f886 	bl	800c6e0 <malloc>
 800e5d4:	4602      	mov	r2, r0
 800e5d6:	6260      	str	r0, [r4, #36]	; 0x24
 800e5d8:	b920      	cbnz	r0, 800e5e4 <_Balloc+0x20>
 800e5da:	4b18      	ldr	r3, [pc, #96]	; (800e63c <_Balloc+0x78>)
 800e5dc:	4818      	ldr	r0, [pc, #96]	; (800e640 <_Balloc+0x7c>)
 800e5de:	2166      	movs	r1, #102	; 0x66
 800e5e0:	f000 fd3a 	bl	800f058 <__assert_func>
 800e5e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e5e8:	6006      	str	r6, [r0, #0]
 800e5ea:	60c6      	str	r6, [r0, #12]
 800e5ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e5ee:	68f3      	ldr	r3, [r6, #12]
 800e5f0:	b183      	cbz	r3, 800e614 <_Balloc+0x50>
 800e5f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e5f4:	68db      	ldr	r3, [r3, #12]
 800e5f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e5fa:	b9b8      	cbnz	r0, 800e62c <_Balloc+0x68>
 800e5fc:	2101      	movs	r1, #1
 800e5fe:	fa01 f605 	lsl.w	r6, r1, r5
 800e602:	1d72      	adds	r2, r6, #5
 800e604:	0092      	lsls	r2, r2, #2
 800e606:	4620      	mov	r0, r4
 800e608:	f000 fb60 	bl	800eccc <_calloc_r>
 800e60c:	b160      	cbz	r0, 800e628 <_Balloc+0x64>
 800e60e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e612:	e00e      	b.n	800e632 <_Balloc+0x6e>
 800e614:	2221      	movs	r2, #33	; 0x21
 800e616:	2104      	movs	r1, #4
 800e618:	4620      	mov	r0, r4
 800e61a:	f000 fb57 	bl	800eccc <_calloc_r>
 800e61e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e620:	60f0      	str	r0, [r6, #12]
 800e622:	68db      	ldr	r3, [r3, #12]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d1e4      	bne.n	800e5f2 <_Balloc+0x2e>
 800e628:	2000      	movs	r0, #0
 800e62a:	bd70      	pop	{r4, r5, r6, pc}
 800e62c:	6802      	ldr	r2, [r0, #0]
 800e62e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e632:	2300      	movs	r3, #0
 800e634:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e638:	e7f7      	b.n	800e62a <_Balloc+0x66>
 800e63a:	bf00      	nop
 800e63c:	0801b415 	.word	0x0801b415
 800e640:	0801b4f8 	.word	0x0801b4f8

0800e644 <_Bfree>:
 800e644:	b570      	push	{r4, r5, r6, lr}
 800e646:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e648:	4605      	mov	r5, r0
 800e64a:	460c      	mov	r4, r1
 800e64c:	b976      	cbnz	r6, 800e66c <_Bfree+0x28>
 800e64e:	2010      	movs	r0, #16
 800e650:	f7fe f846 	bl	800c6e0 <malloc>
 800e654:	4602      	mov	r2, r0
 800e656:	6268      	str	r0, [r5, #36]	; 0x24
 800e658:	b920      	cbnz	r0, 800e664 <_Bfree+0x20>
 800e65a:	4b09      	ldr	r3, [pc, #36]	; (800e680 <_Bfree+0x3c>)
 800e65c:	4809      	ldr	r0, [pc, #36]	; (800e684 <_Bfree+0x40>)
 800e65e:	218a      	movs	r1, #138	; 0x8a
 800e660:	f000 fcfa 	bl	800f058 <__assert_func>
 800e664:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e668:	6006      	str	r6, [r0, #0]
 800e66a:	60c6      	str	r6, [r0, #12]
 800e66c:	b13c      	cbz	r4, 800e67e <_Bfree+0x3a>
 800e66e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e670:	6862      	ldr	r2, [r4, #4]
 800e672:	68db      	ldr	r3, [r3, #12]
 800e674:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e678:	6021      	str	r1, [r4, #0]
 800e67a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e67e:	bd70      	pop	{r4, r5, r6, pc}
 800e680:	0801b415 	.word	0x0801b415
 800e684:	0801b4f8 	.word	0x0801b4f8

0800e688 <__multadd>:
 800e688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e68c:	690d      	ldr	r5, [r1, #16]
 800e68e:	4607      	mov	r7, r0
 800e690:	460c      	mov	r4, r1
 800e692:	461e      	mov	r6, r3
 800e694:	f101 0c14 	add.w	ip, r1, #20
 800e698:	2000      	movs	r0, #0
 800e69a:	f8dc 3000 	ldr.w	r3, [ip]
 800e69e:	b299      	uxth	r1, r3
 800e6a0:	fb02 6101 	mla	r1, r2, r1, r6
 800e6a4:	0c1e      	lsrs	r6, r3, #16
 800e6a6:	0c0b      	lsrs	r3, r1, #16
 800e6a8:	fb02 3306 	mla	r3, r2, r6, r3
 800e6ac:	b289      	uxth	r1, r1
 800e6ae:	3001      	adds	r0, #1
 800e6b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e6b4:	4285      	cmp	r5, r0
 800e6b6:	f84c 1b04 	str.w	r1, [ip], #4
 800e6ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e6be:	dcec      	bgt.n	800e69a <__multadd+0x12>
 800e6c0:	b30e      	cbz	r6, 800e706 <__multadd+0x7e>
 800e6c2:	68a3      	ldr	r3, [r4, #8]
 800e6c4:	42ab      	cmp	r3, r5
 800e6c6:	dc19      	bgt.n	800e6fc <__multadd+0x74>
 800e6c8:	6861      	ldr	r1, [r4, #4]
 800e6ca:	4638      	mov	r0, r7
 800e6cc:	3101      	adds	r1, #1
 800e6ce:	f7ff ff79 	bl	800e5c4 <_Balloc>
 800e6d2:	4680      	mov	r8, r0
 800e6d4:	b928      	cbnz	r0, 800e6e2 <__multadd+0x5a>
 800e6d6:	4602      	mov	r2, r0
 800e6d8:	4b0c      	ldr	r3, [pc, #48]	; (800e70c <__multadd+0x84>)
 800e6da:	480d      	ldr	r0, [pc, #52]	; (800e710 <__multadd+0x88>)
 800e6dc:	21b5      	movs	r1, #181	; 0xb5
 800e6de:	f000 fcbb 	bl	800f058 <__assert_func>
 800e6e2:	6922      	ldr	r2, [r4, #16]
 800e6e4:	3202      	adds	r2, #2
 800e6e6:	f104 010c 	add.w	r1, r4, #12
 800e6ea:	0092      	lsls	r2, r2, #2
 800e6ec:	300c      	adds	r0, #12
 800e6ee:	f7fd ffff 	bl	800c6f0 <memcpy>
 800e6f2:	4621      	mov	r1, r4
 800e6f4:	4638      	mov	r0, r7
 800e6f6:	f7ff ffa5 	bl	800e644 <_Bfree>
 800e6fa:	4644      	mov	r4, r8
 800e6fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e700:	3501      	adds	r5, #1
 800e702:	615e      	str	r6, [r3, #20]
 800e704:	6125      	str	r5, [r4, #16]
 800e706:	4620      	mov	r0, r4
 800e708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e70c:	0801b487 	.word	0x0801b487
 800e710:	0801b4f8 	.word	0x0801b4f8

0800e714 <__hi0bits>:
 800e714:	0c03      	lsrs	r3, r0, #16
 800e716:	041b      	lsls	r3, r3, #16
 800e718:	b9d3      	cbnz	r3, 800e750 <__hi0bits+0x3c>
 800e71a:	0400      	lsls	r0, r0, #16
 800e71c:	2310      	movs	r3, #16
 800e71e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e722:	bf04      	itt	eq
 800e724:	0200      	lsleq	r0, r0, #8
 800e726:	3308      	addeq	r3, #8
 800e728:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e72c:	bf04      	itt	eq
 800e72e:	0100      	lsleq	r0, r0, #4
 800e730:	3304      	addeq	r3, #4
 800e732:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e736:	bf04      	itt	eq
 800e738:	0080      	lsleq	r0, r0, #2
 800e73a:	3302      	addeq	r3, #2
 800e73c:	2800      	cmp	r0, #0
 800e73e:	db05      	blt.n	800e74c <__hi0bits+0x38>
 800e740:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e744:	f103 0301 	add.w	r3, r3, #1
 800e748:	bf08      	it	eq
 800e74a:	2320      	moveq	r3, #32
 800e74c:	4618      	mov	r0, r3
 800e74e:	4770      	bx	lr
 800e750:	2300      	movs	r3, #0
 800e752:	e7e4      	b.n	800e71e <__hi0bits+0xa>

0800e754 <__lo0bits>:
 800e754:	6803      	ldr	r3, [r0, #0]
 800e756:	f013 0207 	ands.w	r2, r3, #7
 800e75a:	4601      	mov	r1, r0
 800e75c:	d00b      	beq.n	800e776 <__lo0bits+0x22>
 800e75e:	07da      	lsls	r2, r3, #31
 800e760:	d423      	bmi.n	800e7aa <__lo0bits+0x56>
 800e762:	0798      	lsls	r0, r3, #30
 800e764:	bf49      	itett	mi
 800e766:	085b      	lsrmi	r3, r3, #1
 800e768:	089b      	lsrpl	r3, r3, #2
 800e76a:	2001      	movmi	r0, #1
 800e76c:	600b      	strmi	r3, [r1, #0]
 800e76e:	bf5c      	itt	pl
 800e770:	600b      	strpl	r3, [r1, #0]
 800e772:	2002      	movpl	r0, #2
 800e774:	4770      	bx	lr
 800e776:	b298      	uxth	r0, r3
 800e778:	b9a8      	cbnz	r0, 800e7a6 <__lo0bits+0x52>
 800e77a:	0c1b      	lsrs	r3, r3, #16
 800e77c:	2010      	movs	r0, #16
 800e77e:	b2da      	uxtb	r2, r3
 800e780:	b90a      	cbnz	r2, 800e786 <__lo0bits+0x32>
 800e782:	3008      	adds	r0, #8
 800e784:	0a1b      	lsrs	r3, r3, #8
 800e786:	071a      	lsls	r2, r3, #28
 800e788:	bf04      	itt	eq
 800e78a:	091b      	lsreq	r3, r3, #4
 800e78c:	3004      	addeq	r0, #4
 800e78e:	079a      	lsls	r2, r3, #30
 800e790:	bf04      	itt	eq
 800e792:	089b      	lsreq	r3, r3, #2
 800e794:	3002      	addeq	r0, #2
 800e796:	07da      	lsls	r2, r3, #31
 800e798:	d403      	bmi.n	800e7a2 <__lo0bits+0x4e>
 800e79a:	085b      	lsrs	r3, r3, #1
 800e79c:	f100 0001 	add.w	r0, r0, #1
 800e7a0:	d005      	beq.n	800e7ae <__lo0bits+0x5a>
 800e7a2:	600b      	str	r3, [r1, #0]
 800e7a4:	4770      	bx	lr
 800e7a6:	4610      	mov	r0, r2
 800e7a8:	e7e9      	b.n	800e77e <__lo0bits+0x2a>
 800e7aa:	2000      	movs	r0, #0
 800e7ac:	4770      	bx	lr
 800e7ae:	2020      	movs	r0, #32
 800e7b0:	4770      	bx	lr
	...

0800e7b4 <__i2b>:
 800e7b4:	b510      	push	{r4, lr}
 800e7b6:	460c      	mov	r4, r1
 800e7b8:	2101      	movs	r1, #1
 800e7ba:	f7ff ff03 	bl	800e5c4 <_Balloc>
 800e7be:	4602      	mov	r2, r0
 800e7c0:	b928      	cbnz	r0, 800e7ce <__i2b+0x1a>
 800e7c2:	4b05      	ldr	r3, [pc, #20]	; (800e7d8 <__i2b+0x24>)
 800e7c4:	4805      	ldr	r0, [pc, #20]	; (800e7dc <__i2b+0x28>)
 800e7c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e7ca:	f000 fc45 	bl	800f058 <__assert_func>
 800e7ce:	2301      	movs	r3, #1
 800e7d0:	6144      	str	r4, [r0, #20]
 800e7d2:	6103      	str	r3, [r0, #16]
 800e7d4:	bd10      	pop	{r4, pc}
 800e7d6:	bf00      	nop
 800e7d8:	0801b487 	.word	0x0801b487
 800e7dc:	0801b4f8 	.word	0x0801b4f8

0800e7e0 <__multiply>:
 800e7e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7e4:	4691      	mov	r9, r2
 800e7e6:	690a      	ldr	r2, [r1, #16]
 800e7e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e7ec:	429a      	cmp	r2, r3
 800e7ee:	bfb8      	it	lt
 800e7f0:	460b      	movlt	r3, r1
 800e7f2:	460c      	mov	r4, r1
 800e7f4:	bfbc      	itt	lt
 800e7f6:	464c      	movlt	r4, r9
 800e7f8:	4699      	movlt	r9, r3
 800e7fa:	6927      	ldr	r7, [r4, #16]
 800e7fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e800:	68a3      	ldr	r3, [r4, #8]
 800e802:	6861      	ldr	r1, [r4, #4]
 800e804:	eb07 060a 	add.w	r6, r7, sl
 800e808:	42b3      	cmp	r3, r6
 800e80a:	b085      	sub	sp, #20
 800e80c:	bfb8      	it	lt
 800e80e:	3101      	addlt	r1, #1
 800e810:	f7ff fed8 	bl	800e5c4 <_Balloc>
 800e814:	b930      	cbnz	r0, 800e824 <__multiply+0x44>
 800e816:	4602      	mov	r2, r0
 800e818:	4b44      	ldr	r3, [pc, #272]	; (800e92c <__multiply+0x14c>)
 800e81a:	4845      	ldr	r0, [pc, #276]	; (800e930 <__multiply+0x150>)
 800e81c:	f240 115d 	movw	r1, #349	; 0x15d
 800e820:	f000 fc1a 	bl	800f058 <__assert_func>
 800e824:	f100 0514 	add.w	r5, r0, #20
 800e828:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e82c:	462b      	mov	r3, r5
 800e82e:	2200      	movs	r2, #0
 800e830:	4543      	cmp	r3, r8
 800e832:	d321      	bcc.n	800e878 <__multiply+0x98>
 800e834:	f104 0314 	add.w	r3, r4, #20
 800e838:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e83c:	f109 0314 	add.w	r3, r9, #20
 800e840:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e844:	9202      	str	r2, [sp, #8]
 800e846:	1b3a      	subs	r2, r7, r4
 800e848:	3a15      	subs	r2, #21
 800e84a:	f022 0203 	bic.w	r2, r2, #3
 800e84e:	3204      	adds	r2, #4
 800e850:	f104 0115 	add.w	r1, r4, #21
 800e854:	428f      	cmp	r7, r1
 800e856:	bf38      	it	cc
 800e858:	2204      	movcc	r2, #4
 800e85a:	9201      	str	r2, [sp, #4]
 800e85c:	9a02      	ldr	r2, [sp, #8]
 800e85e:	9303      	str	r3, [sp, #12]
 800e860:	429a      	cmp	r2, r3
 800e862:	d80c      	bhi.n	800e87e <__multiply+0x9e>
 800e864:	2e00      	cmp	r6, #0
 800e866:	dd03      	ble.n	800e870 <__multiply+0x90>
 800e868:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d05a      	beq.n	800e926 <__multiply+0x146>
 800e870:	6106      	str	r6, [r0, #16]
 800e872:	b005      	add	sp, #20
 800e874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e878:	f843 2b04 	str.w	r2, [r3], #4
 800e87c:	e7d8      	b.n	800e830 <__multiply+0x50>
 800e87e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e882:	f1ba 0f00 	cmp.w	sl, #0
 800e886:	d024      	beq.n	800e8d2 <__multiply+0xf2>
 800e888:	f104 0e14 	add.w	lr, r4, #20
 800e88c:	46a9      	mov	r9, r5
 800e88e:	f04f 0c00 	mov.w	ip, #0
 800e892:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e896:	f8d9 1000 	ldr.w	r1, [r9]
 800e89a:	fa1f fb82 	uxth.w	fp, r2
 800e89e:	b289      	uxth	r1, r1
 800e8a0:	fb0a 110b 	mla	r1, sl, fp, r1
 800e8a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e8a8:	f8d9 2000 	ldr.w	r2, [r9]
 800e8ac:	4461      	add	r1, ip
 800e8ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e8b2:	fb0a c20b 	mla	r2, sl, fp, ip
 800e8b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e8ba:	b289      	uxth	r1, r1
 800e8bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e8c0:	4577      	cmp	r7, lr
 800e8c2:	f849 1b04 	str.w	r1, [r9], #4
 800e8c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e8ca:	d8e2      	bhi.n	800e892 <__multiply+0xb2>
 800e8cc:	9a01      	ldr	r2, [sp, #4]
 800e8ce:	f845 c002 	str.w	ip, [r5, r2]
 800e8d2:	9a03      	ldr	r2, [sp, #12]
 800e8d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e8d8:	3304      	adds	r3, #4
 800e8da:	f1b9 0f00 	cmp.w	r9, #0
 800e8de:	d020      	beq.n	800e922 <__multiply+0x142>
 800e8e0:	6829      	ldr	r1, [r5, #0]
 800e8e2:	f104 0c14 	add.w	ip, r4, #20
 800e8e6:	46ae      	mov	lr, r5
 800e8e8:	f04f 0a00 	mov.w	sl, #0
 800e8ec:	f8bc b000 	ldrh.w	fp, [ip]
 800e8f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e8f4:	fb09 220b 	mla	r2, r9, fp, r2
 800e8f8:	4492      	add	sl, r2
 800e8fa:	b289      	uxth	r1, r1
 800e8fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e900:	f84e 1b04 	str.w	r1, [lr], #4
 800e904:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e908:	f8be 1000 	ldrh.w	r1, [lr]
 800e90c:	0c12      	lsrs	r2, r2, #16
 800e90e:	fb09 1102 	mla	r1, r9, r2, r1
 800e912:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e916:	4567      	cmp	r7, ip
 800e918:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e91c:	d8e6      	bhi.n	800e8ec <__multiply+0x10c>
 800e91e:	9a01      	ldr	r2, [sp, #4]
 800e920:	50a9      	str	r1, [r5, r2]
 800e922:	3504      	adds	r5, #4
 800e924:	e79a      	b.n	800e85c <__multiply+0x7c>
 800e926:	3e01      	subs	r6, #1
 800e928:	e79c      	b.n	800e864 <__multiply+0x84>
 800e92a:	bf00      	nop
 800e92c:	0801b487 	.word	0x0801b487
 800e930:	0801b4f8 	.word	0x0801b4f8

0800e934 <__pow5mult>:
 800e934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e938:	4615      	mov	r5, r2
 800e93a:	f012 0203 	ands.w	r2, r2, #3
 800e93e:	4606      	mov	r6, r0
 800e940:	460f      	mov	r7, r1
 800e942:	d007      	beq.n	800e954 <__pow5mult+0x20>
 800e944:	4c25      	ldr	r4, [pc, #148]	; (800e9dc <__pow5mult+0xa8>)
 800e946:	3a01      	subs	r2, #1
 800e948:	2300      	movs	r3, #0
 800e94a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e94e:	f7ff fe9b 	bl	800e688 <__multadd>
 800e952:	4607      	mov	r7, r0
 800e954:	10ad      	asrs	r5, r5, #2
 800e956:	d03d      	beq.n	800e9d4 <__pow5mult+0xa0>
 800e958:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e95a:	b97c      	cbnz	r4, 800e97c <__pow5mult+0x48>
 800e95c:	2010      	movs	r0, #16
 800e95e:	f7fd febf 	bl	800c6e0 <malloc>
 800e962:	4602      	mov	r2, r0
 800e964:	6270      	str	r0, [r6, #36]	; 0x24
 800e966:	b928      	cbnz	r0, 800e974 <__pow5mult+0x40>
 800e968:	4b1d      	ldr	r3, [pc, #116]	; (800e9e0 <__pow5mult+0xac>)
 800e96a:	481e      	ldr	r0, [pc, #120]	; (800e9e4 <__pow5mult+0xb0>)
 800e96c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e970:	f000 fb72 	bl	800f058 <__assert_func>
 800e974:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e978:	6004      	str	r4, [r0, #0]
 800e97a:	60c4      	str	r4, [r0, #12]
 800e97c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e980:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e984:	b94c      	cbnz	r4, 800e99a <__pow5mult+0x66>
 800e986:	f240 2171 	movw	r1, #625	; 0x271
 800e98a:	4630      	mov	r0, r6
 800e98c:	f7ff ff12 	bl	800e7b4 <__i2b>
 800e990:	2300      	movs	r3, #0
 800e992:	f8c8 0008 	str.w	r0, [r8, #8]
 800e996:	4604      	mov	r4, r0
 800e998:	6003      	str	r3, [r0, #0]
 800e99a:	f04f 0900 	mov.w	r9, #0
 800e99e:	07eb      	lsls	r3, r5, #31
 800e9a0:	d50a      	bpl.n	800e9b8 <__pow5mult+0x84>
 800e9a2:	4639      	mov	r1, r7
 800e9a4:	4622      	mov	r2, r4
 800e9a6:	4630      	mov	r0, r6
 800e9a8:	f7ff ff1a 	bl	800e7e0 <__multiply>
 800e9ac:	4639      	mov	r1, r7
 800e9ae:	4680      	mov	r8, r0
 800e9b0:	4630      	mov	r0, r6
 800e9b2:	f7ff fe47 	bl	800e644 <_Bfree>
 800e9b6:	4647      	mov	r7, r8
 800e9b8:	106d      	asrs	r5, r5, #1
 800e9ba:	d00b      	beq.n	800e9d4 <__pow5mult+0xa0>
 800e9bc:	6820      	ldr	r0, [r4, #0]
 800e9be:	b938      	cbnz	r0, 800e9d0 <__pow5mult+0x9c>
 800e9c0:	4622      	mov	r2, r4
 800e9c2:	4621      	mov	r1, r4
 800e9c4:	4630      	mov	r0, r6
 800e9c6:	f7ff ff0b 	bl	800e7e0 <__multiply>
 800e9ca:	6020      	str	r0, [r4, #0]
 800e9cc:	f8c0 9000 	str.w	r9, [r0]
 800e9d0:	4604      	mov	r4, r0
 800e9d2:	e7e4      	b.n	800e99e <__pow5mult+0x6a>
 800e9d4:	4638      	mov	r0, r7
 800e9d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9da:	bf00      	nop
 800e9dc:	0801b648 	.word	0x0801b648
 800e9e0:	0801b415 	.word	0x0801b415
 800e9e4:	0801b4f8 	.word	0x0801b4f8

0800e9e8 <__lshift>:
 800e9e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9ec:	460c      	mov	r4, r1
 800e9ee:	6849      	ldr	r1, [r1, #4]
 800e9f0:	6923      	ldr	r3, [r4, #16]
 800e9f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e9f6:	68a3      	ldr	r3, [r4, #8]
 800e9f8:	4607      	mov	r7, r0
 800e9fa:	4691      	mov	r9, r2
 800e9fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ea00:	f108 0601 	add.w	r6, r8, #1
 800ea04:	42b3      	cmp	r3, r6
 800ea06:	db0b      	blt.n	800ea20 <__lshift+0x38>
 800ea08:	4638      	mov	r0, r7
 800ea0a:	f7ff fddb 	bl	800e5c4 <_Balloc>
 800ea0e:	4605      	mov	r5, r0
 800ea10:	b948      	cbnz	r0, 800ea26 <__lshift+0x3e>
 800ea12:	4602      	mov	r2, r0
 800ea14:	4b2a      	ldr	r3, [pc, #168]	; (800eac0 <__lshift+0xd8>)
 800ea16:	482b      	ldr	r0, [pc, #172]	; (800eac4 <__lshift+0xdc>)
 800ea18:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ea1c:	f000 fb1c 	bl	800f058 <__assert_func>
 800ea20:	3101      	adds	r1, #1
 800ea22:	005b      	lsls	r3, r3, #1
 800ea24:	e7ee      	b.n	800ea04 <__lshift+0x1c>
 800ea26:	2300      	movs	r3, #0
 800ea28:	f100 0114 	add.w	r1, r0, #20
 800ea2c:	f100 0210 	add.w	r2, r0, #16
 800ea30:	4618      	mov	r0, r3
 800ea32:	4553      	cmp	r3, sl
 800ea34:	db37      	blt.n	800eaa6 <__lshift+0xbe>
 800ea36:	6920      	ldr	r0, [r4, #16]
 800ea38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ea3c:	f104 0314 	add.w	r3, r4, #20
 800ea40:	f019 091f 	ands.w	r9, r9, #31
 800ea44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ea48:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ea4c:	d02f      	beq.n	800eaae <__lshift+0xc6>
 800ea4e:	f1c9 0e20 	rsb	lr, r9, #32
 800ea52:	468a      	mov	sl, r1
 800ea54:	f04f 0c00 	mov.w	ip, #0
 800ea58:	681a      	ldr	r2, [r3, #0]
 800ea5a:	fa02 f209 	lsl.w	r2, r2, r9
 800ea5e:	ea42 020c 	orr.w	r2, r2, ip
 800ea62:	f84a 2b04 	str.w	r2, [sl], #4
 800ea66:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea6a:	4298      	cmp	r0, r3
 800ea6c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ea70:	d8f2      	bhi.n	800ea58 <__lshift+0x70>
 800ea72:	1b03      	subs	r3, r0, r4
 800ea74:	3b15      	subs	r3, #21
 800ea76:	f023 0303 	bic.w	r3, r3, #3
 800ea7a:	3304      	adds	r3, #4
 800ea7c:	f104 0215 	add.w	r2, r4, #21
 800ea80:	4290      	cmp	r0, r2
 800ea82:	bf38      	it	cc
 800ea84:	2304      	movcc	r3, #4
 800ea86:	f841 c003 	str.w	ip, [r1, r3]
 800ea8a:	f1bc 0f00 	cmp.w	ip, #0
 800ea8e:	d001      	beq.n	800ea94 <__lshift+0xac>
 800ea90:	f108 0602 	add.w	r6, r8, #2
 800ea94:	3e01      	subs	r6, #1
 800ea96:	4638      	mov	r0, r7
 800ea98:	612e      	str	r6, [r5, #16]
 800ea9a:	4621      	mov	r1, r4
 800ea9c:	f7ff fdd2 	bl	800e644 <_Bfree>
 800eaa0:	4628      	mov	r0, r5
 800eaa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eaa6:	f842 0f04 	str.w	r0, [r2, #4]!
 800eaaa:	3301      	adds	r3, #1
 800eaac:	e7c1      	b.n	800ea32 <__lshift+0x4a>
 800eaae:	3904      	subs	r1, #4
 800eab0:	f853 2b04 	ldr.w	r2, [r3], #4
 800eab4:	f841 2f04 	str.w	r2, [r1, #4]!
 800eab8:	4298      	cmp	r0, r3
 800eaba:	d8f9      	bhi.n	800eab0 <__lshift+0xc8>
 800eabc:	e7ea      	b.n	800ea94 <__lshift+0xac>
 800eabe:	bf00      	nop
 800eac0:	0801b487 	.word	0x0801b487
 800eac4:	0801b4f8 	.word	0x0801b4f8

0800eac8 <__mcmp>:
 800eac8:	b530      	push	{r4, r5, lr}
 800eaca:	6902      	ldr	r2, [r0, #16]
 800eacc:	690c      	ldr	r4, [r1, #16]
 800eace:	1b12      	subs	r2, r2, r4
 800ead0:	d10e      	bne.n	800eaf0 <__mcmp+0x28>
 800ead2:	f100 0314 	add.w	r3, r0, #20
 800ead6:	3114      	adds	r1, #20
 800ead8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800eadc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800eae0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800eae4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800eae8:	42a5      	cmp	r5, r4
 800eaea:	d003      	beq.n	800eaf4 <__mcmp+0x2c>
 800eaec:	d305      	bcc.n	800eafa <__mcmp+0x32>
 800eaee:	2201      	movs	r2, #1
 800eaf0:	4610      	mov	r0, r2
 800eaf2:	bd30      	pop	{r4, r5, pc}
 800eaf4:	4283      	cmp	r3, r0
 800eaf6:	d3f3      	bcc.n	800eae0 <__mcmp+0x18>
 800eaf8:	e7fa      	b.n	800eaf0 <__mcmp+0x28>
 800eafa:	f04f 32ff 	mov.w	r2, #4294967295
 800eafe:	e7f7      	b.n	800eaf0 <__mcmp+0x28>

0800eb00 <__mdiff>:
 800eb00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb04:	460c      	mov	r4, r1
 800eb06:	4606      	mov	r6, r0
 800eb08:	4611      	mov	r1, r2
 800eb0a:	4620      	mov	r0, r4
 800eb0c:	4690      	mov	r8, r2
 800eb0e:	f7ff ffdb 	bl	800eac8 <__mcmp>
 800eb12:	1e05      	subs	r5, r0, #0
 800eb14:	d110      	bne.n	800eb38 <__mdiff+0x38>
 800eb16:	4629      	mov	r1, r5
 800eb18:	4630      	mov	r0, r6
 800eb1a:	f7ff fd53 	bl	800e5c4 <_Balloc>
 800eb1e:	b930      	cbnz	r0, 800eb2e <__mdiff+0x2e>
 800eb20:	4b3a      	ldr	r3, [pc, #232]	; (800ec0c <__mdiff+0x10c>)
 800eb22:	4602      	mov	r2, r0
 800eb24:	f240 2132 	movw	r1, #562	; 0x232
 800eb28:	4839      	ldr	r0, [pc, #228]	; (800ec10 <__mdiff+0x110>)
 800eb2a:	f000 fa95 	bl	800f058 <__assert_func>
 800eb2e:	2301      	movs	r3, #1
 800eb30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eb34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb38:	bfa4      	itt	ge
 800eb3a:	4643      	movge	r3, r8
 800eb3c:	46a0      	movge	r8, r4
 800eb3e:	4630      	mov	r0, r6
 800eb40:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800eb44:	bfa6      	itte	ge
 800eb46:	461c      	movge	r4, r3
 800eb48:	2500      	movge	r5, #0
 800eb4a:	2501      	movlt	r5, #1
 800eb4c:	f7ff fd3a 	bl	800e5c4 <_Balloc>
 800eb50:	b920      	cbnz	r0, 800eb5c <__mdiff+0x5c>
 800eb52:	4b2e      	ldr	r3, [pc, #184]	; (800ec0c <__mdiff+0x10c>)
 800eb54:	4602      	mov	r2, r0
 800eb56:	f44f 7110 	mov.w	r1, #576	; 0x240
 800eb5a:	e7e5      	b.n	800eb28 <__mdiff+0x28>
 800eb5c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800eb60:	6926      	ldr	r6, [r4, #16]
 800eb62:	60c5      	str	r5, [r0, #12]
 800eb64:	f104 0914 	add.w	r9, r4, #20
 800eb68:	f108 0514 	add.w	r5, r8, #20
 800eb6c:	f100 0e14 	add.w	lr, r0, #20
 800eb70:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eb74:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eb78:	f108 0210 	add.w	r2, r8, #16
 800eb7c:	46f2      	mov	sl, lr
 800eb7e:	2100      	movs	r1, #0
 800eb80:	f859 3b04 	ldr.w	r3, [r9], #4
 800eb84:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eb88:	fa1f f883 	uxth.w	r8, r3
 800eb8c:	fa11 f18b 	uxtah	r1, r1, fp
 800eb90:	0c1b      	lsrs	r3, r3, #16
 800eb92:	eba1 0808 	sub.w	r8, r1, r8
 800eb96:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800eb9a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eb9e:	fa1f f888 	uxth.w	r8, r8
 800eba2:	1419      	asrs	r1, r3, #16
 800eba4:	454e      	cmp	r6, r9
 800eba6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ebaa:	f84a 3b04 	str.w	r3, [sl], #4
 800ebae:	d8e7      	bhi.n	800eb80 <__mdiff+0x80>
 800ebb0:	1b33      	subs	r3, r6, r4
 800ebb2:	3b15      	subs	r3, #21
 800ebb4:	f023 0303 	bic.w	r3, r3, #3
 800ebb8:	3304      	adds	r3, #4
 800ebba:	3415      	adds	r4, #21
 800ebbc:	42a6      	cmp	r6, r4
 800ebbe:	bf38      	it	cc
 800ebc0:	2304      	movcc	r3, #4
 800ebc2:	441d      	add	r5, r3
 800ebc4:	4473      	add	r3, lr
 800ebc6:	469e      	mov	lr, r3
 800ebc8:	462e      	mov	r6, r5
 800ebca:	4566      	cmp	r6, ip
 800ebcc:	d30e      	bcc.n	800ebec <__mdiff+0xec>
 800ebce:	f10c 0203 	add.w	r2, ip, #3
 800ebd2:	1b52      	subs	r2, r2, r5
 800ebd4:	f022 0203 	bic.w	r2, r2, #3
 800ebd8:	3d03      	subs	r5, #3
 800ebda:	45ac      	cmp	ip, r5
 800ebdc:	bf38      	it	cc
 800ebde:	2200      	movcc	r2, #0
 800ebe0:	441a      	add	r2, r3
 800ebe2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ebe6:	b17b      	cbz	r3, 800ec08 <__mdiff+0x108>
 800ebe8:	6107      	str	r7, [r0, #16]
 800ebea:	e7a3      	b.n	800eb34 <__mdiff+0x34>
 800ebec:	f856 8b04 	ldr.w	r8, [r6], #4
 800ebf0:	fa11 f288 	uxtah	r2, r1, r8
 800ebf4:	1414      	asrs	r4, r2, #16
 800ebf6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ebfa:	b292      	uxth	r2, r2
 800ebfc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ec00:	f84e 2b04 	str.w	r2, [lr], #4
 800ec04:	1421      	asrs	r1, r4, #16
 800ec06:	e7e0      	b.n	800ebca <__mdiff+0xca>
 800ec08:	3f01      	subs	r7, #1
 800ec0a:	e7ea      	b.n	800ebe2 <__mdiff+0xe2>
 800ec0c:	0801b487 	.word	0x0801b487
 800ec10:	0801b4f8 	.word	0x0801b4f8

0800ec14 <__d2b>:
 800ec14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ec18:	4689      	mov	r9, r1
 800ec1a:	2101      	movs	r1, #1
 800ec1c:	ec57 6b10 	vmov	r6, r7, d0
 800ec20:	4690      	mov	r8, r2
 800ec22:	f7ff fccf 	bl	800e5c4 <_Balloc>
 800ec26:	4604      	mov	r4, r0
 800ec28:	b930      	cbnz	r0, 800ec38 <__d2b+0x24>
 800ec2a:	4602      	mov	r2, r0
 800ec2c:	4b25      	ldr	r3, [pc, #148]	; (800ecc4 <__d2b+0xb0>)
 800ec2e:	4826      	ldr	r0, [pc, #152]	; (800ecc8 <__d2b+0xb4>)
 800ec30:	f240 310a 	movw	r1, #778	; 0x30a
 800ec34:	f000 fa10 	bl	800f058 <__assert_func>
 800ec38:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ec3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ec40:	bb35      	cbnz	r5, 800ec90 <__d2b+0x7c>
 800ec42:	2e00      	cmp	r6, #0
 800ec44:	9301      	str	r3, [sp, #4]
 800ec46:	d028      	beq.n	800ec9a <__d2b+0x86>
 800ec48:	4668      	mov	r0, sp
 800ec4a:	9600      	str	r6, [sp, #0]
 800ec4c:	f7ff fd82 	bl	800e754 <__lo0bits>
 800ec50:	9900      	ldr	r1, [sp, #0]
 800ec52:	b300      	cbz	r0, 800ec96 <__d2b+0x82>
 800ec54:	9a01      	ldr	r2, [sp, #4]
 800ec56:	f1c0 0320 	rsb	r3, r0, #32
 800ec5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ec5e:	430b      	orrs	r3, r1
 800ec60:	40c2      	lsrs	r2, r0
 800ec62:	6163      	str	r3, [r4, #20]
 800ec64:	9201      	str	r2, [sp, #4]
 800ec66:	9b01      	ldr	r3, [sp, #4]
 800ec68:	61a3      	str	r3, [r4, #24]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	bf14      	ite	ne
 800ec6e:	2202      	movne	r2, #2
 800ec70:	2201      	moveq	r2, #1
 800ec72:	6122      	str	r2, [r4, #16]
 800ec74:	b1d5      	cbz	r5, 800ecac <__d2b+0x98>
 800ec76:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ec7a:	4405      	add	r5, r0
 800ec7c:	f8c9 5000 	str.w	r5, [r9]
 800ec80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ec84:	f8c8 0000 	str.w	r0, [r8]
 800ec88:	4620      	mov	r0, r4
 800ec8a:	b003      	add	sp, #12
 800ec8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ec94:	e7d5      	b.n	800ec42 <__d2b+0x2e>
 800ec96:	6161      	str	r1, [r4, #20]
 800ec98:	e7e5      	b.n	800ec66 <__d2b+0x52>
 800ec9a:	a801      	add	r0, sp, #4
 800ec9c:	f7ff fd5a 	bl	800e754 <__lo0bits>
 800eca0:	9b01      	ldr	r3, [sp, #4]
 800eca2:	6163      	str	r3, [r4, #20]
 800eca4:	2201      	movs	r2, #1
 800eca6:	6122      	str	r2, [r4, #16]
 800eca8:	3020      	adds	r0, #32
 800ecaa:	e7e3      	b.n	800ec74 <__d2b+0x60>
 800ecac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ecb0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ecb4:	f8c9 0000 	str.w	r0, [r9]
 800ecb8:	6918      	ldr	r0, [r3, #16]
 800ecba:	f7ff fd2b 	bl	800e714 <__hi0bits>
 800ecbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ecc2:	e7df      	b.n	800ec84 <__d2b+0x70>
 800ecc4:	0801b487 	.word	0x0801b487
 800ecc8:	0801b4f8 	.word	0x0801b4f8

0800eccc <_calloc_r>:
 800eccc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ecce:	fba1 2402 	umull	r2, r4, r1, r2
 800ecd2:	b94c      	cbnz	r4, 800ece8 <_calloc_r+0x1c>
 800ecd4:	4611      	mov	r1, r2
 800ecd6:	9201      	str	r2, [sp, #4]
 800ecd8:	f7fd fd8c 	bl	800c7f4 <_malloc_r>
 800ecdc:	9a01      	ldr	r2, [sp, #4]
 800ecde:	4605      	mov	r5, r0
 800ece0:	b930      	cbnz	r0, 800ecf0 <_calloc_r+0x24>
 800ece2:	4628      	mov	r0, r5
 800ece4:	b003      	add	sp, #12
 800ece6:	bd30      	pop	{r4, r5, pc}
 800ece8:	220c      	movs	r2, #12
 800ecea:	6002      	str	r2, [r0, #0]
 800ecec:	2500      	movs	r5, #0
 800ecee:	e7f8      	b.n	800ece2 <_calloc_r+0x16>
 800ecf0:	4621      	mov	r1, r4
 800ecf2:	f7fd fd0b 	bl	800c70c <memset>
 800ecf6:	e7f4      	b.n	800ece2 <_calloc_r+0x16>

0800ecf8 <__sfputc_r>:
 800ecf8:	6893      	ldr	r3, [r2, #8]
 800ecfa:	3b01      	subs	r3, #1
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	b410      	push	{r4}
 800ed00:	6093      	str	r3, [r2, #8]
 800ed02:	da08      	bge.n	800ed16 <__sfputc_r+0x1e>
 800ed04:	6994      	ldr	r4, [r2, #24]
 800ed06:	42a3      	cmp	r3, r4
 800ed08:	db01      	blt.n	800ed0e <__sfputc_r+0x16>
 800ed0a:	290a      	cmp	r1, #10
 800ed0c:	d103      	bne.n	800ed16 <__sfputc_r+0x1e>
 800ed0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed12:	f7fe baeb 	b.w	800d2ec <__swbuf_r>
 800ed16:	6813      	ldr	r3, [r2, #0]
 800ed18:	1c58      	adds	r0, r3, #1
 800ed1a:	6010      	str	r0, [r2, #0]
 800ed1c:	7019      	strb	r1, [r3, #0]
 800ed1e:	4608      	mov	r0, r1
 800ed20:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed24:	4770      	bx	lr

0800ed26 <__sfputs_r>:
 800ed26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed28:	4606      	mov	r6, r0
 800ed2a:	460f      	mov	r7, r1
 800ed2c:	4614      	mov	r4, r2
 800ed2e:	18d5      	adds	r5, r2, r3
 800ed30:	42ac      	cmp	r4, r5
 800ed32:	d101      	bne.n	800ed38 <__sfputs_r+0x12>
 800ed34:	2000      	movs	r0, #0
 800ed36:	e007      	b.n	800ed48 <__sfputs_r+0x22>
 800ed38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed3c:	463a      	mov	r2, r7
 800ed3e:	4630      	mov	r0, r6
 800ed40:	f7ff ffda 	bl	800ecf8 <__sfputc_r>
 800ed44:	1c43      	adds	r3, r0, #1
 800ed46:	d1f3      	bne.n	800ed30 <__sfputs_r+0xa>
 800ed48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ed4c <_vfiprintf_r>:
 800ed4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed50:	460d      	mov	r5, r1
 800ed52:	b09d      	sub	sp, #116	; 0x74
 800ed54:	4614      	mov	r4, r2
 800ed56:	4698      	mov	r8, r3
 800ed58:	4606      	mov	r6, r0
 800ed5a:	b118      	cbz	r0, 800ed64 <_vfiprintf_r+0x18>
 800ed5c:	6983      	ldr	r3, [r0, #24]
 800ed5e:	b90b      	cbnz	r3, 800ed64 <_vfiprintf_r+0x18>
 800ed60:	f7ff fb1a 	bl	800e398 <__sinit>
 800ed64:	4b89      	ldr	r3, [pc, #548]	; (800ef8c <_vfiprintf_r+0x240>)
 800ed66:	429d      	cmp	r5, r3
 800ed68:	d11b      	bne.n	800eda2 <_vfiprintf_r+0x56>
 800ed6a:	6875      	ldr	r5, [r6, #4]
 800ed6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ed6e:	07d9      	lsls	r1, r3, #31
 800ed70:	d405      	bmi.n	800ed7e <_vfiprintf_r+0x32>
 800ed72:	89ab      	ldrh	r3, [r5, #12]
 800ed74:	059a      	lsls	r2, r3, #22
 800ed76:	d402      	bmi.n	800ed7e <_vfiprintf_r+0x32>
 800ed78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ed7a:	f7ff fbb0 	bl	800e4de <__retarget_lock_acquire_recursive>
 800ed7e:	89ab      	ldrh	r3, [r5, #12]
 800ed80:	071b      	lsls	r3, r3, #28
 800ed82:	d501      	bpl.n	800ed88 <_vfiprintf_r+0x3c>
 800ed84:	692b      	ldr	r3, [r5, #16]
 800ed86:	b9eb      	cbnz	r3, 800edc4 <_vfiprintf_r+0x78>
 800ed88:	4629      	mov	r1, r5
 800ed8a:	4630      	mov	r0, r6
 800ed8c:	f7fe fb00 	bl	800d390 <__swsetup_r>
 800ed90:	b1c0      	cbz	r0, 800edc4 <_vfiprintf_r+0x78>
 800ed92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ed94:	07dc      	lsls	r4, r3, #31
 800ed96:	d50e      	bpl.n	800edb6 <_vfiprintf_r+0x6a>
 800ed98:	f04f 30ff 	mov.w	r0, #4294967295
 800ed9c:	b01d      	add	sp, #116	; 0x74
 800ed9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eda2:	4b7b      	ldr	r3, [pc, #492]	; (800ef90 <_vfiprintf_r+0x244>)
 800eda4:	429d      	cmp	r5, r3
 800eda6:	d101      	bne.n	800edac <_vfiprintf_r+0x60>
 800eda8:	68b5      	ldr	r5, [r6, #8]
 800edaa:	e7df      	b.n	800ed6c <_vfiprintf_r+0x20>
 800edac:	4b79      	ldr	r3, [pc, #484]	; (800ef94 <_vfiprintf_r+0x248>)
 800edae:	429d      	cmp	r5, r3
 800edb0:	bf08      	it	eq
 800edb2:	68f5      	ldreq	r5, [r6, #12]
 800edb4:	e7da      	b.n	800ed6c <_vfiprintf_r+0x20>
 800edb6:	89ab      	ldrh	r3, [r5, #12]
 800edb8:	0598      	lsls	r0, r3, #22
 800edba:	d4ed      	bmi.n	800ed98 <_vfiprintf_r+0x4c>
 800edbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edbe:	f7ff fb8f 	bl	800e4e0 <__retarget_lock_release_recursive>
 800edc2:	e7e9      	b.n	800ed98 <_vfiprintf_r+0x4c>
 800edc4:	2300      	movs	r3, #0
 800edc6:	9309      	str	r3, [sp, #36]	; 0x24
 800edc8:	2320      	movs	r3, #32
 800edca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800edce:	f8cd 800c 	str.w	r8, [sp, #12]
 800edd2:	2330      	movs	r3, #48	; 0x30
 800edd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ef98 <_vfiprintf_r+0x24c>
 800edd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800eddc:	f04f 0901 	mov.w	r9, #1
 800ede0:	4623      	mov	r3, r4
 800ede2:	469a      	mov	sl, r3
 800ede4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ede8:	b10a      	cbz	r2, 800edee <_vfiprintf_r+0xa2>
 800edea:	2a25      	cmp	r2, #37	; 0x25
 800edec:	d1f9      	bne.n	800ede2 <_vfiprintf_r+0x96>
 800edee:	ebba 0b04 	subs.w	fp, sl, r4
 800edf2:	d00b      	beq.n	800ee0c <_vfiprintf_r+0xc0>
 800edf4:	465b      	mov	r3, fp
 800edf6:	4622      	mov	r2, r4
 800edf8:	4629      	mov	r1, r5
 800edfa:	4630      	mov	r0, r6
 800edfc:	f7ff ff93 	bl	800ed26 <__sfputs_r>
 800ee00:	3001      	adds	r0, #1
 800ee02:	f000 80aa 	beq.w	800ef5a <_vfiprintf_r+0x20e>
 800ee06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee08:	445a      	add	r2, fp
 800ee0a:	9209      	str	r2, [sp, #36]	; 0x24
 800ee0c:	f89a 3000 	ldrb.w	r3, [sl]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	f000 80a2 	beq.w	800ef5a <_vfiprintf_r+0x20e>
 800ee16:	2300      	movs	r3, #0
 800ee18:	f04f 32ff 	mov.w	r2, #4294967295
 800ee1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee20:	f10a 0a01 	add.w	sl, sl, #1
 800ee24:	9304      	str	r3, [sp, #16]
 800ee26:	9307      	str	r3, [sp, #28]
 800ee28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ee2c:	931a      	str	r3, [sp, #104]	; 0x68
 800ee2e:	4654      	mov	r4, sl
 800ee30:	2205      	movs	r2, #5
 800ee32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee36:	4858      	ldr	r0, [pc, #352]	; (800ef98 <_vfiprintf_r+0x24c>)
 800ee38:	f7f1 f9d2 	bl	80001e0 <memchr>
 800ee3c:	9a04      	ldr	r2, [sp, #16]
 800ee3e:	b9d8      	cbnz	r0, 800ee78 <_vfiprintf_r+0x12c>
 800ee40:	06d1      	lsls	r1, r2, #27
 800ee42:	bf44      	itt	mi
 800ee44:	2320      	movmi	r3, #32
 800ee46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee4a:	0713      	lsls	r3, r2, #28
 800ee4c:	bf44      	itt	mi
 800ee4e:	232b      	movmi	r3, #43	; 0x2b
 800ee50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee54:	f89a 3000 	ldrb.w	r3, [sl]
 800ee58:	2b2a      	cmp	r3, #42	; 0x2a
 800ee5a:	d015      	beq.n	800ee88 <_vfiprintf_r+0x13c>
 800ee5c:	9a07      	ldr	r2, [sp, #28]
 800ee5e:	4654      	mov	r4, sl
 800ee60:	2000      	movs	r0, #0
 800ee62:	f04f 0c0a 	mov.w	ip, #10
 800ee66:	4621      	mov	r1, r4
 800ee68:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee6c:	3b30      	subs	r3, #48	; 0x30
 800ee6e:	2b09      	cmp	r3, #9
 800ee70:	d94e      	bls.n	800ef10 <_vfiprintf_r+0x1c4>
 800ee72:	b1b0      	cbz	r0, 800eea2 <_vfiprintf_r+0x156>
 800ee74:	9207      	str	r2, [sp, #28]
 800ee76:	e014      	b.n	800eea2 <_vfiprintf_r+0x156>
 800ee78:	eba0 0308 	sub.w	r3, r0, r8
 800ee7c:	fa09 f303 	lsl.w	r3, r9, r3
 800ee80:	4313      	orrs	r3, r2
 800ee82:	9304      	str	r3, [sp, #16]
 800ee84:	46a2      	mov	sl, r4
 800ee86:	e7d2      	b.n	800ee2e <_vfiprintf_r+0xe2>
 800ee88:	9b03      	ldr	r3, [sp, #12]
 800ee8a:	1d19      	adds	r1, r3, #4
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	9103      	str	r1, [sp, #12]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	bfbb      	ittet	lt
 800ee94:	425b      	neglt	r3, r3
 800ee96:	f042 0202 	orrlt.w	r2, r2, #2
 800ee9a:	9307      	strge	r3, [sp, #28]
 800ee9c:	9307      	strlt	r3, [sp, #28]
 800ee9e:	bfb8      	it	lt
 800eea0:	9204      	strlt	r2, [sp, #16]
 800eea2:	7823      	ldrb	r3, [r4, #0]
 800eea4:	2b2e      	cmp	r3, #46	; 0x2e
 800eea6:	d10c      	bne.n	800eec2 <_vfiprintf_r+0x176>
 800eea8:	7863      	ldrb	r3, [r4, #1]
 800eeaa:	2b2a      	cmp	r3, #42	; 0x2a
 800eeac:	d135      	bne.n	800ef1a <_vfiprintf_r+0x1ce>
 800eeae:	9b03      	ldr	r3, [sp, #12]
 800eeb0:	1d1a      	adds	r2, r3, #4
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	9203      	str	r2, [sp, #12]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	bfb8      	it	lt
 800eeba:	f04f 33ff 	movlt.w	r3, #4294967295
 800eebe:	3402      	adds	r4, #2
 800eec0:	9305      	str	r3, [sp, #20]
 800eec2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800efa8 <_vfiprintf_r+0x25c>
 800eec6:	7821      	ldrb	r1, [r4, #0]
 800eec8:	2203      	movs	r2, #3
 800eeca:	4650      	mov	r0, sl
 800eecc:	f7f1 f988 	bl	80001e0 <memchr>
 800eed0:	b140      	cbz	r0, 800eee4 <_vfiprintf_r+0x198>
 800eed2:	2340      	movs	r3, #64	; 0x40
 800eed4:	eba0 000a 	sub.w	r0, r0, sl
 800eed8:	fa03 f000 	lsl.w	r0, r3, r0
 800eedc:	9b04      	ldr	r3, [sp, #16]
 800eede:	4303      	orrs	r3, r0
 800eee0:	3401      	adds	r4, #1
 800eee2:	9304      	str	r3, [sp, #16]
 800eee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eee8:	482c      	ldr	r0, [pc, #176]	; (800ef9c <_vfiprintf_r+0x250>)
 800eeea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eeee:	2206      	movs	r2, #6
 800eef0:	f7f1 f976 	bl	80001e0 <memchr>
 800eef4:	2800      	cmp	r0, #0
 800eef6:	d03f      	beq.n	800ef78 <_vfiprintf_r+0x22c>
 800eef8:	4b29      	ldr	r3, [pc, #164]	; (800efa0 <_vfiprintf_r+0x254>)
 800eefa:	bb1b      	cbnz	r3, 800ef44 <_vfiprintf_r+0x1f8>
 800eefc:	9b03      	ldr	r3, [sp, #12]
 800eefe:	3307      	adds	r3, #7
 800ef00:	f023 0307 	bic.w	r3, r3, #7
 800ef04:	3308      	adds	r3, #8
 800ef06:	9303      	str	r3, [sp, #12]
 800ef08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef0a:	443b      	add	r3, r7
 800ef0c:	9309      	str	r3, [sp, #36]	; 0x24
 800ef0e:	e767      	b.n	800ede0 <_vfiprintf_r+0x94>
 800ef10:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef14:	460c      	mov	r4, r1
 800ef16:	2001      	movs	r0, #1
 800ef18:	e7a5      	b.n	800ee66 <_vfiprintf_r+0x11a>
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	3401      	adds	r4, #1
 800ef1e:	9305      	str	r3, [sp, #20]
 800ef20:	4619      	mov	r1, r3
 800ef22:	f04f 0c0a 	mov.w	ip, #10
 800ef26:	4620      	mov	r0, r4
 800ef28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef2c:	3a30      	subs	r2, #48	; 0x30
 800ef2e:	2a09      	cmp	r2, #9
 800ef30:	d903      	bls.n	800ef3a <_vfiprintf_r+0x1ee>
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d0c5      	beq.n	800eec2 <_vfiprintf_r+0x176>
 800ef36:	9105      	str	r1, [sp, #20]
 800ef38:	e7c3      	b.n	800eec2 <_vfiprintf_r+0x176>
 800ef3a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef3e:	4604      	mov	r4, r0
 800ef40:	2301      	movs	r3, #1
 800ef42:	e7f0      	b.n	800ef26 <_vfiprintf_r+0x1da>
 800ef44:	ab03      	add	r3, sp, #12
 800ef46:	9300      	str	r3, [sp, #0]
 800ef48:	462a      	mov	r2, r5
 800ef4a:	4b16      	ldr	r3, [pc, #88]	; (800efa4 <_vfiprintf_r+0x258>)
 800ef4c:	a904      	add	r1, sp, #16
 800ef4e:	4630      	mov	r0, r6
 800ef50:	f7fd fd64 	bl	800ca1c <_printf_float>
 800ef54:	4607      	mov	r7, r0
 800ef56:	1c78      	adds	r0, r7, #1
 800ef58:	d1d6      	bne.n	800ef08 <_vfiprintf_r+0x1bc>
 800ef5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef5c:	07d9      	lsls	r1, r3, #31
 800ef5e:	d405      	bmi.n	800ef6c <_vfiprintf_r+0x220>
 800ef60:	89ab      	ldrh	r3, [r5, #12]
 800ef62:	059a      	lsls	r2, r3, #22
 800ef64:	d402      	bmi.n	800ef6c <_vfiprintf_r+0x220>
 800ef66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef68:	f7ff faba 	bl	800e4e0 <__retarget_lock_release_recursive>
 800ef6c:	89ab      	ldrh	r3, [r5, #12]
 800ef6e:	065b      	lsls	r3, r3, #25
 800ef70:	f53f af12 	bmi.w	800ed98 <_vfiprintf_r+0x4c>
 800ef74:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ef76:	e711      	b.n	800ed9c <_vfiprintf_r+0x50>
 800ef78:	ab03      	add	r3, sp, #12
 800ef7a:	9300      	str	r3, [sp, #0]
 800ef7c:	462a      	mov	r2, r5
 800ef7e:	4b09      	ldr	r3, [pc, #36]	; (800efa4 <_vfiprintf_r+0x258>)
 800ef80:	a904      	add	r1, sp, #16
 800ef82:	4630      	mov	r0, r6
 800ef84:	f7fd ffee 	bl	800cf64 <_printf_i>
 800ef88:	e7e4      	b.n	800ef54 <_vfiprintf_r+0x208>
 800ef8a:	bf00      	nop
 800ef8c:	0801b4b8 	.word	0x0801b4b8
 800ef90:	0801b4d8 	.word	0x0801b4d8
 800ef94:	0801b498 	.word	0x0801b498
 800ef98:	0801b654 	.word	0x0801b654
 800ef9c:	0801b65e 	.word	0x0801b65e
 800efa0:	0800ca1d 	.word	0x0800ca1d
 800efa4:	0800ed27 	.word	0x0800ed27
 800efa8:	0801b65a 	.word	0x0801b65a

0800efac <__sread>:
 800efac:	b510      	push	{r4, lr}
 800efae:	460c      	mov	r4, r1
 800efb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efb4:	f000 f8d6 	bl	800f164 <_read_r>
 800efb8:	2800      	cmp	r0, #0
 800efba:	bfab      	itete	ge
 800efbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800efbe:	89a3      	ldrhlt	r3, [r4, #12]
 800efc0:	181b      	addge	r3, r3, r0
 800efc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800efc6:	bfac      	ite	ge
 800efc8:	6563      	strge	r3, [r4, #84]	; 0x54
 800efca:	81a3      	strhlt	r3, [r4, #12]
 800efcc:	bd10      	pop	{r4, pc}

0800efce <__swrite>:
 800efce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efd2:	461f      	mov	r7, r3
 800efd4:	898b      	ldrh	r3, [r1, #12]
 800efd6:	05db      	lsls	r3, r3, #23
 800efd8:	4605      	mov	r5, r0
 800efda:	460c      	mov	r4, r1
 800efdc:	4616      	mov	r6, r2
 800efde:	d505      	bpl.n	800efec <__swrite+0x1e>
 800efe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efe4:	2302      	movs	r3, #2
 800efe6:	2200      	movs	r2, #0
 800efe8:	f000 f898 	bl	800f11c <_lseek_r>
 800efec:	89a3      	ldrh	r3, [r4, #12]
 800efee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eff2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eff6:	81a3      	strh	r3, [r4, #12]
 800eff8:	4632      	mov	r2, r6
 800effa:	463b      	mov	r3, r7
 800effc:	4628      	mov	r0, r5
 800effe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f002:	f000 b817 	b.w	800f034 <_write_r>

0800f006 <__sseek>:
 800f006:	b510      	push	{r4, lr}
 800f008:	460c      	mov	r4, r1
 800f00a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f00e:	f000 f885 	bl	800f11c <_lseek_r>
 800f012:	1c43      	adds	r3, r0, #1
 800f014:	89a3      	ldrh	r3, [r4, #12]
 800f016:	bf15      	itete	ne
 800f018:	6560      	strne	r0, [r4, #84]	; 0x54
 800f01a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f01e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f022:	81a3      	strheq	r3, [r4, #12]
 800f024:	bf18      	it	ne
 800f026:	81a3      	strhne	r3, [r4, #12]
 800f028:	bd10      	pop	{r4, pc}

0800f02a <__sclose>:
 800f02a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f02e:	f000 b831 	b.w	800f094 <_close_r>
	...

0800f034 <_write_r>:
 800f034:	b538      	push	{r3, r4, r5, lr}
 800f036:	4d07      	ldr	r5, [pc, #28]	; (800f054 <_write_r+0x20>)
 800f038:	4604      	mov	r4, r0
 800f03a:	4608      	mov	r0, r1
 800f03c:	4611      	mov	r1, r2
 800f03e:	2200      	movs	r2, #0
 800f040:	602a      	str	r2, [r5, #0]
 800f042:	461a      	mov	r2, r3
 800f044:	f7f2 fd02 	bl	8001a4c <_write>
 800f048:	1c43      	adds	r3, r0, #1
 800f04a:	d102      	bne.n	800f052 <_write_r+0x1e>
 800f04c:	682b      	ldr	r3, [r5, #0]
 800f04e:	b103      	cbz	r3, 800f052 <_write_r+0x1e>
 800f050:	6023      	str	r3, [r4, #0]
 800f052:	bd38      	pop	{r3, r4, r5, pc}
 800f054:	20001ce8 	.word	0x20001ce8

0800f058 <__assert_func>:
 800f058:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f05a:	4614      	mov	r4, r2
 800f05c:	461a      	mov	r2, r3
 800f05e:	4b09      	ldr	r3, [pc, #36]	; (800f084 <__assert_func+0x2c>)
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	4605      	mov	r5, r0
 800f064:	68d8      	ldr	r0, [r3, #12]
 800f066:	b14c      	cbz	r4, 800f07c <__assert_func+0x24>
 800f068:	4b07      	ldr	r3, [pc, #28]	; (800f088 <__assert_func+0x30>)
 800f06a:	9100      	str	r1, [sp, #0]
 800f06c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f070:	4906      	ldr	r1, [pc, #24]	; (800f08c <__assert_func+0x34>)
 800f072:	462b      	mov	r3, r5
 800f074:	f000 f81e 	bl	800f0b4 <fiprintf>
 800f078:	f000 f893 	bl	800f1a2 <abort>
 800f07c:	4b04      	ldr	r3, [pc, #16]	; (800f090 <__assert_func+0x38>)
 800f07e:	461c      	mov	r4, r3
 800f080:	e7f3      	b.n	800f06a <__assert_func+0x12>
 800f082:	bf00      	nop
 800f084:	200009b0 	.word	0x200009b0
 800f088:	0801b665 	.word	0x0801b665
 800f08c:	0801b672 	.word	0x0801b672
 800f090:	0801b6a0 	.word	0x0801b6a0

0800f094 <_close_r>:
 800f094:	b538      	push	{r3, r4, r5, lr}
 800f096:	4d06      	ldr	r5, [pc, #24]	; (800f0b0 <_close_r+0x1c>)
 800f098:	2300      	movs	r3, #0
 800f09a:	4604      	mov	r4, r0
 800f09c:	4608      	mov	r0, r1
 800f09e:	602b      	str	r3, [r5, #0]
 800f0a0:	f000 f9fe 	bl	800f4a0 <_close>
 800f0a4:	1c43      	adds	r3, r0, #1
 800f0a6:	d102      	bne.n	800f0ae <_close_r+0x1a>
 800f0a8:	682b      	ldr	r3, [r5, #0]
 800f0aa:	b103      	cbz	r3, 800f0ae <_close_r+0x1a>
 800f0ac:	6023      	str	r3, [r4, #0]
 800f0ae:	bd38      	pop	{r3, r4, r5, pc}
 800f0b0:	20001ce8 	.word	0x20001ce8

0800f0b4 <fiprintf>:
 800f0b4:	b40e      	push	{r1, r2, r3}
 800f0b6:	b503      	push	{r0, r1, lr}
 800f0b8:	4601      	mov	r1, r0
 800f0ba:	ab03      	add	r3, sp, #12
 800f0bc:	4805      	ldr	r0, [pc, #20]	; (800f0d4 <fiprintf+0x20>)
 800f0be:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0c2:	6800      	ldr	r0, [r0, #0]
 800f0c4:	9301      	str	r3, [sp, #4]
 800f0c6:	f7ff fe41 	bl	800ed4c <_vfiprintf_r>
 800f0ca:	b002      	add	sp, #8
 800f0cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800f0d0:	b003      	add	sp, #12
 800f0d2:	4770      	bx	lr
 800f0d4:	200009b0 	.word	0x200009b0

0800f0d8 <_fstat_r>:
 800f0d8:	b538      	push	{r3, r4, r5, lr}
 800f0da:	4d07      	ldr	r5, [pc, #28]	; (800f0f8 <_fstat_r+0x20>)
 800f0dc:	2300      	movs	r3, #0
 800f0de:	4604      	mov	r4, r0
 800f0e0:	4608      	mov	r0, r1
 800f0e2:	4611      	mov	r1, r2
 800f0e4:	602b      	str	r3, [r5, #0]
 800f0e6:	f000 f9e3 	bl	800f4b0 <_fstat>
 800f0ea:	1c43      	adds	r3, r0, #1
 800f0ec:	d102      	bne.n	800f0f4 <_fstat_r+0x1c>
 800f0ee:	682b      	ldr	r3, [r5, #0]
 800f0f0:	b103      	cbz	r3, 800f0f4 <_fstat_r+0x1c>
 800f0f2:	6023      	str	r3, [r4, #0]
 800f0f4:	bd38      	pop	{r3, r4, r5, pc}
 800f0f6:	bf00      	nop
 800f0f8:	20001ce8 	.word	0x20001ce8

0800f0fc <_isatty_r>:
 800f0fc:	b538      	push	{r3, r4, r5, lr}
 800f0fe:	4d06      	ldr	r5, [pc, #24]	; (800f118 <_isatty_r+0x1c>)
 800f100:	2300      	movs	r3, #0
 800f102:	4604      	mov	r4, r0
 800f104:	4608      	mov	r0, r1
 800f106:	602b      	str	r3, [r5, #0]
 800f108:	f000 f9e2 	bl	800f4d0 <_isatty>
 800f10c:	1c43      	adds	r3, r0, #1
 800f10e:	d102      	bne.n	800f116 <_isatty_r+0x1a>
 800f110:	682b      	ldr	r3, [r5, #0]
 800f112:	b103      	cbz	r3, 800f116 <_isatty_r+0x1a>
 800f114:	6023      	str	r3, [r4, #0]
 800f116:	bd38      	pop	{r3, r4, r5, pc}
 800f118:	20001ce8 	.word	0x20001ce8

0800f11c <_lseek_r>:
 800f11c:	b538      	push	{r3, r4, r5, lr}
 800f11e:	4d07      	ldr	r5, [pc, #28]	; (800f13c <_lseek_r+0x20>)
 800f120:	4604      	mov	r4, r0
 800f122:	4608      	mov	r0, r1
 800f124:	4611      	mov	r1, r2
 800f126:	2200      	movs	r2, #0
 800f128:	602a      	str	r2, [r5, #0]
 800f12a:	461a      	mov	r2, r3
 800f12c:	f000 f9e0 	bl	800f4f0 <_lseek>
 800f130:	1c43      	adds	r3, r0, #1
 800f132:	d102      	bne.n	800f13a <_lseek_r+0x1e>
 800f134:	682b      	ldr	r3, [r5, #0]
 800f136:	b103      	cbz	r3, 800f13a <_lseek_r+0x1e>
 800f138:	6023      	str	r3, [r4, #0]
 800f13a:	bd38      	pop	{r3, r4, r5, pc}
 800f13c:	20001ce8 	.word	0x20001ce8

0800f140 <__ascii_mbtowc>:
 800f140:	b082      	sub	sp, #8
 800f142:	b901      	cbnz	r1, 800f146 <__ascii_mbtowc+0x6>
 800f144:	a901      	add	r1, sp, #4
 800f146:	b142      	cbz	r2, 800f15a <__ascii_mbtowc+0x1a>
 800f148:	b14b      	cbz	r3, 800f15e <__ascii_mbtowc+0x1e>
 800f14a:	7813      	ldrb	r3, [r2, #0]
 800f14c:	600b      	str	r3, [r1, #0]
 800f14e:	7812      	ldrb	r2, [r2, #0]
 800f150:	1e10      	subs	r0, r2, #0
 800f152:	bf18      	it	ne
 800f154:	2001      	movne	r0, #1
 800f156:	b002      	add	sp, #8
 800f158:	4770      	bx	lr
 800f15a:	4610      	mov	r0, r2
 800f15c:	e7fb      	b.n	800f156 <__ascii_mbtowc+0x16>
 800f15e:	f06f 0001 	mvn.w	r0, #1
 800f162:	e7f8      	b.n	800f156 <__ascii_mbtowc+0x16>

0800f164 <_read_r>:
 800f164:	b538      	push	{r3, r4, r5, lr}
 800f166:	4d07      	ldr	r5, [pc, #28]	; (800f184 <_read_r+0x20>)
 800f168:	4604      	mov	r4, r0
 800f16a:	4608      	mov	r0, r1
 800f16c:	4611      	mov	r1, r2
 800f16e:	2200      	movs	r2, #0
 800f170:	602a      	str	r2, [r5, #0]
 800f172:	461a      	mov	r2, r3
 800f174:	f000 f9c4 	bl	800f500 <_read>
 800f178:	1c43      	adds	r3, r0, #1
 800f17a:	d102      	bne.n	800f182 <_read_r+0x1e>
 800f17c:	682b      	ldr	r3, [r5, #0]
 800f17e:	b103      	cbz	r3, 800f182 <_read_r+0x1e>
 800f180:	6023      	str	r3, [r4, #0]
 800f182:	bd38      	pop	{r3, r4, r5, pc}
 800f184:	20001ce8 	.word	0x20001ce8

0800f188 <__ascii_wctomb>:
 800f188:	b149      	cbz	r1, 800f19e <__ascii_wctomb+0x16>
 800f18a:	2aff      	cmp	r2, #255	; 0xff
 800f18c:	bf85      	ittet	hi
 800f18e:	238a      	movhi	r3, #138	; 0x8a
 800f190:	6003      	strhi	r3, [r0, #0]
 800f192:	700a      	strbls	r2, [r1, #0]
 800f194:	f04f 30ff 	movhi.w	r0, #4294967295
 800f198:	bf98      	it	ls
 800f19a:	2001      	movls	r0, #1
 800f19c:	4770      	bx	lr
 800f19e:	4608      	mov	r0, r1
 800f1a0:	4770      	bx	lr

0800f1a2 <abort>:
 800f1a2:	b508      	push	{r3, lr}
 800f1a4:	2006      	movs	r0, #6
 800f1a6:	f000 f82b 	bl	800f200 <raise>
 800f1aa:	2001      	movs	r0, #1
 800f1ac:	f000 f9b0 	bl	800f510 <_exit>

0800f1b0 <_raise_r>:
 800f1b0:	291f      	cmp	r1, #31
 800f1b2:	b538      	push	{r3, r4, r5, lr}
 800f1b4:	4604      	mov	r4, r0
 800f1b6:	460d      	mov	r5, r1
 800f1b8:	d904      	bls.n	800f1c4 <_raise_r+0x14>
 800f1ba:	2316      	movs	r3, #22
 800f1bc:	6003      	str	r3, [r0, #0]
 800f1be:	f04f 30ff 	mov.w	r0, #4294967295
 800f1c2:	bd38      	pop	{r3, r4, r5, pc}
 800f1c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f1c6:	b112      	cbz	r2, 800f1ce <_raise_r+0x1e>
 800f1c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f1cc:	b94b      	cbnz	r3, 800f1e2 <_raise_r+0x32>
 800f1ce:	4620      	mov	r0, r4
 800f1d0:	f000 f830 	bl	800f234 <_getpid_r>
 800f1d4:	462a      	mov	r2, r5
 800f1d6:	4601      	mov	r1, r0
 800f1d8:	4620      	mov	r0, r4
 800f1da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f1de:	f000 b817 	b.w	800f210 <_kill_r>
 800f1e2:	2b01      	cmp	r3, #1
 800f1e4:	d00a      	beq.n	800f1fc <_raise_r+0x4c>
 800f1e6:	1c59      	adds	r1, r3, #1
 800f1e8:	d103      	bne.n	800f1f2 <_raise_r+0x42>
 800f1ea:	2316      	movs	r3, #22
 800f1ec:	6003      	str	r3, [r0, #0]
 800f1ee:	2001      	movs	r0, #1
 800f1f0:	e7e7      	b.n	800f1c2 <_raise_r+0x12>
 800f1f2:	2400      	movs	r4, #0
 800f1f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f1f8:	4628      	mov	r0, r5
 800f1fa:	4798      	blx	r3
 800f1fc:	2000      	movs	r0, #0
 800f1fe:	e7e0      	b.n	800f1c2 <_raise_r+0x12>

0800f200 <raise>:
 800f200:	4b02      	ldr	r3, [pc, #8]	; (800f20c <raise+0xc>)
 800f202:	4601      	mov	r1, r0
 800f204:	6818      	ldr	r0, [r3, #0]
 800f206:	f7ff bfd3 	b.w	800f1b0 <_raise_r>
 800f20a:	bf00      	nop
 800f20c:	200009b0 	.word	0x200009b0

0800f210 <_kill_r>:
 800f210:	b538      	push	{r3, r4, r5, lr}
 800f212:	4d07      	ldr	r5, [pc, #28]	; (800f230 <_kill_r+0x20>)
 800f214:	2300      	movs	r3, #0
 800f216:	4604      	mov	r4, r0
 800f218:	4608      	mov	r0, r1
 800f21a:	4611      	mov	r1, r2
 800f21c:	602b      	str	r3, [r5, #0]
 800f21e:	f000 f95f 	bl	800f4e0 <_kill>
 800f222:	1c43      	adds	r3, r0, #1
 800f224:	d102      	bne.n	800f22c <_kill_r+0x1c>
 800f226:	682b      	ldr	r3, [r5, #0]
 800f228:	b103      	cbz	r3, 800f22c <_kill_r+0x1c>
 800f22a:	6023      	str	r3, [r4, #0]
 800f22c:	bd38      	pop	{r3, r4, r5, pc}
 800f22e:	bf00      	nop
 800f230:	20001ce8 	.word	0x20001ce8

0800f234 <_getpid_r>:
 800f234:	f000 b944 	b.w	800f4c0 <_getpid>

0800f238 <expf>:
 800f238:	b508      	push	{r3, lr}
 800f23a:	ed2d 8b02 	vpush	{d8}
 800f23e:	eef0 8a40 	vmov.f32	s17, s0
 800f242:	f000 f82f 	bl	800f2a4 <__ieee754_expf>
 800f246:	eeb0 8a40 	vmov.f32	s16, s0
 800f24a:	eeb0 0a68 	vmov.f32	s0, s17
 800f24e:	f000 f919 	bl	800f484 <finitef>
 800f252:	b160      	cbz	r0, 800f26e <expf+0x36>
 800f254:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800f294 <expf+0x5c>
 800f258:	eef4 8ae7 	vcmpe.f32	s17, s15
 800f25c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f260:	dd0a      	ble.n	800f278 <expf+0x40>
 800f262:	f7fd fa13 	bl	800c68c <__errno>
 800f266:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 800f298 <expf+0x60>
 800f26a:	2322      	movs	r3, #34	; 0x22
 800f26c:	6003      	str	r3, [r0, #0]
 800f26e:	eeb0 0a48 	vmov.f32	s0, s16
 800f272:	ecbd 8b02 	vpop	{d8}
 800f276:	bd08      	pop	{r3, pc}
 800f278:	eddf 7a08 	vldr	s15, [pc, #32]	; 800f29c <expf+0x64>
 800f27c:	eef4 8ae7 	vcmpe.f32	s17, s15
 800f280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f284:	d5f3      	bpl.n	800f26e <expf+0x36>
 800f286:	f7fd fa01 	bl	800c68c <__errno>
 800f28a:	2322      	movs	r3, #34	; 0x22
 800f28c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 800f2a0 <expf+0x68>
 800f290:	6003      	str	r3, [r0, #0]
 800f292:	e7ec      	b.n	800f26e <expf+0x36>
 800f294:	42b17180 	.word	0x42b17180
 800f298:	7f800000 	.word	0x7f800000
 800f29c:	c2cff1b5 	.word	0xc2cff1b5
 800f2a0:	00000000 	.word	0x00000000

0800f2a4 <__ieee754_expf>:
 800f2a4:	ee10 2a10 	vmov	r2, s0
 800f2a8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800f2ac:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800f2b0:	d902      	bls.n	800f2b8 <__ieee754_expf+0x14>
 800f2b2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f2b6:	4770      	bx	lr
 800f2b8:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 800f2bc:	d106      	bne.n	800f2cc <__ieee754_expf+0x28>
 800f2be:	eddf 7a4e 	vldr	s15, [pc, #312]	; 800f3f8 <__ieee754_expf+0x154>
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	bf18      	it	ne
 800f2c6:	eeb0 0a67 	vmovne.f32	s0, s15
 800f2ca:	4770      	bx	lr
 800f2cc:	484b      	ldr	r0, [pc, #300]	; (800f3fc <__ieee754_expf+0x158>)
 800f2ce:	4282      	cmp	r2, r0
 800f2d0:	dd02      	ble.n	800f2d8 <__ieee754_expf+0x34>
 800f2d2:	2000      	movs	r0, #0
 800f2d4:	f000 b8d0 	b.w	800f478 <__math_oflowf>
 800f2d8:	2a00      	cmp	r2, #0
 800f2da:	da05      	bge.n	800f2e8 <__ieee754_expf+0x44>
 800f2dc:	4a48      	ldr	r2, [pc, #288]	; (800f400 <__ieee754_expf+0x15c>)
 800f2de:	4291      	cmp	r1, r2
 800f2e0:	d902      	bls.n	800f2e8 <__ieee754_expf+0x44>
 800f2e2:	2000      	movs	r0, #0
 800f2e4:	f000 b8c2 	b.w	800f46c <__math_uflowf>
 800f2e8:	4a46      	ldr	r2, [pc, #280]	; (800f404 <__ieee754_expf+0x160>)
 800f2ea:	4291      	cmp	r1, r2
 800f2ec:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800f2f0:	d952      	bls.n	800f398 <__ieee754_expf+0xf4>
 800f2f2:	4a45      	ldr	r2, [pc, #276]	; (800f408 <__ieee754_expf+0x164>)
 800f2f4:	4291      	cmp	r1, r2
 800f2f6:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800f2fa:	d834      	bhi.n	800f366 <__ieee754_expf+0xc2>
 800f2fc:	4943      	ldr	r1, [pc, #268]	; (800f40c <__ieee754_expf+0x168>)
 800f2fe:	4411      	add	r1, r2
 800f300:	ed91 7a00 	vldr	s14, [r1]
 800f304:	4942      	ldr	r1, [pc, #264]	; (800f410 <__ieee754_expf+0x16c>)
 800f306:	440a      	add	r2, r1
 800f308:	edd2 7a00 	vldr	s15, [r2]
 800f30c:	ee30 7a47 	vsub.f32	s14, s0, s14
 800f310:	f1c3 0201 	rsb	r2, r3, #1
 800f314:	1ad2      	subs	r2, r2, r3
 800f316:	ee37 0a67 	vsub.f32	s0, s14, s15
 800f31a:	ee20 6a00 	vmul.f32	s12, s0, s0
 800f31e:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 800f414 <__ieee754_expf+0x170>
 800f322:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800f418 <__ieee754_expf+0x174>
 800f326:	eee6 6a05 	vfma.f32	s13, s12, s10
 800f32a:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 800f41c <__ieee754_expf+0x178>
 800f32e:	eea6 5a86 	vfma.f32	s10, s13, s12
 800f332:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800f420 <__ieee754_expf+0x17c>
 800f336:	eee5 6a06 	vfma.f32	s13, s10, s12
 800f33a:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 800f424 <__ieee754_expf+0x180>
 800f33e:	eea6 5a86 	vfma.f32	s10, s13, s12
 800f342:	eef0 6a40 	vmov.f32	s13, s0
 800f346:	eee5 6a46 	vfms.f32	s13, s10, s12
 800f34a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800f34e:	ee20 5a26 	vmul.f32	s10, s0, s13
 800f352:	bb92      	cbnz	r2, 800f3ba <__ieee754_expf+0x116>
 800f354:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800f358:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800f35c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f360:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800f364:	4770      	bx	lr
 800f366:	4b30      	ldr	r3, [pc, #192]	; (800f428 <__ieee754_expf+0x184>)
 800f368:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800f42c <__ieee754_expf+0x188>
 800f36c:	eddf 6a30 	vldr	s13, [pc, #192]	; 800f430 <__ieee754_expf+0x18c>
 800f370:	4413      	add	r3, r2
 800f372:	edd3 7a00 	vldr	s15, [r3]
 800f376:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f37a:	eeb0 7a40 	vmov.f32	s14, s0
 800f37e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f382:	ee17 2a90 	vmov	r2, s15
 800f386:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f38a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800f38e:	eddf 6a29 	vldr	s13, [pc, #164]	; 800f434 <__ieee754_expf+0x190>
 800f392:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f396:	e7be      	b.n	800f316 <__ieee754_expf+0x72>
 800f398:	f1b1 5f50 	cmp.w	r1, #872415232	; 0x34000000
 800f39c:	d20b      	bcs.n	800f3b6 <__ieee754_expf+0x112>
 800f39e:	eddf 6a26 	vldr	s13, [pc, #152]	; 800f438 <__ieee754_expf+0x194>
 800f3a2:	ee70 6a26 	vadd.f32	s13, s0, s13
 800f3a6:	eef4 6ae5 	vcmpe.f32	s13, s11
 800f3aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3ae:	dd02      	ble.n	800f3b6 <__ieee754_expf+0x112>
 800f3b0:	ee30 0a25 	vadd.f32	s0, s0, s11
 800f3b4:	4770      	bx	lr
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	e7af      	b.n	800f31a <__ieee754_expf+0x76>
 800f3ba:	ee76 6a66 	vsub.f32	s13, s12, s13
 800f3be:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 800f3c2:	ee85 0a26 	vdiv.f32	s0, s10, s13
 800f3c6:	bfb8      	it	lt
 800f3c8:	3264      	addlt	r2, #100	; 0x64
 800f3ca:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800f3ce:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800f3d2:	ee75 7ac0 	vsub.f32	s15, s11, s0
 800f3d6:	ee17 3a90 	vmov	r3, s15
 800f3da:	bfab      	itete	ge
 800f3dc:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800f3e0:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800f3e4:	ee00 3a10 	vmovge	s0, r3
 800f3e8:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 800f43c <__ieee754_expf+0x198>
 800f3ec:	bfbc      	itt	lt
 800f3ee:	ee00 3a10 	vmovlt	s0, r3
 800f3f2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800f3f6:	4770      	bx	lr
 800f3f8:	00000000 	.word	0x00000000
 800f3fc:	42b17217 	.word	0x42b17217
 800f400:	42cff1b5 	.word	0x42cff1b5
 800f404:	3eb17218 	.word	0x3eb17218
 800f408:	3f851591 	.word	0x3f851591
 800f40c:	0801b7b4 	.word	0x0801b7b4
 800f410:	0801b7bc 	.word	0x0801b7bc
 800f414:	3331bb4c 	.word	0x3331bb4c
 800f418:	b5ddea0e 	.word	0xb5ddea0e
 800f41c:	388ab355 	.word	0x388ab355
 800f420:	bb360b61 	.word	0xbb360b61
 800f424:	3e2aaaab 	.word	0x3e2aaaab
 800f428:	0801b7ac 	.word	0x0801b7ac
 800f42c:	3fb8aa3b 	.word	0x3fb8aa3b
 800f430:	3f317180 	.word	0x3f317180
 800f434:	3717f7d1 	.word	0x3717f7d1
 800f438:	7149f2ca 	.word	0x7149f2ca
 800f43c:	0d800000 	.word	0x0d800000

0800f440 <with_errnof>:
 800f440:	b513      	push	{r0, r1, r4, lr}
 800f442:	4604      	mov	r4, r0
 800f444:	ed8d 0a01 	vstr	s0, [sp, #4]
 800f448:	f7fd f920 	bl	800c68c <__errno>
 800f44c:	ed9d 0a01 	vldr	s0, [sp, #4]
 800f450:	6004      	str	r4, [r0, #0]
 800f452:	b002      	add	sp, #8
 800f454:	bd10      	pop	{r4, pc}

0800f456 <xflowf>:
 800f456:	b130      	cbz	r0, 800f466 <xflowf+0x10>
 800f458:	eef1 7a40 	vneg.f32	s15, s0
 800f45c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f460:	2022      	movs	r0, #34	; 0x22
 800f462:	f7ff bfed 	b.w	800f440 <with_errnof>
 800f466:	eef0 7a40 	vmov.f32	s15, s0
 800f46a:	e7f7      	b.n	800f45c <xflowf+0x6>

0800f46c <__math_uflowf>:
 800f46c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f474 <__math_uflowf+0x8>
 800f470:	f7ff bff1 	b.w	800f456 <xflowf>
 800f474:	10000000 	.word	0x10000000

0800f478 <__math_oflowf>:
 800f478:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f480 <__math_oflowf+0x8>
 800f47c:	f7ff bfeb 	b.w	800f456 <xflowf>
 800f480:	70000000 	.word	0x70000000

0800f484 <finitef>:
 800f484:	b082      	sub	sp, #8
 800f486:	ed8d 0a01 	vstr	s0, [sp, #4]
 800f48a:	9801      	ldr	r0, [sp, #4]
 800f48c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800f490:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800f494:	bfac      	ite	ge
 800f496:	2000      	movge	r0, #0
 800f498:	2001      	movlt	r0, #1
 800f49a:	b002      	add	sp, #8
 800f49c:	4770      	bx	lr
	...

0800f4a0 <_close>:
 800f4a0:	4b02      	ldr	r3, [pc, #8]	; (800f4ac <_close+0xc>)
 800f4a2:	2258      	movs	r2, #88	; 0x58
 800f4a4:	601a      	str	r2, [r3, #0]
 800f4a6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4aa:	4770      	bx	lr
 800f4ac:	20001ce8 	.word	0x20001ce8

0800f4b0 <_fstat>:
 800f4b0:	4b02      	ldr	r3, [pc, #8]	; (800f4bc <_fstat+0xc>)
 800f4b2:	2258      	movs	r2, #88	; 0x58
 800f4b4:	601a      	str	r2, [r3, #0]
 800f4b6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4ba:	4770      	bx	lr
 800f4bc:	20001ce8 	.word	0x20001ce8

0800f4c0 <_getpid>:
 800f4c0:	4b02      	ldr	r3, [pc, #8]	; (800f4cc <_getpid+0xc>)
 800f4c2:	2258      	movs	r2, #88	; 0x58
 800f4c4:	601a      	str	r2, [r3, #0]
 800f4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4ca:	4770      	bx	lr
 800f4cc:	20001ce8 	.word	0x20001ce8

0800f4d0 <_isatty>:
 800f4d0:	4b02      	ldr	r3, [pc, #8]	; (800f4dc <_isatty+0xc>)
 800f4d2:	2258      	movs	r2, #88	; 0x58
 800f4d4:	601a      	str	r2, [r3, #0]
 800f4d6:	2000      	movs	r0, #0
 800f4d8:	4770      	bx	lr
 800f4da:	bf00      	nop
 800f4dc:	20001ce8 	.word	0x20001ce8

0800f4e0 <_kill>:
 800f4e0:	4b02      	ldr	r3, [pc, #8]	; (800f4ec <_kill+0xc>)
 800f4e2:	2258      	movs	r2, #88	; 0x58
 800f4e4:	601a      	str	r2, [r3, #0]
 800f4e6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4ea:	4770      	bx	lr
 800f4ec:	20001ce8 	.word	0x20001ce8

0800f4f0 <_lseek>:
 800f4f0:	4b02      	ldr	r3, [pc, #8]	; (800f4fc <_lseek+0xc>)
 800f4f2:	2258      	movs	r2, #88	; 0x58
 800f4f4:	601a      	str	r2, [r3, #0]
 800f4f6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4fa:	4770      	bx	lr
 800f4fc:	20001ce8 	.word	0x20001ce8

0800f500 <_read>:
 800f500:	4b02      	ldr	r3, [pc, #8]	; (800f50c <_read+0xc>)
 800f502:	2258      	movs	r2, #88	; 0x58
 800f504:	601a      	str	r2, [r3, #0]
 800f506:	f04f 30ff 	mov.w	r0, #4294967295
 800f50a:	4770      	bx	lr
 800f50c:	20001ce8 	.word	0x20001ce8

0800f510 <_exit>:
 800f510:	e7fe      	b.n	800f510 <_exit>
	...

0800f514 <_init>:
 800f514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f516:	bf00      	nop
 800f518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f51a:	bc08      	pop	{r3}
 800f51c:	469e      	mov	lr, r3
 800f51e:	4770      	bx	lr

0800f520 <_fini>:
 800f520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f522:	bf00      	nop
 800f524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f526:	bc08      	pop	{r3}
 800f528:	469e      	mov	lr, r3
 800f52a:	4770      	bx	lr
