#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 24 06:44:03 2022
# Process ID: 978
# Current directory: /home/eligar/Desktop/counter_vio/counter_vio.runs/synth_1
# Command line: vivado -log counter_clk_div.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter_clk_div.tcl
# Log file: /home/eligar/Desktop/counter_vio/counter_vio.runs/synth_1/counter_clk_div.vds
# Journal file: /home/eligar/Desktop/counter_vio/counter_vio.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source counter_clk_div.tcl -notrace
Command: synth_design -top counter_clk_div -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1051 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2163.449 ; gain = 200.715 ; free physical = 5911 ; free virtual = 8431
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_clk_div' [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/new/counter_vio.v:29]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/eligar/Desktop/counter_vio/counter_vio.runs/synth_1/.Xil/Vivado-978-fpga-workshop-04/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [/home/eligar/Desktop/counter_vio/counter_vio.runs/synth_1/.Xil/Vivado-978-fpga-workshop-04/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vioname'. This will prevent further optimization [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/new/counter_vio.v:41]
INFO: [Synth 8-6155] done synthesizing module 'counter_clk_div' (2#1) [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/new/counter_vio.v:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.199 ; gain = 263.465 ; free physical = 5947 ; free virtual = 8469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2226.199 ; gain = 263.465 ; free physical = 5944 ; free virtual = 8465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2226.199 ; gain = 263.465 ; free physical = 5944 ; free virtual = 8465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.199 ; gain = 0.000 ; free physical = 5937 ; free virtual = 8458
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vioname'
Finished Parsing XDC File [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vioname'
Parsing XDC File [/home/eligar/Desktop/counter_vio/counter_vio.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/eligar/Desktop/counter_vio/counter_vio.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/eligar/Desktop/counter_vio/counter_vio.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_clk_div_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_clk_div_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2361.012 ; gain = 0.000 ; free physical = 5860 ; free virtual = 8382
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2361.012 ; gain = 0.000 ; free physical = 5860 ; free virtual = 8382
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5890 ; free virtual = 8412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5890 ; free virtual = 8412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vioname. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5890 ; free virtual = 8412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5883 ; free virtual = 8404
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5887 ; free virtual = 8411
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5780 ; free virtual = 8304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5780 ; free virtual = 8304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\counter_out_reg[3] ) from module (counter_clk_div) as it has self-loop and (\counter_out_reg[3]__0 ) is actual driver [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/new/counter_vio.v:44]
INFO: [Synth 8-5966] Removing register instance (\counter_out_reg[2] ) from module (counter_clk_div) as it has self-loop and (\counter_out_reg[2]__0 ) is actual driver [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/new/counter_vio.v:44]
INFO: [Synth 8-5966] Removing register instance (\counter_out_reg[1] ) from module (counter_clk_div) as it has self-loop and (\counter_out_reg[1]__0 ) is actual driver [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/new/counter_vio.v:44]
INFO: [Synth 8-5966] Removing register instance (\counter_out_reg[0] ) from module (counter_clk_div) as it has self-loop and (\counter_out_reg[0]__0 ) is actual driver [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/new/counter_vio.v:44]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5779 ; free virtual = 8303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/eligar/Desktop/counter_vio/counter_vio.srcs/sources_1/new/counter_vio.v:90]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5779 ; free virtual = 8304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5779 ; free virtual = 8304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5779 ; free virtual = 8304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5779 ; free virtual = 8304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5779 ; free virtual = 8304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5779 ; free virtual = 8304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |vio_0  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     2|
|5     |LUT2   |     4|
|6     |LUT3   |     4|
|7     |LUT4   |     4|
|8     |LUT5   |     4|
|9     |LUT6   |    30|
|10    |FDCE   |    27|
|11    |FDRE   |     4|
|12    |IBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    89|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5779 ; free virtual = 8304
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2361.012 ; gain = 263.465 ; free physical = 5832 ; free virtual = 8357
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2361.012 ; gain = 398.277 ; free physical = 5832 ; free virtual = 8357
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2361.012 ; gain = 0.000 ; free physical = 5899 ; free virtual = 8423
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.887 ; gain = 0.000 ; free physical = 5844 ; free virtual = 8369
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2374.887 ; gain = 641.258 ; free physical = 5978 ; free virtual = 8503
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2374.887 ; gain = 0.000 ; free physical = 5978 ; free virtual = 8503
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eligar/Desktop/counter_vio/counter_vio.runs/synth_1/counter_clk_div.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_clk_div_utilization_synth.rpt -pb counter_clk_div_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 06:44:49 2022...
