Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 29 16:48:01 2024
| Host         : Amn-Naqvi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevelModule_timing_summary_routed.rpt -pb TopLevelModule_timing_summary_routed.pb -rpx TopLevelModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1663)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (691)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1663)
---------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][0][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][0][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][0][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][0][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][0][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][0][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][0][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][0][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][0][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][1][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][1][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][1][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][1][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][1][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][1][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][1][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][1][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][1][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][2][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][2][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][2][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][2][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][2][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][2][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][2][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][2][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[0][2][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][0][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][0][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][0][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][0][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][0][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][0][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][0][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][0][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][0][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][1][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][1][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][1][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][1][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][1][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][1][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][1][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][1][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][1][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][2][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][2][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][2][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][2][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][2][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][2][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][2][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][2][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[1][2][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][0][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][0][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][0][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][0][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][0][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][0][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][0][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][0][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][0][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][1][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][1][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][1][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][1][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][1][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][1][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][1][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][1][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][1][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][2][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][2][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][2][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][2][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][2][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][2][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][2][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][2][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[2][2][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][0][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][0][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][0][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][0][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][0][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][0][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][0][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][0][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][0][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][1][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][1][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][1][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][1][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][1][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][1][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][1][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][1][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][1][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][2][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][2][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][2][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][2][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][2][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][2][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][2][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][2][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[3][2][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][0][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][0][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][0][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][0][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][0][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][0][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][0][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][0][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][0][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][1][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][1][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][1][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][1][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][1][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][1][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][1][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][1][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][1][8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][2][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][2][1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][2][2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][2][3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][2][4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][2][5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][2][6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][2][7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: alienCtrl/alien_y_reg[4][2][8]/Q (HIGH)

 There are 286 register/latch pins with no clock driven by root clock pin: clkDivider/clk_d_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (691)
--------------------------------------------------
 There are 691 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.432        0.000                      0                   58        0.151        0.000                      0                   58        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.432        0.000                      0                   58        0.151        0.000                      0                   58        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.890ns (27.063%)  route 2.399ns (72.937%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.617     7.599    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.723 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.653     8.376    k1/ps2_receiver/b_next
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.447    14.788    k1/ps2_receiver/CLK
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[3]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.808    k1/ps2_receiver/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.890ns (27.063%)  route 2.399ns (72.937%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.617     7.599    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.723 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.653     8.376    k1/ps2_receiver/b_next
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.447    14.788    k1/ps2_receiver/CLK
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.808    k1/ps2_receiver/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.890ns (27.063%)  route 2.399ns (72.937%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.617     7.599    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.723 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.653     8.376    k1/ps2_receiver/b_next
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.447    14.788    k1/ps2_receiver/CLK
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.808    k1/ps2_receiver/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.890ns (27.063%)  route 2.399ns (72.937%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.617     7.599    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.723 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.653     8.376    k1/ps2_receiver/b_next
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.447    14.788    k1/ps2_receiver/CLK
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[6]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y37         FDCE (Setup_fdce_C_CE)      -0.205    14.808    k1/ps2_receiver/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.890ns (27.082%)  route 2.396ns (72.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.617     7.599    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.723 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.651     8.374    k1/ps2_receiver/b_next
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[10]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDCE (Setup_fdce_C_CE)      -0.205    14.807    k1/ps2_receiver/b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.890ns (27.082%)  route 2.396ns (72.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.617     7.599    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.723 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.651     8.374    k1/ps2_receiver/b_next
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDCE (Setup_fdce_C_CE)      -0.205    14.807    k1/ps2_receiver/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.890ns (27.082%)  route 2.396ns (72.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.617     7.599    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.723 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.651     8.374    k1/ps2_receiver/b_next
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDCE (Setup_fdce_C_CE)      -0.205    14.807    k1/ps2_receiver/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.890ns (27.082%)  route 2.396ns (72.918%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.617     7.599    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.723 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.651     8.374    k1/ps2_receiver/b_next
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.446    14.787    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDCE (Setup_fdce_C_CE)      -0.205    14.807    k1/ps2_receiver/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/n_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.890ns (27.114%)  route 2.392ns (72.886%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.779     7.761    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.885 r  k1/ps2_receiver/n_reg[3]_i_1/O
                         net (fo=4, routed)           0.485     8.370    k1/ps2_receiver/n_next
    SLICE_X14Y35         FDCE                                         r  k1/ps2_receiver/n_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.445    14.786    k1/ps2_receiver/CLK
    SLICE_X14Y35         FDCE                                         r  k1/ps2_receiver/n_reg_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X14Y35         FDCE (Setup_fdce_C_CE)      -0.169    14.856    k1/ps2_receiver/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.574ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.890ns (28.274%)  route 2.258ns (71.726%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.566     5.087    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  k1/ps2_receiver/filter_reg_reg[6]/Q
                         net (fo=3, routed)           0.847     6.452    k1/ps2_receiver/filter_next[5]
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     6.576 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.282     6.858    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.124     6.982 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.617     7.599    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124     7.723 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.512     8.235    k1/ps2_receiver/b_next
    SLICE_X11Y38         FDCE                                         r  k1/ps2_receiver/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.448    14.789    k1/ps2_receiver/CLK
    SLICE_X11Y38         FDCE                                         r  k1/ps2_receiver/b_reg_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y38         FDCE (Setup_fdce_C_CE)      -0.205    14.809    k1/ps2_receiver/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  6.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/filter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/f_ps2c_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    k1/ps2_receiver/CLK
    SLICE_X15Y39         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  k1/ps2_receiver/filter_reg_reg[0]/Q
                         net (fo=2, routed)           0.098     1.686    k1/ps2_receiver/filter_reg_reg_n_0_[0]
    SLICE_X14Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.731 r  k1/ps2_receiver/f_ps2c_reg_i_1/O
                         net (fo=1, routed)           0.000     1.731    k1/ps2_receiver/f_ps2c_reg_i_1_n_0
    SLICE_X14Y39         FDCE                                         r  k1/ps2_receiver/f_ps2c_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.834     1.961    k1/ps2_receiver/CLK
    SLICE_X14Y39         FDCE                                         r  k1/ps2_receiver/f_ps2c_reg_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.120     1.580    k1/ps2_receiver/f_ps2c_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    k1/ps2_receiver/CLK
    SLICE_X11Y38         FDCE                                         r  k1/ps2_receiver/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  k1/ps2_receiver/b_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     1.698    k1/dout[0]
    SLICE_X11Y39         FDCE                                         r  k1/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.834     1.961    k1/CLK
    SLICE_X11Y39         FDCE                                         r  k1/key_reg[0]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.070     1.533    k1/key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.446    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  k1/ps2_receiver/b_reg_reg[7]/Q
                         net (fo=2, routed)           0.129     1.716    k1/dout[6]
    SLICE_X10Y37         FDCE                                         r  k1/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    k1/CLK
    SLICE_X10Y37         FDCE                                         r  k1/key_reg[6]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X10Y37         FDCE (Hold_fdce_C_D)         0.063     1.544    k1/key_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.446    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  k1/ps2_receiver/b_reg_reg[8]/Q
                         net (fo=2, routed)           0.129     1.716    k1/dout[7]
    SLICE_X10Y37         FDCE                                         r  k1/key_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    k1/CLK
    SLICE_X10Y37         FDCE                                         r  k1/key_reg[7]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X10Y37         FDCE (Hold_fdce_C_D)         0.063     1.544    k1/key_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    k1/ps2_receiver/CLK
    SLICE_X11Y38         FDCE                                         r  k1/ps2_receiver/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  k1/ps2_receiver/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.119     1.707    k1/dout[1]
    SLICE_X10Y39         FDCE                                         r  k1/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.834     1.961    k1/CLK
    SLICE_X10Y39         FDCE                                         r  k1/key_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X10Y39         FDCE (Hold_fdce_C_D)         0.059     1.522    k1/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/n_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    k1/ps2_receiver/CLK
    SLICE_X14Y36         FDCE                                         r  k1/ps2_receiver/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  k1/ps2_receiver/n_reg_reg[1]/Q
                         net (fo=5, routed)           0.087     1.680    k1/ps2_receiver/n_reg[1]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.098     1.778 r  k1/ps2_receiver/n_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.778    k1/ps2_receiver/n_reg[3]_i_2_n_0
    SLICE_X14Y36         FDCE                                         r  k1/ps2_receiver/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    k1/ps2_receiver/CLK
    SLICE_X14Y36         FDCE                                         r  k1/ps2_receiver/n_reg_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y36         FDCE (Hold_fdce_C_D)         0.121     1.566    k1/ps2_receiver/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.446    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  k1/ps2_receiver/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.170     1.757    k1/ps2_receiver/b_reg_reg_n_0_[10]
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[9]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.072     1.518    k1/ps2_receiver/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.446    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  k1/ps2_receiver/b_reg_reg[9]/Q
                         net (fo=1, routed)           0.176     1.764    k1/ps2_receiver/b_reg_reg_n_0_[9]
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    k1/ps2_receiver/CLK
    SLICE_X9Y37          FDCE                                         r  k1/ps2_receiver/b_reg_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.070     1.516    k1/ps2_receiver/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.446    k1/ps2_receiver/CLK
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  k1/ps2_receiver/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.189     1.776    k1/ps2_receiver/Q[5]
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.959    k1/ps2_receiver/CLK
    SLICE_X11Y37         FDCE                                         r  k1/ps2_receiver/b_reg_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X11Y37         FDCE (Hold_fdce_C_D)         0.070     1.516    k1/ps2_receiver/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/filter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/filter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.132%)  route 0.184ns (52.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.447    k1/ps2_receiver/CLK
    SLICE_X14Y38         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  k1/ps2_receiver/filter_reg_reg[5]/Q
                         net (fo=3, routed)           0.184     1.795    k1/ps2_receiver/filter_next[4]
    SLICE_X14Y39         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.834     1.961    k1/ps2_receiver/CLK
    SLICE_X14Y39         FDCE                                         r  k1/ps2_receiver/filter_reg_reg[4]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.063     1.526    k1/ps2_receiver/filter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y39   k1/key_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y39   k1/key_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y39   k1/key_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   k1/key_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   k1/key_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y36   k1/key_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   k1/key_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y37   k1/key_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y39   k1/key_release_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   k1/key_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   k1/key_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   k1/key_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   k1/key_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   k1/key_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   k1/ps2_receiver/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   k1/ps2_receiver/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   k1/ps2_receiver/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    k1/ps2_receiver/b_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   k1/ps2_receiver/b_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   k1/key_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y39   k1/key_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y39   k1/key_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   k1/key_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   k1/key_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   k1/key_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   k1/key_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   k1/key_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y39   k1/key_release_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y37   k1/ps2_receiver/FSM_onehot_state_reg_reg[0]/C



