Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr  6 19:12:33 2021
| Host         : DESKTOP-TREH2UP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           14 |
| Yes          | No                    | No                     |             236 |          105 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                            |                           |                2 |              2 |
|  clk_IBUF_BUFG | cpu/ds_to_es_valid         | cpu/es_alu_op[10]_i_1_n_1 |                1 |              4 |
|  clk_IBUF_BUFG |                            | cpu/reset                 |                2 |              5 |
|  clk_IBUF_BUFG | cpu/E[0]                   | ram/clear                 |                4 |             16 |
|  clk_IBUF_BUFG | cpu/es_mem_we_reg_0[0]     | ram/clear                 |                9 |             16 |
|  clk_IBUF_BUFG | cpu/fs_pc[31]_i_1_n_1      | cpu/reset                 |               16 |             32 |
|  n_0_319_BUFG  |                            |                           |               12 |             32 |
|  clk_IBUF_BUFG | cpu/ms_valid               |                           |               21 |             38 |
|  clk_IBUF_BUFG | cpu/es_valid               |                           |               26 |             39 |
|  clk_IBUF_BUFG |                            | ram/clear                 |               12 |             47 |
|  clk_IBUF_BUFG | cpu/ds_pc0                 |                           |               15 |             48 |
|  clk_IBUF_BUFG | cpu/u_regfile/ws_valid_reg |                           |               12 |             96 |
|  clk_IBUF_BUFG | cpu/ds_to_es_valid         |                           |               43 |            111 |
+----------------+----------------------------+---------------------------+------------------+----------------+


