// Seed: 3249424404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_11, id_12;
  logic id_13, id_14;
  assign id_14 = id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd46
) (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    output supply1 _id_3,
    output wor id_4,
    input wor id_5
);
  wire id_7, id_8[1 'b0 : id_3];
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8,
      id_7
  );
endmodule
