0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/liang/Desktop/OrgLab/lab4/simCPU/simCPU.sim/sim_1/synth/timing/xsim/simCPU_wrapper_time_synth.v,1621321829,verilog,,,,glbl;simCPU;simCPU_MCPU_0_0;simCPU_MCPU_0_0_ALU;simCPU_MCPU_0_0_ALU_MUX8T1_32_0_0;simCPU_MCPU_0_0_ALU_SignalExt_32_0_0;simCPU_MCPU_0_0_ALU_addc_32_0_0;simCPU_MCPU_0_0_ALU_nor32_0_0;simCPU_MCPU_0_0_ALU_or32_0_0;simCPU_MCPU_0_0_ALU_or_bit_32_0_0;simCPU_MCPU_0_0_ALU_srl32_0_0;simCPU_MCPU_0_0_ALU_wrapper;simCPU_MCPU_0_0_ALU_xlconcat_0_0;simCPU_MCPU_0_0_ALU_xlslice_0_0;simCPU_MCPU_0_0_ALU_xlslice_0_1;simCPU_MCPU_0_0_ALU_xlslice_2_0;simCPU_MCPU_0_0_ALU_xor32_0_0;simCPU_MCPU_0_0_ALU_xor32_1_0;simCPU_MCPU_0_0_ImmGen;simCPU_MCPU_0_0_MSCPU;simCPU_MCPU_0_0_MSCPU_SCPU_ctrl_0_0;simCPU_MCPU_0_0_MSCPU_datapath_0_0;simCPU_MCPU_0_0_MSCPU_wrapper;simCPU_MCPU_0_0_MSCPU_xlslice_0_0;simCPU_MCPU_0_0_MSCPU_xlslice_1_0;simCPU_MCPU_0_0_MSCPU_xlslice_2_0;simCPU_MCPU_0_0_MUX2T1_32;simCPU_MCPU_0_0_MUX2T1_32_HD1;simCPU_MCPU_0_0_MUX2T1_32_HD2;simCPU_MCPU_0_0_MUX4T1_32;simCPU_MCPU_0_0_MUX8T1_32;simCPU_MCPU_0_0_REG32;simCPU_MCPU_0_0_SCPU_ctrl;simCPU_MCPU_0_0_SignalExt_32;simCPU_MCPU_0_0_add_32;simCPU_MCPU_0_0_add_32_HD1;simCPU_MCPU_0_0_addc_32;simCPU_MCPU_0_0_datapath;simCPU_MCPU_0_0_datapath_ALU_wrapper_0_1;simCPU_MCPU_0_0_datapath_ImmGen_0_0;simCPU_MCPU_0_0_datapath_MUX2T1_32_0_0;simCPU_MCPU_0_0_datapath_MUX2T1_32_1_0;simCPU_MCPU_0_0_datapath_MUX2T1_32_2_0;simCPU_MCPU_0_0_datapath_MUX4T1_32_0_0;simCPU_MCPU_0_0_datapath_REG32_0_0;simCPU_MCPU_0_0_datapath_add_32_0_0;simCPU_MCPU_0_0_datapath_add_32_1_0;simCPU_MCPU_0_0_datapath_util_vector_logic_0_0;simCPU_MCPU_0_0_datapath_wrapper;simCPU_MCPU_0_0_nor32;simCPU_MCPU_0_0_or32;simCPU_MCPU_0_0_or_bit_32;simCPU_MCPU_0_0_srl32;simCPU_MCPU_0_0_xor32;simCPU_MCPU_0_0_xor32_HD1;simCPU_RAM_B_0_0;simCPU_RAM_B_0_0_RAM;simCPU_RAM_B_0_0_RAM_B;simCPU_RAM_B_0_0_blk_mem_gen_generic_cstr;simCPU_RAM_B_0_0_blk_mem_gen_prim_width;simCPU_RAM_B_0_0_blk_mem_gen_prim_wrapper_init;simCPU_RAM_B_0_0_blk_mem_gen_top;simCPU_RAM_B_0_0_blk_mem_gen_v8_4_4;simCPU_RAM_B_0_0_blk_mem_gen_v8_4_4_synth;simCPU_dist_mem_gen_0_0;simCPU_dist_mem_gen_0_0_dist_mem_gen_v8_0_13;simCPU_dist_mem_gen_0_0_dist_mem_gen_v8_0_13_synth;simCPU_dist_mem_gen_0_0_rom;simCPU_util_vector_logic_0_0;simCPU_wrapper;simCPU_xlslice_0_0;simCPU_xlslice_0_1,,,,,,,,
