0.7
2020.2
May 22 2025
00:13:55
S:/Verilog/sequential/SR_latch/SR_latch.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
S:/Verilog/sequential/SR_latch/SR_latch.srcs/sim_1/new/tb_SR_latch.v,1757413607,verilog,,,,tb_SR_latch,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
S:/Verilog/sequential/SR_latch/SR_latch.srcs/sources_1/new/SR_latch.v,1757413052,verilog,,S:/Verilog/sequential/SR_latch/SR_latch.srcs/sim_1/new/tb_SR_latch.v,,SR_latch,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
