$date
	Thu Oct 09 22:31:43 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module A $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( Cin $end
$var wire 1 ! Cout $end
$var wire 1 " Sum $end
$var wire 1 ) i1_out $end
$var wire 1 * i2_out $end
$var wire 1 + j1_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2
1"
1%
1(
#3
1*
0%
0(
1$
1'
#4
1!
1+
0"
1%
1(
#5
0!
0+
1"
0%
0(
0$
0'
1#
1&
#6
1!
1+
0"
1%
1(
#7
0+
1)
0*
0%
0(
1$
1'
#8
1"
1%
1(
