
TheRobotCUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000fc4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001080  08001080  00011080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080010c0  080010c0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080010c0  080010c0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080010c0  080010c0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080010c0  080010c0  000110c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080010c4  080010c4  000110c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080010c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080010d4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080010d4  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003535  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e73  00000000  00000000  00023569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000470  00000000  00000000  000243e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000003e8  00000000  00000000  00024850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001f14  00000000  00000000  00024c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004be1  00000000  00000000  00026b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c382  00000000  00000000  0002b72d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b7aaf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e24  00000000  00000000  000b7b00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001068 	.word	0x08001068

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08001068 	.word	0x08001068

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	TIM15->CR1 = 1;
 8000220:	4b04      	ldr	r3, [pc, #16]	; (8000234 <main+0x18>)
 8000222:	2201      	movs	r2, #1
 8000224:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 f8d7 	bl	80003d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f805 	bl	8000238 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f84d 	bl	80002cc <_ZL12MX_GPIO_Initv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000232:	e7fe      	b.n	8000232 <main+0x16>
 8000234:	40014000 	.word	0x40014000

08000238 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000238:	b590      	push	{r4, r7, lr}
 800023a:	b093      	sub	sp, #76	; 0x4c
 800023c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800023e:	2410      	movs	r4, #16
 8000240:	193b      	adds	r3, r7, r4
 8000242:	0018      	movs	r0, r3
 8000244:	2338      	movs	r3, #56	; 0x38
 8000246:	001a      	movs	r2, r3
 8000248:	2100      	movs	r1, #0
 800024a:	f000 ff05 	bl	8001058 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800024e:	003b      	movs	r3, r7
 8000250:	0018      	movs	r0, r3
 8000252:	2310      	movs	r3, #16
 8000254:	001a      	movs	r2, r3
 8000256:	2100      	movs	r1, #0
 8000258:	f000 fefe 	bl	8001058 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800025c:	2380      	movs	r3, #128	; 0x80
 800025e:	009b      	lsls	r3, r3, #2
 8000260:	0018      	movs	r0, r3
 8000262:	f000 f9f3 	bl	800064c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000266:	193b      	adds	r3, r7, r4
 8000268:	2201      	movs	r2, #1
 800026a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800026c:	193b      	adds	r3, r7, r4
 800026e:	2280      	movs	r2, #128	; 0x80
 8000270:	0252      	lsls	r2, r2, #9
 8000272:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000274:	193b      	adds	r3, r7, r4
 8000276:	2200      	movs	r2, #0
 8000278:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027a:	193b      	adds	r3, r7, r4
 800027c:	0018      	movs	r0, r3
 800027e:	f000 fa25 	bl	80006cc <HAL_RCC_OscConfig>
 8000282:	0003      	movs	r3, r0
 8000284:	1e5a      	subs	r2, r3, #1
 8000286:	4193      	sbcs	r3, r2
 8000288:	b2db      	uxtb	r3, r3
 800028a:	2b00      	cmp	r3, #0
 800028c:	d001      	beq.n	8000292 <_Z18SystemClock_Configv+0x5a>
  {
    Error_Handler();
 800028e:	f000 f833 	bl	80002f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000292:	003b      	movs	r3, r7
 8000294:	2207      	movs	r2, #7
 8000296:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000298:	003b      	movs	r3, r7
 800029a:	2201      	movs	r2, #1
 800029c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800029e:	003b      	movs	r3, r7
 80002a0:	2200      	movs	r2, #0
 80002a2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002a4:	003b      	movs	r3, r7
 80002a6:	2200      	movs	r2, #0
 80002a8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002aa:	003b      	movs	r3, r7
 80002ac:	2100      	movs	r1, #0
 80002ae:	0018      	movs	r0, r3
 80002b0:	f000 fd26 	bl	8000d00 <HAL_RCC_ClockConfig>
 80002b4:	0003      	movs	r3, r0
 80002b6:	1e5a      	subs	r2, r3, #1
 80002b8:	4193      	sbcs	r3, r2
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <_Z18SystemClock_Configv+0x8c>
  {
    Error_Handler();
 80002c0:	f000 f81a 	bl	80002f8 <Error_Handler>
  }
}
 80002c4:	46c0      	nop			; (mov r8, r8)
 80002c6:	46bd      	mov	sp, r7
 80002c8:	b013      	add	sp, #76	; 0x4c
 80002ca:	bd90      	pop	{r4, r7, pc}

080002cc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002d2:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <_ZL12MX_GPIO_Initv+0x28>)
 80002d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80002d6:	4b07      	ldr	r3, [pc, #28]	; (80002f4 <_ZL12MX_GPIO_Initv+0x28>)
 80002d8:	2120      	movs	r1, #32
 80002da:	430a      	orrs	r2, r1
 80002dc:	635a      	str	r2, [r3, #52]	; 0x34
 80002de:	4b05      	ldr	r3, [pc, #20]	; (80002f4 <_ZL12MX_GPIO_Initv+0x28>)
 80002e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80002e2:	2220      	movs	r2, #32
 80002e4:	4013      	ands	r3, r2
 80002e6:	607b      	str	r3, [r7, #4]
 80002e8:	687b      	ldr	r3, [r7, #4]

}
 80002ea:	46c0      	nop			; (mov r8, r8)
 80002ec:	46bd      	mov	sp, r7
 80002ee:	b002      	add	sp, #8
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	46c0      	nop			; (mov r8, r8)
 80002f4:	40021000 	.word	0x40021000

080002f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002fc:	b672      	cpsid	i
}
 80002fe:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000300:	e7fe      	b.n	8000300 <Error_Handler+0x8>
	...

08000304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800030a:	4b0f      	ldr	r3, [pc, #60]	; (8000348 <HAL_MspInit+0x44>)
 800030c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800030e:	4b0e      	ldr	r3, [pc, #56]	; (8000348 <HAL_MspInit+0x44>)
 8000310:	2101      	movs	r1, #1
 8000312:	430a      	orrs	r2, r1
 8000314:	641a      	str	r2, [r3, #64]	; 0x40
 8000316:	4b0c      	ldr	r3, [pc, #48]	; (8000348 <HAL_MspInit+0x44>)
 8000318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800031a:	2201      	movs	r2, #1
 800031c:	4013      	ands	r3, r2
 800031e:	607b      	str	r3, [r7, #4]
 8000320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000322:	4b09      	ldr	r3, [pc, #36]	; (8000348 <HAL_MspInit+0x44>)
 8000324:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000326:	4b08      	ldr	r3, [pc, #32]	; (8000348 <HAL_MspInit+0x44>)
 8000328:	2180      	movs	r1, #128	; 0x80
 800032a:	0549      	lsls	r1, r1, #21
 800032c:	430a      	orrs	r2, r1
 800032e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000330:	4b05      	ldr	r3, [pc, #20]	; (8000348 <HAL_MspInit+0x44>)
 8000332:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000334:	2380      	movs	r3, #128	; 0x80
 8000336:	055b      	lsls	r3, r3, #21
 8000338:	4013      	ands	r3, r2
 800033a:	603b      	str	r3, [r7, #0]
 800033c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800033e:	46c0      	nop			; (mov r8, r8)
 8000340:	46bd      	mov	sp, r7
 8000342:	b002      	add	sp, #8
 8000344:	bd80      	pop	{r7, pc}
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	40021000 	.word	0x40021000

0800034c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000350:	e7fe      	b.n	8000350 <NMI_Handler+0x4>

08000352 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000352:	b580      	push	{r7, lr}
 8000354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000356:	e7fe      	b.n	8000356 <HardFault_Handler+0x4>

08000358 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800035c:	46c0      	nop			; (mov r8, r8)
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}

08000362 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000362:	b580      	push	{r7, lr}
 8000364:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000366:	46c0      	nop			; (mov r8, r8)
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}

0800036c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000370:	f000 f89c 	bl	80004ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000374:	46c0      	nop			; (mov r8, r8)
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}

0800037a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800037a:	b580      	push	{r7, lr}
 800037c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800037e:	46c0      	nop			; (mov r8, r8)
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}

08000384 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000384:	480d      	ldr	r0, [pc, #52]	; (80003bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000386:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000388:	f7ff fff7 	bl	800037a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800038c:	480c      	ldr	r0, [pc, #48]	; (80003c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800038e:	490d      	ldr	r1, [pc, #52]	; (80003c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000390:	4a0d      	ldr	r2, [pc, #52]	; (80003c8 <LoopForever+0xe>)
  movs r3, #0
 8000392:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000394:	e002      	b.n	800039c <LoopCopyDataInit>

08000396 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000396:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000398:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800039a:	3304      	adds	r3, #4

0800039c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800039c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800039e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003a0:	d3f9      	bcc.n	8000396 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003a2:	4a0a      	ldr	r2, [pc, #40]	; (80003cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80003a4:	4c0a      	ldr	r4, [pc, #40]	; (80003d0 <LoopForever+0x16>)
  movs r3, #0
 80003a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003a8:	e001      	b.n	80003ae <LoopFillZerobss>

080003aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003ac:	3204      	adds	r2, #4

080003ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003b0:	d3fb      	bcc.n	80003aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003b2:	f000 fe2d 	bl	8001010 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80003b6:	f7ff ff31 	bl	800021c <main>

080003ba <LoopForever>:

LoopForever:
  b LoopForever
 80003ba:	e7fe      	b.n	80003ba <LoopForever>
  ldr   r0, =_estack
 80003bc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80003c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003c4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003c8:	080010c8 	.word	0x080010c8
  ldr r2, =_sbss
 80003cc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003d0:	2000002c 	.word	0x2000002c

080003d4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003d4:	e7fe      	b.n	80003d4 <ADC1_COMP_IRQHandler>
	...

080003d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b082      	sub	sp, #8
 80003dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80003de:	1dfb      	adds	r3, r7, #7
 80003e0:	2200      	movs	r2, #0
 80003e2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003e4:	4b0b      	ldr	r3, [pc, #44]	; (8000414 <HAL_Init+0x3c>)
 80003e6:	681a      	ldr	r2, [r3, #0]
 80003e8:	4b0a      	ldr	r3, [pc, #40]	; (8000414 <HAL_Init+0x3c>)
 80003ea:	2180      	movs	r1, #128	; 0x80
 80003ec:	0049      	lsls	r1, r1, #1
 80003ee:	430a      	orrs	r2, r1
 80003f0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80003f2:	2003      	movs	r0, #3
 80003f4:	f000 f810 	bl	8000418 <HAL_InitTick>
 80003f8:	1e03      	subs	r3, r0, #0
 80003fa:	d003      	beq.n	8000404 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80003fc:	1dfb      	adds	r3, r7, #7
 80003fe:	2201      	movs	r2, #1
 8000400:	701a      	strb	r2, [r3, #0]
 8000402:	e001      	b.n	8000408 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000404:	f7ff ff7e 	bl	8000304 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000408:	1dfb      	adds	r3, r7, #7
 800040a:	781b      	ldrb	r3, [r3, #0]
}
 800040c:	0018      	movs	r0, r3
 800040e:	46bd      	mov	sp, r7
 8000410:	b002      	add	sp, #8
 8000412:	bd80      	pop	{r7, pc}
 8000414:	40022000 	.word	0x40022000

08000418 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000418:	b590      	push	{r4, r7, lr}
 800041a:	b085      	sub	sp, #20
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000420:	230f      	movs	r3, #15
 8000422:	18fb      	adds	r3, r7, r3
 8000424:	2200      	movs	r2, #0
 8000426:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000428:	4b1d      	ldr	r3, [pc, #116]	; (80004a0 <HAL_InitTick+0x88>)
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	2b00      	cmp	r3, #0
 800042e:	d02b      	beq.n	8000488 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000430:	4b1c      	ldr	r3, [pc, #112]	; (80004a4 <HAL_InitTick+0x8c>)
 8000432:	681c      	ldr	r4, [r3, #0]
 8000434:	4b1a      	ldr	r3, [pc, #104]	; (80004a0 <HAL_InitTick+0x88>)
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	0019      	movs	r1, r3
 800043a:	23fa      	movs	r3, #250	; 0xfa
 800043c:	0098      	lsls	r0, r3, #2
 800043e:	f7ff fe61 	bl	8000104 <__udivsi3>
 8000442:	0003      	movs	r3, r0
 8000444:	0019      	movs	r1, r3
 8000446:	0020      	movs	r0, r4
 8000448:	f7ff fe5c 	bl	8000104 <__udivsi3>
 800044c:	0003      	movs	r3, r0
 800044e:	0018      	movs	r0, r3
 8000450:	f000 f8ef 	bl	8000632 <HAL_SYSTICK_Config>
 8000454:	1e03      	subs	r3, r0, #0
 8000456:	d112      	bne.n	800047e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	2b03      	cmp	r3, #3
 800045c:	d80a      	bhi.n	8000474 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800045e:	6879      	ldr	r1, [r7, #4]
 8000460:	2301      	movs	r3, #1
 8000462:	425b      	negs	r3, r3
 8000464:	2200      	movs	r2, #0
 8000466:	0018      	movs	r0, r3
 8000468:	f000 f8ce 	bl	8000608 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800046c:	4b0e      	ldr	r3, [pc, #56]	; (80004a8 <HAL_InitTick+0x90>)
 800046e:	687a      	ldr	r2, [r7, #4]
 8000470:	601a      	str	r2, [r3, #0]
 8000472:	e00d      	b.n	8000490 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000474:	230f      	movs	r3, #15
 8000476:	18fb      	adds	r3, r7, r3
 8000478:	2201      	movs	r2, #1
 800047a:	701a      	strb	r2, [r3, #0]
 800047c:	e008      	b.n	8000490 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800047e:	230f      	movs	r3, #15
 8000480:	18fb      	adds	r3, r7, r3
 8000482:	2201      	movs	r2, #1
 8000484:	701a      	strb	r2, [r3, #0]
 8000486:	e003      	b.n	8000490 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000488:	230f      	movs	r3, #15
 800048a:	18fb      	adds	r3, r7, r3
 800048c:	2201      	movs	r2, #1
 800048e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000490:	230f      	movs	r3, #15
 8000492:	18fb      	adds	r3, r7, r3
 8000494:	781b      	ldrb	r3, [r3, #0]
}
 8000496:	0018      	movs	r0, r3
 8000498:	46bd      	mov	sp, r7
 800049a:	b005      	add	sp, #20
 800049c:	bd90      	pop	{r4, r7, pc}
 800049e:	46c0      	nop			; (mov r8, r8)
 80004a0:	20000008 	.word	0x20000008
 80004a4:	20000000 	.word	0x20000000
 80004a8:	20000004 	.word	0x20000004

080004ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80004b0:	4b05      	ldr	r3, [pc, #20]	; (80004c8 <HAL_IncTick+0x1c>)
 80004b2:	781b      	ldrb	r3, [r3, #0]
 80004b4:	001a      	movs	r2, r3
 80004b6:	4b05      	ldr	r3, [pc, #20]	; (80004cc <HAL_IncTick+0x20>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	18d2      	adds	r2, r2, r3
 80004bc:	4b03      	ldr	r3, [pc, #12]	; (80004cc <HAL_IncTick+0x20>)
 80004be:	601a      	str	r2, [r3, #0]
}
 80004c0:	46c0      	nop			; (mov r8, r8)
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	20000008 	.word	0x20000008
 80004cc:	20000028 	.word	0x20000028

080004d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  return uwTick;
 80004d4:	4b02      	ldr	r3, [pc, #8]	; (80004e0 <HAL_GetTick+0x10>)
 80004d6:	681b      	ldr	r3, [r3, #0]
}
 80004d8:	0018      	movs	r0, r3
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	20000028 	.word	0x20000028

080004e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004e4:	b590      	push	{r4, r7, lr}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	0002      	movs	r2, r0
 80004ec:	6039      	str	r1, [r7, #0]
 80004ee:	1dfb      	adds	r3, r7, #7
 80004f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80004f2:	1dfb      	adds	r3, r7, #7
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	2b7f      	cmp	r3, #127	; 0x7f
 80004f8:	d828      	bhi.n	800054c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004fa:	4a2f      	ldr	r2, [pc, #188]	; (80005b8 <__NVIC_SetPriority+0xd4>)
 80004fc:	1dfb      	adds	r3, r7, #7
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	b25b      	sxtb	r3, r3
 8000502:	089b      	lsrs	r3, r3, #2
 8000504:	33c0      	adds	r3, #192	; 0xc0
 8000506:	009b      	lsls	r3, r3, #2
 8000508:	589b      	ldr	r3, [r3, r2]
 800050a:	1dfa      	adds	r2, r7, #7
 800050c:	7812      	ldrb	r2, [r2, #0]
 800050e:	0011      	movs	r1, r2
 8000510:	2203      	movs	r2, #3
 8000512:	400a      	ands	r2, r1
 8000514:	00d2      	lsls	r2, r2, #3
 8000516:	21ff      	movs	r1, #255	; 0xff
 8000518:	4091      	lsls	r1, r2
 800051a:	000a      	movs	r2, r1
 800051c:	43d2      	mvns	r2, r2
 800051e:	401a      	ands	r2, r3
 8000520:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000522:	683b      	ldr	r3, [r7, #0]
 8000524:	019b      	lsls	r3, r3, #6
 8000526:	22ff      	movs	r2, #255	; 0xff
 8000528:	401a      	ands	r2, r3
 800052a:	1dfb      	adds	r3, r7, #7
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	0018      	movs	r0, r3
 8000530:	2303      	movs	r3, #3
 8000532:	4003      	ands	r3, r0
 8000534:	00db      	lsls	r3, r3, #3
 8000536:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000538:	481f      	ldr	r0, [pc, #124]	; (80005b8 <__NVIC_SetPriority+0xd4>)
 800053a:	1dfb      	adds	r3, r7, #7
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	b25b      	sxtb	r3, r3
 8000540:	089b      	lsrs	r3, r3, #2
 8000542:	430a      	orrs	r2, r1
 8000544:	33c0      	adds	r3, #192	; 0xc0
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800054a:	e031      	b.n	80005b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800054c:	4a1b      	ldr	r2, [pc, #108]	; (80005bc <__NVIC_SetPriority+0xd8>)
 800054e:	1dfb      	adds	r3, r7, #7
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	0019      	movs	r1, r3
 8000554:	230f      	movs	r3, #15
 8000556:	400b      	ands	r3, r1
 8000558:	3b08      	subs	r3, #8
 800055a:	089b      	lsrs	r3, r3, #2
 800055c:	3306      	adds	r3, #6
 800055e:	009b      	lsls	r3, r3, #2
 8000560:	18d3      	adds	r3, r2, r3
 8000562:	3304      	adds	r3, #4
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	1dfa      	adds	r2, r7, #7
 8000568:	7812      	ldrb	r2, [r2, #0]
 800056a:	0011      	movs	r1, r2
 800056c:	2203      	movs	r2, #3
 800056e:	400a      	ands	r2, r1
 8000570:	00d2      	lsls	r2, r2, #3
 8000572:	21ff      	movs	r1, #255	; 0xff
 8000574:	4091      	lsls	r1, r2
 8000576:	000a      	movs	r2, r1
 8000578:	43d2      	mvns	r2, r2
 800057a:	401a      	ands	r2, r3
 800057c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800057e:	683b      	ldr	r3, [r7, #0]
 8000580:	019b      	lsls	r3, r3, #6
 8000582:	22ff      	movs	r2, #255	; 0xff
 8000584:	401a      	ands	r2, r3
 8000586:	1dfb      	adds	r3, r7, #7
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	0018      	movs	r0, r3
 800058c:	2303      	movs	r3, #3
 800058e:	4003      	ands	r3, r0
 8000590:	00db      	lsls	r3, r3, #3
 8000592:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000594:	4809      	ldr	r0, [pc, #36]	; (80005bc <__NVIC_SetPriority+0xd8>)
 8000596:	1dfb      	adds	r3, r7, #7
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	001c      	movs	r4, r3
 800059c:	230f      	movs	r3, #15
 800059e:	4023      	ands	r3, r4
 80005a0:	3b08      	subs	r3, #8
 80005a2:	089b      	lsrs	r3, r3, #2
 80005a4:	430a      	orrs	r2, r1
 80005a6:	3306      	adds	r3, #6
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	18c3      	adds	r3, r0, r3
 80005ac:	3304      	adds	r3, #4
 80005ae:	601a      	str	r2, [r3, #0]
}
 80005b0:	46c0      	nop			; (mov r8, r8)
 80005b2:	46bd      	mov	sp, r7
 80005b4:	b003      	add	sp, #12
 80005b6:	bd90      	pop	{r4, r7, pc}
 80005b8:	e000e100 	.word	0xe000e100
 80005bc:	e000ed00 	.word	0xe000ed00

080005c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	1e5a      	subs	r2, r3, #1
 80005cc:	2380      	movs	r3, #128	; 0x80
 80005ce:	045b      	lsls	r3, r3, #17
 80005d0:	429a      	cmp	r2, r3
 80005d2:	d301      	bcc.n	80005d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005d4:	2301      	movs	r3, #1
 80005d6:	e010      	b.n	80005fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005d8:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <SysTick_Config+0x44>)
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	3a01      	subs	r2, #1
 80005de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005e0:	2301      	movs	r3, #1
 80005e2:	425b      	negs	r3, r3
 80005e4:	2103      	movs	r1, #3
 80005e6:	0018      	movs	r0, r3
 80005e8:	f7ff ff7c 	bl	80004e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005ec:	4b05      	ldr	r3, [pc, #20]	; (8000604 <SysTick_Config+0x44>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005f2:	4b04      	ldr	r3, [pc, #16]	; (8000604 <SysTick_Config+0x44>)
 80005f4:	2207      	movs	r2, #7
 80005f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	0018      	movs	r0, r3
 80005fc:	46bd      	mov	sp, r7
 80005fe:	b002      	add	sp, #8
 8000600:	bd80      	pop	{r7, pc}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	e000e010 	.word	0xe000e010

08000608 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	60b9      	str	r1, [r7, #8]
 8000610:	607a      	str	r2, [r7, #4]
 8000612:	210f      	movs	r1, #15
 8000614:	187b      	adds	r3, r7, r1
 8000616:	1c02      	adds	r2, r0, #0
 8000618:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800061a:	68ba      	ldr	r2, [r7, #8]
 800061c:	187b      	adds	r3, r7, r1
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	b25b      	sxtb	r3, r3
 8000622:	0011      	movs	r1, r2
 8000624:	0018      	movs	r0, r3
 8000626:	f7ff ff5d 	bl	80004e4 <__NVIC_SetPriority>
}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	b004      	add	sp, #16
 8000630:	bd80      	pop	{r7, pc}

08000632 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000632:	b580      	push	{r7, lr}
 8000634:	b082      	sub	sp, #8
 8000636:	af00      	add	r7, sp, #0
 8000638:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	0018      	movs	r0, r3
 800063e:	f7ff ffbf 	bl	80005c0 <SysTick_Config>
 8000642:	0003      	movs	r3, r0
}
 8000644:	0018      	movs	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	b002      	add	sp, #8
 800064a:	bd80      	pop	{r7, pc}

0800064c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000654:	4b19      	ldr	r3, [pc, #100]	; (80006bc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a19      	ldr	r2, [pc, #100]	; (80006c0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800065a:	4013      	ands	r3, r2
 800065c:	0019      	movs	r1, r3
 800065e:	4b17      	ldr	r3, [pc, #92]	; (80006bc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000660:	687a      	ldr	r2, [r7, #4]
 8000662:	430a      	orrs	r2, r1
 8000664:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	429a      	cmp	r2, r3
 800066e:	d11f      	bne.n	80006b0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000670:	4b14      	ldr	r3, [pc, #80]	; (80006c4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	0013      	movs	r3, r2
 8000676:	005b      	lsls	r3, r3, #1
 8000678:	189b      	adds	r3, r3, r2
 800067a:	005b      	lsls	r3, r3, #1
 800067c:	4912      	ldr	r1, [pc, #72]	; (80006c8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800067e:	0018      	movs	r0, r3
 8000680:	f7ff fd40 	bl	8000104 <__udivsi3>
 8000684:	0003      	movs	r3, r0
 8000686:	3301      	adds	r3, #1
 8000688:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800068a:	e008      	b.n	800069e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d003      	beq.n	800069a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	3b01      	subs	r3, #1
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	e001      	b.n	800069e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800069a:	2303      	movs	r3, #3
 800069c:	e009      	b.n	80006b2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800069e:	4b07      	ldr	r3, [pc, #28]	; (80006bc <HAL_PWREx_ControlVoltageScaling+0x70>)
 80006a0:	695a      	ldr	r2, [r3, #20]
 80006a2:	2380      	movs	r3, #128	; 0x80
 80006a4:	00db      	lsls	r3, r3, #3
 80006a6:	401a      	ands	r2, r3
 80006a8:	2380      	movs	r3, #128	; 0x80
 80006aa:	00db      	lsls	r3, r3, #3
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d0ed      	beq.n	800068c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80006b0:	2300      	movs	r3, #0
}
 80006b2:	0018      	movs	r0, r3
 80006b4:	46bd      	mov	sp, r7
 80006b6:	b004      	add	sp, #16
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	40007000 	.word	0x40007000
 80006c0:	fffff9ff 	.word	0xfffff9ff
 80006c4:	20000000 	.word	0x20000000
 80006c8:	000f4240 	.word	0x000f4240

080006cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b088      	sub	sp, #32
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d101      	bne.n	80006de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80006da:	2301      	movs	r3, #1
 80006dc:	e2fe      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2201      	movs	r2, #1
 80006e4:	4013      	ands	r3, r2
 80006e6:	d100      	bne.n	80006ea <HAL_RCC_OscConfig+0x1e>
 80006e8:	e07c      	b.n	80007e4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80006ea:	4bc3      	ldr	r3, [pc, #780]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80006ec:	689b      	ldr	r3, [r3, #8]
 80006ee:	2238      	movs	r2, #56	; 0x38
 80006f0:	4013      	ands	r3, r2
 80006f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80006f4:	4bc0      	ldr	r3, [pc, #768]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	2203      	movs	r2, #3
 80006fa:	4013      	ands	r3, r2
 80006fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80006fe:	69bb      	ldr	r3, [r7, #24]
 8000700:	2b10      	cmp	r3, #16
 8000702:	d102      	bne.n	800070a <HAL_RCC_OscConfig+0x3e>
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	2b03      	cmp	r3, #3
 8000708:	d002      	beq.n	8000710 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800070a:	69bb      	ldr	r3, [r7, #24]
 800070c:	2b08      	cmp	r3, #8
 800070e:	d10b      	bne.n	8000728 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000710:	4bb9      	ldr	r3, [pc, #740]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000712:	681a      	ldr	r2, [r3, #0]
 8000714:	2380      	movs	r3, #128	; 0x80
 8000716:	029b      	lsls	r3, r3, #10
 8000718:	4013      	ands	r3, r2
 800071a:	d062      	beq.n	80007e2 <HAL_RCC_OscConfig+0x116>
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d15e      	bne.n	80007e2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000724:	2301      	movs	r3, #1
 8000726:	e2d9      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	685a      	ldr	r2, [r3, #4]
 800072c:	2380      	movs	r3, #128	; 0x80
 800072e:	025b      	lsls	r3, r3, #9
 8000730:	429a      	cmp	r2, r3
 8000732:	d107      	bne.n	8000744 <HAL_RCC_OscConfig+0x78>
 8000734:	4bb0      	ldr	r3, [pc, #704]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4baf      	ldr	r3, [pc, #700]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800073a:	2180      	movs	r1, #128	; 0x80
 800073c:	0249      	lsls	r1, r1, #9
 800073e:	430a      	orrs	r2, r1
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	e020      	b.n	8000786 <HAL_RCC_OscConfig+0xba>
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	685a      	ldr	r2, [r3, #4]
 8000748:	23a0      	movs	r3, #160	; 0xa0
 800074a:	02db      	lsls	r3, r3, #11
 800074c:	429a      	cmp	r2, r3
 800074e:	d10e      	bne.n	800076e <HAL_RCC_OscConfig+0xa2>
 8000750:	4ba9      	ldr	r3, [pc, #676]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	4ba8      	ldr	r3, [pc, #672]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000756:	2180      	movs	r1, #128	; 0x80
 8000758:	02c9      	lsls	r1, r1, #11
 800075a:	430a      	orrs	r2, r1
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	4ba6      	ldr	r3, [pc, #664]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	4ba5      	ldr	r3, [pc, #660]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000764:	2180      	movs	r1, #128	; 0x80
 8000766:	0249      	lsls	r1, r1, #9
 8000768:	430a      	orrs	r2, r1
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	e00b      	b.n	8000786 <HAL_RCC_OscConfig+0xba>
 800076e:	4ba2      	ldr	r3, [pc, #648]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	4ba1      	ldr	r3, [pc, #644]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000774:	49a1      	ldr	r1, [pc, #644]	; (80009fc <HAL_RCC_OscConfig+0x330>)
 8000776:	400a      	ands	r2, r1
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	4b9f      	ldr	r3, [pc, #636]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	4b9e      	ldr	r3, [pc, #632]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000780:	499f      	ldr	r1, [pc, #636]	; (8000a00 <HAL_RCC_OscConfig+0x334>)
 8000782:	400a      	ands	r2, r1
 8000784:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	685b      	ldr	r3, [r3, #4]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d014      	beq.n	80007b8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800078e:	f7ff fe9f 	bl	80004d0 <HAL_GetTick>
 8000792:	0003      	movs	r3, r0
 8000794:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000796:	e008      	b.n	80007aa <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000798:	f7ff fe9a 	bl	80004d0 <HAL_GetTick>
 800079c:	0002      	movs	r2, r0
 800079e:	693b      	ldr	r3, [r7, #16]
 80007a0:	1ad3      	subs	r3, r2, r3
 80007a2:	2b64      	cmp	r3, #100	; 0x64
 80007a4:	d901      	bls.n	80007aa <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80007a6:	2303      	movs	r3, #3
 80007a8:	e298      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80007aa:	4b93      	ldr	r3, [pc, #588]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	2380      	movs	r3, #128	; 0x80
 80007b0:	029b      	lsls	r3, r3, #10
 80007b2:	4013      	ands	r3, r2
 80007b4:	d0f0      	beq.n	8000798 <HAL_RCC_OscConfig+0xcc>
 80007b6:	e015      	b.n	80007e4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80007b8:	f7ff fe8a 	bl	80004d0 <HAL_GetTick>
 80007bc:	0003      	movs	r3, r0
 80007be:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80007c0:	e008      	b.n	80007d4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007c2:	f7ff fe85 	bl	80004d0 <HAL_GetTick>
 80007c6:	0002      	movs	r2, r0
 80007c8:	693b      	ldr	r3, [r7, #16]
 80007ca:	1ad3      	subs	r3, r2, r3
 80007cc:	2b64      	cmp	r3, #100	; 0x64
 80007ce:	d901      	bls.n	80007d4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80007d0:	2303      	movs	r3, #3
 80007d2:	e283      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80007d4:	4b88      	ldr	r3, [pc, #544]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80007d6:	681a      	ldr	r2, [r3, #0]
 80007d8:	2380      	movs	r3, #128	; 0x80
 80007da:	029b      	lsls	r3, r3, #10
 80007dc:	4013      	ands	r3, r2
 80007de:	d1f0      	bne.n	80007c2 <HAL_RCC_OscConfig+0xf6>
 80007e0:	e000      	b.n	80007e4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007e2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2202      	movs	r2, #2
 80007ea:	4013      	ands	r3, r2
 80007ec:	d100      	bne.n	80007f0 <HAL_RCC_OscConfig+0x124>
 80007ee:	e099      	b.n	8000924 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80007f0:	4b81      	ldr	r3, [pc, #516]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80007f2:	689b      	ldr	r3, [r3, #8]
 80007f4:	2238      	movs	r2, #56	; 0x38
 80007f6:	4013      	ands	r3, r2
 80007f8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80007fa:	4b7f      	ldr	r3, [pc, #508]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80007fc:	68db      	ldr	r3, [r3, #12]
 80007fe:	2203      	movs	r2, #3
 8000800:	4013      	ands	r3, r2
 8000802:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000804:	69bb      	ldr	r3, [r7, #24]
 8000806:	2b10      	cmp	r3, #16
 8000808:	d102      	bne.n	8000810 <HAL_RCC_OscConfig+0x144>
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	2b02      	cmp	r3, #2
 800080e:	d002      	beq.n	8000816 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000810:	69bb      	ldr	r3, [r7, #24]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d135      	bne.n	8000882 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000816:	4b78      	ldr	r3, [pc, #480]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	2380      	movs	r3, #128	; 0x80
 800081c:	00db      	lsls	r3, r3, #3
 800081e:	4013      	ands	r3, r2
 8000820:	d005      	beq.n	800082e <HAL_RCC_OscConfig+0x162>
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	68db      	ldr	r3, [r3, #12]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d101      	bne.n	800082e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800082a:	2301      	movs	r3, #1
 800082c:	e256      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800082e:	4b72      	ldr	r3, [pc, #456]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000830:	685b      	ldr	r3, [r3, #4]
 8000832:	4a74      	ldr	r2, [pc, #464]	; (8000a04 <HAL_RCC_OscConfig+0x338>)
 8000834:	4013      	ands	r3, r2
 8000836:	0019      	movs	r1, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	695b      	ldr	r3, [r3, #20]
 800083c:	021a      	lsls	r2, r3, #8
 800083e:	4b6e      	ldr	r3, [pc, #440]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000840:	430a      	orrs	r2, r1
 8000842:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000844:	69bb      	ldr	r3, [r7, #24]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d112      	bne.n	8000870 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800084a:	4b6b      	ldr	r3, [pc, #428]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	4a6e      	ldr	r2, [pc, #440]	; (8000a08 <HAL_RCC_OscConfig+0x33c>)
 8000850:	4013      	ands	r3, r2
 8000852:	0019      	movs	r1, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	691a      	ldr	r2, [r3, #16]
 8000858:	4b67      	ldr	r3, [pc, #412]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800085a:	430a      	orrs	r2, r1
 800085c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800085e:	4b66      	ldr	r3, [pc, #408]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	0adb      	lsrs	r3, r3, #11
 8000864:	2207      	movs	r2, #7
 8000866:	4013      	ands	r3, r2
 8000868:	4a68      	ldr	r2, [pc, #416]	; (8000a0c <HAL_RCC_OscConfig+0x340>)
 800086a:	40da      	lsrs	r2, r3
 800086c:	4b68      	ldr	r3, [pc, #416]	; (8000a10 <HAL_RCC_OscConfig+0x344>)
 800086e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000870:	4b68      	ldr	r3, [pc, #416]	; (8000a14 <HAL_RCC_OscConfig+0x348>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	0018      	movs	r0, r3
 8000876:	f7ff fdcf 	bl	8000418 <HAL_InitTick>
 800087a:	1e03      	subs	r3, r0, #0
 800087c:	d051      	beq.n	8000922 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800087e:	2301      	movs	r3, #1
 8000880:	e22c      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	68db      	ldr	r3, [r3, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d030      	beq.n	80008ec <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800088a:	4b5b      	ldr	r3, [pc, #364]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4a5e      	ldr	r2, [pc, #376]	; (8000a08 <HAL_RCC_OscConfig+0x33c>)
 8000890:	4013      	ands	r3, r2
 8000892:	0019      	movs	r1, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	691a      	ldr	r2, [r3, #16]
 8000898:	4b57      	ldr	r3, [pc, #348]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800089a:	430a      	orrs	r2, r1
 800089c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800089e:	4b56      	ldr	r3, [pc, #344]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	4b55      	ldr	r3, [pc, #340]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80008a4:	2180      	movs	r1, #128	; 0x80
 80008a6:	0049      	lsls	r1, r1, #1
 80008a8:	430a      	orrs	r2, r1
 80008aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008ac:	f7ff fe10 	bl	80004d0 <HAL_GetTick>
 80008b0:	0003      	movs	r3, r0
 80008b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80008b4:	e008      	b.n	80008c8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008b6:	f7ff fe0b 	bl	80004d0 <HAL_GetTick>
 80008ba:	0002      	movs	r2, r0
 80008bc:	693b      	ldr	r3, [r7, #16]
 80008be:	1ad3      	subs	r3, r2, r3
 80008c0:	2b02      	cmp	r3, #2
 80008c2:	d901      	bls.n	80008c8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80008c4:	2303      	movs	r3, #3
 80008c6:	e209      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80008c8:	4b4b      	ldr	r3, [pc, #300]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80008ca:	681a      	ldr	r2, [r3, #0]
 80008cc:	2380      	movs	r3, #128	; 0x80
 80008ce:	00db      	lsls	r3, r3, #3
 80008d0:	4013      	ands	r3, r2
 80008d2:	d0f0      	beq.n	80008b6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008d4:	4b48      	ldr	r3, [pc, #288]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	4a4a      	ldr	r2, [pc, #296]	; (8000a04 <HAL_RCC_OscConfig+0x338>)
 80008da:	4013      	ands	r3, r2
 80008dc:	0019      	movs	r1, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	021a      	lsls	r2, r3, #8
 80008e4:	4b44      	ldr	r3, [pc, #272]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80008e6:	430a      	orrs	r2, r1
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	e01b      	b.n	8000924 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80008ec:	4b42      	ldr	r3, [pc, #264]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	4b41      	ldr	r3, [pc, #260]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80008f2:	4949      	ldr	r1, [pc, #292]	; (8000a18 <HAL_RCC_OscConfig+0x34c>)
 80008f4:	400a      	ands	r2, r1
 80008f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008f8:	f7ff fdea 	bl	80004d0 <HAL_GetTick>
 80008fc:	0003      	movs	r3, r0
 80008fe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000900:	e008      	b.n	8000914 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000902:	f7ff fde5 	bl	80004d0 <HAL_GetTick>
 8000906:	0002      	movs	r2, r0
 8000908:	693b      	ldr	r3, [r7, #16]
 800090a:	1ad3      	subs	r3, r2, r3
 800090c:	2b02      	cmp	r3, #2
 800090e:	d901      	bls.n	8000914 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000910:	2303      	movs	r3, #3
 8000912:	e1e3      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000914:	4b38      	ldr	r3, [pc, #224]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000916:	681a      	ldr	r2, [r3, #0]
 8000918:	2380      	movs	r3, #128	; 0x80
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	4013      	ands	r3, r2
 800091e:	d1f0      	bne.n	8000902 <HAL_RCC_OscConfig+0x236>
 8000920:	e000      	b.n	8000924 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000922:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2208      	movs	r2, #8
 800092a:	4013      	ands	r3, r2
 800092c:	d047      	beq.n	80009be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800092e:	4b32      	ldr	r3, [pc, #200]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000930:	689b      	ldr	r3, [r3, #8]
 8000932:	2238      	movs	r2, #56	; 0x38
 8000934:	4013      	ands	r3, r2
 8000936:	2b18      	cmp	r3, #24
 8000938:	d10a      	bne.n	8000950 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800093a:	4b2f      	ldr	r3, [pc, #188]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800093c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800093e:	2202      	movs	r2, #2
 8000940:	4013      	ands	r3, r2
 8000942:	d03c      	beq.n	80009be <HAL_RCC_OscConfig+0x2f2>
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d138      	bne.n	80009be <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800094c:	2301      	movs	r3, #1
 800094e:	e1c5      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d019      	beq.n	800098c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000958:	4b27      	ldr	r3, [pc, #156]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800095a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800095c:	4b26      	ldr	r3, [pc, #152]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800095e:	2101      	movs	r1, #1
 8000960:	430a      	orrs	r2, r1
 8000962:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000964:	f7ff fdb4 	bl	80004d0 <HAL_GetTick>
 8000968:	0003      	movs	r3, r0
 800096a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800096c:	e008      	b.n	8000980 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800096e:	f7ff fdaf 	bl	80004d0 <HAL_GetTick>
 8000972:	0002      	movs	r2, r0
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	1ad3      	subs	r3, r2, r3
 8000978:	2b02      	cmp	r3, #2
 800097a:	d901      	bls.n	8000980 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800097c:	2303      	movs	r3, #3
 800097e:	e1ad      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000980:	4b1d      	ldr	r3, [pc, #116]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000982:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000984:	2202      	movs	r2, #2
 8000986:	4013      	ands	r3, r2
 8000988:	d0f1      	beq.n	800096e <HAL_RCC_OscConfig+0x2a2>
 800098a:	e018      	b.n	80009be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800098c:	4b1a      	ldr	r3, [pc, #104]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 800098e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000990:	4b19      	ldr	r3, [pc, #100]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 8000992:	2101      	movs	r1, #1
 8000994:	438a      	bics	r2, r1
 8000996:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000998:	f7ff fd9a 	bl	80004d0 <HAL_GetTick>
 800099c:	0003      	movs	r3, r0
 800099e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80009a0:	e008      	b.n	80009b4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009a2:	f7ff fd95 	bl	80004d0 <HAL_GetTick>
 80009a6:	0002      	movs	r2, r0
 80009a8:	693b      	ldr	r3, [r7, #16]
 80009aa:	1ad3      	subs	r3, r2, r3
 80009ac:	2b02      	cmp	r3, #2
 80009ae:	d901      	bls.n	80009b4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80009b0:	2303      	movs	r3, #3
 80009b2:	e193      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80009b4:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80009b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009b8:	2202      	movs	r2, #2
 80009ba:	4013      	ands	r3, r2
 80009bc:	d1f1      	bne.n	80009a2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	2204      	movs	r2, #4
 80009c4:	4013      	ands	r3, r2
 80009c6:	d100      	bne.n	80009ca <HAL_RCC_OscConfig+0x2fe>
 80009c8:	e0c6      	b.n	8000b58 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80009ca:	231f      	movs	r3, #31
 80009cc:	18fb      	adds	r3, r7, r3
 80009ce:	2200      	movs	r2, #0
 80009d0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80009d2:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80009d4:	689b      	ldr	r3, [r3, #8]
 80009d6:	2238      	movs	r2, #56	; 0x38
 80009d8:	4013      	ands	r3, r2
 80009da:	2b20      	cmp	r3, #32
 80009dc:	d11e      	bne.n	8000a1c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80009de:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <HAL_RCC_OscConfig+0x32c>)
 80009e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80009e2:	2202      	movs	r2, #2
 80009e4:	4013      	ands	r3, r2
 80009e6:	d100      	bne.n	80009ea <HAL_RCC_OscConfig+0x31e>
 80009e8:	e0b6      	b.n	8000b58 <HAL_RCC_OscConfig+0x48c>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d000      	beq.n	80009f4 <HAL_RCC_OscConfig+0x328>
 80009f2:	e0b1      	b.n	8000b58 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80009f4:	2301      	movs	r3, #1
 80009f6:	e171      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
 80009f8:	40021000 	.word	0x40021000
 80009fc:	fffeffff 	.word	0xfffeffff
 8000a00:	fffbffff 	.word	0xfffbffff
 8000a04:	ffff80ff 	.word	0xffff80ff
 8000a08:	ffffc7ff 	.word	0xffffc7ff
 8000a0c:	00f42400 	.word	0x00f42400
 8000a10:	20000000 	.word	0x20000000
 8000a14:	20000004 	.word	0x20000004
 8000a18:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000a1c:	4bb1      	ldr	r3, [pc, #708]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000a1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a20:	2380      	movs	r3, #128	; 0x80
 8000a22:	055b      	lsls	r3, r3, #21
 8000a24:	4013      	ands	r3, r2
 8000a26:	d101      	bne.n	8000a2c <HAL_RCC_OscConfig+0x360>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	e000      	b.n	8000a2e <HAL_RCC_OscConfig+0x362>
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d011      	beq.n	8000a56 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000a32:	4bac      	ldr	r3, [pc, #688]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000a34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a36:	4bab      	ldr	r3, [pc, #684]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000a38:	2180      	movs	r1, #128	; 0x80
 8000a3a:	0549      	lsls	r1, r1, #21
 8000a3c:	430a      	orrs	r2, r1
 8000a3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a40:	4ba8      	ldr	r3, [pc, #672]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000a42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a44:	2380      	movs	r3, #128	; 0x80
 8000a46:	055b      	lsls	r3, r3, #21
 8000a48:	4013      	ands	r3, r2
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000a4e:	231f      	movs	r3, #31
 8000a50:	18fb      	adds	r3, r7, r3
 8000a52:	2201      	movs	r2, #1
 8000a54:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000a56:	4ba4      	ldr	r3, [pc, #656]	; (8000ce8 <HAL_RCC_OscConfig+0x61c>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	005b      	lsls	r3, r3, #1
 8000a5e:	4013      	ands	r3, r2
 8000a60:	d11a      	bne.n	8000a98 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000a62:	4ba1      	ldr	r3, [pc, #644]	; (8000ce8 <HAL_RCC_OscConfig+0x61c>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	4ba0      	ldr	r3, [pc, #640]	; (8000ce8 <HAL_RCC_OscConfig+0x61c>)
 8000a68:	2180      	movs	r1, #128	; 0x80
 8000a6a:	0049      	lsls	r1, r1, #1
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000a70:	f7ff fd2e 	bl	80004d0 <HAL_GetTick>
 8000a74:	0003      	movs	r3, r0
 8000a76:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000a78:	e008      	b.n	8000a8c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a7a:	f7ff fd29 	bl	80004d0 <HAL_GetTick>
 8000a7e:	0002      	movs	r2, r0
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	1ad3      	subs	r3, r2, r3
 8000a84:	2b02      	cmp	r3, #2
 8000a86:	d901      	bls.n	8000a8c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8000a88:	2303      	movs	r3, #3
 8000a8a:	e127      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000a8c:	4b96      	ldr	r3, [pc, #600]	; (8000ce8 <HAL_RCC_OscConfig+0x61c>)
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	2380      	movs	r3, #128	; 0x80
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	4013      	ands	r3, r2
 8000a96:	d0f0      	beq.n	8000a7a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	689b      	ldr	r3, [r3, #8]
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d106      	bne.n	8000aae <HAL_RCC_OscConfig+0x3e2>
 8000aa0:	4b90      	ldr	r3, [pc, #576]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000aa2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000aa4:	4b8f      	ldr	r3, [pc, #572]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	65da      	str	r2, [r3, #92]	; 0x5c
 8000aac:	e01c      	b.n	8000ae8 <HAL_RCC_OscConfig+0x41c>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	2b05      	cmp	r3, #5
 8000ab4:	d10c      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x404>
 8000ab6:	4b8b      	ldr	r3, [pc, #556]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000ab8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000aba:	4b8a      	ldr	r3, [pc, #552]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000abc:	2104      	movs	r1, #4
 8000abe:	430a      	orrs	r2, r1
 8000ac0:	65da      	str	r2, [r3, #92]	; 0x5c
 8000ac2:	4b88      	ldr	r3, [pc, #544]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000ac4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ac6:	4b87      	ldr	r3, [pc, #540]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000ac8:	2101      	movs	r1, #1
 8000aca:	430a      	orrs	r2, r1
 8000acc:	65da      	str	r2, [r3, #92]	; 0x5c
 8000ace:	e00b      	b.n	8000ae8 <HAL_RCC_OscConfig+0x41c>
 8000ad0:	4b84      	ldr	r3, [pc, #528]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000ad2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ad4:	4b83      	ldr	r3, [pc, #524]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000ad6:	2101      	movs	r1, #1
 8000ad8:	438a      	bics	r2, r1
 8000ada:	65da      	str	r2, [r3, #92]	; 0x5c
 8000adc:	4b81      	ldr	r3, [pc, #516]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000ade:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ae0:	4b80      	ldr	r3, [pc, #512]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000ae2:	2104      	movs	r1, #4
 8000ae4:	438a      	bics	r2, r1
 8000ae6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	689b      	ldr	r3, [r3, #8]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d014      	beq.n	8000b1a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000af0:	f7ff fcee 	bl	80004d0 <HAL_GetTick>
 8000af4:	0003      	movs	r3, r0
 8000af6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000af8:	e009      	b.n	8000b0e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000afa:	f7ff fce9 	bl	80004d0 <HAL_GetTick>
 8000afe:	0002      	movs	r2, r0
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	1ad3      	subs	r3, r2, r3
 8000b04:	4a79      	ldr	r2, [pc, #484]	; (8000cec <HAL_RCC_OscConfig+0x620>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d901      	bls.n	8000b0e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	e0e6      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000b0e:	4b75      	ldr	r3, [pc, #468]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b12:	2202      	movs	r2, #2
 8000b14:	4013      	ands	r3, r2
 8000b16:	d0f0      	beq.n	8000afa <HAL_RCC_OscConfig+0x42e>
 8000b18:	e013      	b.n	8000b42 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b1a:	f7ff fcd9 	bl	80004d0 <HAL_GetTick>
 8000b1e:	0003      	movs	r3, r0
 8000b20:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000b22:	e009      	b.n	8000b38 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000b24:	f7ff fcd4 	bl	80004d0 <HAL_GetTick>
 8000b28:	0002      	movs	r2, r0
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	4a6f      	ldr	r2, [pc, #444]	; (8000cec <HAL_RCC_OscConfig+0x620>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d901      	bls.n	8000b38 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8000b34:	2303      	movs	r3, #3
 8000b36:	e0d1      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000b38:	4b6a      	ldr	r3, [pc, #424]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b3c:	2202      	movs	r2, #2
 8000b3e:	4013      	ands	r3, r2
 8000b40:	d1f0      	bne.n	8000b24 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000b42:	231f      	movs	r3, #31
 8000b44:	18fb      	adds	r3, r7, r3
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d105      	bne.n	8000b58 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8000b4c:	4b65      	ldr	r3, [pc, #404]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000b4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b50:	4b64      	ldr	r3, [pc, #400]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000b52:	4967      	ldr	r1, [pc, #412]	; (8000cf0 <HAL_RCC_OscConfig+0x624>)
 8000b54:	400a      	ands	r2, r1
 8000b56:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	69db      	ldr	r3, [r3, #28]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d100      	bne.n	8000b62 <HAL_RCC_OscConfig+0x496>
 8000b60:	e0bb      	b.n	8000cda <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b62:	4b60      	ldr	r3, [pc, #384]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000b64:	689b      	ldr	r3, [r3, #8]
 8000b66:	2238      	movs	r2, #56	; 0x38
 8000b68:	4013      	ands	r3, r2
 8000b6a:	2b10      	cmp	r3, #16
 8000b6c:	d100      	bne.n	8000b70 <HAL_RCC_OscConfig+0x4a4>
 8000b6e:	e07b      	b.n	8000c68 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	69db      	ldr	r3, [r3, #28]
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d156      	bne.n	8000c26 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b78:	4b5a      	ldr	r3, [pc, #360]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	4b59      	ldr	r3, [pc, #356]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000b7e:	495d      	ldr	r1, [pc, #372]	; (8000cf4 <HAL_RCC_OscConfig+0x628>)
 8000b80:	400a      	ands	r2, r1
 8000b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b84:	f7ff fca4 	bl	80004d0 <HAL_GetTick>
 8000b88:	0003      	movs	r3, r0
 8000b8a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000b8c:	e008      	b.n	8000ba0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b8e:	f7ff fc9f 	bl	80004d0 <HAL_GetTick>
 8000b92:	0002      	movs	r2, r0
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	1ad3      	subs	r3, r2, r3
 8000b98:	2b02      	cmp	r3, #2
 8000b9a:	d901      	bls.n	8000ba0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	e09d      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ba0:	4b50      	ldr	r3, [pc, #320]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	2380      	movs	r3, #128	; 0x80
 8000ba6:	049b      	lsls	r3, r3, #18
 8000ba8:	4013      	ands	r3, r2
 8000baa:	d1f0      	bne.n	8000b8e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000bac:	4b4d      	ldr	r3, [pc, #308]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	4a51      	ldr	r2, [pc, #324]	; (8000cf8 <HAL_RCC_OscConfig+0x62c>)
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	0019      	movs	r1, r3
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6a1a      	ldr	r2, [r3, #32]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bbe:	431a      	orrs	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc4:	021b      	lsls	r3, r3, #8
 8000bc6:	431a      	orrs	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bcc:	431a      	orrs	r2, r3
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	431a      	orrs	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bd8:	431a      	orrs	r2, r3
 8000bda:	4b42      	ldr	r3, [pc, #264]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000bdc:	430a      	orrs	r2, r1
 8000bde:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000be0:	4b40      	ldr	r3, [pc, #256]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	4b3f      	ldr	r3, [pc, #252]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000be6:	2180      	movs	r1, #128	; 0x80
 8000be8:	0449      	lsls	r1, r1, #17
 8000bea:	430a      	orrs	r2, r1
 8000bec:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8000bee:	4b3d      	ldr	r3, [pc, #244]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000bf0:	68da      	ldr	r2, [r3, #12]
 8000bf2:	4b3c      	ldr	r3, [pc, #240]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000bf4:	2180      	movs	r1, #128	; 0x80
 8000bf6:	0549      	lsls	r1, r1, #21
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bfc:	f7ff fc68 	bl	80004d0 <HAL_GetTick>
 8000c00:	0003      	movs	r3, r0
 8000c02:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000c04:	e008      	b.n	8000c18 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c06:	f7ff fc63 	bl	80004d0 <HAL_GetTick>
 8000c0a:	0002      	movs	r2, r0
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	d901      	bls.n	8000c18 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8000c14:	2303      	movs	r3, #3
 8000c16:	e061      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000c18:	4b32      	ldr	r3, [pc, #200]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	049b      	lsls	r3, r3, #18
 8000c20:	4013      	ands	r3, r2
 8000c22:	d0f0      	beq.n	8000c06 <HAL_RCC_OscConfig+0x53a>
 8000c24:	e059      	b.n	8000cda <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c26:	4b2f      	ldr	r3, [pc, #188]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	4b2e      	ldr	r3, [pc, #184]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000c2c:	4931      	ldr	r1, [pc, #196]	; (8000cf4 <HAL_RCC_OscConfig+0x628>)
 8000c2e:	400a      	ands	r2, r1
 8000c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c32:	f7ff fc4d 	bl	80004d0 <HAL_GetTick>
 8000c36:	0003      	movs	r3, r0
 8000c38:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000c3a:	e008      	b.n	8000c4e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000c3c:	f7ff fc48 	bl	80004d0 <HAL_GetTick>
 8000c40:	0002      	movs	r2, r0
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d901      	bls.n	8000c4e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	e046      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000c4e:	4b25      	ldr	r3, [pc, #148]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	2380      	movs	r3, #128	; 0x80
 8000c54:	049b      	lsls	r3, r3, #18
 8000c56:	4013      	ands	r3, r2
 8000c58:	d1f0      	bne.n	8000c3c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8000c5a:	4b22      	ldr	r3, [pc, #136]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000c5c:	68da      	ldr	r2, [r3, #12]
 8000c5e:	4b21      	ldr	r3, [pc, #132]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000c60:	4926      	ldr	r1, [pc, #152]	; (8000cfc <HAL_RCC_OscConfig+0x630>)
 8000c62:	400a      	ands	r2, r1
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	e038      	b.n	8000cda <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	69db      	ldr	r3, [r3, #28]
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d101      	bne.n	8000c74 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8000c70:	2301      	movs	r3, #1
 8000c72:	e033      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8000c74:	4b1b      	ldr	r3, [pc, #108]	; (8000ce4 <HAL_RCC_OscConfig+0x618>)
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	2203      	movs	r2, #3
 8000c7e:	401a      	ands	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6a1b      	ldr	r3, [r3, #32]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d126      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	2270      	movs	r2, #112	; 0x70
 8000c8c:	401a      	ands	r2, r3
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d11f      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000c96:	697a      	ldr	r2, [r7, #20]
 8000c98:	23fe      	movs	r3, #254	; 0xfe
 8000c9a:	01db      	lsls	r3, r3, #7
 8000c9c:	401a      	ands	r2, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ca2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d116      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000ca8:	697a      	ldr	r2, [r7, #20]
 8000caa:	23f8      	movs	r3, #248	; 0xf8
 8000cac:	039b      	lsls	r3, r3, #14
 8000cae:	401a      	ands	r2, r3
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d10e      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8000cb8:	697a      	ldr	r2, [r7, #20]
 8000cba:	23e0      	movs	r3, #224	; 0xe0
 8000cbc:	051b      	lsls	r3, r3, #20
 8000cbe:	401a      	ands	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	d106      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	0f5b      	lsrs	r3, r3, #29
 8000ccc:	075a      	lsls	r2, r3, #29
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d001      	beq.n	8000cda <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e000      	b.n	8000cdc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8000cda:	2300      	movs	r3, #0
}
 8000cdc:	0018      	movs	r0, r3
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	b008      	add	sp, #32
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	40007000 	.word	0x40007000
 8000cec:	00001388 	.word	0x00001388
 8000cf0:	efffffff 	.word	0xefffffff
 8000cf4:	feffffff 	.word	0xfeffffff
 8000cf8:	11c1808c 	.word	0x11c1808c
 8000cfc:	eefefffc 	.word	0xeefefffc

08000d00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d101      	bne.n	8000d14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	e0e9      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000d14:	4b76      	ldr	r3, [pc, #472]	; (8000ef0 <HAL_RCC_ClockConfig+0x1f0>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2207      	movs	r2, #7
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	683a      	ldr	r2, [r7, #0]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d91e      	bls.n	8000d60 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d22:	4b73      	ldr	r3, [pc, #460]	; (8000ef0 <HAL_RCC_ClockConfig+0x1f0>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2207      	movs	r2, #7
 8000d28:	4393      	bics	r3, r2
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	4b70      	ldr	r3, [pc, #448]	; (8000ef0 <HAL_RCC_ClockConfig+0x1f0>)
 8000d2e:	683a      	ldr	r2, [r7, #0]
 8000d30:	430a      	orrs	r2, r1
 8000d32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000d34:	f7ff fbcc 	bl	80004d0 <HAL_GetTick>
 8000d38:	0003      	movs	r3, r0
 8000d3a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d3c:	e009      	b.n	8000d52 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d3e:	f7ff fbc7 	bl	80004d0 <HAL_GetTick>
 8000d42:	0002      	movs	r2, r0
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	1ad3      	subs	r3, r2, r3
 8000d48:	4a6a      	ldr	r2, [pc, #424]	; (8000ef4 <HAL_RCC_ClockConfig+0x1f4>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d901      	bls.n	8000d52 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8000d4e:	2303      	movs	r3, #3
 8000d50:	e0ca      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d52:	4b67      	ldr	r3, [pc, #412]	; (8000ef0 <HAL_RCC_ClockConfig+0x1f0>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	2207      	movs	r2, #7
 8000d58:	4013      	ands	r3, r2
 8000d5a:	683a      	ldr	r2, [r7, #0]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d1ee      	bne.n	8000d3e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2202      	movs	r2, #2
 8000d66:	4013      	ands	r3, r2
 8000d68:	d015      	beq.n	8000d96 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2204      	movs	r2, #4
 8000d70:	4013      	ands	r3, r2
 8000d72:	d006      	beq.n	8000d82 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000d74:	4b60      	ldr	r3, [pc, #384]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000d76:	689a      	ldr	r2, [r3, #8]
 8000d78:	4b5f      	ldr	r3, [pc, #380]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000d7a:	21e0      	movs	r1, #224	; 0xe0
 8000d7c:	01c9      	lsls	r1, r1, #7
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d82:	4b5d      	ldr	r3, [pc, #372]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	4a5d      	ldr	r2, [pc, #372]	; (8000efc <HAL_RCC_ClockConfig+0x1fc>)
 8000d88:	4013      	ands	r3, r2
 8000d8a:	0019      	movs	r1, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	689a      	ldr	r2, [r3, #8]
 8000d90:	4b59      	ldr	r3, [pc, #356]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000d92:	430a      	orrs	r2, r1
 8000d94:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	d057      	beq.n	8000e50 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d107      	bne.n	8000db8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000da8:	4b53      	ldr	r3, [pc, #332]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	2380      	movs	r3, #128	; 0x80
 8000dae:	029b      	lsls	r3, r3, #10
 8000db0:	4013      	ands	r3, r2
 8000db2:	d12b      	bne.n	8000e0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000db4:	2301      	movs	r3, #1
 8000db6:	e097      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d107      	bne.n	8000dd0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000dc0:	4b4d      	ldr	r3, [pc, #308]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	2380      	movs	r3, #128	; 0x80
 8000dc6:	049b      	lsls	r3, r3, #18
 8000dc8:	4013      	ands	r3, r2
 8000dca:	d11f      	bne.n	8000e0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	e08b      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d107      	bne.n	8000de8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000dd8:	4b47      	ldr	r3, [pc, #284]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	2380      	movs	r3, #128	; 0x80
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	4013      	ands	r3, r2
 8000de2:	d113      	bne.n	8000e0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e07f      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	2b03      	cmp	r3, #3
 8000dee:	d106      	bne.n	8000dfe <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000df0:	4b41      	ldr	r3, [pc, #260]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000df2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000df4:	2202      	movs	r2, #2
 8000df6:	4013      	ands	r3, r2
 8000df8:	d108      	bne.n	8000e0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e074      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000dfe:	4b3e      	ldr	r3, [pc, #248]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000e00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e02:	2202      	movs	r2, #2
 8000e04:	4013      	ands	r3, r2
 8000e06:	d101      	bne.n	8000e0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	e06d      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000e0c:	4b3a      	ldr	r3, [pc, #232]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	2207      	movs	r2, #7
 8000e12:	4393      	bics	r3, r2
 8000e14:	0019      	movs	r1, r3
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685a      	ldr	r2, [r3, #4]
 8000e1a:	4b37      	ldr	r3, [pc, #220]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000e1c:	430a      	orrs	r2, r1
 8000e1e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000e20:	f7ff fb56 	bl	80004d0 <HAL_GetTick>
 8000e24:	0003      	movs	r3, r0
 8000e26:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e28:	e009      	b.n	8000e3e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e2a:	f7ff fb51 	bl	80004d0 <HAL_GetTick>
 8000e2e:	0002      	movs	r2, r0
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	4a2f      	ldr	r2, [pc, #188]	; (8000ef4 <HAL_RCC_ClockConfig+0x1f4>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d901      	bls.n	8000e3e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e054      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e3e:	4b2e      	ldr	r3, [pc, #184]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	2238      	movs	r2, #56	; 0x38
 8000e44:	401a      	ands	r2, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	00db      	lsls	r3, r3, #3
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d1ec      	bne.n	8000e2a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000e50:	4b27      	ldr	r3, [pc, #156]	; (8000ef0 <HAL_RCC_ClockConfig+0x1f0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2207      	movs	r2, #7
 8000e56:	4013      	ands	r3, r2
 8000e58:	683a      	ldr	r2, [r7, #0]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d21e      	bcs.n	8000e9c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e5e:	4b24      	ldr	r3, [pc, #144]	; (8000ef0 <HAL_RCC_ClockConfig+0x1f0>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2207      	movs	r2, #7
 8000e64:	4393      	bics	r3, r2
 8000e66:	0019      	movs	r1, r3
 8000e68:	4b21      	ldr	r3, [pc, #132]	; (8000ef0 <HAL_RCC_ClockConfig+0x1f0>)
 8000e6a:	683a      	ldr	r2, [r7, #0]
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000e70:	f7ff fb2e 	bl	80004d0 <HAL_GetTick>
 8000e74:	0003      	movs	r3, r0
 8000e76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e78:	e009      	b.n	8000e8e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e7a:	f7ff fb29 	bl	80004d0 <HAL_GetTick>
 8000e7e:	0002      	movs	r2, r0
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	4a1b      	ldr	r2, [pc, #108]	; (8000ef4 <HAL_RCC_ClockConfig+0x1f4>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d901      	bls.n	8000e8e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	e02c      	b.n	8000ee8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e8e:	4b18      	ldr	r3, [pc, #96]	; (8000ef0 <HAL_RCC_ClockConfig+0x1f0>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2207      	movs	r2, #7
 8000e94:	4013      	ands	r3, r2
 8000e96:	683a      	ldr	r2, [r7, #0]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d1ee      	bne.n	8000e7a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2204      	movs	r2, #4
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	d009      	beq.n	8000eba <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000ea6:	4b14      	ldr	r3, [pc, #80]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	4a15      	ldr	r2, [pc, #84]	; (8000f00 <HAL_RCC_ClockConfig+0x200>)
 8000eac:	4013      	ands	r3, r2
 8000eae:	0019      	movs	r1, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	68da      	ldr	r2, [r3, #12]
 8000eb4:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000eb6:	430a      	orrs	r2, r1
 8000eb8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8000eba:	f000 f829 	bl	8000f10 <HAL_RCC_GetSysClockFreq>
 8000ebe:	0001      	movs	r1, r0
 8000ec0:	4b0d      	ldr	r3, [pc, #52]	; (8000ef8 <HAL_RCC_ClockConfig+0x1f8>)
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	0a1b      	lsrs	r3, r3, #8
 8000ec6:	220f      	movs	r2, #15
 8000ec8:	401a      	ands	r2, r3
 8000eca:	4b0e      	ldr	r3, [pc, #56]	; (8000f04 <HAL_RCC_ClockConfig+0x204>)
 8000ecc:	0092      	lsls	r2, r2, #2
 8000ece:	58d3      	ldr	r3, [r2, r3]
 8000ed0:	221f      	movs	r2, #31
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	000a      	movs	r2, r1
 8000ed6:	40da      	lsrs	r2, r3
 8000ed8:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <HAL_RCC_ClockConfig+0x208>)
 8000eda:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8000edc:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <HAL_RCC_ClockConfig+0x20c>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	f7ff fa99 	bl	8000418 <HAL_InitTick>
 8000ee6:	0003      	movs	r3, r0
}
 8000ee8:	0018      	movs	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	b004      	add	sp, #16
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40022000 	.word	0x40022000
 8000ef4:	00001388 	.word	0x00001388
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	fffff0ff 	.word	0xfffff0ff
 8000f00:	ffff8fff 	.word	0xffff8fff
 8000f04:	08001080 	.word	0x08001080
 8000f08:	20000000 	.word	0x20000000
 8000f0c:	20000004 	.word	0x20000004

08000f10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b086      	sub	sp, #24
 8000f14:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f16:	4b3c      	ldr	r3, [pc, #240]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	2238      	movs	r2, #56	; 0x38
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	d10f      	bne.n	8000f40 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8000f20:	4b39      	ldr	r3, [pc, #228]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	0adb      	lsrs	r3, r3, #11
 8000f26:	2207      	movs	r2, #7
 8000f28:	4013      	ands	r3, r2
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	409a      	lsls	r2, r3
 8000f2e:	0013      	movs	r3, r2
 8000f30:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8000f32:	6839      	ldr	r1, [r7, #0]
 8000f34:	4835      	ldr	r0, [pc, #212]	; (800100c <HAL_RCC_GetSysClockFreq+0xfc>)
 8000f36:	f7ff f8e5 	bl	8000104 <__udivsi3>
 8000f3a:	0003      	movs	r3, r0
 8000f3c:	613b      	str	r3, [r7, #16]
 8000f3e:	e05d      	b.n	8000ffc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f40:	4b31      	ldr	r3, [pc, #196]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	2238      	movs	r2, #56	; 0x38
 8000f46:	4013      	ands	r3, r2
 8000f48:	2b08      	cmp	r3, #8
 8000f4a:	d102      	bne.n	8000f52 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8000f4c:	4b2f      	ldr	r3, [pc, #188]	; (800100c <HAL_RCC_GetSysClockFreq+0xfc>)
 8000f4e:	613b      	str	r3, [r7, #16]
 8000f50:	e054      	b.n	8000ffc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f52:	4b2d      	ldr	r3, [pc, #180]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	2238      	movs	r2, #56	; 0x38
 8000f58:	4013      	ands	r3, r2
 8000f5a:	2b10      	cmp	r3, #16
 8000f5c:	d138      	bne.n	8000fd0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000f5e:	4b2a      	ldr	r3, [pc, #168]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	2203      	movs	r2, #3
 8000f64:	4013      	ands	r3, r2
 8000f66:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000f68:	4b27      	ldr	r3, [pc, #156]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	091b      	lsrs	r3, r3, #4
 8000f6e:	2207      	movs	r2, #7
 8000f70:	4013      	ands	r3, r2
 8000f72:	3301      	adds	r3, #1
 8000f74:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	2b03      	cmp	r3, #3
 8000f7a:	d10d      	bne.n	8000f98 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8000f7c:	68b9      	ldr	r1, [r7, #8]
 8000f7e:	4823      	ldr	r0, [pc, #140]	; (800100c <HAL_RCC_GetSysClockFreq+0xfc>)
 8000f80:	f7ff f8c0 	bl	8000104 <__udivsi3>
 8000f84:	0003      	movs	r3, r0
 8000f86:	0019      	movs	r1, r3
 8000f88:	4b1f      	ldr	r3, [pc, #124]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	0a1b      	lsrs	r3, r3, #8
 8000f8e:	227f      	movs	r2, #127	; 0x7f
 8000f90:	4013      	ands	r3, r2
 8000f92:	434b      	muls	r3, r1
 8000f94:	617b      	str	r3, [r7, #20]
        break;
 8000f96:	e00d      	b.n	8000fb4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8000f98:	68b9      	ldr	r1, [r7, #8]
 8000f9a:	481c      	ldr	r0, [pc, #112]	; (800100c <HAL_RCC_GetSysClockFreq+0xfc>)
 8000f9c:	f7ff f8b2 	bl	8000104 <__udivsi3>
 8000fa0:	0003      	movs	r3, r0
 8000fa2:	0019      	movs	r1, r3
 8000fa4:	4b18      	ldr	r3, [pc, #96]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	0a1b      	lsrs	r3, r3, #8
 8000faa:	227f      	movs	r2, #127	; 0x7f
 8000fac:	4013      	ands	r3, r2
 8000fae:	434b      	muls	r3, r1
 8000fb0:	617b      	str	r3, [r7, #20]
        break;
 8000fb2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	0f5b      	lsrs	r3, r3, #29
 8000fba:	2207      	movs	r2, #7
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8000fc2:	6879      	ldr	r1, [r7, #4]
 8000fc4:	6978      	ldr	r0, [r7, #20]
 8000fc6:	f7ff f89d 	bl	8000104 <__udivsi3>
 8000fca:	0003      	movs	r3, r0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	e015      	b.n	8000ffc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	2238      	movs	r2, #56	; 0x38
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	2b20      	cmp	r3, #32
 8000fda:	d103      	bne.n	8000fe4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8000fdc:	2380      	movs	r3, #128	; 0x80
 8000fde:	021b      	lsls	r3, r3, #8
 8000fe0:	613b      	str	r3, [r7, #16]
 8000fe2:	e00b      	b.n	8000ffc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000fe4:	4b08      	ldr	r3, [pc, #32]	; (8001008 <HAL_RCC_GetSysClockFreq+0xf8>)
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	2238      	movs	r2, #56	; 0x38
 8000fea:	4013      	ands	r3, r2
 8000fec:	2b18      	cmp	r3, #24
 8000fee:	d103      	bne.n	8000ff8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8000ff0:	23fa      	movs	r3, #250	; 0xfa
 8000ff2:	01db      	lsls	r3, r3, #7
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	e001      	b.n	8000ffc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8000ffc:	693b      	ldr	r3, [r7, #16]
}
 8000ffe:	0018      	movs	r0, r3
 8001000:	46bd      	mov	sp, r7
 8001002:	b006      	add	sp, #24
 8001004:	bd80      	pop	{r7, pc}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	40021000 	.word	0x40021000
 800100c:	00f42400 	.word	0x00f42400

08001010 <__libc_init_array>:
 8001010:	b570      	push	{r4, r5, r6, lr}
 8001012:	2600      	movs	r6, #0
 8001014:	4d0c      	ldr	r5, [pc, #48]	; (8001048 <__libc_init_array+0x38>)
 8001016:	4c0d      	ldr	r4, [pc, #52]	; (800104c <__libc_init_array+0x3c>)
 8001018:	1b64      	subs	r4, r4, r5
 800101a:	10a4      	asrs	r4, r4, #2
 800101c:	42a6      	cmp	r6, r4
 800101e:	d109      	bne.n	8001034 <__libc_init_array+0x24>
 8001020:	2600      	movs	r6, #0
 8001022:	f000 f821 	bl	8001068 <_init>
 8001026:	4d0a      	ldr	r5, [pc, #40]	; (8001050 <__libc_init_array+0x40>)
 8001028:	4c0a      	ldr	r4, [pc, #40]	; (8001054 <__libc_init_array+0x44>)
 800102a:	1b64      	subs	r4, r4, r5
 800102c:	10a4      	asrs	r4, r4, #2
 800102e:	42a6      	cmp	r6, r4
 8001030:	d105      	bne.n	800103e <__libc_init_array+0x2e>
 8001032:	bd70      	pop	{r4, r5, r6, pc}
 8001034:	00b3      	lsls	r3, r6, #2
 8001036:	58eb      	ldr	r3, [r5, r3]
 8001038:	4798      	blx	r3
 800103a:	3601      	adds	r6, #1
 800103c:	e7ee      	b.n	800101c <__libc_init_array+0xc>
 800103e:	00b3      	lsls	r3, r6, #2
 8001040:	58eb      	ldr	r3, [r5, r3]
 8001042:	4798      	blx	r3
 8001044:	3601      	adds	r6, #1
 8001046:	e7f2      	b.n	800102e <__libc_init_array+0x1e>
 8001048:	080010c0 	.word	0x080010c0
 800104c:	080010c0 	.word	0x080010c0
 8001050:	080010c0 	.word	0x080010c0
 8001054:	080010c4 	.word	0x080010c4

08001058 <memset>:
 8001058:	0003      	movs	r3, r0
 800105a:	1882      	adds	r2, r0, r2
 800105c:	4293      	cmp	r3, r2
 800105e:	d100      	bne.n	8001062 <memset+0xa>
 8001060:	4770      	bx	lr
 8001062:	7019      	strb	r1, [r3, #0]
 8001064:	3301      	adds	r3, #1
 8001066:	e7f9      	b.n	800105c <memset+0x4>

08001068 <_init>:
 8001068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800106e:	bc08      	pop	{r3}
 8001070:	469e      	mov	lr, r3
 8001072:	4770      	bx	lr

08001074 <_fini>:
 8001074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800107a:	bc08      	pop	{r3}
 800107c:	469e      	mov	lr, r3
 800107e:	4770      	bx	lr
