{
  "module_name": "nv25.c",
  "hash_id": "8a5a2a36d17ad1e74ba6105ba4ac15fdce834fbdeb8f738384fbe73703dad54f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/nv25.c",
  "human_readable_source": "\n#include \"nv20.h\"\n#include \"regs.h\"\n\n#include <core/gpuobj.h>\n#include <engine/fifo.h>\n#include <engine/fifo/chan.h>\n\n \n\nstatic const struct nvkm_object_func\nnv25_gr_chan = {\n\t.dtor = nv20_gr_chan_dtor,\n\t.init = nv20_gr_chan_init,\n\t.fini = nv20_gr_chan_fini,\n};\n\nstatic int\nnv25_gr_chan_new(struct nvkm_gr *base, struct nvkm_chan *fifoch,\n\t\t const struct nvkm_oclass *oclass, struct nvkm_object **pobject)\n{\n\tstruct nv20_gr *gr = nv20_gr(base);\n\tstruct nv20_gr_chan *chan;\n\tint ret, i;\n\n\tif (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL)))\n\t\treturn -ENOMEM;\n\tnvkm_object_ctor(&nv25_gr_chan, oclass, &chan->object);\n\tchan->gr = gr;\n\tchan->chid = fifoch->id;\n\t*pobject = &chan->object;\n\n\tret = nvkm_memory_new(gr->base.engine.subdev.device,\n\t\t\t      NVKM_MEM_TARGET_INST, 0x3724, 16, true,\n\t\t\t      &chan->inst);\n\tif (ret)\n\t\treturn ret;\n\n\tnvkm_kmap(chan->inst);\n\tnvkm_wo32(chan->inst, 0x0028, 0x00000001 | (chan->chid << 24));\n\tnvkm_wo32(chan->inst, 0x035c, 0xffff0000);\n\tnvkm_wo32(chan->inst, 0x03c0, 0x0fff0000);\n\tnvkm_wo32(chan->inst, 0x03c4, 0x0fff0000);\n\tnvkm_wo32(chan->inst, 0x049c, 0x00000101);\n\tnvkm_wo32(chan->inst, 0x04b0, 0x00000111);\n\tnvkm_wo32(chan->inst, 0x04c8, 0x00000080);\n\tnvkm_wo32(chan->inst, 0x04cc, 0xffff0000);\n\tnvkm_wo32(chan->inst, 0x04d0, 0x00000001);\n\tnvkm_wo32(chan->inst, 0x04e4, 0x44400000);\n\tnvkm_wo32(chan->inst, 0x04fc, 0x4b800000);\n\tfor (i = 0x0510; i <= 0x051c; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00030303);\n\tfor (i = 0x0530; i <= 0x053c; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00080000);\n\tfor (i = 0x0548; i <= 0x0554; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x01012000);\n\tfor (i = 0x0558; i <= 0x0564; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x000105b8);\n\tfor (i = 0x0568; i <= 0x0574; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00080008);\n\tfor (i = 0x0598; i <= 0x05d4; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x07ff0000);\n\tnvkm_wo32(chan->inst, 0x05e0, 0x4b7fffff);\n\tnvkm_wo32(chan->inst, 0x0620, 0x00000080);\n\tnvkm_wo32(chan->inst, 0x0624, 0x30201000);\n\tnvkm_wo32(chan->inst, 0x0628, 0x70605040);\n\tnvkm_wo32(chan->inst, 0x062c, 0xb0a09080);\n\tnvkm_wo32(chan->inst, 0x0630, 0xf0e0d0c0);\n\tnvkm_wo32(chan->inst, 0x0664, 0x00000001);\n\tnvkm_wo32(chan->inst, 0x066c, 0x00004000);\n\tnvkm_wo32(chan->inst, 0x0678, 0x00000001);\n\tnvkm_wo32(chan->inst, 0x0680, 0x00040000);\n\tnvkm_wo32(chan->inst, 0x0684, 0x00010000);\n\tfor (i = 0x1b04; i <= 0x2374; i += 16) {\n\t\tnvkm_wo32(chan->inst, (i + 0), 0x10700ff9);\n\t\tnvkm_wo32(chan->inst, (i + 4), 0x0436086c);\n\t\tnvkm_wo32(chan->inst, (i + 8), 0x000c001b);\n\t}\n\tnvkm_wo32(chan->inst, 0x2704, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x2718, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x2744, 0x40000000);\n\tnvkm_wo32(chan->inst, 0x2748, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x274c, 0x3f000000);\n\tnvkm_wo32(chan->inst, 0x2754, 0x40000000);\n\tnvkm_wo32(chan->inst, 0x2758, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x2760, 0xbf800000);\n\tnvkm_wo32(chan->inst, 0x2768, 0xbf800000);\n\tnvkm_wo32(chan->inst, 0x308c, 0x000fe000);\n\tnvkm_wo32(chan->inst, 0x3108, 0x000003f8);\n\tnvkm_wo32(chan->inst, 0x3468, 0x002fe000);\n\tfor (i = 0x3484; i <= 0x34a0; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x001c527c);\n\tnvkm_done(chan->inst);\n\treturn 0;\n}\n\n \n\nstatic const struct nvkm_gr_func\nnv25_gr = {\n\t.dtor = nv20_gr_dtor,\n\t.oneinit = nv20_gr_oneinit,\n\t.init = nv20_gr_init,\n\t.intr = nv20_gr_intr,\n\t.tile = nv20_gr_tile,\n\t.chan_new = nv25_gr_chan_new,\n\t.sclass = {\n\t\t{ -1, -1, 0x0012, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0019, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0030, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0039, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0043, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0044, &nv04_gr_object },  \n\t\t{ -1, -1, 0x004a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0062, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0072, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0089, &nv04_gr_object },  \n\t\t{ -1, -1, 0x008a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0096, &nv04_gr_object },  \n\t\t{ -1, -1, 0x009e, &nv04_gr_object },  \n\t\t{ -1, -1, 0x009f, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0597, &nv04_gr_object },  \n\t\t{}\n\t}\n};\n\nint\nnv25_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn nv20_gr_new_(&nv25_gr, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}