TimeQuest Timing Analyzer report for Pipeline
Mon Dec 11 17:03:59 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Propagation Delay
 17. Minimum Propagation Delay
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Multicorner Timing Analysis Summary
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Progagation Delay
 34. Minimum Progagation Delay
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Pipeline                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 116.99 MHz ; 116.99 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -7.548 ; -1673.923     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1372.858             ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                       ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.548 ; id_ex:reg_idex|idex_out_alusrc        ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 8.794      ;
; -7.460 ; id_ex:reg_idex|idex_out_immediate[0]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 8.706      ;
; -7.364 ; id_ex:reg_idex|idex_out_reg2[0]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 8.610      ;
; -7.334 ; id_ex:reg_idex|idex_out_reg2[4]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.203      ; 8.573      ;
; -7.313 ; id_ex:reg_idex|idex_out_immediate[3]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 8.559      ;
; -7.239 ; id_ex:reg_idex|idex_out_reg2[5]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 8.485      ;
; -7.133 ; id_ex:reg_idex|idex_out_reg2[1]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.308      ; 8.477      ;
; -7.078 ; id_ex:reg_idex|idex_out_immediate[1]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 8.324      ;
; -7.061 ; id_ex:reg_idex|idex_out_reg2[2]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 8.307      ;
; -7.049 ; id_ex:reg_idex|idex_out_immediate[7]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.308      ; 8.393      ;
; -7.036 ; id_ex:reg_idex|idex_out_immediate[4]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.203      ; 8.275      ;
; -7.029 ; id_ex:reg_idex|idex_out_immediate[2]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 8.275      ;
; -7.007 ; id_ex:reg_idex|idex_out_immediate[5]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.190      ; 8.233      ;
; -6.935 ; id_ex:reg_idex|idex_out_immediate[15] ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.203      ; 8.174      ;
; -6.890 ; id_ex:reg_idex|idex_out_reg1[1]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.190      ; 8.116      ;
; -6.874 ; id_ex:reg_idex|idex_out_reg1[4]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.190      ; 8.100      ;
; -6.861 ; id_ex:reg_idex|idex_out_reg2[3]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 8.107      ;
; -6.828 ; id_ex:reg_idex|idex_out_reg2[7]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.308      ; 8.172      ;
; -6.800 ; id_ex:reg_idex|idex_out_immediate[6]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 8.023      ;
; -6.759 ; id_ex:reg_idex|idex_out_reg2[24]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.271      ; 8.066      ;
; -6.735 ; id_ex:reg_idex|idex_out_reg2[8]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.958      ;
; -6.698 ; id_ex:reg_idex|idex_out_reg2[15]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.202      ; 7.936      ;
; -6.660 ; id_ex:reg_idex|idex_out_reg2[11]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.314      ; 8.010      ;
; -6.655 ; id_ex:reg_idex|idex_out_reg2[6]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.878      ;
; -6.622 ; id_ex:reg_idex|idex_out_alu_op[1]     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; -0.037     ; 7.621      ;
; -6.601 ; id_ex:reg_idex|idex_out_reg2[9]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.299      ; 7.936      ;
; -6.589 ; id_ex:reg_idex|idex_out_reg2[19]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.380      ; 8.005      ;
; -6.533 ; id_ex:reg_idex|idex_out_alusrc        ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.224      ; 7.793      ;
; -6.529 ; id_ex:reg_idex|idex_out_reg1[0]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.752      ;
; -6.525 ; id_ex:reg_idex|idex_out_reg2[12]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.748      ;
; -6.516 ; id_ex:reg_idex|idex_out_immediate[11] ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.314      ; 7.866      ;
; -6.486 ; id_ex:reg_idex|idex_out_alu_op[2]     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; -0.037     ; 7.485      ;
; -6.462 ; id_ex:reg_idex|idex_out_immediate[3]  ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.247      ; 7.745      ;
; -6.452 ; id_ex:reg_idex|idex_out_reg2[13]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.231      ; 7.719      ;
; -6.448 ; id_ex:reg_idex|idex_out_reg2[10]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.671      ;
; -6.433 ; id_ex:reg_idex|idex_out_alusrc        ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.247      ; 7.716      ;
; -6.423 ; id_ex:reg_idex|idex_out_immediate[13] ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.231      ; 7.690      ;
; -6.421 ; id_ex:reg_idex|idex_out_reg1[15]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.190      ; 7.647      ;
; -6.419 ; id_ex:reg_idex|idex_out_immediate[14] ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.231      ; 7.686      ;
; -6.417 ; id_ex:reg_idex|idex_out_reg1[5]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.640      ;
; -6.415 ; id_ex:reg_idex|idex_out_reg1[11]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.314      ; 7.765      ;
; -6.413 ; id_ex:reg_idex|idex_out_immediate[9]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.299      ; 7.748      ;
; -6.402 ; id_ex:reg_idex|idex_out_reg1[2]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.190      ; 7.628      ;
; -6.367 ; id_ex:reg_idex|idex_out_reg2[2]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.247      ; 7.650      ;
; -6.358 ; id_ex:reg_idex|idex_out_alu_op[0]     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; -0.037     ; 7.357      ;
; -6.349 ; id_ex:reg_idex|idex_out_reg2[0]       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.224      ; 7.609      ;
; -6.323 ; id_ex:reg_idex|idex_out_reg1[20]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.371      ; 7.730      ;
; -6.320 ; id_ex:reg_idex|idex_out_immediate[8]  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.543      ;
; -6.319 ; id_ex:reg_idex|idex_out_reg2[4]       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.217      ; 7.572      ;
; -6.293 ; id_ex:reg_idex|idex_out_reg2[14]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.224      ; 7.553      ;
; -6.286 ; id_ex:reg_idex|idex_out_reg1[6]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.509      ;
; -6.285 ; id_ex:reg_idex|idex_out_reg2[0]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.247      ; 7.568      ;
; -6.281 ; id_ex:reg_idex|idex_out_reg2[1]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.345      ; 7.662      ;
; -6.279 ; id_ex:reg_idex|idex_out_reg1[3]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.210      ; 7.525      ;
; -6.274 ; id_ex:reg_idex|idex_out_reg2[29]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.233      ; 7.543      ;
; -6.240 ; id_ex:reg_idex|idex_out_immediate[3]  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.224      ; 7.500      ;
; -6.226 ; id_ex:reg_idex|idex_out_immediate[1]  ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.247      ; 7.509      ;
; -6.224 ; id_ex:reg_idex|idex_out_reg2[5]       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.224      ; 7.484      ;
; -6.219 ; id_ex:reg_idex|idex_out_reg2[4]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.240      ; 7.495      ;
; -6.196 ; id_ex:reg_idex|idex_out_reg1[1]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.227      ; 7.459      ;
; -6.180 ; id_ex:reg_idex|idex_out_reg1[4]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.227      ; 7.443      ;
; -6.176 ; id_ex:reg_idex|idex_out_reg1[18]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.203      ; 7.415      ;
; -6.167 ; id_ex:reg_idex|idex_out_reg2[3]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.247      ; 7.450      ;
; -6.145 ; id_ex:reg_idex|idex_out_reg2[2]       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.224      ; 7.405      ;
; -6.137 ; id_ex:reg_idex|idex_out_reg1[14]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.278      ; 7.451      ;
; -6.128 ; id_ex:reg_idex|idex_out_immediate[2]  ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.247      ; 7.411      ;
; -6.118 ; id_ex:reg_idex|idex_out_reg2[1]       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.322      ; 7.476      ;
; -6.114 ; id_ex:reg_idex|idex_out_immediate[12] ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.337      ;
; -6.107 ; id_ex:reg_idex|idex_out_reg1[17]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.183      ; 7.326      ;
; -6.106 ; id_ex:reg_idex|idex_out_immediate[6]  ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.224      ; 7.366      ;
; -6.097 ; id_ex:reg_idex|idex_out_immediate[0]  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.224      ; 7.357      ;
; -6.094 ; id_ex:reg_idex|idex_out_reg1[7]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.308      ; 7.438      ;
; -6.079 ; id_ex:reg_idex|idex_out_reg2[5]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.247      ; 7.362      ;
; -6.065 ; id_ex:reg_idex|idex_out_reg2[24]      ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.308      ; 7.409      ;
; -6.063 ; id_ex:reg_idex|idex_out_immediate[1]  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.224      ; 7.323      ;
; -6.036 ; id_ex:reg_idex|idex_out_immediate[10] ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.259      ;
; -6.034 ; id_ex:reg_idex|idex_out_immediate[7]  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.322      ; 7.392      ;
; -6.033 ; id_ex:reg_idex|idex_out_immediate[0]  ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.247      ; 7.316      ;
; -6.021 ; id_ex:reg_idex|idex_out_immediate[4]  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.217      ; 7.274      ;
; -6.019 ; id_ex:reg_idex|idex_out_immediate[15] ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.217      ; 7.272      ;
; -5.993 ; id_ex:reg_idex|idex_out_alusrc        ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; -0.083     ; 6.946      ;
; -5.992 ; id_ex:reg_idex|idex_out_immediate[5]  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.204      ; 7.232      ;
; -5.974 ; id_ex:reg_idex|idex_out_reg1[1]       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.204      ; 7.214      ;
; -5.961 ; id_ex:reg_idex|idex_out_reg2[6]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.224      ; 7.221      ;
; -5.958 ; id_ex:reg_idex|idex_out_reg1[4]       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.204      ; 7.198      ;
; -5.953 ; id_ex:reg_idex|idex_out_reg2[16]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.203      ; 7.192      ;
; -5.951 ; id_ex:reg_idex|idex_out_reg1[13]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.231      ; 7.218      ;
; -5.945 ; id_ex:reg_idex|idex_out_reg2[3]       ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.224      ; 7.205      ;
; -5.944 ; id_ex:reg_idex|idex_out_reg2[21]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; -0.095     ; 6.885      ;
; -5.929 ; id_ex:reg_idex|idex_out_immediate[7]  ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.345      ; 7.310      ;
; -5.923 ; id_ex:reg_idex|idex_out_reg2[26]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.203      ; 7.162      ;
; -5.921 ; id_ex:reg_idex|idex_out_immediate[4]  ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.240      ; 7.197      ;
; -5.916 ; id_ex:reg_idex|idex_out_reg2[23]      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.380      ; 7.332      ;
; -5.906 ; id_ex:reg_idex|idex_out_immediate[2]  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.224      ; 7.166      ;
; -5.901 ; id_ex:reg_idex|idex_out_reg1[9]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.308      ; 7.245      ;
; -5.899 ; id_ex:reg_idex|idex_out_reg1[8]       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.187      ; 7.122      ;
; -5.899 ; id_ex:reg_idex|idex_out_immediate[15] ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.240      ; 7.175      ;
; -5.884 ; id_ex:reg_idex|idex_out_immediate[6]  ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.201      ; 7.121      ;
; -5.852 ; id_ex:reg_idex|idex_out_reg2[8]       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.224      ; 7.112      ;
; -5.847 ; id_ex:reg_idex|idex_out_immediate[5]  ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.227      ; 7.110      ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; ex_mem:reg_exmem|exmem_out_pc4[7]         ; mem_wb:reg_memwb|memwb_out_pc4[7]                                                                           ; clock        ; clock       ; 0.000        ; 0.313      ; 0.970      ;
; 0.515 ; ex_mem:reg_exmem|exmem_out_pc4[24]        ; mem_wb:reg_memwb|memwb_out_pc4[24]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; if_id:reg_ifid|out_pc4[2]                 ; id_ex:reg_idex|idex_out_pc4[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; ex_mem:reg_exmem|exmem_out_pc4[6]         ; mem_wb:reg_memwb|memwb_out_pc4[6]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; ex_mem:reg_exmem|exmem_out_pc4[10]        ; mem_wb:reg_memwb|memwb_out_pc4[10]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; id_ex:reg_idex|idex_out_rd[3]             ; ex_mem:reg_exmem|exmem_writereg_out[3]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; id_ex:reg_idex|idex_out_rt[2]             ; ex_mem:reg_exmem|exmem_writereg_out[2]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; id_ex:reg_idex|idex_out_rt[0]             ; ex_mem:reg_exmem|exmem_writereg_out[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; ex_mem:reg_exmem|exmem_out_pc4[27]        ; mem_wb:reg_memwb|memwb_out_pc4[27]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; if_id:reg_ifid|out_pc4[0]                 ; id_ex:reg_idex|idex_out_pc4[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; ex_mem:reg_exmem|exmem_out_pc4[19]        ; mem_wb:reg_memwb|memwb_out_pc4[19]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; if_id:reg_ifid|out_pc4[22]                ; id_ex:reg_idex|idex_out_pc4[22]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; ex_mem:reg_exmem|exmem_out_pc4[30]        ; mem_wb:reg_memwb|memwb_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; ex_mem:reg_exmem|exmem_out_pc4[13]        ; mem_wb:reg_memwb|memwb_out_pc4[13]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; ex_mem:reg_exmem|exmem_out_pc4[23]        ; mem_wb:reg_memwb|memwb_out_pc4[23]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; id_ex:reg_idex|idex_out_rt[4]             ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; if_id:reg_ifid|out_pc4[16]                ; id_ex:reg_idex|idex_out_pc4[16]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; ex_mem:reg_exmem|exmem_out_pc4[14]        ; mem_wb:reg_memwb|memwb_out_pc4[14]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; if_id:reg_ifid|out_pc4[17]                ; id_ex:reg_idex|idex_out_pc4[17]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; ex_mem:reg_exmem|exmem_out_pc4[18]        ; mem_wb:reg_memwb|memwb_out_pc4[18]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; id_ex:reg_idex|idex_out_pc4[10]           ; ex_mem:reg_exmem|exmem_out_pc4[10]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; ex_mem:reg_exmem|exmem_out_pc4[16]        ; mem_wb:reg_memwb|memwb_out_pc4[16]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; id_ex:reg_idex|idex_out_pc4[28]           ; ex_mem:reg_exmem|exmem_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; bregmips:breg_id|regs_rtl_1_bypass[73]    ; id_ex:reg_idex|idex_out_reg1[31]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; bregmips:breg_id|regs_rtl_1_bypass[73]    ; id_ex:reg_idex|idex_out_reg2[31]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; ex_mem:reg_exmem|exmem_out_pc4[11]        ; mem_wb:reg_memwb|memwb_out_pc4[11]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; ex_mem:reg_exmem|exmem_out_pc4[20]        ; mem_wb:reg_memwb|memwb_out_pc4[20]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; ex_mem:reg_exmem|exmem_out_pc4[9]         ; mem_wb:reg_memwb|memwb_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; ex_mem:reg_exmem|exmem_aluresult_out[5]   ; mem_wb:reg_memwb|memwb_out_result_alu[5]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; id_ex:reg_idex|idex_out_pc4[12]           ; ex_mem:reg_exmem|exmem_out_pc4[12]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; id_ex:reg_idex|idex_out_pc4[16]           ; ex_mem:reg_exmem|exmem_out_pc4[16]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; id_ex:reg_idex|idex_out_pc4[26]           ; ex_mem:reg_exmem|exmem_out_pc4[26]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; id_ex:reg_idex|idex_out_pc4[9]            ; ex_mem:reg_exmem|exmem_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; id_ex:reg_idex|idex_out_pc4[30]           ; ex_mem:reg_exmem|exmem_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; if_id:reg_ifid|out_instruction[8]         ; pc:pc_reg|out_pc[10]                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; if_id:reg_ifid|out_instruction[13]        ; id_ex:reg_idex|idex_out_immediate[13]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; id_ex:reg_idex|idex_out_pc4[18]           ; ex_mem:reg_exmem|exmem_out_pc4[18]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; id_ex:reg_idex|idex_out_pc4[15]           ; ex_mem:reg_exmem|exmem_out_pc4[15]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; id_ex:reg_idex|idex_out_pc4[13]           ; ex_mem:reg_exmem|exmem_out_pc4[13]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; ex_mem:reg_exmem|exmem_out_pc4[29]        ; mem_wb:reg_memwb|memwb_out_pc4[29]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; id_ex:reg_idex|idex_out_reg2[7]           ; ex_mem:reg_exmem|exmem_reg2_out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; id_ex:reg_idex|idex_out_pc4[5]            ; ex_mem:reg_exmem|exmem_out_pc4[5]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; id_ex:reg_idex|idex_out_pc4[11]           ; ex_mem:reg_exmem|exmem_out_pc4[11]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.538 ; id_ex:reg_idex|idex_out_pc4[8]            ; ex_mem:reg_exmem|exmem_out_pc4[8]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.804      ;
; 0.553 ; pc:pc_reg|out_pc[31]                      ; if_id:reg_ifid|out_pc4[31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.452      ; 1.271      ;
; 0.557 ; if_id:reg_ifid|out_instruction[27]        ; id_ex:reg_idex|idex_bne_out                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.823      ;
; 0.557 ; if_id:reg_ifid|out_instruction[27]        ; id_ex:reg_idex|idex_beq_out                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.823      ;
; 0.586 ; ex_mem:reg_exmem|exmem_writereg_out[0]    ; mem_wb:reg_memwb|memwb_out_writereg[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.076      ; 0.928      ;
; 0.609 ; id_ex:reg_idex|idex_out_reg2[31]          ; ex_mem:reg_exmem|exmem_reg2_out[31]                                                                         ; clock        ; clock       ; 0.000        ; 0.107      ; 0.982      ;
; 0.626 ; id_ex:reg_idex|idex_out_pc4[31]           ; ex_mem:reg_exmem|exmem_out_pc4[31]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.892      ;
; 0.630 ; ex_mem:reg_exmem|exmem_writereg_out[2]    ; mem_wb:reg_memwb|memwb_out_writereg[2]                                                                      ; clock        ; clock       ; 0.000        ; 0.076      ; 0.972      ;
; 0.652 ; mem_wb:reg_memwb|memwb_out_memdata[22]    ; bregmips:breg_id|regs_rtl_1_bypass[55]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.656 ; id_ex:reg_idex|idex_out_pc4[0]            ; ex_mem:reg_exmem|exmem_adderesult_out[0]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; ex_mem:reg_exmem|exmem_out_pc4[28]        ; mem_wb:reg_memwb|memwb_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; ex_mem:reg_exmem|exmem_aluresult_out[12]  ; mem_wb:reg_memwb|memwb_out_result_alu[12]                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.661 ; id_ex:reg_idex|idex_out_pc4[1]            ; ex_mem:reg_exmem|exmem_adderesult_out[1]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; ex_mem:reg_exmem|exmem_out_pc4[22]        ; mem_wb:reg_memwb|memwb_out_pc4[22]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; ex_mem:reg_exmem|exmem_out_pc4[5]         ; mem_wb:reg_memwb|memwb_out_pc4[5]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; if_id:reg_ifid|out_pc4[1]                 ; id_ex:reg_idex|idex_out_pc4[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; id_ex:reg_idex|idex_out_pc4[20]           ; ex_mem:reg_exmem|exmem_out_pc4[20]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; mem_wb:reg_memwb|memwb_out_memdata[26]    ; bregmips:breg_id|regs_rtl_1_bypass[63]                                                                      ; clock        ; clock       ; 0.000        ; 0.318      ; 1.249      ;
; 0.667 ; bregmips:breg_id|regs_rtl_1_bypass[4]     ; id_ex:reg_idex|idex_out_rt[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; id_ex:reg_idex|idex_out_pc4[6]            ; ex_mem:reg_exmem|exmem_out_pc4[6]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; id_ex:reg_idex|idex_out_pc4[21]           ; ex_mem:reg_exmem|exmem_out_pc4[21]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; id_ex:reg_idex|idex_out_pc4[25]           ; ex_mem:reg_exmem|exmem_out_pc4[25]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.670 ; ex_mem:reg_exmem|exmem_out_pc4[17]        ; mem_wb:reg_memwb|memwb_out_pc4[17]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; id_ex:reg_idex|idex_out_pc4[24]           ; ex_mem:reg_exmem|exmem_out_pc4[24]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.672 ; mem_wb:reg_memwb|memwb_out_writereg[4]    ; bregmips:breg_id|regs_rtl_0_bypass[9]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.938      ;
; 0.672 ; bregmips:breg_id|regs_rtl_1_bypass[71]    ; id_ex:reg_idex|idex_out_reg2[30]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.938      ;
; 0.675 ; id_ex:reg_idex|idex_out_reg2[11]          ; ex_mem:reg_exmem|exmem_reg2_out[11]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; id_ex:reg_idex|idex_out_reg2[1]           ; ex_mem:reg_exmem|exmem_reg2_out[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.941      ;
; 0.676 ; ex_mem:reg_exmem|exmem_reg2_out[6]        ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.276      ; 1.186      ;
; 0.677 ; id_ex:reg_idex|idex_out_reg2[20]          ; ex_mem:reg_exmem|exmem_reg2_out[20]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.943      ;
; 0.677 ; id_ex:reg_idex|idex_out_reg2[9]           ; ex_mem:reg_exmem|exmem_reg2_out[9]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.943      ;
; 0.677 ; mem_wb:reg_memwb|memwb_out_memtoreg[1]    ; bregmips:breg_id|regs_rtl_1_bypass[63]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.943      ;
; 0.690 ; pc:pc_reg|out_pc[2]                       ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.306      ; 1.230      ;
; 0.692 ; ex_mem:reg_exmem|exmem_reg2_out[27]       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg9 ; clock        ; clock       ; 0.000        ; 0.275      ; 1.201      ;
; 0.701 ; id_ex:reg_idex|idex_out_reg2[6]           ; ex_mem:reg_exmem|exmem_reg2_out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.016      ; 0.983      ;
; 0.703 ; id_ex:reg_idex|idex_beq_out               ; ex_mem:reg_exmem|exmem_beq_out                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.969      ;
; 0.707 ; if_id:reg_ifid|out_instruction[4]         ; id_ex:reg_idex|idex_out_regdest[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.973      ;
; 0.708 ; if_id:reg_ifid|out_instruction[30]        ; id_ex:reg_idex|idex_mem_write_out                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.974      ;
; 0.710 ; id_ex:reg_idex|idex_out_pc4[23]           ; ex_mem:reg_exmem|exmem_out_pc4[23]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.976      ;
; 0.713 ; if_id:reg_ifid|out_pc4[4]                 ; id_ex:reg_idex|idex_out_pc4[4]                                                                              ; clock        ; clock       ; 0.000        ; -0.002     ; 0.977      ;
; 0.729 ; bregmips:breg_id|regs_rtl_1_bypass[2]     ; id_ex:reg_idex|idex_out_rt[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.290      ; 1.285      ;
; 0.741 ; ex_mem:reg_exmem|exmem_memtoreg_out[1]    ; mem_wb:reg_memwb|memwb_out_memtoreg[1]                                                                      ; clock        ; clock       ; 0.000        ; 0.076      ; 1.083      ;
; 0.762 ; ex_mem:reg_exmem|exmem_writereg_out[1]    ; mem_wb:reg_memwb|memwb_out_writereg[1]                                                                      ; clock        ; clock       ; 0.000        ; 0.076      ; 1.104      ;
; 0.768 ; id_ex:reg_idex|idex_out_reg2[30]          ; ex_mem:reg_exmem|exmem_reg2_out[30]                                                                         ; clock        ; clock       ; 0.000        ; 0.087      ; 1.121      ;
; 0.774 ; ex_mem:reg_exmem|exmem_writereg_out[3]    ; mem_wb:reg_memwb|memwb_out_writereg[3]                                                                      ; clock        ; clock       ; 0.000        ; 0.076      ; 1.116      ;
; 0.779 ; id_ex:reg_idex|idex_out_reg2[18]          ; ex_mem:reg_exmem|exmem_reg2_out[18]                                                                         ; clock        ; clock       ; 0.000        ; 0.194      ; 1.239      ;
; 0.782 ; id_ex:reg_idex|idex_out_rd[1]             ; ex_mem:reg_exmem|exmem_writereg_out[1]                                                                      ; clock        ; clock       ; 0.000        ; -0.076     ; 0.972      ;
; 0.782 ; mem_wb:reg_memwb|memwb_out_result_alu[22] ; bregmips:breg_id|regs_rtl_1_bypass[55]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.048      ;
; 0.783 ; mem_wb:reg_memwb|memwb_out_result_alu[23] ; bregmips:breg_id|regs_rtl_1_bypass[57]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.784 ; mem_wb:reg_memwb|memwb_out_memdata[23]    ; bregmips:breg_id|regs_rtl_1_bypass[57]                                                                      ; clock        ; clock       ; 0.000        ; 0.279      ; 1.329      ;
; 0.785 ; id_ex:reg_idex|idex_mem_write_out         ; ex_mem:reg_exmem|exmem_memwrite_out                                                                         ; clock        ; clock       ; 0.000        ; -0.078     ; 0.973      ;
; 0.789 ; mem_wb:reg_memwb|memwb_out_memdata[13]    ; bregmips:breg_id|regs_rtl_1_bypass[37]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.789 ; mem_wb:reg_memwb|memwb_out_result_alu[27] ; bregmips:breg_id|regs_rtl_1_bypass[65]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.794 ; bregmips:breg_id|regs_rtl_1_bypass[51]    ; id_ex:reg_idex|idex_out_reg1[20]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.060      ;
; 0.794 ; bregmips:breg_id|regs_rtl_1_bypass[59]    ; id_ex:reg_idex|idex_out_reg1[24]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.060      ;
; 0.797 ; mem_wb:reg_memwb|memwb_out_memdata[31]    ; bregmips:breg_id|regs_rtl_1_bypass[73]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; pc:pc_reg|out_pc[25]                      ; if_id:reg_ifid|out_pc4[25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.064      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 18.832 ; 18.832 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 18.832 ; 18.832 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 18.799 ; 18.799 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 18.810 ; 18.810 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 18.584 ; 18.584 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 18.576 ; 18.576 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 18.563 ; 18.563 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 18.570 ; 18.570 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 17.444 ; 17.444 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 17.413 ; 17.413 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 17.444 ; 17.444 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 17.259 ; 17.259 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 17.267 ; 17.267 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 17.278 ; 17.278 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 17.210 ; 17.210 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 17.256 ; 17.256 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 16.033 ; 16.033 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 16.015 ; 16.015 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 15.686 ; 15.686 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 16.033 ; 16.033 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 15.995 ; 15.995 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 15.991 ; 15.991 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 15.994 ; 15.994 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 15.936 ; 15.936 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 16.845 ; 16.845 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 16.845 ; 16.845 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 16.589 ; 16.589 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 16.631 ; 16.631 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 16.588 ; 16.588 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 16.632 ; 16.632 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 16.838 ; 16.838 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 16.832 ; 16.832 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 19.371 ; 19.371 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 17.966 ; 17.966 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 19.371 ; 19.371 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 17.251 ; 17.251 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 17.223 ; 17.223 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 17.457 ; 17.457 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 18.630 ; 18.630 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 18.210 ; 18.210 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 19.182 ; 19.182 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 18.595 ; 18.595 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 17.670 ; 17.670 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 18.530 ; 18.530 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 19.182 ; 19.182 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 17.485 ; 17.485 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 17.413 ; 17.413 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 17.484 ; 17.484 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 18.551 ; 18.551 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 17.459 ; 17.459 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 17.248 ; 17.248 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 18.371 ; 18.371 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 16.658 ; 16.658 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 18.551 ; 18.551 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 17.021 ; 17.021 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 17.033 ; 17.033 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 19.383 ; 19.383 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 17.950 ; 17.950 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 18.638 ; 18.638 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 18.640 ; 18.640 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 19.233 ; 19.233 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 19.383 ; 19.383 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 17.936 ; 17.936 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 18.627 ; 18.627 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 11.770 ; 11.770 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 12.038 ; 12.038 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 12.001 ; 12.001 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 12.012 ; 12.012 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 11.785 ; 11.785 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 11.785 ; 11.785 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 11.775 ; 11.775 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 11.770 ; 11.770 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 10.189 ; 10.189 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 10.344 ; 10.344 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 10.406 ; 10.406 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 10.221 ; 10.221 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 10.225 ; 10.225 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 10.209 ; 10.209 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 10.189 ; 10.189 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 10.219 ; 10.219 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 10.056 ; 10.056 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 10.385 ; 10.385 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 10.056 ; 10.056 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 10.398 ; 10.398 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 10.335 ; 10.335 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 10.353 ; 10.353 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 10.365 ; 10.365 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 10.307 ; 10.307 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 10.420 ; 10.420 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 10.650 ; 10.650 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 10.426 ; 10.426 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 10.467 ; 10.467 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 10.420 ; 10.420 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 10.436 ; 10.436 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 10.670 ; 10.670 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 10.673 ; 10.673 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 11.068 ; 11.068 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 11.811 ; 11.811 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 13.216 ; 13.216 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 11.096 ; 11.096 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 11.068 ; 11.068 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 11.302 ; 11.302 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 12.475 ; 12.475 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 12.055 ; 12.055 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 11.046 ; 11.046 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 12.222 ; 12.222 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 11.313 ; 11.313 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 12.158 ; 12.158 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 12.832 ; 12.832 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 11.126 ; 11.126 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 11.046 ; 11.046 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 11.122 ; 11.122 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 10.087 ; 10.087 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 10.901 ; 10.901 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 10.695 ; 10.695 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 11.800 ; 11.800 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 10.087 ; 10.087 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 11.997 ; 11.997 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 10.471 ; 10.471 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 10.465 ; 10.465 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 10.304 ; 10.304 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 10.313 ; 10.313 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 11.001 ; 11.001 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 11.003 ; 11.003 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 11.623 ; 11.623 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 11.752 ; 11.752 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 10.304 ; 10.304 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 10.991 ; 10.991 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Propagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 11.452 ; 11.452 ; 11.452 ; 11.452 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 11.419 ; 11.419 ; 11.419 ; 11.419 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 11.430 ; 11.430 ; 11.430 ; 11.430 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 11.204 ; 11.204 ; 11.204 ; 11.204 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 11.196 ; 11.196 ; 11.196 ; 11.196 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 11.183 ; 11.183 ; 11.183 ; 11.183 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 11.190 ; 11.190 ; 11.190 ; 11.190 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 10.297 ; 10.297 ; 10.297 ; 10.297 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 10.329 ; 10.329 ; 10.329 ; 10.329 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 10.146 ; 10.146 ; 10.146 ; 10.146 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 10.157 ; 10.157 ; 10.157 ; 10.157 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 10.163 ; 10.163 ; 10.163 ; 10.163 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 10.118 ; 10.118 ; 10.118 ; 10.118 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 10.137 ; 10.137 ; 10.137 ; 10.137 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 10.127 ; 10.127 ; 10.127 ; 10.127 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 9.798  ; 9.798  ; 9.798  ; 9.798  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 10.145 ; 10.145 ; 10.145 ; 10.145 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 10.107 ; 10.107 ; 10.107 ; 10.107 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 10.103 ; 10.103 ; 10.103 ; 10.103 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 10.106 ; 10.106 ; 10.106 ; 10.106 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 10.048 ; 10.048 ; 10.048 ; 10.048 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 10.023 ; 10.023 ; 10.023 ; 10.023 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 9.766  ; 9.766  ; 9.766  ; 9.766  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 9.803  ; 9.803  ; 9.803  ; 9.803  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 9.761  ; 9.761  ; 9.761  ; 9.761  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 9.797  ; 9.797  ; 9.797  ; 9.797  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 9.980  ; 9.980  ; 9.980  ; 9.980  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 10.017 ; 10.017 ; 10.017 ; 10.017 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 11.668 ; 11.668 ; 11.668 ; 11.668 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 13.072 ; 13.072 ; 13.072 ; 13.072 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 10.954 ; 10.954 ; 10.954 ; 10.954 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 10.930 ; 10.930 ; 10.930 ; 10.930 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 11.174 ; 11.174 ; 11.174 ; 11.174 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 11.932 ; 11.932 ; 11.932 ; 11.932 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 10.883 ; 10.883 ; 10.883 ; 10.883 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 9.974  ; 9.974  ; 9.974  ; 9.974  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 10.787 ; 10.787 ; 10.787 ; 10.787 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 11.488 ; 11.488 ; 11.488 ; 11.488 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 9.787  ; 9.787  ; 9.787  ; 9.787  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 9.707  ; 9.707  ; 9.707  ; 9.707  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 9.782  ; 9.782  ; 9.782  ; 9.782  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 9.969  ; 9.969  ; 9.969  ; 9.969  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 9.758  ; 9.758  ; 9.758  ; 9.758  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 10.881 ; 10.881 ; 10.881 ; 10.881 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 11.061 ; 11.061 ; 11.061 ; 11.061 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 9.531  ; 9.531  ; 9.531  ; 9.531  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 9.543  ; 9.543  ; 9.543  ; 9.543  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 9.506  ; 9.506  ; 9.506  ; 9.506  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 10.193 ; 10.193 ; 10.193 ; 10.193 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 10.195 ; 10.195 ; 10.195 ; 10.195 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 10.815 ; 10.815 ; 10.815 ; 10.815 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 10.944 ; 10.944 ; 10.944 ; 10.944 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 9.488  ; 9.488  ; 9.488  ; 9.488  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 10.183 ; 10.183 ; 10.183 ; 10.183 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 11.259 ; 11.259 ; 11.259 ; 11.259 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 11.221 ; 11.221 ; 11.221 ; 11.221 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 11.005 ; 11.005 ; 11.005 ; 11.005 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 11.005 ; 11.005 ; 11.005 ; 11.005 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 10.995 ; 10.995 ; 10.995 ; 10.995 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 10.991 ; 10.991 ; 10.991 ; 10.991 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 10.113 ; 10.113 ; 10.113 ; 10.113 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 10.144 ; 10.144 ; 10.144 ; 10.144 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 9.959  ; 9.959  ; 9.959  ; 9.959  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 9.967  ; 9.967  ; 9.967  ; 9.967  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 9.978  ; 9.978  ; 9.978  ; 9.978  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 9.910  ; 9.910  ; 9.910  ; 9.910  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 9.956  ; 9.956  ; 9.956  ; 9.956  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 10.406 ; 10.406 ; 10.406 ; 10.406 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 10.077 ; 10.077 ; 10.077 ; 10.077 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 10.424 ; 10.424 ; 10.424 ; 10.424 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 10.386 ; 10.386 ; 10.386 ; 10.386 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 10.382 ; 10.382 ; 10.382 ; 10.382 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 10.385 ; 10.385 ; 10.385 ; 10.385 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 10.327 ; 10.327 ; 10.327 ; 10.327 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 9.918  ; 9.918  ; 9.918  ; 9.918  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 9.694  ; 9.694  ; 9.694  ; 9.694  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 9.735  ; 9.735  ; 9.735  ; 9.735  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 9.688  ; 9.688  ; 9.688  ; 9.688  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 9.704  ; 9.704  ; 9.704  ; 9.704  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 9.938  ; 9.938  ; 9.938  ; 9.938  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 9.941  ; 9.941  ; 9.941  ; 9.941  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 11.148 ; 11.148 ; 11.148 ; 11.148 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 12.553 ; 12.553 ; 12.553 ; 12.553 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 10.433 ; 10.433 ; 10.433 ; 10.433 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 10.405 ; 10.405 ; 10.405 ; 10.405 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 10.639 ; 10.639 ; 10.639 ; 10.639 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 11.812 ; 11.812 ; 11.812 ; 11.812 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 11.392 ; 11.392 ; 11.392 ; 11.392 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 11.258 ; 11.258 ; 11.258 ; 11.258 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 10.349 ; 10.349 ; 10.349 ; 10.349 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 11.162 ; 11.162 ; 11.162 ; 11.162 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 11.863 ; 11.863 ; 11.863 ; 11.863 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 10.162 ; 10.162 ; 10.162 ; 10.162 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 10.082 ; 10.082 ; 10.082 ; 10.082 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 10.157 ; 10.157 ; 10.157 ; 10.157 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 10.118 ; 10.118 ; 10.118 ; 10.118 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 9.946  ; 9.946  ; 9.946  ; 9.946  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 11.049 ; 11.049 ; 11.049 ; 11.049 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 9.334  ; 9.334  ; 9.334  ; 9.334  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 9.722  ; 9.722  ; 9.722  ; 9.722  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 9.714  ; 9.714  ; 9.714  ; 9.714  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 9.532  ; 9.532  ; 9.532  ; 9.532  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 10.219 ; 10.219 ; 10.219 ; 10.219 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 10.221 ; 10.221 ; 10.221 ; 10.221 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 10.841 ; 10.841 ; 10.841 ; 10.841 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 10.970 ; 10.970 ; 10.970 ; 10.970 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 9.514  ; 9.514  ; 9.514  ; 9.514  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 10.209 ; 10.209 ; 10.209 ; 10.209 ;
+-------------------+----------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                    ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 9.430  ; 9.430  ; 9.430  ; 9.430  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 9.393  ; 9.393  ; 9.393  ; 9.393  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 9.404  ; 9.404  ; 9.404  ; 9.404  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 9.177  ; 9.177  ; 9.177  ; 9.177  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 9.177  ; 9.177  ; 9.177  ; 9.177  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 9.162  ; 9.162  ; 9.162  ; 9.162  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 8.776  ; 8.776  ; 8.776  ; 8.776  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 8.808  ; 8.808  ; 8.808  ; 8.808  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 8.629  ; 8.629  ; 8.629  ; 8.629  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 8.640  ; 8.640  ; 8.640  ; 8.640  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 8.646  ; 8.646  ; 8.646  ; 8.646  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 8.597  ; 8.597  ; 8.597  ; 8.597  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 8.620  ; 8.620  ; 8.620  ; 8.620  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 8.287  ; 8.287  ; 8.287  ; 8.287  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 7.956  ; 7.956  ; 7.956  ; 7.956  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 8.292  ; 8.292  ; 8.292  ; 8.292  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 8.254  ; 8.254  ; 8.254  ; 8.254  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 8.250  ; 8.250  ; 8.250  ; 8.250  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 8.265  ; 8.265  ; 8.265  ; 8.265  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 8.208  ; 8.208  ; 8.208  ; 8.208  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 8.939  ; 8.939  ; 8.939  ; 8.939  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 8.681  ; 8.681  ; 8.681  ; 8.681  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 8.722  ; 8.722  ; 8.722  ; 8.722  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 8.679  ; 8.679  ; 8.679  ; 8.679  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 8.720  ; 8.720  ; 8.720  ; 8.720  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 8.927  ; 8.927  ; 8.927  ; 8.927  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 8.935  ; 8.935  ; 8.935  ; 8.935  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 9.684  ; 9.684  ; 9.684  ; 9.684  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 11.092 ; 11.092 ; 11.092 ; 11.092 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 8.946  ; 8.946  ; 8.946  ; 8.946  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 8.946  ; 8.946  ; 8.946  ; 8.946  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 9.190  ; 9.190  ; 9.190  ; 9.190  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 10.363 ; 10.363 ; 10.363 ; 10.363 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 9.948  ; 9.948  ; 9.948  ; 9.948  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 9.582  ; 9.582  ; 9.582  ; 9.582  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 8.673  ; 8.673  ; 8.673  ; 8.673  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 9.518  ; 9.518  ; 9.518  ; 9.518  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 10.192 ; 10.192 ; 10.192 ; 10.192 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 8.486  ; 8.486  ; 8.486  ; 8.486  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 8.406  ; 8.406  ; 8.406  ; 8.406  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 8.482  ; 8.482  ; 8.482  ; 8.482  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 8.431  ; 8.431  ; 8.431  ; 8.431  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 8.224  ; 8.224  ; 8.224  ; 8.224  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 9.320  ; 9.320  ; 9.320  ; 9.320  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 7.633  ; 7.633  ; 7.633  ; 7.633  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 9.531  ; 9.531  ; 9.531  ; 9.531  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 8.004  ; 8.004  ; 8.004  ; 8.004  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 8.009  ; 8.009  ; 8.009  ; 8.009  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 8.164  ; 8.164  ; 8.164  ; 8.164  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 8.851  ; 8.851  ; 8.851  ; 8.851  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 8.853  ; 8.853  ; 8.853  ; 8.853  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 9.473  ; 9.473  ; 9.473  ; 9.473  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 9.602  ; 9.602  ; 9.602  ; 9.602  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 8.146  ; 8.146  ; 8.146  ; 8.146  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 8.841  ; 8.841  ; 8.841  ; 8.841  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 9.855  ; 9.855  ; 9.855  ; 9.855  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 9.825  ; 9.825  ; 9.825  ; 9.825  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 9.837  ; 9.837  ; 9.837  ; 9.837  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 9.581  ; 9.581  ; 9.581  ; 9.581  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 9.598  ; 9.598  ; 9.598  ; 9.598  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 9.591  ; 9.591  ; 9.591  ; 9.591  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 9.593  ; 9.593  ; 9.593  ; 9.593  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 7.858  ; 7.858  ; 7.858  ; 7.858  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 7.890  ; 7.890  ; 7.890  ; 7.890  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 7.711  ; 7.711  ; 7.711  ; 7.711  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 7.722  ; 7.722  ; 7.722  ; 7.722  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 7.728  ; 7.728  ; 7.728  ; 7.728  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 7.679  ; 7.679  ; 7.679  ; 7.679  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 7.702  ; 7.702  ; 7.702  ; 7.702  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 8.380  ; 8.380  ; 8.380  ; 8.380  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 8.051  ; 8.051  ; 8.051  ; 8.051  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 8.393  ; 8.393  ; 8.393  ; 8.393  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 8.330  ; 8.330  ; 8.330  ; 8.330  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 8.348  ; 8.348  ; 8.348  ; 8.348  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 8.360  ; 8.360  ; 8.360  ; 8.360  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 8.302  ; 8.302  ; 8.302  ; 8.302  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 7.838  ; 7.838  ; 7.838  ; 7.838  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 7.580  ; 7.580  ; 7.580  ; 7.580  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 7.621  ; 7.621  ; 7.621  ; 7.621  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 7.578  ; 7.578  ; 7.578  ; 7.578  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 7.619  ; 7.619  ; 7.619  ; 7.619  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 7.826  ; 7.826  ; 7.826  ; 7.826  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 7.834  ; 7.834  ; 7.834  ; 7.834  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 10.222 ; 10.222 ; 10.222 ; 10.222 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 11.630 ; 11.630 ; 11.630 ; 11.630 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 9.484  ; 9.484  ; 9.484  ; 9.484  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 9.484  ; 9.484  ; 9.484  ; 9.484  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 9.728  ; 9.728  ; 9.728  ; 9.728  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 10.901 ; 10.901 ; 10.901 ; 10.901 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 10.486 ; 10.486 ; 10.486 ; 10.486 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 9.713  ; 9.713  ; 9.713  ; 9.713  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 8.788  ; 8.788  ; 8.788  ; 8.788  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 9.648  ; 9.648  ; 9.648  ; 9.648  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 10.300 ; 10.300 ; 10.300 ; 10.300 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 8.603  ; 8.603  ; 8.603  ; 8.603  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 8.531  ; 8.531  ; 8.531  ; 8.531  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 8.602  ; 8.602  ; 8.602  ; 8.602  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 8.034  ; 8.034  ; 8.034  ; 8.034  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 7.828  ; 7.828  ; 7.828  ; 7.828  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 8.933  ; 8.933  ; 8.933  ; 8.933  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 7.220  ; 7.220  ; 7.220  ; 7.220  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 9.130  ; 9.130  ; 9.130  ; 9.130  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 7.604  ; 7.604  ; 7.604  ; 7.604  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 7.598  ; 7.598  ; 7.598  ; 7.598  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 7.960  ; 7.960  ; 7.960  ; 7.960  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 8.648  ; 8.648  ; 8.648  ; 8.648  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 8.650  ; 8.650  ; 8.650  ; 8.650  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 9.270  ; 9.270  ; 9.270  ; 9.270  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 9.399  ; 9.399  ; 9.399  ; 9.399  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 7.951  ; 7.951  ; 7.951  ; 7.951  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 8.638  ; 8.638  ; 8.638  ; 8.638  ;
+-------------------+----------------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.876 ; -655.316      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.175 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1372.858             ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.876 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.085      ; 3.993      ;
; -2.803 ; id_ex:reg_idex|idex_out_reg2[0]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.085      ; 3.920      ;
; -2.777 ; id_ex:reg_idex|idex_out_reg2[4]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.080      ; 3.889      ;
; -2.763 ; id_ex:reg_idex|idex_out_immediate[0]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.085      ; 3.880      ;
; -2.752 ; id_ex:reg_idex|idex_out_reg2[5]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.085      ; 3.869      ;
; -2.705 ; id_ex:reg_idex|idex_out_immediate[3]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.085      ; 3.822      ;
; -2.688 ; id_ex:reg_idex|idex_out_reg2[1]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.137      ; 3.857      ;
; -2.674 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[5]                      ; clock        ; clock       ; 1.000        ; -0.169     ; 3.537      ;
; -2.674 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[5]                      ; clock        ; clock       ; 1.000        ; -0.169     ; 3.537      ;
; -2.674 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[5]                      ; clock        ; clock       ; 1.000        ; -0.169     ; 3.537      ;
; -2.674 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[5]                      ; clock        ; clock       ; 1.000        ; -0.169     ; 3.537      ;
; -2.674 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[5]                      ; clock        ; clock       ; 1.000        ; -0.169     ; 3.537      ;
; -2.667 ; id_ex:reg_idex|idex_out_immediate[1]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.085      ; 3.784      ;
; -2.657 ; id_ex:reg_idex|idex_out_immediate[5]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.071      ; 3.760      ;
; -2.652 ; id_ex:reg_idex|idex_out_reg2[2]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.085      ; 3.769      ;
; -2.643 ; id_ex:reg_idex|idex_out_immediate[4]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.080      ; 3.755      ;
; -2.632 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[28]         ; clock        ; clock       ; 1.000        ; -0.129     ; 3.535      ;
; -2.632 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[28]         ; clock        ; clock       ; 1.000        ; -0.129     ; 3.535      ;
; -2.632 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[28]         ; clock        ; clock       ; 1.000        ; -0.129     ; 3.535      ;
; -2.632 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[28]         ; clock        ; clock       ; 1.000        ; -0.129     ; 3.535      ;
; -2.632 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[28]         ; clock        ; clock       ; 1.000        ; -0.129     ; 3.535      ;
; -2.627 ; id_ex:reg_idex|idex_out_immediate[7]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.137      ; 3.796      ;
; -2.606 ; id_ex:reg_idex|idex_out_reg1[4]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.071      ; 3.709      ;
; -2.602 ; id_ex:reg_idex|idex_out_reg1[1]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.071      ; 3.705      ;
; -2.587 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[19]                     ; clock        ; clock       ; 1.000        ; -0.194     ; 3.425      ;
; -2.587 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[19]                     ; clock        ; clock       ; 1.000        ; -0.194     ; 3.425      ;
; -2.587 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[19]                     ; clock        ; clock       ; 1.000        ; -0.194     ; 3.425      ;
; -2.587 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[19]                     ; clock        ; clock       ; 1.000        ; -0.194     ; 3.425      ;
; -2.587 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[19]                     ; clock        ; clock       ; 1.000        ; -0.194     ; 3.425      ;
; -2.574 ; id_ex:reg_idex|idex_out_immediate[2]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.085      ; 3.691      ;
; -2.559 ; id_ex:reg_idex|idex_out_reg2[3]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.085      ; 3.676      ;
; -2.557 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[12]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.448      ;
; -2.557 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[12]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.448      ;
; -2.557 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[12]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.448      ;
; -2.557 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[12]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.448      ;
; -2.557 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[12]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.448      ;
; -2.548 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[19]         ; clock        ; clock       ; 1.000        ; -0.194     ; 3.386      ;
; -2.548 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[19]         ; clock        ; clock       ; 1.000        ; -0.194     ; 3.386      ;
; -2.548 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[19]         ; clock        ; clock       ; 1.000        ; -0.194     ; 3.386      ;
; -2.548 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[19]         ; clock        ; clock       ; 1.000        ; -0.194     ; 3.386      ;
; -2.548 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[19]         ; clock        ; clock       ; 1.000        ; -0.194     ; 3.386      ;
; -2.544 ; id_ex:reg_idex|idex_out_immediate[6]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.069      ; 3.645      ;
; -2.533 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[25]                     ; clock        ; clock       ; 1.000        ; 0.028      ; 3.593      ;
; -2.533 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[25]                     ; clock        ; clock       ; 1.000        ; 0.028      ; 3.593      ;
; -2.533 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[25]                     ; clock        ; clock       ; 1.000        ; 0.028      ; 3.593      ;
; -2.533 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[25]                     ; clock        ; clock       ; 1.000        ; 0.028      ; 3.593      ;
; -2.533 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[25]                     ; clock        ; clock       ; 1.000        ; 0.028      ; 3.593      ;
; -2.529 ; id_ex:reg_idex|idex_out_reg2[7]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.137      ; 3.698      ;
; -2.503 ; id_ex:reg_idex|idex_out_immediate[15]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.080      ; 3.615      ;
; -2.485 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[21]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.344      ;
; -2.485 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[21]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.344      ;
; -2.485 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[21]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.344      ;
; -2.485 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[21]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.344      ;
; -2.485 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[21]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.344      ;
; -2.478 ; id_ex:reg_idex|idex_out_reg2[8]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.069      ; 3.579      ;
; -2.473 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[18]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.332      ;
; -2.473 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[18]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.332      ;
; -2.473 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[18]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.332      ;
; -2.473 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[18]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.332      ;
; -2.473 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[18]                     ; clock        ; clock       ; 1.000        ; -0.173     ; 3.332      ;
; -2.470 ; id_ex:reg_idex|idex_out_reg2[6]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.069      ; 3.571      ;
; -2.453 ; id_ex:reg_idex|idex_out_reg1[0]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.069      ; 3.554      ;
; -2.437 ; id_ex:reg_idex|idex_out_reg2[24]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.105      ; 3.574      ;
; -2.436 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[9]                      ; clock        ; clock       ; 1.000        ; -0.155     ; 3.313      ;
; -2.436 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[9]                      ; clock        ; clock       ; 1.000        ; -0.155     ; 3.313      ;
; -2.436 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[9]                      ; clock        ; clock       ; 1.000        ; -0.155     ; 3.313      ;
; -2.436 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[9]                      ; clock        ; clock       ; 1.000        ; -0.155     ; 3.313      ;
; -2.436 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[9]                      ; clock        ; clock       ; 1.000        ; -0.155     ; 3.313      ;
; -2.433 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.109     ; 3.356      ;
; -2.433 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.109     ; 3.356      ;
; -2.433 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.109     ; 3.356      ;
; -2.433 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.109     ; 3.356      ;
; -2.433 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[3]          ; clock        ; clock       ; 1.000        ; -0.109     ; 3.356      ;
; -2.429 ; id_ex:reg_idex|idex_out_reg2[11]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.139      ; 3.600      ;
; -2.427 ; id_ex:reg_idex|idex_out_reg2[15]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.078      ; 3.537      ;
; -2.414 ; id_ex:reg_idex|idex_out_immediate[3]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.111      ; 3.557      ;
; -2.413 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[31] ; clock        ; clock       ; 1.000        ; 0.107      ; 3.552      ;
; -2.407 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.111      ; 3.550      ;
; -2.401 ; id_ex:reg_idex|idex_out_reg2[9]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.131      ; 3.564      ;
; -2.396 ; id_ex:reg_idex|idex_out_alu_op[1]                                                                     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; -0.026     ; 3.402      ;
; -2.392 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[13]                     ; clock        ; clock       ; 1.000        ; -0.169     ; 3.255      ;
; -2.392 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[13]                     ; clock        ; clock       ; 1.000        ; -0.169     ; 3.255      ;
; -2.392 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[13]                     ; clock        ; clock       ; 1.000        ; -0.169     ; 3.255      ;
; -2.392 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[13]                     ; clock        ; clock       ; 1.000        ; -0.169     ; 3.255      ;
; -2.392 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[13]                     ; clock        ; clock       ; 1.000        ; -0.169     ; 3.255      ;
; -2.390 ; id_ex:reg_idex|idex_out_reg1[2]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.071      ; 3.493      ;
; -2.388 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[14]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.279      ;
; -2.388 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[14]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.279      ;
; -2.388 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[14]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.279      ;
; -2.388 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[14]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.279      ;
; -2.388 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[14]         ; clock        ; clock       ; 1.000        ; -0.141     ; 3.279      ;
; -2.386 ; id_ex:reg_idex|idex_out_reg1[5]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.069      ; 3.487      ;
; -2.367 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[0]                      ; clock        ; clock       ; 1.000        ; -0.037     ; 3.362      ;
; -2.367 ; id_ex:reg_idex|idex_out_reg2[2]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[0]  ; clock        ; clock       ; 1.000        ; 0.111      ; 3.510      ;
; -2.367 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[0]                      ; clock        ; clock       ; 1.000        ; -0.037     ; 3.362      ;
; -2.367 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[0]                      ; clock        ; clock       ; 1.000        ; -0.037     ; 3.362      ;
; -2.367 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[0]                      ; clock        ; clock       ; 1.000        ; -0.037     ; 3.362      ;
; -2.367 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[0]                      ; clock        ; clock       ; 1.000        ; -0.037     ; 3.362      ;
; -2.366 ; id_ex:reg_idex|idex_out_reg2[12]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.069      ; 3.467      ;
; -2.363 ; id_ex:reg_idex|idex_out_immediate[11]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.139      ; 3.534      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                             ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; ex_mem:reg_exmem|exmem_out_pc4[7]        ; mem_wb:reg_memwb|memwb_out_pc4[7]                                                                           ; clock        ; clock       ; 0.000        ; 0.147      ; 0.474      ;
; 0.233 ; pc:pc_reg|out_pc[31]                     ; if_id:reg_ifid|out_pc4[31]                                                                                  ; clock        ; clock       ; 0.000        ; 0.228      ; 0.613      ;
; 0.236 ; ex_mem:reg_exmem|exmem_out_pc4[24]       ; mem_wb:reg_memwb|memwb_out_pc4[24]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; id_ex:reg_idex|idex_out_rt[2]            ; ex_mem:reg_exmem|exmem_writereg_out[2]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; id_ex:reg_idex|idex_out_rt[0]            ; ex_mem:reg_exmem|exmem_writereg_out[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; ex_mem:reg_exmem|exmem_out_pc4[6]        ; mem_wb:reg_memwb|memwb_out_pc4[6]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; id_ex:reg_idex|idex_out_rd[3]            ; ex_mem:reg_exmem|exmem_writereg_out[3]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; if_id:reg_ifid|out_pc4[2]                ; id_ex:reg_idex|idex_out_pc4[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ex_mem:reg_exmem|exmem_out_pc4[10]       ; mem_wb:reg_memwb|memwb_out_pc4[10]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ex_mem:reg_exmem|exmem_out_pc4[30]       ; mem_wb:reg_memwb|memwb_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; id_ex:reg_idex|idex_out_pc4[10]          ; ex_mem:reg_exmem|exmem_out_pc4[10]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ex_mem:reg_exmem|exmem_out_pc4[19]       ; mem_wb:reg_memwb|memwb_out_pc4[19]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; if_id:reg_ifid|out_pc4[22]               ; id_ex:reg_idex|idex_out_pc4[22]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ex_mem:reg_exmem|exmem_out_pc4[27]       ; mem_wb:reg_memwb|memwb_out_pc4[27]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; if_id:reg_ifid|out_pc4[0]                ; id_ex:reg_idex|idex_out_pc4[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; id_ex:reg_idex|idex_out_rt[4]            ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ex_mem:reg_exmem|exmem_out_pc4[13]       ; mem_wb:reg_memwb|memwb_out_pc4[13]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; id_ex:reg_idex|idex_out_pc4[28]          ; ex_mem:reg_exmem|exmem_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; ex_mem:reg_exmem|exmem_aluresult_out[5]  ; mem_wb:reg_memwb|memwb_out_result_alu[5]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; id_ex:reg_idex|idex_out_pc4[12]          ; ex_mem:reg_exmem|exmem_out_pc4[12]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; if_id:reg_ifid|out_pc4[16]               ; id_ex:reg_idex|idex_out_pc4[16]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; if_id:reg_ifid|out_pc4[17]               ; id_ex:reg_idex|idex_out_pc4[17]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ex_mem:reg_exmem|exmem_out_pc4[23]       ; mem_wb:reg_memwb|memwb_out_pc4[23]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; id_ex:reg_idex|idex_out_pc4[26]          ; ex_mem:reg_exmem|exmem_out_pc4[26]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ex_mem:reg_exmem|exmem_out_pc4[18]       ; mem_wb:reg_memwb|memwb_out_pc4[18]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; bregmips:breg_id|regs_rtl_1_bypass[73]   ; id_ex:reg_idex|idex_out_reg1[31]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; if_id:reg_ifid|out_instruction[8]        ; pc:pc_reg|out_pc[10]                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; id_ex:reg_idex|idex_out_pc4[16]          ; ex_mem:reg_exmem|exmem_out_pc4[16]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; ex_mem:reg_exmem|exmem_out_pc4[16]       ; mem_wb:reg_memwb|memwb_out_pc4[16]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; bregmips:breg_id|regs_rtl_1_bypass[73]   ; id_ex:reg_idex|idex_out_reg2[31]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; id_ex:reg_idex|idex_out_pc4[30]          ; ex_mem:reg_exmem|exmem_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; if_id:reg_ifid|out_instruction[13]       ; id_ex:reg_idex|idex_out_immediate[13]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ex_mem:reg_exmem|exmem_out_pc4[14]       ; mem_wb:reg_memwb|memwb_out_pc4[14]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ex_mem:reg_exmem|exmem_out_pc4[20]       ; mem_wb:reg_memwb|memwb_out_pc4[20]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; id_ex:reg_idex|idex_out_pc4[18]          ; ex_mem:reg_exmem|exmem_out_pc4[18]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; id_ex:reg_idex|idex_out_pc4[9]           ; ex_mem:reg_exmem|exmem_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ex_mem:reg_exmem|exmem_out_pc4[9]        ; mem_wb:reg_memwb|memwb_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; ex_mem:reg_exmem|exmem_out_pc4[11]       ; mem_wb:reg_memwb|memwb_out_pc4[11]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; id_ex:reg_idex|idex_out_pc4[15]          ; ex_mem:reg_exmem|exmem_out_pc4[15]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; id_ex:reg_idex|idex_out_pc4[13]          ; ex_mem:reg_exmem|exmem_out_pc4[13]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; id_ex:reg_idex|idex_out_reg2[7]          ; ex_mem:reg_exmem|exmem_reg2_out[7]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; id_ex:reg_idex|idex_out_pc4[5]           ; ex_mem:reg_exmem|exmem_out_pc4[5]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; id_ex:reg_idex|idex_out_pc4[11]          ; ex_mem:reg_exmem|exmem_out_pc4[11]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; ex_mem:reg_exmem|exmem_out_pc4[29]       ; mem_wb:reg_memwb|memwb_out_pc4[29]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; id_ex:reg_idex|idex_out_pc4[8]           ; ex_mem:reg_exmem|exmem_out_pc4[8]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.259 ; if_id:reg_ifid|out_instruction[27]       ; id_ex:reg_idex|idex_beq_out                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; if_id:reg_ifid|out_instruction[27]       ; id_ex:reg_idex|idex_bne_out                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.412      ;
; 0.265 ; ex_mem:reg_exmem|exmem_writereg_out[0]   ; mem_wb:reg_memwb|memwb_out_writereg[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.045      ; 0.462      ;
; 0.270 ; ex_mem:reg_exmem|exmem_reg2_out[6]       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.170      ; 0.578      ;
; 0.271 ; id_ex:reg_idex|idex_out_reg2[31]         ; ex_mem:reg_exmem|exmem_reg2_out[31]                                                                         ; clock        ; clock       ; 0.000        ; 0.056      ; 0.479      ;
; 0.279 ; ex_mem:reg_exmem|exmem_writereg_out[2]   ; mem_wb:reg_memwb|memwb_out_writereg[2]                                                                      ; clock        ; clock       ; 0.000        ; 0.045      ; 0.476      ;
; 0.281 ; pc:pc_reg|out_pc[2]                      ; minst:mi_if|altsyncram:altsyncram_component|altsyncram_ho81:auto_generated|ram_block1a18~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.187      ; 0.606      ;
; 0.284 ; ex_mem:reg_exmem|exmem_reg2_out[27]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg9 ; clock        ; clock       ; 0.000        ; 0.164      ; 0.586      ;
; 0.290 ; mem_wb:reg_memwb|memwb_out_memdata[26]   ; bregmips:breg_id|regs_rtl_1_bypass[63]                                                                      ; clock        ; clock       ; 0.000        ; 0.153      ; 0.595      ;
; 0.292 ; mem_wb:reg_memwb|memwb_out_memdata[22]   ; bregmips:breg_id|regs_rtl_1_bypass[55]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.444      ;
; 0.303 ; bregmips:breg_id|regs_rtl_1_bypass[71]   ; id_ex:reg_idex|idex_out_reg2[30]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.455      ;
; 0.305 ; mem_wb:reg_memwb|memwb_out_memtoreg[1]   ; bregmips:breg_id|regs_rtl_1_bypass[63]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.457      ;
; 0.314 ; id_ex:reg_idex|idex_out_pc4[31]          ; ex_mem:reg_exmem|exmem_out_pc4[31]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.466      ;
; 0.319 ; if_id:reg_ifid|out_instruction[4]        ; id_ex:reg_idex|idex_out_regdest[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.471      ;
; 0.319 ; id_ex:reg_idex|idex_out_reg2[6]          ; ex_mem:reg_exmem|exmem_reg2_out[6]                                                                          ; clock        ; clock       ; 0.000        ; 0.007      ; 0.478      ;
; 0.322 ; id_ex:reg_idex|idex_beq_out              ; ex_mem:reg_exmem|exmem_beq_out                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; id_ex:reg_idex|idex_out_pc4[0]           ; ex_mem:reg_exmem|exmem_adderesult_out[0]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.324 ; ex_mem:reg_exmem|exmem_aluresult_out[12] ; mem_wb:reg_memwb|memwb_out_result_alu[12]                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; id_ex:reg_idex|idex_out_pc4[20]          ; ex_mem:reg_exmem|exmem_out_pc4[20]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; if_id:reg_ifid|out_instruction[30]       ; id_ex:reg_idex|idex_mem_write_out                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; ex_mem:reg_exmem|exmem_out_pc4[28]       ; mem_wb:reg_memwb|memwb_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_out_pc4[23]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; id_ex:reg_idex|idex_out_pc4[6]           ; ex_mem:reg_exmem|exmem_out_pc4[6]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; id_ex:reg_idex|idex_out_pc4[1]           ; ex_mem:reg_exmem|exmem_adderesult_out[1]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; ex_mem:reg_exmem|exmem_out_pc4[22]       ; mem_wb:reg_memwb|memwb_out_pc4[22]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; bregmips:breg_id|regs_rtl_1_bypass[4]    ; id_ex:reg_idex|idex_out_rt[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; ex_mem:reg_exmem|exmem_out_pc4[5]        ; mem_wb:reg_memwb|memwb_out_pc4[5]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; if_id:reg_ifid|out_pc4[1]                ; id_ex:reg_idex|idex_out_pc4[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; id_ex:reg_idex|idex_out_pc4[21]          ; ex_mem:reg_exmem|exmem_out_pc4[21]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; id_ex:reg_idex|idex_out_pc4[25]          ; ex_mem:reg_exmem|exmem_out_pc4[25]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; mem_wb:reg_memwb|memwb_out_writereg[4]   ; bregmips:breg_id|regs_rtl_0_bypass[9]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; if_id:reg_ifid|out_pc4[4]                ; id_ex:reg_idex|idex_out_pc4[4]                                                                              ; clock        ; clock       ; 0.000        ; -0.002     ; 0.479      ;
; 0.330 ; id_ex:reg_idex|idex_out_reg2[1]          ; ex_mem:reg_exmem|exmem_reg2_out[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; ex_mem:reg_exmem|exmem_out_pc4[17]       ; mem_wb:reg_memwb|memwb_out_pc4[17]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; id_ex:reg_idex|idex_out_pc4[24]          ; ex_mem:reg_exmem|exmem_out_pc4[24]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; bregmips:breg_id|regs_rtl_1_bypass[2]    ; id_ex:reg_idex|idex_out_rt[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.138      ; 0.623      ;
; 0.333 ; id_ex:reg_idex|idex_out_reg2[20]         ; ex_mem:reg_exmem|exmem_reg2_out[20]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; id_ex:reg_idex|idex_out_reg2[11]         ; ex_mem:reg_exmem|exmem_reg2_out[11]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.485      ;
; 0.335 ; id_ex:reg_idex|idex_out_reg2[9]          ; ex_mem:reg_exmem|exmem_reg2_out[9]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.487      ;
; 0.356 ; ex_mem:reg_exmem|exmem_reg2_out[17]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17 ; clock        ; clock       ; 0.000        ; 0.078      ; 0.572      ;
; 0.356 ; ex_mem:reg_exmem|exmem_reg2_out[26]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg8 ; clock        ; clock       ; 0.000        ; 0.198      ; 0.692      ;
; 0.357 ; ex_mem:reg_exmem|exmem_reg2_out[10]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock        ; clock       ; 0.000        ; 0.078      ; 0.573      ;
; 0.357 ; pc:pc_reg|out_pc[25]                     ; if_id:reg_ifid|out_pc4[25]                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; id_ex:reg_idex|idex_out_pc4[4]           ; ex_mem:reg_exmem|exmem_adderesult_out[4]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; id_ex:reg_idex|idex_out_pc4[14]          ; ex_mem:reg_exmem|exmem_adderesult_out[14]                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; id_ex:reg_idex|idex_out_reg2[30]         ; ex_mem:reg_exmem|exmem_reg2_out[30]                                                                         ; clock        ; clock       ; 0.000        ; 0.056      ; 0.566      ;
; 0.358 ; mem_wb:reg_memwb|memwb_out_memdata[23]   ; bregmips:breg_id|regs_rtl_1_bypass[57]                                                                      ; clock        ; clock       ; 0.000        ; 0.118      ; 0.628      ;
; 0.359 ; ex_mem:reg_exmem|exmem_reg2_out[15]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15 ; clock        ; clock       ; 0.000        ; 0.078      ; 0.575      ;
; 0.360 ; ex_mem:reg_exmem|exmem_writereg_out[1]   ; mem_wb:reg_memwb|memwb_out_writereg[1]                                                                      ; clock        ; clock       ; 0.000        ; 0.045      ; 0.557      ;
; 0.360 ; ex_mem:reg_exmem|exmem_memtoreg_out[1]   ; mem_wb:reg_memwb|memwb_out_memtoreg[1]                                                                      ; clock        ; clock       ; 0.000        ; 0.045      ; 0.557      ;
; 0.362 ; id_ex:reg_idex|idex_out_reg2[18]         ; ex_mem:reg_exmem|exmem_reg2_out[18]                                                                         ; clock        ; clock       ; 0.000        ; 0.084      ; 0.598      ;
; 0.364 ; ex_mem:reg_exmem|exmem_reg2_out[12]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock        ; clock       ; 0.000        ; 0.078      ; 0.580      ;
; 0.365 ; bregmips:breg_id|regs_rtl_1_bypass[29]   ; id_ex:reg_idex|idex_out_reg2[9]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; ex_mem:reg_exmem|exmem_writereg_out[3]   ; mem_wb:reg_memwb|memwb_out_writereg[3]                                                                      ; clock        ; clock       ; 0.000        ; 0.045      ; 0.564      ;
; 0.367 ; ex_mem:reg_exmem|exmem_reg2_out[8]       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8  ; clock        ; clock       ; 0.000        ; 0.078      ; 0.583      ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a17~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_55d1:auto_generated|ram_block1a18~porta_datain_reg13 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 9.051 ; 9.051 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 9.051 ; 9.051 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 9.021 ; 9.021 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 9.030 ; 9.030 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 8.932 ; 8.932 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 8.926 ; 8.926 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 8.913 ; 8.913 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 8.919 ; 8.919 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 8.378 ; 8.378 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 8.360 ; 8.360 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 8.378 ; 8.378 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 8.241 ; 8.241 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 8.235 ; 8.235 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 8.253 ; 8.253 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 8.225 ; 8.225 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 8.248 ; 8.248 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 7.716 ; 7.716 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 7.702 ; 7.702 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 7.545 ; 7.545 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 7.716 ; 7.716 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 7.705 ; 7.705 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 7.691 ; 7.691 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 7.683 ; 7.683 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 7.654 ; 7.654 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 8.083 ; 8.083 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 8.083 ; 8.083 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 7.980 ; 7.980 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 8.007 ; 8.007 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 7.979 ; 7.979 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 8.005 ; 8.005 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 8.076 ; 8.076 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 8.078 ; 8.078 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 9.362 ; 9.362 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 8.607 ; 8.607 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 9.362 ; 9.362 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 8.339 ; 8.339 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 8.317 ; 8.317 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 8.425 ; 8.425 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 8.976 ; 8.976 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 8.866 ; 8.866 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 9.338 ; 9.338 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 9.095 ; 9.095 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 8.591 ; 8.591 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 9.026 ; 9.026 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 9.338 ; 9.338 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 8.507 ; 8.507 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 8.448 ; 8.448 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 8.519 ; 8.519 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 9.018 ; 9.018 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 8.458 ; 8.458 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 8.370 ; 8.370 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 8.834 ; 8.834 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 8.094 ; 8.094 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 9.018 ; 9.018 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 8.225 ; 8.225 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 8.235 ; 8.235 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 9.246 ; 9.246 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 8.677 ; 8.677 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 8.955 ; 8.955 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 8.935 ; 8.935 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 9.199 ; 9.199 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 9.246 ; 9.246 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 8.660 ; 8.660 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 8.966 ; 8.966 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 5.960 ; 5.960 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 6.099 ; 6.099 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 6.062 ; 6.062 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 6.070 ; 6.070 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 5.972 ; 5.972 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 5.978 ; 5.978 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 5.964 ; 5.964 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 5.960 ; 5.960 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 5.101 ; 5.101 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 5.236 ; 5.236 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 5.257 ; 5.257 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 5.115 ; 5.115 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 5.112 ; 5.112 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 5.129 ; 5.129 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 5.101 ; 5.101 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 5.123 ; 5.123 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 5.034 ; 5.034 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 5.193 ; 5.193 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 5.034 ; 5.034 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 5.199 ; 5.199 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 5.190 ; 5.190 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 5.171 ; 5.171 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 5.173 ; 5.173 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 5.144 ; 5.144 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 5.209 ; 5.209 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 5.313 ; 5.313 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 5.213 ; 5.213 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 5.238 ; 5.238 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 5.209 ; 5.209 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 5.234 ; 5.234 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 5.304 ; 5.304 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 5.310 ; 5.310 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 5.608 ; 5.608 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 5.898 ; 5.898 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 6.653 ; 6.653 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 5.630 ; 5.630 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 5.608 ; 5.608 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 5.716 ; 5.716 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 6.267 ; 6.267 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 6.157 ; 6.157 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 5.551 ; 5.551 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 6.186 ; 6.186 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 5.699 ; 5.699 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 6.119 ; 6.119 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 6.428 ; 6.428 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 5.615 ; 5.615 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 5.551 ; 5.551 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 5.627 ; 5.627 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 5.124 ; 5.124 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 5.500 ; 5.500 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 5.415 ; 5.415 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 5.124 ; 5.124 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 6.062 ; 6.062 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 5.271 ; 5.271 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 5.267 ; 5.267 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 5.223 ; 5.223 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 5.230 ; 5.230 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 5.511 ; 5.511 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 5.494 ; 5.494 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 5.754 ; 5.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 5.805 ; 5.805 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 5.223 ; 5.223 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 5.524 ; 5.524 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 5.653 ; 5.653 ; 5.653 ; 5.653 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 5.623 ; 5.623 ; 5.623 ; 5.623 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 5.632 ; 5.632 ; 5.632 ; 5.632 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 5.534 ; 5.534 ; 5.534 ; 5.534 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 5.528 ; 5.528 ; 5.528 ; 5.528 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 5.521 ; 5.521 ; 5.521 ; 5.521 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 5.081 ; 5.081 ; 5.081 ; 5.081 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.959 ; 4.959 ; 4.959 ; 4.959 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.962 ; 4.962 ; 4.962 ; 4.962 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.974 ; 4.974 ; 4.974 ; 4.974 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.945 ; 4.945 ; 4.945 ; 4.945 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.969 ; 4.969 ; 4.969 ; 4.969 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 4.961 ; 4.961 ; 4.961 ; 4.961 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 4.804 ; 4.804 ; 4.804 ; 4.804 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 4.975 ; 4.975 ; 4.975 ; 4.975 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 4.964 ; 4.964 ; 4.964 ; 4.964 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 4.950 ; 4.950 ; 4.950 ; 4.950 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 4.942 ; 4.942 ; 4.942 ; 4.942 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 4.913 ; 4.913 ; 4.913 ; 4.913 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 4.929 ; 4.929 ; 4.929 ; 4.929 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 4.825 ; 4.825 ; 4.825 ; 4.825 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 4.852 ; 4.852 ; 4.852 ; 4.852 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 4.821 ; 4.821 ; 4.821 ; 4.821 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 4.842 ; 4.842 ; 4.842 ; 4.842 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 4.914 ; 4.914 ; 4.914 ; 4.914 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 4.928 ; 4.928 ; 4.928 ; 4.928 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 5.725 ; 5.725 ; 5.725 ; 5.725 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 6.481 ; 6.481 ; 6.481 ; 6.481 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 5.460 ; 5.460 ; 5.460 ; 5.460 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 5.440 ; 5.440 ; 5.440 ; 5.440 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 5.560 ; 5.560 ; 5.560 ; 5.560 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 6.110 ; 6.110 ; 6.110 ; 6.110 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 6.000 ; 6.000 ; 6.000 ; 6.000 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 5.490 ; 5.490 ; 5.490 ; 5.490 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 4.996 ; 4.996 ; 4.996 ; 4.996 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 5.414 ; 5.414 ; 5.414 ; 5.414 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 5.721 ; 5.721 ; 5.721 ; 5.721 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 4.848 ; 4.848 ; 4.848 ; 4.848 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 4.923 ; 4.923 ; 4.923 ; 4.923 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 4.966 ; 4.966 ; 4.966 ; 4.966 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 4.878 ; 4.878 ; 4.878 ; 4.878 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 5.342 ; 5.342 ; 5.342 ; 5.342 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 4.602 ; 4.602 ; 4.602 ; 4.602 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 5.526 ; 5.526 ; 5.526 ; 5.526 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.743 ; 4.743 ; 4.743 ; 4.743 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 4.739 ; 4.739 ; 4.739 ; 4.739 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 5.015 ; 5.015 ; 5.015 ; 5.015 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 4.998 ; 4.998 ; 4.998 ; 4.998 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 5.311 ; 5.311 ; 5.311 ; 5.311 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 4.719 ; 4.719 ; 4.719 ; 4.719 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 5.029 ; 5.029 ; 5.029 ; 5.029 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 5.572 ; 5.572 ; 5.572 ; 5.572 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 5.546 ; 5.546 ; 5.546 ; 5.546 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 5.448 ; 5.448 ; 5.448 ; 5.448 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 5.450 ; 5.450 ; 5.450 ; 5.450 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 5.439 ; 5.439 ; 5.439 ; 5.439 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 5.022 ; 5.022 ; 5.022 ; 5.022 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 5.040 ; 5.040 ; 5.040 ; 5.040 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.903 ; 4.903 ; 4.903 ; 4.903 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.897 ; 4.897 ; 4.897 ; 4.897 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.915 ; 4.915 ; 4.915 ; 4.915 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.887 ; 4.887 ; 4.887 ; 4.887 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.910 ; 4.910 ; 4.910 ; 4.910 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 5.102 ; 5.102 ; 5.102 ; 5.102 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 4.945 ; 4.945 ; 4.945 ; 4.945 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 5.116 ; 5.116 ; 5.116 ; 5.116 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 5.105 ; 5.105 ; 5.105 ; 5.105 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 5.091 ; 5.091 ; 5.091 ; 5.091 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 5.083 ; 5.083 ; 5.083 ; 5.083 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 5.054 ; 5.054 ; 5.054 ; 5.054 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 4.895 ; 4.895 ; 4.895 ; 4.895 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 4.792 ; 4.792 ; 4.792 ; 4.792 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 4.819 ; 4.819 ; 4.819 ; 4.819 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 4.791 ; 4.791 ; 4.791 ; 4.791 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 4.817 ; 4.817 ; 4.817 ; 4.817 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 4.888 ; 4.888 ; 4.888 ; 4.888 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 4.890 ; 4.890 ; 4.890 ; 4.890 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 5.488 ; 5.488 ; 5.488 ; 5.488 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 6.243 ; 6.243 ; 6.243 ; 6.243 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 5.220 ; 5.220 ; 5.220 ; 5.220 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 5.198 ; 5.198 ; 5.198 ; 5.198 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 5.306 ; 5.306 ; 5.306 ; 5.306 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 5.857 ; 5.857 ; 5.857 ; 5.857 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 5.747 ; 5.747 ; 5.747 ; 5.747 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 5.647 ; 5.647 ; 5.647 ; 5.647 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 5.153 ; 5.153 ; 5.153 ; 5.153 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 5.571 ; 5.571 ; 5.571 ; 5.571 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 5.878 ; 5.878 ; 5.878 ; 5.878 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 5.076 ; 5.076 ; 5.076 ; 5.076 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 5.005 ; 5.005 ; 5.005 ; 5.005 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 5.080 ; 5.080 ; 5.080 ; 5.080 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 5.050 ; 5.050 ; 5.050 ; 5.050 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 4.965 ; 4.965 ; 4.965 ; 4.965 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 5.408 ; 5.408 ; 5.408 ; 5.408 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 4.679 ; 4.679 ; 4.679 ; 4.679 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 5.612 ; 5.612 ; 5.612 ; 5.612 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 4.821 ; 4.821 ; 4.821 ; 4.821 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 4.817 ; 4.817 ; 4.817 ; 4.817 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 4.757 ; 4.757 ; 4.757 ; 4.757 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 5.016 ; 5.016 ; 5.016 ; 5.016 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 5.277 ; 5.277 ; 5.277 ; 5.277 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.737 ; 4.737 ; 4.737 ; 4.737 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 5.047 ; 5.047 ; 5.047 ; 5.047 ;
+-------------------+----------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------+
; Minimum Propagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 4.856 ; 4.856 ; 4.856 ; 4.856 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 4.819 ; 4.819 ; 4.819 ; 4.819 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 4.827 ; 4.827 ; 4.827 ; 4.827 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 4.729 ; 4.729 ; 4.729 ; 4.729 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 4.735 ; 4.735 ; 4.735 ; 4.735 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 4.721 ; 4.721 ; 4.721 ; 4.721 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 4.717 ; 4.717 ; 4.717 ; 4.717 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 4.415 ; 4.415 ; 4.415 ; 4.415 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 4.432 ; 4.432 ; 4.432 ; 4.432 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.293 ; 4.293 ; 4.293 ; 4.293 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.299 ; 4.299 ; 4.299 ; 4.299 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.311 ; 4.311 ; 4.311 ; 4.311 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.279 ; 4.279 ; 4.279 ; 4.279 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.303 ; 4.303 ; 4.303 ; 4.303 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 4.153 ; 4.153 ; 4.153 ; 4.153 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 4.159 ; 4.159 ; 4.159 ; 4.159 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 4.144 ; 4.144 ; 4.144 ; 4.144 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 4.128 ; 4.128 ; 4.128 ; 4.128 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 4.138 ; 4.138 ; 4.138 ; 4.138 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 4.109 ; 4.109 ; 4.109 ; 4.109 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 4.423 ; 4.423 ; 4.423 ; 4.423 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 4.319 ; 4.319 ; 4.319 ; 4.319 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 4.340 ; 4.340 ; 4.340 ; 4.340 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 4.316 ; 4.316 ; 4.316 ; 4.316 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 4.339 ; 4.339 ; 4.339 ; 4.339 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 4.409 ; 4.409 ; 4.409 ; 4.409 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 4.422 ; 4.422 ; 4.422 ; 4.422 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 4.846 ; 4.846 ; 4.846 ; 4.846 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 5.599 ; 5.599 ; 5.599 ; 5.599 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 4.577 ; 4.577 ; 4.577 ; 4.577 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 4.551 ; 4.551 ; 4.551 ; 4.551 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 5.227 ; 5.227 ; 5.227 ; 5.227 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 5.111 ; 5.111 ; 5.111 ; 5.111 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 4.912 ; 4.912 ; 4.912 ; 4.912 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 4.425 ; 4.425 ; 4.425 ; 4.425 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 4.845 ; 4.845 ; 4.845 ; 4.845 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 4.341 ; 4.341 ; 4.341 ; 4.341 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 4.277 ; 4.277 ; 4.277 ; 4.277 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 4.353 ; 4.353 ; 4.353 ; 4.353 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 4.274 ; 4.274 ; 4.274 ; 4.274 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 4.184 ; 4.184 ; 4.184 ; 4.184 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 4.640 ; 4.640 ; 4.640 ; 4.640 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 3.907 ; 3.907 ; 3.907 ; 3.907 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 4.836 ; 4.836 ; 4.836 ; 4.836 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 4.044 ; 4.044 ; 4.044 ; 4.044 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.044 ; 4.044 ; 4.044 ; 4.044 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 4.163 ; 4.163 ; 4.163 ; 4.163 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 4.439 ; 4.439 ; 4.439 ; 4.439 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 4.422 ; 4.422 ; 4.422 ; 4.422 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 4.683 ; 4.683 ; 4.683 ; 4.683 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 4.735 ; 4.735 ; 4.735 ; 4.735 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 4.143 ; 4.143 ; 4.143 ; 4.143 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 4.453 ; 4.453 ; 4.453 ; 4.453 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 5.080 ; 5.080 ; 5.080 ; 5.080 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 5.055 ; 5.055 ; 5.055 ; 5.055 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 4.961 ; 4.961 ; 4.961 ; 4.961 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 4.953 ; 4.953 ; 4.953 ; 4.953 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 4.943 ; 4.943 ; 4.943 ; 4.943 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 4.945 ; 4.945 ; 4.945 ; 4.945 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 3.974 ; 3.974 ; 3.974 ; 3.974 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 3.852 ; 3.852 ; 3.852 ; 3.852 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 3.858 ; 3.858 ; 3.858 ; 3.858 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 3.870 ; 3.870 ; 3.870 ; 3.870 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 3.838 ; 3.838 ; 3.838 ; 3.838 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 3.862 ; 3.862 ; 3.862 ; 3.862 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 4.036 ; 4.036 ; 4.036 ; 4.036 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 4.201 ; 4.201 ; 4.201 ; 4.201 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 4.192 ; 4.192 ; 4.192 ; 4.192 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 4.173 ; 4.173 ; 4.173 ; 4.173 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 4.175 ; 4.175 ; 4.175 ; 4.175 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 4.146 ; 4.146 ; 4.146 ; 4.146 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 3.899 ; 3.899 ; 3.899 ; 3.899 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 3.795 ; 3.795 ; 3.795 ; 3.795 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 3.816 ; 3.816 ; 3.816 ; 3.816 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 3.792 ; 3.792 ; 3.792 ; 3.792 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 3.815 ; 3.815 ; 3.815 ; 3.815 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 3.885 ; 3.885 ; 3.885 ; 3.885 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 3.898 ; 3.898 ; 3.898 ; 3.898 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 5.065 ; 5.065 ; 5.065 ; 5.065 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 5.818 ; 5.818 ; 5.818 ; 5.818 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 4.796 ; 4.796 ; 4.796 ; 4.796 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 4.770 ; 4.770 ; 4.770 ; 4.770 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 4.883 ; 4.883 ; 4.883 ; 4.883 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 5.441 ; 5.441 ; 5.441 ; 5.441 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 5.323 ; 5.323 ; 5.323 ; 5.323 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 4.974 ; 4.974 ; 4.974 ; 4.974 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 4.470 ; 4.470 ; 4.470 ; 4.470 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 4.905 ; 4.905 ; 4.905 ; 4.905 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 5.217 ; 5.217 ; 5.217 ; 5.217 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 4.386 ; 4.386 ; 4.386 ; 4.386 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 4.327 ; 4.327 ; 4.327 ; 4.327 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 4.398 ; 4.398 ; 4.398 ; 4.398 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 4.103 ; 4.103 ; 4.103 ; 4.103 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 4.018 ; 4.018 ; 4.018 ; 4.018 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 4.463 ; 4.463 ; 4.463 ; 4.463 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 3.727 ; 3.727 ; 3.727 ; 3.727 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 3.874 ; 3.874 ; 3.874 ; 3.874 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 3.870 ; 3.870 ; 3.870 ; 3.870 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 4.063 ; 4.063 ; 4.063 ; 4.063 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 4.344 ; 4.344 ; 4.344 ; 4.344 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 4.327 ; 4.327 ; 4.327 ; 4.327 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 4.587 ; 4.587 ; 4.587 ; 4.587 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 4.638 ; 4.638 ; 4.638 ; 4.638 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.056 ; 4.056 ; 4.056 ; 4.056 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 4.357 ; 4.357 ; 4.357 ; 4.357 ;
+-------------------+----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.548    ; 0.175 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -7.548    ; 0.175 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1673.923 ; 0.0   ; 0.0      ; 0.0     ; -1372.858           ;
;  clock           ; -1673.923 ; 0.000 ; N/A      ; N/A     ; -1372.858           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 18.832 ; 18.832 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 18.832 ; 18.832 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 18.799 ; 18.799 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 18.810 ; 18.810 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 18.584 ; 18.584 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 18.576 ; 18.576 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 18.563 ; 18.563 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 18.570 ; 18.570 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 17.444 ; 17.444 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 17.413 ; 17.413 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 17.444 ; 17.444 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 17.259 ; 17.259 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 17.267 ; 17.267 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 17.278 ; 17.278 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 17.210 ; 17.210 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 17.256 ; 17.256 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 16.033 ; 16.033 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 16.015 ; 16.015 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 15.686 ; 15.686 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 16.033 ; 16.033 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 15.995 ; 15.995 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 15.991 ; 15.991 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 15.994 ; 15.994 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 15.936 ; 15.936 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 16.845 ; 16.845 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 16.845 ; 16.845 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 16.589 ; 16.589 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 16.631 ; 16.631 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 16.588 ; 16.588 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 16.632 ; 16.632 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 16.838 ; 16.838 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 16.832 ; 16.832 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 19.371 ; 19.371 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 17.966 ; 17.966 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 19.371 ; 19.371 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 17.251 ; 17.251 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 17.223 ; 17.223 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 17.457 ; 17.457 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 18.630 ; 18.630 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 18.210 ; 18.210 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 19.182 ; 19.182 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 18.595 ; 18.595 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 17.670 ; 17.670 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 18.530 ; 18.530 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 19.182 ; 19.182 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 17.485 ; 17.485 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 17.413 ; 17.413 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 17.484 ; 17.484 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 18.551 ; 18.551 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 17.459 ; 17.459 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 17.248 ; 17.248 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 18.371 ; 18.371 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 16.658 ; 16.658 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 18.551 ; 18.551 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 17.021 ; 17.021 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 17.033 ; 17.033 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 19.383 ; 19.383 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 17.950 ; 17.950 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 18.638 ; 18.638 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 18.640 ; 18.640 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 19.233 ; 19.233 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 19.383 ; 19.383 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 17.936 ; 17.936 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 18.627 ; 18.627 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 5.960 ; 5.960 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 6.099 ; 6.099 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 6.062 ; 6.062 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 6.070 ; 6.070 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 5.972 ; 5.972 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 5.978 ; 5.978 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 5.964 ; 5.964 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 5.960 ; 5.960 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 5.101 ; 5.101 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 5.236 ; 5.236 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 5.257 ; 5.257 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 5.115 ; 5.115 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 5.112 ; 5.112 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 5.129 ; 5.129 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 5.101 ; 5.101 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 5.123 ; 5.123 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 5.034 ; 5.034 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 5.193 ; 5.193 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 5.034 ; 5.034 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 5.199 ; 5.199 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 5.190 ; 5.190 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 5.171 ; 5.171 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 5.173 ; 5.173 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 5.144 ; 5.144 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 5.209 ; 5.209 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 5.313 ; 5.313 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 5.213 ; 5.213 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 5.238 ; 5.238 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 5.209 ; 5.209 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 5.234 ; 5.234 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 5.304 ; 5.304 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 5.310 ; 5.310 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 5.608 ; 5.608 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 5.898 ; 5.898 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 6.653 ; 6.653 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 5.630 ; 5.630 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 5.608 ; 5.608 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 5.716 ; 5.716 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 6.267 ; 6.267 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 6.157 ; 6.157 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 5.551 ; 5.551 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 6.186 ; 6.186 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 5.699 ; 5.699 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 6.119 ; 6.119 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 6.428 ; 6.428 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 5.615 ; 5.615 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 5.551 ; 5.551 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 5.627 ; 5.627 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 5.124 ; 5.124 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 5.500 ; 5.500 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 5.415 ; 5.415 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 5.860 ; 5.860 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 5.124 ; 5.124 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 6.062 ; 6.062 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 5.271 ; 5.271 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 5.267 ; 5.267 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 5.223 ; 5.223 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 5.230 ; 5.230 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 5.511 ; 5.511 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 5.494 ; 5.494 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 5.754 ; 5.754 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 5.805 ; 5.805 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 5.223 ; 5.223 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 5.524 ; 5.524 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Progagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 11.452 ; 11.452 ; 11.452 ; 11.452 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 11.419 ; 11.419 ; 11.419 ; 11.419 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 11.430 ; 11.430 ; 11.430 ; 11.430 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 11.204 ; 11.204 ; 11.204 ; 11.204 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 11.196 ; 11.196 ; 11.196 ; 11.196 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 11.183 ; 11.183 ; 11.183 ; 11.183 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 11.190 ; 11.190 ; 11.190 ; 11.190 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 10.297 ; 10.297 ; 10.297 ; 10.297 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 10.329 ; 10.329 ; 10.329 ; 10.329 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 10.146 ; 10.146 ; 10.146 ; 10.146 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 10.157 ; 10.157 ; 10.157 ; 10.157 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 10.163 ; 10.163 ; 10.163 ; 10.163 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 10.118 ; 10.118 ; 10.118 ; 10.118 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 10.137 ; 10.137 ; 10.137 ; 10.137 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 10.127 ; 10.127 ; 10.127 ; 10.127 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 9.798  ; 9.798  ; 9.798  ; 9.798  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 10.145 ; 10.145 ; 10.145 ; 10.145 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 10.107 ; 10.107 ; 10.107 ; 10.107 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 10.103 ; 10.103 ; 10.103 ; 10.103 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 10.106 ; 10.106 ; 10.106 ; 10.106 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 10.048 ; 10.048 ; 10.048 ; 10.048 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 10.023 ; 10.023 ; 10.023 ; 10.023 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 9.766  ; 9.766  ; 9.766  ; 9.766  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 9.803  ; 9.803  ; 9.803  ; 9.803  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 9.761  ; 9.761  ; 9.761  ; 9.761  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 9.797  ; 9.797  ; 9.797  ; 9.797  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 9.980  ; 9.980  ; 9.980  ; 9.980  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 10.017 ; 10.017 ; 10.017 ; 10.017 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 11.668 ; 11.668 ; 11.668 ; 11.668 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 13.072 ; 13.072 ; 13.072 ; 13.072 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 10.954 ; 10.954 ; 10.954 ; 10.954 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 10.930 ; 10.930 ; 10.930 ; 10.930 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 11.174 ; 11.174 ; 11.174 ; 11.174 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 11.932 ; 11.932 ; 11.932 ; 11.932 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 10.883 ; 10.883 ; 10.883 ; 10.883 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 9.974  ; 9.974  ; 9.974  ; 9.974  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 10.787 ; 10.787 ; 10.787 ; 10.787 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 11.488 ; 11.488 ; 11.488 ; 11.488 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 9.787  ; 9.787  ; 9.787  ; 9.787  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 9.707  ; 9.707  ; 9.707  ; 9.707  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 9.782  ; 9.782  ; 9.782  ; 9.782  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 9.969  ; 9.969  ; 9.969  ; 9.969  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 9.758  ; 9.758  ; 9.758  ; 9.758  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 10.881 ; 10.881 ; 10.881 ; 10.881 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 11.061 ; 11.061 ; 11.061 ; 11.061 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 9.531  ; 9.531  ; 9.531  ; 9.531  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 9.543  ; 9.543  ; 9.543  ; 9.543  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 9.506  ; 9.506  ; 9.506  ; 9.506  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 10.193 ; 10.193 ; 10.193 ; 10.193 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 10.195 ; 10.195 ; 10.195 ; 10.195 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 10.815 ; 10.815 ; 10.815 ; 10.815 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 10.944 ; 10.944 ; 10.944 ; 10.944 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 9.488  ; 9.488  ; 9.488  ; 9.488  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 10.183 ; 10.183 ; 10.183 ; 10.183 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 11.259 ; 11.259 ; 11.259 ; 11.259 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 11.221 ; 11.221 ; 11.221 ; 11.221 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 11.005 ; 11.005 ; 11.005 ; 11.005 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 11.005 ; 11.005 ; 11.005 ; 11.005 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 10.995 ; 10.995 ; 10.995 ; 10.995 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 10.991 ; 10.991 ; 10.991 ; 10.991 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 10.113 ; 10.113 ; 10.113 ; 10.113 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 10.144 ; 10.144 ; 10.144 ; 10.144 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 9.959  ; 9.959  ; 9.959  ; 9.959  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 9.967  ; 9.967  ; 9.967  ; 9.967  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 9.978  ; 9.978  ; 9.978  ; 9.978  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 9.910  ; 9.910  ; 9.910  ; 9.910  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 9.956  ; 9.956  ; 9.956  ; 9.956  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 10.406 ; 10.406 ; 10.406 ; 10.406 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 10.077 ; 10.077 ; 10.077 ; 10.077 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 10.424 ; 10.424 ; 10.424 ; 10.424 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 10.386 ; 10.386 ; 10.386 ; 10.386 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 10.382 ; 10.382 ; 10.382 ; 10.382 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 10.385 ; 10.385 ; 10.385 ; 10.385 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 10.327 ; 10.327 ; 10.327 ; 10.327 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 9.918  ; 9.918  ; 9.918  ; 9.918  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 9.694  ; 9.694  ; 9.694  ; 9.694  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 9.735  ; 9.735  ; 9.735  ; 9.735  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 9.688  ; 9.688  ; 9.688  ; 9.688  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 9.704  ; 9.704  ; 9.704  ; 9.704  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 9.938  ; 9.938  ; 9.938  ; 9.938  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 9.941  ; 9.941  ; 9.941  ; 9.941  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 11.148 ; 11.148 ; 11.148 ; 11.148 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 12.553 ; 12.553 ; 12.553 ; 12.553 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 10.433 ; 10.433 ; 10.433 ; 10.433 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 10.405 ; 10.405 ; 10.405 ; 10.405 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 10.639 ; 10.639 ; 10.639 ; 10.639 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 11.812 ; 11.812 ; 11.812 ; 11.812 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 11.392 ; 11.392 ; 11.392 ; 11.392 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 11.258 ; 11.258 ; 11.258 ; 11.258 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 10.349 ; 10.349 ; 10.349 ; 10.349 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 11.162 ; 11.162 ; 11.162 ; 11.162 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 11.863 ; 11.863 ; 11.863 ; 11.863 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 10.162 ; 10.162 ; 10.162 ; 10.162 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 10.082 ; 10.082 ; 10.082 ; 10.082 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 10.157 ; 10.157 ; 10.157 ; 10.157 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 10.118 ; 10.118 ; 10.118 ; 10.118 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 9.946  ; 9.946  ; 9.946  ; 9.946  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 11.049 ; 11.049 ; 11.049 ; 11.049 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 9.334  ; 9.334  ; 9.334  ; 9.334  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 9.722  ; 9.722  ; 9.722  ; 9.722  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 9.714  ; 9.714  ; 9.714  ; 9.714  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 9.532  ; 9.532  ; 9.532  ; 9.532  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 10.219 ; 10.219 ; 10.219 ; 10.219 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 10.221 ; 10.221 ; 10.221 ; 10.221 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 10.841 ; 10.841 ; 10.841 ; 10.841 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 10.970 ; 10.970 ; 10.970 ; 10.970 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 9.514  ; 9.514  ; 9.514  ; 9.514  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 10.209 ; 10.209 ; 10.209 ; 10.209 ;
+-------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Minimum Progagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 4.856 ; 4.856 ; 4.856 ; 4.856 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 4.819 ; 4.819 ; 4.819 ; 4.819 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 4.827 ; 4.827 ; 4.827 ; 4.827 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 4.729 ; 4.729 ; 4.729 ; 4.729 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 4.735 ; 4.735 ; 4.735 ; 4.735 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 4.721 ; 4.721 ; 4.721 ; 4.721 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 4.717 ; 4.717 ; 4.717 ; 4.717 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 4.415 ; 4.415 ; 4.415 ; 4.415 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 4.432 ; 4.432 ; 4.432 ; 4.432 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.293 ; 4.293 ; 4.293 ; 4.293 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.299 ; 4.299 ; 4.299 ; 4.299 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.311 ; 4.311 ; 4.311 ; 4.311 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.279 ; 4.279 ; 4.279 ; 4.279 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.303 ; 4.303 ; 4.303 ; 4.303 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 4.153 ; 4.153 ; 4.153 ; 4.153 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 4.159 ; 4.159 ; 4.159 ; 4.159 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 4.144 ; 4.144 ; 4.144 ; 4.144 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 4.128 ; 4.128 ; 4.128 ; 4.128 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 4.138 ; 4.138 ; 4.138 ; 4.138 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 4.109 ; 4.109 ; 4.109 ; 4.109 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 4.423 ; 4.423 ; 4.423 ; 4.423 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 4.319 ; 4.319 ; 4.319 ; 4.319 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 4.340 ; 4.340 ; 4.340 ; 4.340 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 4.316 ; 4.316 ; 4.316 ; 4.316 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 4.339 ; 4.339 ; 4.339 ; 4.339 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 4.409 ; 4.409 ; 4.409 ; 4.409 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 4.422 ; 4.422 ; 4.422 ; 4.422 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 4.846 ; 4.846 ; 4.846 ; 4.846 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 5.599 ; 5.599 ; 5.599 ; 5.599 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 4.577 ; 4.577 ; 4.577 ; 4.577 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 4.551 ; 4.551 ; 4.551 ; 4.551 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 5.227 ; 5.227 ; 5.227 ; 5.227 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 5.111 ; 5.111 ; 5.111 ; 5.111 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 4.912 ; 4.912 ; 4.912 ; 4.912 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 4.425 ; 4.425 ; 4.425 ; 4.425 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 4.845 ; 4.845 ; 4.845 ; 4.845 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 4.341 ; 4.341 ; 4.341 ; 4.341 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 4.277 ; 4.277 ; 4.277 ; 4.277 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 4.353 ; 4.353 ; 4.353 ; 4.353 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 4.274 ; 4.274 ; 4.274 ; 4.274 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 4.184 ; 4.184 ; 4.184 ; 4.184 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 4.640 ; 4.640 ; 4.640 ; 4.640 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 3.907 ; 3.907 ; 3.907 ; 3.907 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 4.836 ; 4.836 ; 4.836 ; 4.836 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 4.044 ; 4.044 ; 4.044 ; 4.044 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.044 ; 4.044 ; 4.044 ; 4.044 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 4.163 ; 4.163 ; 4.163 ; 4.163 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 4.439 ; 4.439 ; 4.439 ; 4.439 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 4.422 ; 4.422 ; 4.422 ; 4.422 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 4.683 ; 4.683 ; 4.683 ; 4.683 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 4.735 ; 4.735 ; 4.735 ; 4.735 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 4.143 ; 4.143 ; 4.143 ; 4.143 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 4.453 ; 4.453 ; 4.453 ; 4.453 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 5.080 ; 5.080 ; 5.080 ; 5.080 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 5.055 ; 5.055 ; 5.055 ; 5.055 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 4.961 ; 4.961 ; 4.961 ; 4.961 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 4.953 ; 4.953 ; 4.953 ; 4.953 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 4.943 ; 4.943 ; 4.943 ; 4.943 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 4.945 ; 4.945 ; 4.945 ; 4.945 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 3.974 ; 3.974 ; 3.974 ; 3.974 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 3.991 ; 3.991 ; 3.991 ; 3.991 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 3.852 ; 3.852 ; 3.852 ; 3.852 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 3.858 ; 3.858 ; 3.858 ; 3.858 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 3.870 ; 3.870 ; 3.870 ; 3.870 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 3.838 ; 3.838 ; 3.838 ; 3.838 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 3.862 ; 3.862 ; 3.862 ; 3.862 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 4.036 ; 4.036 ; 4.036 ; 4.036 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 4.201 ; 4.201 ; 4.201 ; 4.201 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 4.192 ; 4.192 ; 4.192 ; 4.192 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 4.173 ; 4.173 ; 4.173 ; 4.173 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 4.175 ; 4.175 ; 4.175 ; 4.175 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 4.146 ; 4.146 ; 4.146 ; 4.146 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 3.899 ; 3.899 ; 3.899 ; 3.899 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 3.795 ; 3.795 ; 3.795 ; 3.795 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 3.816 ; 3.816 ; 3.816 ; 3.816 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 3.792 ; 3.792 ; 3.792 ; 3.792 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 3.815 ; 3.815 ; 3.815 ; 3.815 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 3.885 ; 3.885 ; 3.885 ; 3.885 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 3.898 ; 3.898 ; 3.898 ; 3.898 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 5.065 ; 5.065 ; 5.065 ; 5.065 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 5.818 ; 5.818 ; 5.818 ; 5.818 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 4.796 ; 4.796 ; 4.796 ; 4.796 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 4.770 ; 4.770 ; 4.770 ; 4.770 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 4.883 ; 4.883 ; 4.883 ; 4.883 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 5.441 ; 5.441 ; 5.441 ; 5.441 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 5.323 ; 5.323 ; 5.323 ; 5.323 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 4.974 ; 4.974 ; 4.974 ; 4.974 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 4.470 ; 4.470 ; 4.470 ; 4.470 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 4.905 ; 4.905 ; 4.905 ; 4.905 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 5.217 ; 5.217 ; 5.217 ; 5.217 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 4.386 ; 4.386 ; 4.386 ; 4.386 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 4.327 ; 4.327 ; 4.327 ; 4.327 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 4.398 ; 4.398 ; 4.398 ; 4.398 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 4.103 ; 4.103 ; 4.103 ; 4.103 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 4.018 ; 4.018 ; 4.018 ; 4.018 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 4.463 ; 4.463 ; 4.463 ; 4.463 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 3.727 ; 3.727 ; 3.727 ; 3.727 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 3.874 ; 3.874 ; 3.874 ; 3.874 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 3.870 ; 3.870 ; 3.870 ; 3.870 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 4.063 ; 4.063 ; 4.063 ; 4.063 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 4.344 ; 4.344 ; 4.344 ; 4.344 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 4.327 ; 4.327 ; 4.327 ; 4.327 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 4.587 ; 4.587 ; 4.587 ; 4.587 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 4.638 ; 4.638 ; 4.638 ; 4.638 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.056 ; 4.056 ; 4.056 ; 4.056 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 4.357 ; 4.357 ; 4.357 ; 4.357 ;
+-------------------+----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 28118    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 28118    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 112   ; 112  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 4851  ; 4851 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Dec 11 17:03:58 2017
Info: Command: quartus_sta pipeline -c Pipeline
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.548
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.548     -1673.923 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1372.858 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.876
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.876      -655.316 clock 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.175         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1372.858 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 454 megabytes
    Info: Processing ended: Mon Dec 11 17:03:59 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


