{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0926",
   "Default View_TopLeft":"589,499",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2050 -y 720 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2050 -y 740 -defaultsOSRD
preplace port FPGA_GPIO_OUT -pg 1 -lvl 6 -x 2050 -y 420 -defaultsOSRD
preplace port PSS_PMC_UART -pg 1 -lvl 6 -x 2050 -y 480 -defaultsOSRD
preplace port FPGA_GPIO_IN -pg 1 -lvl 6 -x 2050 -y 400 -defaultsOSRD
preplace port ESP_PSS_UART -pg 1 -lvl 6 -x 2050 -y 500 -defaultsOSRD
preplace port SDIO_1_0 -pg 1 -lvl 6 -x 2050 -y 760 -defaultsOSRD
preplace port mipi_evf_out_0 -pg 1 -lvl 6 -x 2050 -y 60 -defaultsOSRD
preplace port disp_spi_0 -pg 1 -lvl 6 -x 2050 -y 440 -defaultsOSRD
preplace port badc_spi_0 -pg 1 -lvl 6 -x 2050 -y 460 -defaultsOSRD
preplace port port-id_ETH_CLK25M -pg 1 -lvl 6 -x 2050 -y 1250 -defaultsOSRD
preplace port port-id_USB_REFCLK -pg 1 -lvl 6 -x 2050 -y 1230 -defaultsOSRD
preplace port port-id_SENSOR_CLK -pg 1 -lvl 6 -x 2050 -y 1210 -defaultsOSRD
preplace port port-id_ddr_clk_p_i_0_0 -pg 1 -lvl 0 -x -10 -y 1300 -defaultsOSRD
preplace port port-id_ddr_clk_n_i_0_0 -pg 1 -lvl 0 -x -10 -y 1320 -defaultsOSRD
preplace port port-id_texp0_0 -pg 1 -lvl 6 -x 2050 -y 1360 -defaultsOSRD
preplace port port-id_tdig0_0 -pg 1 -lvl 0 -x -10 -y 1380 -defaultsOSRD
preplace port port-id_tdig1_0 -pg 1 -lvl 0 -x -10 -y 1400 -defaultsOSRD
preplace portBus USB_NRST -pg 1 -lvl 6 -x 2050 -y 980 -defaultsOSRD
preplace portBus ETH_NRST -pg 1 -lvl 6 -x 2050 -y 960 -defaultsOSRD
preplace portBus ddr_data_p_i_0_0 -pg 1 -lvl 0 -x -10 -y 1340 -defaultsOSRD
preplace portBus ddr_data_n_i_0_0 -pg 1 -lvl 0 -x -10 -y 1360 -defaultsOSRD
preplace portBus texp1_0 -pg 1 -lvl 6 -x 2050 -y 1380 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1760 -y 810 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 4 -x 1290 -y 1010 -defaultsOSRD
preplace inst sensor_0 -pg 1 -lvl 3 -x 800 -y 1300 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1760 -y 1220 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -x 380 -y 900 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1290 -y 330 -defaultsOSRD
preplace inst peripherals_0 -pg 1 -lvl 5 -x 1760 -y 500 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1290 -y 780 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -x 800 -y 580 -defaultsOSRD
preplace inst mipi_dsi_tx_subsystem_0 -pg 1 -lvl 5 -x 1760 -y 140 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 4 -x 1290 -y 1250 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 3 -x 800 -y 1030 -defaultsOSRD
preplace netloc axi_vdma_0_mm2s_introut 1 3 1 1020 380n
preplace netloc clk_wiz_0_sensor_clk 1 5 1 NJ 1210
preplace netloc ddr_clk_n_i_0_0_1 1 0 3 NJ 1320 N 1320 NJ
preplace netloc ddr_clk_p_i_0_0_1 1 0 3 NJ 1300 N 1300 NJ
preplace netloc ddr_data_n_i_0_0_1 1 0 3 NJ 1360 N 1360 NJ
preplace netloc ddr_data_p_i_0_0_1 1 0 3 NJ 1340 N 1340 NJ
preplace netloc mipi_dsi_tx_subsystem_0_interrupt 1 3 3 1050 140 1470J 280 1990
preplace netloc peripherals_0_ETH_CLK25M 1 5 1 NJ 1250
preplace netloc peripherals_0_USB_REFCLK 1 5 1 NJ 1230
preplace netloc peripherals_0_badc_spi_intr 1 3 3 1060 150 1530J 290 2030
preplace netloc peripherals_0_disp_spi_intr 1 3 3 1070 160 1510J 300 2020
preplace netloc peripherals_0_esp_uart_intr 1 3 3 1090 170 1490J 310 1990
preplace netloc peripherals_0_gpio_intr 1 3 3 1110 180 1480J 320 2010
preplace netloc peripherals_0_pmc_uart_intr 1 3 3 1100 660 NJ 660 2000
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 3 1110 1110 NJ 1110 1990
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 230 1120 570 920 1090 900 1500 960 2000
preplace netloc ref_clk_i_0_1 1 2 4 590 910 NJ 910 1470J 970 2000
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 5 220 1130 580 760 1050 1120 1520 980 2030J
preplace netloc sensor_0_int_frame_done_o_0 1 3 1 1040 360n
preplace netloc sensor_0_int_ready_o_0 1 3 1 1030 340n
preplace netloc sensor_0_texp0 1 3 3 1020J 1370 1480J 1360 NJ
preplace netloc sensor_0_texp1 1 3 3 1010J 1380 NJ 1380 NJ
preplace netloc tdig0_0_1 1 0 3 NJ 1380 N 1380 NJ
preplace netloc tdig1_0_1 1 0 3 NJ 1400 N 1400 NJ
preplace netloc xlconcat_0_dout 1 4 1 1480 330n
preplace netloc sensor_0_m_axi_sensor_dma_intr 1 3 1 1070 420n
preplace netloc S00_AXI_0_1 1 2 3 530 480 NJ 480 NJ
preplace netloc S00_AXI_1 1 1 5 210 1140 NJ 1140 1060J 1130 NJ 1130 2010
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N 780
preplace netloc axi_interconnect_1_M01_AXI 1 2 1 560 870n
preplace netloc axi_interconnect_1_M02_AXI 1 2 1 550 540n
preplace netloc axi_interconnect_1_M03_AXI 1 2 3 540J 110 NJ 110 1530
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 2 1010 120 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 1050 550n
preplace netloc mipi_dsi_tx_subsystem_0_mipi_phy_if 1 5 1 NJ 60
preplace netloc peripherals_0_FPGA_GPIO_IN 1 5 1 NJ 400
preplace netloc peripherals_0_FPGA_GPIO_OUT 1 5 1 NJ 420
preplace netloc peripherals_0_badc_spi 1 5 1 NJ 460
preplace netloc peripherals_0_disp_spi 1 5 1 NJ 440
preplace netloc peripherals_0_esp_uart 1 5 1 NJ 500
preplace netloc peripherals_0_pmc_uart 1 5 1 NJ 480
preplace netloc processing_system7_0_DDR 1 5 1 NJ 720
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 740
preplace netloc processing_system7_0_SDIO_1 1 5 1 NJ 760
preplace netloc S00_AXI_2 1 3 1 1080 1190n
preplace netloc axi_interconnect_2_M00_AXI 1 4 1 1510 800n
preplace netloc s_axi_lite_sensor_dma_1 1 2 1 530 930n
preplace netloc axi_interconnect_1_M05_AXI 1 2 1 540 950n
levelinfo -pg 1 -10 110 380 800 1290 1760 2050
pagesize -pg 1 -db -bbox -sgen -230 0 2220 1460
"
}
{
   "da_axi4_cnt":"21",
   "da_board_cnt":"8",
   "da_clkrst_cnt":"9",
   "da_ps7_cnt":"1"
}
