vendor_name = ModelSim
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha4/Parte3/CounterDown4.vhd
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha4/Parte3/CounterDown4.vwf
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha4/Parte3/CounterUpDown4.vhd
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha4/Parte3/CounterUpDown4.vwf
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha4/Parte3/Counter_Demo.bdf
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha4/Parte3/Bin7SegDecoder.vhd
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha4/Parte3/CounterLoadUpDown4.vhd
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha4/Parte3/CounterLoadUpDown4.vwf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/LuisMoura/Dropbox/UNIVERSIDADE_DE_AVEIRO/LSD_Laboratorio_de_Sistemas_Digitais/Pratica/Projetos_Quartus/Ficha4/Parte3/db/Counter_Demo.cbx.xml
design_name = Counter_Demo
instance = comp, \HEX00[6]~output\, HEX00[6]~output, Counter_Demo, 1
instance = comp, \HEX00[5]~output\, HEX00[5]~output, Counter_Demo, 1
instance = comp, \HEX00[4]~output\, HEX00[4]~output, Counter_Demo, 1
instance = comp, \HEX00[3]~output\, HEX00[3]~output, Counter_Demo, 1
instance = comp, \HEX00[2]~output\, HEX00[2]~output, Counter_Demo, 1
instance = comp, \HEX00[1]~output\, HEX00[1]~output, Counter_Demo, 1
instance = comp, \HEX00[0]~output\, HEX00[0]~output, Counter_Demo, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Counter_Demo, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Counter_Demo, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Counter_Demo, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Counter_Demo, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Counter_Demo, 1
instance = comp, \SW2~input\, SW2~input, Counter_Demo, 1
instance = comp, \SW4~input\, SW4~input, Counter_Demo, 1
instance = comp, \SW1~input\, SW1~input, Counter_Demo, 1
instance = comp, \inst|s_count[0]~10\, inst|s_count[0]~10, Counter_Demo, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Counter_Demo, 1
instance = comp, \inst|s_count[0]\, inst|s_count[0], Counter_Demo, 1
instance = comp, \SW0~input\, SW0~input, Counter_Demo, 1
instance = comp, \inst|s_count[1]~4\, inst|s_count[1]~4, Counter_Demo, 1
instance = comp, \inst|s_count[1]~5\, inst|s_count[1]~5, Counter_Demo, 1
instance = comp, \SW5~input\, SW5~input, Counter_Demo, 1
instance = comp, \inst|s_count[1]~9\, inst|s_count[1]~9, Counter_Demo, 1
instance = comp, \inst|s_count[1]\, inst|s_count[1], Counter_Demo, 1
instance = comp, \inst|s_count[2]~7\, inst|s_count[2]~7, Counter_Demo, 1
instance = comp, \SW6~input\, SW6~input, Counter_Demo, 1
instance = comp, \inst|s_count[2]\, inst|s_count[2], Counter_Demo, 1
instance = comp, \inst|s_count[3]~11\, inst|s_count[3]~11, Counter_Demo, 1
instance = comp, \SW7~input\, SW7~input, Counter_Demo, 1
instance = comp, \inst|s_count[3]\, inst|s_count[3], Counter_Demo, 1
instance = comp, \inst2|decOut_n[6]~0\, inst2|decOut_n[6]~0, Counter_Demo, 1
instance = comp, \inst2|decOut_n[5]~1\, inst2|decOut_n[5]~1, Counter_Demo, 1
instance = comp, \inst2|decOut_n[4]~2\, inst2|decOut_n[4]~2, Counter_Demo, 1
instance = comp, \inst2|decOut_n[3]~3\, inst2|decOut_n[3]~3, Counter_Demo, 1
instance = comp, \inst2|decOut_n[2]~4\, inst2|decOut_n[2]~4, Counter_Demo, 1
instance = comp, \inst2|decOut_n[1]~5\, inst2|decOut_n[1]~5, Counter_Demo, 1
instance = comp, \inst2|decOut_n[0]~6\, inst2|decOut_n[0]~6, Counter_Demo, 1
