#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Nov  8 13:25:28 2021
# Process ID: 53804
# Current directory: C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57404 C:\Users\kingd\Documents\GitHub\ECE369AryDavidRusty\labs9-15\labs9-15.xpr
# Log file: C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/vivado.log
# Journal file: C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/rrine/VivadoProjects/ECE369AryDavidRusty/labs9-15' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 971.230 ; gain = 289.203
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/instruction_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/AndGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AndGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/BranchDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/DataMemory.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/HiLoReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux1Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux1Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux32Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/Mux5Bit3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/OrGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OrGate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegIF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegIF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ShifterID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShifterID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/StoreMasker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreMasker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2458] undeclared symbol JrMEM, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:33]
INFO: [VRFC 10-2458] undeclared symbol JumpInstructionID, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:40]
INFO: [VRFC 10-2458] undeclared symbol JumpID, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:41]
WARNING: [VRFC 10-2938] 'JumpInstructionID' is already implicitly declared on line 40 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:61]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxWB, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:81]
INFO: [VRFC 10-2458] undeclared symbol ALUResultMEM, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:93]
INFO: [VRFC 10-2458] undeclared symbol ForwardC, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:95]
INFO: [VRFC 10-2458] undeclared symbol ForwardD, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:103]
INFO: [VRFC 10-2458] undeclared symbol HiLoOrNormalWB, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:109]
INFO: [VRFC 10-2458] undeclared symbol ALUResult64WB, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:115]
INFO: [VRFC 10-2458] undeclared symbol HiLoControlWB, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:116]
INFO: [VRFC 10-2458] undeclared symbol JrID, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:150]
WARNING: [VRFC 10-2938] 'JrID' is already implicitly declared on line 150 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:152]
WARNING: [VRFC 10-2938] 'JumpID' is already implicitly declared on line 41 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:154]
INFO: [VRFC 10-2458] undeclared symbol RegWriteID, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:160]
INFO: [VRFC 10-2458] undeclared symbol BranchEX, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:199]
WARNING: [VRFC 10-2938] 'ForwardC' is already implicitly declared on line 95 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:235]
INFO: [VRFC 10-2458] undeclared symbol RegWriteMEM, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:238]
INFO: [VRFC 10-2458] undeclared symbol RegDstMuxMEM, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:239]
WARNING: [VRFC 10-2938] 'RegWriteMEM' is already implicitly declared on line 238 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:315]
WARNING: [VRFC 10-2938] 'RegDstMuxMEM' is already implicitly declared on line 239 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:317]
WARNING: [VRFC 10-2938] 'ALUResultMEM' is already implicitly declared on line 93 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:318]
INFO: [VRFC 10-2458] undeclared symbol ZeroMEM, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:344]
INFO: [VRFC 10-2458] undeclared symbol JrMuxOutMEM, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:350]
INFO: [VRFC 10-2458] undeclared symbol ReadDataMEM, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:370]
INFO: [VRFC 10-2458] undeclared symbol MovMuxOut, assumed default net type wire [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:392]
WARNING: [VRFC 10-2938] 'ReadDataMEM' is already implicitly declared on line 370 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:399]
WARNING: [VRFC 10-2938] 'RegDstMuxWB' is already implicitly declared on line 81 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:401]
WARNING: [VRFC 10-2938] 'ALUResult64WB' is already implicitly declared on line 115 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:402]
WARNING: [VRFC 10-2938] 'HiLoControlWB' is already implicitly declared on line 116 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:403]
WARNING: [VRFC 10-2938] 'HiLoOrNormalWB' is already implicitly declared on line 109 [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:404]
WARNING: [VRFC 10-3380] identifier 'HiLoOrNormalMuxOut' is used before its declaration [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:16]
WARNING: [VRFC 10-3380] identifier 'PCResult' is used before its declaration [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:17]
WARNING: [VRFC 10-3380] identifier 'Hi_Debug' is used before its declaration [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:18]
WARNING: [VRFC 10-3380] identifier 'Lo_Debug' is used before its declaration [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/WordMask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WordMask
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/ZeroExtention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExtention
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sim_1/new/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.879 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
"xelab -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardA' [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:241]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardC' [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:242]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'JrMuxOut' [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:350]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.srcs/sources_1/new/TopLevel.v:257]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.OrGate
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.ShifterID
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegIF_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.BranchDetection
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtention
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegID_EX
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.Mux5Bit3to1
Compiling module xil_defaultlib.RegEX_MEM
Compiling module xil_defaultlib.StoreMasker
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.WordMask
Compiling module xil_defaultlib.Mux1Bit2To1
Compiling module xil_defaultlib.RegMEM_WB
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/labs9-15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -view {C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/TopLevel_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/kingd/Documents/GitHub/ECE369AryDavidRusty/labs9-15/TopLevel_tb_behav2.wcfg
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1063.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  8 14:48:16 2021...
