// Seed: 371362556
module module_0;
  logic [7:0] id_1 = id_1;
  assign module_2.id_6 = 0;
  assign id_1[1] = 1;
endmodule
program module_1 (
    input  uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wor   id_4,
    input  wor   id_5,
    output uwire id_6
);
  module_0 modCall_1 ();
  wire id_8;
endprogram
module module_2 (
    output uwire id_0,
    output uwire id_1,
    output wand id_2,
    output tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7
);
  wire id_9;
  assign id_6 = id_7 ? 1 : 1;
  assign id_3 = 1;
  wire id_10 = (~id_5);
  wire id_11;
  module_0 modCall_1 ();
  assign id_3 = 1'b0;
endmodule
