library ieee;
use ieee.std_logic_1164.all;

entity Ejercico2 is
port(A0,A1: IN STD_LOGIC ; Y0,Y1,Y2,Y3: OUT STD_LOGIC);
END Ejercico2;

architecture logic of Ejercico2 is
begin

Y0<= (not A1 AND not A0);
Y1<= (not A1 AND A0);
Y2<= (A1 AND not A0);
Y3<= (A1 AND A0);

end logic;
