;**************************************************************************************       
; Copyright 2009 Aptina Imaging Corporation. All rights reserved.                             
;                                                                                             
;                                                                                             
; No permission to use, copy, modify, or distribute this software and/or                      
; its documentation for any purpose has been granted by Aptina Imaging Corporation.           
; If any such permission has been granted ( by separate agreement ), it                       
; is required that the above copyright notice appear in all copies and                        
; that both that copyright notice and this permission notice appear in                        
; supporting documentation, and that the name of Aptina Imaging Corporation or any            
; of its trademarks may not be used in advertising or publicity pertaining                    
; to distribution of the software without specific, written prior permission.                 
;                                                                                             
;                                                                                             
;      This software and any associated documentation are provided "AS IS" and                
;      without warranty of any kind.   APTINA IMAGING CORPORATION EXPRESSLY DISCLAIMS         
;      ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT       
;      OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS        
;      FOR A PARTICULAR PURPOSE.  APTINA DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED        
;      IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE   
;      WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, APTINA DOES NOT WARRANT OR          
;      MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY            
;      ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,         
;      OR OTHERWISE.                                                                          
;*************************************************************************************/       
; Default INI file for the A-0360SOC-REV2 (Chip ID 0x823A)
;
; $Revision: 23722 $
; $Date: 2010-03-09 18:06:03 -0800 (Tue, 09 Mar 2010) $ 
;
; This file holds groups of register presets (sections) specific for this sensor. The 
; presets allow you to overwrite the power-on default settings with optimized register 
; settings. 
; The [Demo Initialization] section contains all optimized register settings for running
; the sensor in the demo environment. Other sections include settings optimized for a
; veriety of situations like: Running at different master clock speeds, running under
; different lighting situations, running with different lenses, etc.
; Most of the demonstration software (DevWare, SensorDemo, ...) make use of this file
; to load and store the user presets.
;
; Keyname description:
; REG      = assign a new register value
; BITFIELD = do a READ-MODIFY-WRITE to part of a register. The part is defined as a mask.
; FIELD_WR = Write any register, variable or bitfield, specified by its symbol name
; LOAD     = load an alternate section from this section
; STATE    = set non-register state
; DELAY    = delay a certain amount of milliseconds before continuing 
; POLL_REG = Read a register a specified number of times, or until the register
;            value no longer meets a specified condition. You specify the
;            register by its address, and it only works with simple registers.
;            You also specify a delay between each iteration of the loop.
; POLL_FIELD = Like POLL_REG except you specify the register by its symbol name
;            as defined in the sensor data file. POLL_FIELD works with any kind
;            of register or variable.
;
; Keyname format:
; REG      = [<page>,] <address>, <value>             //<comment>
; BITFIELD = [<page>,] <address>, <mask>, <value>
;            Some examples: 
;            BITFIELD=2, 0x05, 0x0020, 1 //for register 5 on page 2, set the 6th bit to 1
;            BITFIELD=0x06, 0x000F, 0    //for register 6, clear the first 4 bits
; FIELD_WR = <registername>, [<bitfieldname>,] <value>
; LOAD     = <section>
; STATE    = <state>, <value>
; DELAY    = <milliseconds>
; POLL_REG = [<page>,]<address>,<mask>,<condition>,DELAY=<milliseconds>,TIMEOUT=<count> //<comment>
;            Example:  Poll every 50ms, stop when value <= 8 or after 5 times (250ms).
;            POLL_REG= 2, 0x3F, 0xFFFF, >8, DELAY=50, TIMEOUT=5
; POLL_FIELD = <registername>, [<bitfieldname>,] <condition>, DELAY=<milliseconds>, TIMEOUT=<count> //<comment>
;            Example:  Poll every 10 ms, stop when the value = 0, or after 500ms.
;            POLL_FIELD= SEQ_CMD, !=0, DELAY=10, TIMEOUT=50
;
; <page>         Optional address space for this register. Some sensors (mostly SOC's)
;                have multiple register pages (see the sensor spec or developers guide)
; <address>      the register address
; <value>        the new value to assign to the register
; <mask>         is the part of a register value that needs to be updated with a new value
; <registername> Name of a register or variable as defined the sensor data (.sdat) file
; <bitfieldname> Optional name of a bitfield
; <condition>    <  <=  ==  !=  >  or  >=  followed by a numerical value
; <count>        Number of iterations of the polling loop
; <section>      the name of another section to load
; <state>        non-register program state names [do not modify]
; <milliseconds> wait for this ammount of milliseconds before continuing 
; <comment>      Some form of C-style comments are supported in this .ini file
;
;*************************************************************************************/
 
[Reset]
REG=1,  0x07,   1       //SOFT_RESET
REG=1,  0x07,   0       //SOFT_RESET
REG=4,  0x0D,   1       //RESET_REG
REG=4,  0x0D,   0       //RESET_REG

[Demo Initialization]
LOAD=Defaults 15FPS 12MHz Glass Lens

[Viewfinder ON]
REG=4, 0x20, 0x1018	// READ_MODE_REG
REG=1, 0xA5, 0x0000	// HORIZ_PAN_DECIMATION
REG=1, 0xA6, 0x0280	// HORIZ_ZOOM_DECIMATION
REG=1, 0xA7, 0x0280	// HORIZ_SIZE_DECIMATION
REG=1, 0xA8, 0x0000	// VERT_PAN_DECIMATION
REG=1, 0xA9, 0x01E0	// VERT_ZOOM_DECIMATION
REG=1, 0xAA, 0x01E0	// VERT_SIZE_DECIMATION

[Viewfinder OFF]
REG=4, 0x20, 0x1000	// READ_MODE_REG
REG=1, 0xA5, 0x0000	// HORIZ_PAN_DECIMATION
REG=1, 0xA6, 0x0280	// HORIZ_ZOOM_DECIMATION
REG=1, 0xA7, 0x0280	// HORIZ_SIZE_DECIMATION
REG=1, 0xA8, 0x0000	// VERT_PAN_DECIMATION
REG=1, 0xA9, 0x01E0	// VERT_ZOOM_DECIMATION
REG=1, 0xAA, 0x01E0	// VERT_SIZE_DECIMATION

[Defaults 15FPS 12MHz Glass Lens]
REG=4,  5,  46  // 12MHz horiz blank
REG=4,  33,   58369
BITFIELD=4, 7, 0x0010, 0 // banding fix for Fmclk <=13.5MHz
REG=4,  47,   63414      // banding fix for Fmclk <=13.5MHz
REG=1,  57, 290 // banding fix
REG=1,  51, 5137
REG=1,  62, 4095
REG=1,  59, 1068    // flare compensation
REG=1,  61, 474 // no jump, was 474
LOAD=15FPS 12MHz AE - Lower SNR/Delay FPS slowdown
//STATE=Master Clock, 12000000

[Flare compensation]
REG=4,  55, 6   // flare compensation
REG=4,  48, 30721   // flare compensation

[Defaults 30FPS 27MHz Glass Lens]
REG=4,  33,   58369
REG=4,  5,  132          // hBlank
REG=4,  6,  10           // vBlank
BITFIELD=4, 7, 0x0010, 0 // Clear for master clock >=24MHz
REG=1,  51, 5137
REG=1,  62, 4095
REG=1,  57, 290      // full line (max shutter delay value)
REG=1,  89, 504      // full frame IT for 60Hz AC
REG=1,  90, 605      // full frame IT for 50Hz AC
REG=1,  92, 8222        // flicker for 27MHz 30FPS
REG=1,  93, 10021       // flicker for 27MHz 30FPS
REG=1,  100,    4477        // flicker parameters
REG=1,  59, 1068    // flare compensation
REG=1,  61, 474 // no jump, was 474
//STATE=Master Clock, 27000000

[30FPS 27MHz AE - Better SNR/Lower FPS sooner]
REG=1,  56, 1088    // Auto-exposure table defaults for 30FPS
REG=1,  64, 7696
REG=1,  65, 5143
REG=1,  66, 13840
REG=1,  67, 14905
REG=1,  68, 15420
REG=1,  69, 15933
//STATE=Master Clock, 27000000

[30FPS 27MHz AE - Lower SNR/Delay FPS slowdown]
REG=1,  56, 1144
REG=1,  64, 7696
REG=1,  65, 5143
REG=1,  66, 26128
REG=1,  67, 28010
REG=1,  68, 29040
REG=1,  69, 29811
//STATE=Master Clock, 27000000

[Extra defaults - Module type A]
BITFIELD=1, 8, 0x0100, 1 // LC on
REG=1,  128,    6        // LC parameters
REG=1,  129,    54032
REG=1,  130,    244
REG=1,  131,    15380
REG=1,  132,    58376
REG=1,  133,    246
REG=1,  134,    10253
REG=1,  135,    57866
REG=1,  136,    248
REG=1,  137,    10252
REG=1,  138,    45092
REG=1,  139,    63714
REG=1,  140,    7176
REG=1,  141,    90
REG=1,  142,    52758
REG=1,  143,    63982
REG=1,  144,    5124
REG=1,  145,    50
REG=1,  146,    53268
REG=1,  147,    63728
REG=1,  148,    5125
REG=1,  149,    50

[Extra defaults - Module type B]
BITFIELD=1, 8, 0x0100, 1 // LC on
REG=1,  128,    6
REG=1,  129,    52754
REG=1,  130,    240
REG=1,  131,    14093
REG=1,  132,    57868
REG=1,  133,    65013
REG=1,  134,    10251
REG=1,  135,    56845
REG=1,  136,    244
REG=1,  137,    10250
REG=1,  138,    48416
REG=1,  139,    63716
REG=1,  140,    7690
REG=1,  141,    80
REG=1,  142,    55314
REG=1,  143,    64748
REG=1,  144,    5127
REG=1,  145,    40
REG=1,  146,    54291
REG=1,  147,    65260
REG=1,  148,    5125
REG=1,  149,    40

[Extra defaults - Module Aptina]
; lens shading
BITFIELD=1, 8, 0x0100, 1 // LC on
REG=1, 128, 6   
REG=1, 129, 0
REG=1, 130, 0
REG=1, 131, 0
REG=1, 132, 0
REG=1, 133, 0
REG=1, 134, 0
REG=1, 135, 0
REG=1, 136, 0
REG=1, 137, 0
REG=1, 138, 50972
REG=1, 139, 63208
REG=1, 140, 6407
REG=1, 141, 60
REG=1, 142, 53784
REG=1, 143, 63466
REG=1, 144, 4613
REG=1, 145, 50
REG=1, 146, 54039
REG=1, 147, 63722
REG=1, 148, 4101
REG=1, 149, 50

; CCM
REG=1, 2, 46
REG=1, 3, 10531
REG=1, 4, 1252
REG=1, 9, 148
REG=1, 10, 17
REG=1, 11, 10
REG=1, 12, 119
REG=1, 13, 127
REG=1, 14, 32
REG=1, 15, 50
REG=1, 16, 90
REG=1, 17, 164
REG=1, 21, 189
REG=1, 22, 52
REG=1, 23, 107
REG=1, 24, 51
REG=1, 25, 24
REG=1, 26, 19
REG=1, 27, 5
REG=1, 28, 6
REG=1, 29, 93
REG=1, 30, 97
REG=1, 94, 26428
REG=1, 95, 12552
REG=1, 96, 2
BITFIELD=1, 6, 0x0800, 1 // trigger CCM load
BITFIELD=1, 6, 0x8000, 1
BITFIELD=1, 6, 0x8000, 0
BITFIELD=1, 6, 0x0800, 0

[15FPS 12MHz AE - Better SNR/Lower FPS sooner]
REG=1,  56,   2112      //AE table defaults for 12MHz  15FPS
REG=1,  64,   7696      
REG=1,  65,   5143
REG=1,  66,   4627
REG=1,  67,   4370
REG=1,  68,   15376
REG=1,  69,   15933
//STATE=Master Clock, 12000000

[15FPS 12MHz AE - Lower SNR/Delay FPS slowdown]
REG=1,  56,   2168      //AE table defaults for 12MHz 15FPS
REG=1,  64,   7696      
REG=1,  65,   5143
REG=1,  66,   4627
REG=1,  67,   4370
REG=1,  68,   28944
REG=1,  69,   29811
//STATE=Master Clock, 12000000

[15FPS 12MHz AE - Fixed 15FPS Video]
REG=1,  55,   256
;REG=1, 61,   471   //470
;REG=1, 103,  12304
//STATE=Master Clock, 12000000

[30FPS 27MHz AE - Fixed 30FPS Video]
REG=1,  55,   128
;REG=1, 61,   470
;REG=1, 103,  12304
//STATE=Master Clock, 27000000

[Test pattern R72]
REG=1,  72,   135

[Test pattern R58]
REG=1,  58,   8
BITFIELD=1, 8, 0x0004, 1 // Disable Cr
BITFIELD=1, 8, 0x0010, 1 // Disable Cb

[15FPS 13MHz]
REG=4,5,76      // hBlank was 68
REG=4,6,28      // vBlank
REG=4,9,259     // shutter width
REG=1,  51, 5137
REG=1,  62, 4095
REG=1,89,259    // 60Hz AC
REG=1,90,311    // 50Hz AC
REG=1,92,4367   // flicker params
REG=1,93,5394   // flicker params
BITFIELD=4, 7, 0x0010, 0 // banding fix for Fmclk <=13.5MHz
REG=4,  47,   63414      // banding fix for Fmclk <=13.5MHz
REG=1,  57, 290 // banding fix
REG=1,  59, 1068    // flare compensation
REG=1,  61, 474 // no jump, was 474
//STATE=Master Clock, 13000000

[CIF (correct aspect ratio)]
REG=1,165,0x801A    // +0x8000 for synch. update
REG=1,166,0x824A    // +0x8000 for synch. update
REG=1,167,0x8160    // +0x8000 for synch. update
REG=1,168,0x8000    // +0x8000 for synch. update
REG=1,169,0x81E0    // +0x8000 for synch. update
REG=1,170,0x0120    //

[QVGA 2:1 zoom]
REG=1,165,0x80A0    // +0x8000 for synch. update
REG=1,166,0x8140    // +0x8000 for synch. update
REG=1,167,0x8140    // +0x8000 for synch. update
REG=1,168,0x8078    // +0x8000 for synch. update
REG=1,169,0x80F0    // +0x8000 for synch. update
REG=1,170,0x00F0    //

[QVGA 1:1 zoom]
REG=1,165,0x8000    // +0x8000 for synch. update
REG=1,166,0x8280    // +0x8000 for synch. update
REG=1,167,0x8140    // +0x8000 for synch. update
REG=1,168,0x8000    // +0x8000 for synch. update
REG=1,169,0x81E0    // +0x8000 for synch. update
REG=1,170,0x00F0    //

[Still preview (fastest AE)]
REG=1,47,128    // fastest AE
REG=1,63,1      // fastest AE; to speed up more, disable FPS decrease

[Mirror Vertically]
BITFIELD=4, 32, 0x8000, 1 
BITFIELD=1,  8, 0x0002, 1

[Mirror Horizontally]
REG=4, 33, 0x0401
BITFIELD=4, 32, 0x4000, 1 
BITFIELD=1,  8, 0x0001, 1

