<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: CPU Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash 92fd7cf</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__CPU__REGISTERS.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">CPU Registers</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__registers.html">cpu_registers</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represent the register configuration.  <a href="structcpu__registers.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga947c390d9ee4c40173b9cfd60aac4b4c"><td class="memItemLeft" align="right" valign="top"><a id="ga947c390d9ee4c40173b9cfd60aac4b4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga947c390d9ee4c40173b9cfd60aac4b4c">CPU_SR_T_BIT_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga947c390d9ee4c40173b9cfd60aac4b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>T</code> bit that indicates carry/borrow or overflow/underflow. <br /></td></tr>
<tr class="separator:ga947c390d9ee4c40173b9cfd60aac4b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52049ea86e4314b2a3444c60a2fc023"><td class="memItemLeft" align="right" valign="top"><a id="gac52049ea86e4314b2a3444c60a2fc023"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gac52049ea86e4314b2a3444c60a2fc023">CPU_SR_S_BIT_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gac52049ea86e4314b2a3444c60a2fc023"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>S</code> bit is used by the multiply/accumulate instructions. <br /></td></tr>
<tr class="separator:gac52049ea86e4314b2a3444c60a2fc023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad2c8295a2578b178750308eab38f76"><td class="memItemLeft" align="right" valign="top"><a id="gaaad2c8295a2578b178750308eab38f76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76">CPU_SR_I_BITS_MASK</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:gaaad2c8295a2578b178750308eab38f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>I</code> bits are used for the interrupt mask bits. <br /></td></tr>
<tr class="separator:gaaad2c8295a2578b178750308eab38f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e7e0ca305bd41e1234b5e03b282dfd"><td class="memItemLeft" align="right" valign="top"><a id="ga54e7e0ca305bd41e1234b5e03b282dfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga54e7e0ca305bd41e1234b5e03b282dfd">CPU_SR_Q_BIT_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga54e7e0ca305bd41e1234b5e03b282dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>Q</code> bit used by <code>div0u</code>, <code>divu0s</code>, and <code>div1</code> instructions. <br /></td></tr>
<tr class="separator:ga54e7e0ca305bd41e1234b5e03b282dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40581c85372020540c8d3ac3d5e99a5a"><td class="memItemLeft" align="right" valign="top"><a id="ga40581c85372020540c8d3ac3d5e99a5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga40581c85372020540c8d3ac3d5e99a5a">CPU_SR_M_BIT_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:ga40581c85372020540c8d3ac3d5e99a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU <code>sr</code> register <code>M</code> bit used by <code>divu0</code>, <code>divu0s</code>, and <code>div1</code> instructions. <br /></td></tr>
<tr class="separator:ga40581c85372020540c8d3ac3d5e99a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf1d459c6962a5eae2393f9853095fcdf"><td class="memItemLeft" align="right" valign="top"><a id="gaf1d459c6962a5eae2393f9853095fcdf"></a>
typedef struct <a class="el" href="structcpu__registers.html">cpu_registers</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gaf1d459c6962a5eae2393f9853095fcdf">cpu_registers_t</a></td></tr>
<tr class="memdesc:gaf1d459c6962a5eae2393f9853095fcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represent the register configuration. <br /></td></tr>
<tr class="separator:gaf1d459c6962a5eae2393f9853095fcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga96ad830dc597ed5c606c4f6d678fe1a6"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga96ad830dc597ed5c606c4f6d678fe1a6">cpu_reg_gbr_set</a> (uint32_t reg_gbr)</td></tr>
<tr class="memdesc:ga96ad830dc597ed5c606c4f6d678fe1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>gbr</code> register.  <a href="group__CPU__REGISTERS.html#ga96ad830dc597ed5c606c4f6d678fe1a6">More...</a><br /></td></tr>
<tr class="separator:ga96ad830dc597ed5c606c4f6d678fe1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66c69e009e71278e4b443fc14291ebd"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gab66c69e009e71278e4b443fc14291ebd">cpu_reg_gbr_get</a> (void)</td></tr>
<tr class="memdesc:gab66c69e009e71278e4b443fc14291ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>gbr</code> register.  <a href="group__CPU__REGISTERS.html#gab66c69e009e71278e4b443fc14291ebd">More...</a><br /></td></tr>
<tr class="separator:gab66c69e009e71278e4b443fc14291ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d1471b0d862936239441e461f24e63"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga16d1471b0d862936239441e461f24e63">cpu_reg_vbr_set</a> (uint32_t reg_vbr)</td></tr>
<tr class="memdesc:ga16d1471b0d862936239441e461f24e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>vbr</code> register.  <a href="group__CPU__REGISTERS.html#ga16d1471b0d862936239441e461f24e63">More...</a><br /></td></tr>
<tr class="separator:ga16d1471b0d862936239441e461f24e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc918753aebe8619deeb980c05233d28"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gadc918753aebe8619deeb980c05233d28">cpu_reg_vbr_get</a> (void)</td></tr>
<tr class="memdesc:gadc918753aebe8619deeb980c05233d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>vbr</code> register.  <a href="group__CPU__REGISTERS.html#gadc918753aebe8619deeb980c05233d28">More...</a><br /></td></tr>
<tr class="separator:gadc918753aebe8619deeb980c05233d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4e13ff850c02f1986bd160efe1fcd0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga7d4e13ff850c02f1986bd160efe1fcd0">cpu_reg_mach_set</a> (uint32_t reg_mach)</td></tr>
<tr class="memdesc:ga7d4e13ff850c02f1986bd160efe1fcd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>mach</code> register.  <a href="group__CPU__REGISTERS.html#ga7d4e13ff850c02f1986bd160efe1fcd0">More...</a><br /></td></tr>
<tr class="separator:ga7d4e13ff850c02f1986bd160efe1fcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0804293b3d01afc31644c1308a313288"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga0804293b3d01afc31644c1308a313288">cpu_reg_mach_get</a> (void)</td></tr>
<tr class="memdesc:ga0804293b3d01afc31644c1308a313288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>mach</code> register.  <a href="group__CPU__REGISTERS.html#ga0804293b3d01afc31644c1308a313288">More...</a><br /></td></tr>
<tr class="separator:ga0804293b3d01afc31644c1308a313288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe6870c508e85b3b3fc78651b298ccca"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gafe6870c508e85b3b3fc78651b298ccca">cpu_reg_macl_set</a> (uint32_t reg_macl)</td></tr>
<tr class="memdesc:gafe6870c508e85b3b3fc78651b298ccca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>macl</code> register.  <a href="group__CPU__REGISTERS.html#gafe6870c508e85b3b3fc78651b298ccca">More...</a><br /></td></tr>
<tr class="separator:gafe6870c508e85b3b3fc78651b298ccca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4041db3a1341c46acbd234a675904678"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga4041db3a1341c46acbd234a675904678">cpu_reg_macl_get</a> (void)</td></tr>
<tr class="memdesc:ga4041db3a1341c46acbd234a675904678"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>macl</code> register.  <a href="group__CPU__REGISTERS.html#ga4041db3a1341c46acbd234a675904678">More...</a><br /></td></tr>
<tr class="separator:ga4041db3a1341c46acbd234a675904678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140b473663d28f9c691ceee5cc713dfe"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga140b473663d28f9c691ceee5cc713dfe">cpu_reg_pr_set</a> (uint32_t reg_pr)</td></tr>
<tr class="memdesc:ga140b473663d28f9c691ceee5cc713dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>pr</code> register.  <a href="group__CPU__REGISTERS.html#ga140b473663d28f9c691ceee5cc713dfe">More...</a><br /></td></tr>
<tr class="separator:ga140b473663d28f9c691ceee5cc713dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e88be77a11effcee3d97ec71111724"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga86e88be77a11effcee3d97ec71111724">cpu_reg_pr_get</a> (void)</td></tr>
<tr class="memdesc:ga86e88be77a11effcee3d97ec71111724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>pr</code> register.  <a href="group__CPU__REGISTERS.html#ga86e88be77a11effcee3d97ec71111724">More...</a><br /></td></tr>
<tr class="separator:ga86e88be77a11effcee3d97ec71111724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc00be7dc69aca33877627b3adc8a37f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#gafc00be7dc69aca33877627b3adc8a37f">cpu_reg_sr_set</a> (uint32_t reg_sr)</td></tr>
<tr class="memdesc:gafc00be7dc69aca33877627b3adc8a37f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <code>sr</code> register.  <a href="group__CPU__REGISTERS.html#gafc00be7dc69aca33877627b3adc8a37f">More...</a><br /></td></tr>
<tr class="separator:gafc00be7dc69aca33877627b3adc8a37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8649b997c60c902a9a2fdbc457820064"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga8649b997c60c902a9a2fdbc457820064">cpu_reg_sr_get</a> (void)</td></tr>
<tr class="memdesc:ga8649b997c60c902a9a2fdbc457820064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>sr</code> register.  <a href="group__CPU__REGISTERS.html#ga8649b997c60c902a9a2fdbc457820064">More...</a><br /></td></tr>
<tr class="separator:ga8649b997c60c902a9a2fdbc457820064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b001f01d07cd612b1a9063f581b247c"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga5b001f01d07cd612b1a9063f581b247c">cpu_reg_fp_get</a> (void)</td></tr>
<tr class="memdesc:ga5b001f01d07cd612b1a9063f581b247c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>fp</code> (or <code>r14</code>) register.  <a href="group__CPU__REGISTERS.html#ga5b001f01d07cd612b1a9063f581b247c">More...</a><br /></td></tr>
<tr class="separator:ga5b001f01d07cd612b1a9063f581b247c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8b2107bacf582ca67ec50f7c7ba64b"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__REGISTERS.html#ga6c8b2107bacf582ca67ec50f7c7ba64b">cpu_reg_sp_get</a> (void)</td></tr>
<tr class="memdesc:ga6c8b2107bacf582ca67ec50f7c7ba64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the 32-bit value of the <code>sp</code> register.  <a href="group__CPU__REGISTERS.html#ga6c8b2107bacf582ca67ec50f7c7ba64b">More...</a><br /></td></tr>
<tr class="separator:ga6c8b2107bacf582ca67ec50f7c7ba64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga5b001f01d07cd612b1a9063f581b247c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b001f01d07cd612b1a9063f581b247c">&#9670;&nbsp;</a></span>cpu_reg_fp_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t cpu_reg_fp_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>fp</code> (or <code>r14</code>) register. </p>
<p>The appropriate <code>fp</code> (or <code>r14</code>) value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section note"><dt>Note</dt><dd>Yaul passes <code>-fomit-frame-pointer</code> to GCC, so the the frame pointer is not being tracked.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>fp</code> (or <code>r14</code>) register. </dd></dl>

</div>
</div>
<a id="gab66c69e009e71278e4b443fc14291ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab66c69e009e71278e4b443fc14291ebd">&#9670;&nbsp;</a></span>cpu_reg_gbr_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t cpu_reg_gbr_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>gbr</code> register. </p>
<p>The appropriate <code>gbr</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>gbr</code> register. </dd></dl>

</div>
</div>
<a id="ga96ad830dc597ed5c606c4f6d678fe1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96ad830dc597ed5c606c4f6d678fe1a6">&#9670;&nbsp;</a></span>cpu_reg_gbr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_reg_gbr_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_gbr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>gbr</code> register. </p>
<p>The appropriate <code>gbr</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="section warning"><dt>Warning</dt><dd>Yaul may use this register at some point in the future.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_gbr</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0804293b3d01afc31644c1308a313288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0804293b3d01afc31644c1308a313288">&#9670;&nbsp;</a></span>cpu_reg_mach_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t cpu_reg_mach_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>mach</code> register. </p>
<p>The appropriate <code>mach</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>mach</code> register. </dd></dl>

</div>
</div>
<a id="ga7d4e13ff850c02f1986bd160efe1fcd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d4e13ff850c02f1986bd160efe1fcd0">&#9670;&nbsp;</a></span>cpu_reg_mach_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_reg_mach_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_mach</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>mach</code> register. </p>
<p>The appropriate <code>mach</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_mach</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4041db3a1341c46acbd234a675904678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4041db3a1341c46acbd234a675904678">&#9670;&nbsp;</a></span>cpu_reg_macl_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t cpu_reg_macl_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>macl</code> register. </p>
<p>The appropriate <code>macl</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>macl</code> register. </dd></dl>

</div>
</div>
<a id="gafe6870c508e85b3b3fc78651b298ccca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe6870c508e85b3b3fc78651b298ccca">&#9670;&nbsp;</a></span>cpu_reg_macl_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_reg_macl_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_macl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>macl</code> register. </p>
<p>The appropriate <code>macl</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_macl</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga86e88be77a11effcee3d97ec71111724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e88be77a11effcee3d97ec71111724">&#9670;&nbsp;</a></span>cpu_reg_pr_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t cpu_reg_pr_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>pr</code> register. </p>
<p>The appropriate <code>pr</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>pr</code> register. </dd></dl>

</div>
</div>
<a id="ga140b473663d28f9c691ceee5cc713dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga140b473663d28f9c691ceee5cc713dfe">&#9670;&nbsp;</a></span>cpu_reg_pr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_reg_pr_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_pr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>pr</code> register. </p>
<p>The appropriate <code>pr</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_pr</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6c8b2107bacf582ca67ec50f7c7ba64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c8b2107bacf582ca67ec50f7c7ba64b">&#9670;&nbsp;</a></span>cpu_reg_sp_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t cpu_reg_sp_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>sp</code> register. </p>
<p>The appropriate <code>sp</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>sp</code> register. </dd></dl>

</div>
</div>
<a id="ga8649b997c60c902a9a2fdbc457820064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8649b997c60c902a9a2fdbc457820064">&#9670;&nbsp;</a></span>cpu_reg_sr_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t cpu_reg_sr_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>sr</code> register. </p>
<p>The appropriate <code>sr</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>sr</code> register. </dd></dl>

</div>
</div>
<a id="gafc00be7dc69aca33877627b3adc8a37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc00be7dc69aca33877627b3adc8a37f">&#9670;&nbsp;</a></span>cpu_reg_sr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_reg_sr_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_sr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>sr</code> register. </p>
<p>The appropriate <code>sr</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_sr</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadc918753aebe8619deeb980c05233d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc918753aebe8619deeb980c05233d28">&#9670;&nbsp;</a></span>cpu_reg_vbr_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t cpu_reg_vbr_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the 32-bit value of the <code>vbr</code> register. </p>
<p>The appropriate <code>vbr</code> value will be returned depending on which CPU you're executing this inlined function on.</p>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the <code>vbr</code> register. </dd></dl>

</div>
</div>
<a id="ga16d1471b0d862936239441e461f24e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16d1471b0d862936239441e461f24e63">&#9670;&nbsp;</a></span>cpu_reg_vbr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_reg_vbr_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_vbr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the <code>vbr</code> register. </p>
<p>The <code>vbr</code> register defaults to <code>0x0600000</code> for the master CPU, and <code>0x06000400</code> for the slave CPU.</p>
<p>The appropriate <code>vbr</code> value will be set depending on which CPU you're executing this inlined function on.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg_vbr</td><td>The 32-bit value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
