{"sha": "55eb155c4de6a2f2b62c86c9a35e5bd85648a5be", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTVlYjE1NWM0ZGU2YTJmMmI2MmM4NmM5YTM1ZTViZDg1NjQ4YTViZQ==", "commit": {"author": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1992-05-27T21:57:09Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1992-05-27T21:57:09Z"}, "message": "entered into RCS\n\nFrom-SVN: r1105", "tree": {"sha": "e0f8f6c618d13fcbac7058cc1ef23477c6fe6609", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e0f8f6c618d13fcbac7058cc1ef23477c6fe6609"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/55eb155c4de6a2f2b62c86c9a35e5bd85648a5be", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/55eb155c4de6a2f2b62c86c9a35e5bd85648a5be", "html_url": "https://github.com/Rust-GCC/gccrs/commit/55eb155c4de6a2f2b62c86c9a35e5bd85648a5be", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/55eb155c4de6a2f2b62c86c9a35e5bd85648a5be/comments", "author": null, "committer": null, "parents": [{"sha": "5e32e83b4ae051b174090daf4cfec035580b3027", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5e32e83b4ae051b174090daf4cfec035580b3027", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5e32e83b4ae051b174090daf4cfec035580b3027"}], "stats": {"total": 38, "additions": 22, "deletions": 16}, "files": [{"sha": "86b0250761a0dd839bbd46688fdc819a8157d64d", "filename": "gcc/config/i960/i960.h", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/55eb155c4de6a2f2b62c86c9a35e5bd85648a5be/gcc%2Fconfig%2Fi960%2Fi960.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/55eb155c4de6a2f2b62c86c9a35e5bd85648a5be/gcc%2Fconfig%2Fi960%2Fi960.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi960%2Fi960.h?ref=55eb155c4de6a2f2b62c86c9a35e5bd85648a5be", "patch": "@@ -292,6 +292,12 @@ extern int target_flags;\n       flag_signed_char = 1;\t\t\t\t\t\\\n       target_flags |= TARGET_FLAG_CLEAN_LINKAGE;\t\t\\\n     }\t\t\t\t\t\t\t\t\\\n+  /* ??? Function inlining is not supported, because the i960\t\\\n+     calling convention requires the caller to manage the arg\t\\\n+     pointer in a wierd fashion.  This is ordinarily done by\t\\\n+     expand_call, but this is never called when inlining\t\\\n+     functions, and no replacement for it exists.  */\t\t\\\n+  flag_no_inline = 1;\t\t\t\t\t\t\\\n   i960_initialize ();\t\t\t\t\t\t\\\n }\n "}, {"sha": "1adf36a4d5d742a8e9e89297d9a41ffff017e472", "filename": "gcc/config/i960/i960.md", "status": "modified", "additions": 16, "deletions": 16, "changes": 32, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/55eb155c4de6a2f2b62c86c9a35e5bd85648a5be/gcc%2Fconfig%2Fi960%2Fi960.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/55eb155c4de6a2f2b62c86c9a35e5bd85648a5be/gcc%2Fconfig%2Fi960%2Fi960.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi960%2Fi960.md?ref=55eb155c4de6a2f2b62c86c9a35e5bd85648a5be", "patch": "@@ -548,7 +548,7 @@\n (define_insn \"\"\n   [(set (match_operand:SI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:SI 1 \"general_operand\" \"dI,i,m,dJ\"))]\n-  \"current_function_args_size <= 48\n+  \"current_function_args_size == 0\n    && (register_operand (operands[0], SImode)\n        || register_operand (operands[1], SImode)\n        || operands[1] == const0_rtx)\"\n@@ -581,7 +581,7 @@\n (define_insn \"\"\n   [(set (match_operand:SI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:SI 1 \"general_operand\" \"dI,i,m,d\"))]\n-  \"current_function_args_size > 48\n+  \"current_function_args_size != 0\n    && (register_operand (operands[0], SImode)\n        || register_operand (operands[1], SImode))\"\n   \"*\n@@ -625,7 +625,7 @@\n (define_insn \"\"\n   [(set (match_operand:HI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:HI 1 \"general_operand\" \"dI,i,m,dJ\"))]\n-  \"current_function_args_size <= 48\n+  \"current_function_args_size == 0\n    && (register_operand (operands[0], HImode)\n        || register_operand (operands[1], HImode)\n        || operands[1] == const0_rtx)\"\n@@ -659,7 +659,7 @@\n (define_insn \"\"\n   [(set (match_operand:HI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:HI 1 \"general_operand\" \"dI,i,m,d\"))]\n-  \"current_function_args_size > 48\n+  \"current_function_args_size != 0\n    && (register_operand (operands[0], HImode)\n        || register_operand (operands[1], HImode))\"\n   \"*\n@@ -700,7 +700,7 @@\n (define_insn \"\"\n   [(set (match_operand:QI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:QI 1 \"general_operand\" \"dI,i,m,dJ\"))]\n-  \"current_function_args_size <= 48\n+  \"current_function_args_size == 0\n    && (register_operand (operands[0], QImode)\n        || register_operand (operands[1], QImode)\n        || operands[1] == const0_rtx)\"\n@@ -734,7 +734,7 @@\n (define_insn \"\"\n   [(set (match_operand:QI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:QI 1 \"general_operand\" \"dI,i,m,d\"))]\n-  \"current_function_args_size > 48\n+  \"current_function_args_size != 0\n    && (register_operand (operands[0], QImode)\n        || register_operand (operands[1], QImode))\"\n   \"*\n@@ -775,7 +775,7 @@\n (define_insn \"\"\n   [(set (match_operand:DI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:DI 1 \"general_operand\" \"dI,i,m,dJ\"))]\n-  \"current_function_args_size <= 48\n+  \"current_function_args_size == 0\n    && (register_operand (operands[0], DImode)\n        || register_operand (operands[1], DImode)\n        || operands[1] == const0_rtx)\"\n@@ -801,7 +801,7 @@\n (define_insn \"\"\n   [(set (match_operand:DI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:DI 1 \"general_operand\" \"dI,i,m,d\"))]\n-  \"current_function_args_size > 48\n+  \"current_function_args_size != 0\n    && (register_operand (operands[0], DImode)\n        || register_operand (operands[1], DImode))\"\n   \"*\n@@ -834,7 +834,7 @@\n (define_insn \"\"\n   [(set (match_operand:TI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:TI 1 \"general_operand\" \"dI,i,m,dJ\"))]\n-  \"current_function_args_size <= 48\n+  \"current_function_args_size == 0\n    && (register_operand (operands[0], TImode)\n        || register_operand (operands[1], TImode)\n        || operands[1] == const0_rtx)\"\n@@ -860,7 +860,7 @@\n (define_insn \"\"\n   [(set (match_operand:TI 0 \"general_operand\" \"=d,d,d,m\")\n \t(match_operand:TI 1 \"general_operand\" \"dI,i,m,d\"))]\n-  \"current_function_args_size > 48\n+  \"current_function_args_size != 0\n    && (register_operand (operands[0], TImode)\n        || register_operand (operands[1], TImode))\"\n   \"*\n@@ -947,7 +947,7 @@\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"general_operand\" \"=r,f,d,d,m\")\n \t(match_operand:DF 1 \"fpmove_src_operand\" \"r,GH,F,m,dG\"))]\n-  \"current_function_args_size <= 48\n+  \"current_function_args_size == 0\n    && (register_operand (operands[0], DFmode)\n        || register_operand (operands[1], DFmode)\n        || operands[1] == CONST0_RTX (DFmode))\"\n@@ -977,7 +977,7 @@\n (define_insn \"\"\n   [(set (match_operand:DF 0 \"general_operand\" \"=r,f,d,d,m\")\n \t(match_operand:DF 1 \"fpmove_src_operand\" \"r,GH,F,m,d\"))]\n-  \"current_function_args_size > 48\n+  \"current_function_args_size != 0\n    && (register_operand (operands[0], DFmode)\n        || register_operand (operands[1], DFmode))\"\n   \"*\n@@ -1014,7 +1014,7 @@\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"general_operand\" \"=r,f,d,d,m\")\n \t(match_operand:SF 1 \"fpmove_src_operand\" \"r,GH,F,m,dG\"))]\n-  \"current_function_args_size <= 48\n+  \"current_function_args_size == 0\n    && (register_operand (operands[0], SFmode)\n        || register_operand (operands[1], SFmode)\n        || operands[1] == CONST0_RTX (SFmode))\"\n@@ -1044,7 +1044,7 @@\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"general_operand\" \"=r,f,d,d,m\")\n \t(match_operand:SF 1 \"fpmove_src_operand\" \"r,GH,F,m,d\"))]\n-  \"current_function_args_size > 48\n+  \"current_function_args_size != 0\n    && (register_operand (operands[0], SFmode)\n        || register_operand (operands[1], SFmode))\"\n   \"*\n@@ -1858,7 +1858,7 @@\n (define_insn \"\"\n   [(set (match_operand:TF 0 \"general_operand\" \"=r,f,d,d,m\")\n \t(match_operand:TF 1 \"fpmove_src_operand\" \"r,GH,F,m,dG\"))]\n-  \"current_function_args_size <= 48\n+  \"current_function_args_size == 0\n    && (register_operand (operands[0], TFmode)\n        || register_operand (operands[1], TFmode)\n        || operands[1] == CONST0_RTX (TFmode))\"\n@@ -1888,7 +1888,7 @@\n (define_insn \"\"\n   [(set (match_operand:TF 0 \"general_operand\" \"=r,f,d,d,m\")\n \t(match_operand:TF 1 \"fpmove_src_operand\" \"r,GH,F,m,d\"))]\n-  \"current_function_args_size > 48\n+  \"current_function_args_size != 0\n    && (register_operand (operands[0], TFmode)\n        || register_operand (operands[1], TFmode))\"\n   \"*"}]}