
---------- Begin Simulation Statistics ----------
final_tick                                23755570000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83785                       # Simulator instruction rate (inst/s)
host_mem_usage                                 841408                       # Number of bytes of host memory used
host_op_rate                                   162610                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   119.35                       # Real time elapsed on the host
host_tick_rate                              199036721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      19407896                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023756                       # Number of seconds simulated
sim_ticks                                 23755570000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5046516                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              97983                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            778591                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5453781                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1020765                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         5046516                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          4025751                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5453781                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  294694                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       616104                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  13404326                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8270780                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            779147                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2275150                       # Number of branches committed
system.cpu.commit.bw_lim_events                788405                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4934                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16449621                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               19407896                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     18314264                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.059715                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.063066                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12559530     68.58%     68.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1685170      9.20%     77.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       922339      5.04%     82.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1125921      6.15%     88.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       535814      2.93%     91.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       304159      1.66%     93.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       221488      1.21%     94.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       171438      0.94%     95.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       788405      4.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18314264                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     260762                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               133560                       # Number of function calls committed.
system.cpu.commit.int_insts                  19223194                       # Number of committed integer instructions.
system.cpu.commit.loads                       2361632                       # Number of loads committed
system.cpu.commit.membars                        3000                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        51946      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15346801     79.08%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13272      0.07%     79.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            51002      0.26%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           8655      0.04%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            528      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              60      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           13906      0.07%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           27024      0.14%     79.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          87580      0.45%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            6      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           20      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            6      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2342604     12.07%     92.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1361827      7.02%     99.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19028      0.10%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        83600      0.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19407896                       # Class of committed instruction
system.cpu.commit.refs                        3807059                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      19407896                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.375557                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.375557                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      3382247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3382247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52807.444795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52807.444795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52604.486830                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52604.486830                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      3318847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3318847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3347992000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3347992000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018745                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018745                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        63400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28587                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1831320000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1831320000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010293                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34813                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1445459                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1445459                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52146.691115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52146.691115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50214.565191                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50214.565191                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1428621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1428621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    878045985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    878045985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        16838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16838                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    831502985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    831502985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011456                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16559                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.332024                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               509                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         9840                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4827706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4827706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52668.785177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52668.785177                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51834.131141                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51834.131141                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4747468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4747468                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4226037985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4226037985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016620                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        80238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          80238                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        28866                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28866                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2662822985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2662822985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        51372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4827706                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4827706                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52668.785177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52668.785177                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51834.131141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51834.131141                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4747468                       # number of overall hits
system.cpu.dcache.overall_hits::total         4747468                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4226037985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4226037985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016620                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        80238                       # number of overall misses
system.cpu.dcache.overall_misses::total         80238                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        28866                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28866                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2662822985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2662822985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51372                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  50146                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             93.784913                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9706582                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.268628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             51170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9706582                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1021.268628                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4798974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32126                       # number of writebacks
system.cpu.dcache.writebacks::total             32126                       # number of writebacks
system.cpu.decode.BlockedCycles               2861044                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               42552005                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 11221472                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5678811                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 781793                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                437374                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3627729                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         99407                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1910364                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         13659                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5453781                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3095826                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8010874                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                458832                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          616                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       23015832                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  727                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          142                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          5127                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1563586                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.229579                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12181215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1315459                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.968860                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           20980494                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.162278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.362171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14192377     67.65%     67.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   318503      1.52%     69.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   282240      1.35%     70.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   329374      1.57%     72.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   305474      1.46%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   346944      1.65%     75.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   365678      1.74%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   375369      1.79%     78.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4464535     21.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             20980494                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    398809                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   157801                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      3095822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3095822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27562.062167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27562.062167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26946.193667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26946.193667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2358747                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2358747                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20315306972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20315306972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.238087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.238087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       737075                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        737075                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        79401                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        79401                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17721810974                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17721810974                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.212439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.212439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       657674                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       657674                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.359223                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              1030                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         8610                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      3095822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3095822                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27562.062167                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27562.062167                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26946.193667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26946.193667                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2358747                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2358747                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  20315306972                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20315306972                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.238087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.238087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       737075                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         737075                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        79401                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        79401                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17721810974                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17721810974                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.212439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.212439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       657674                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       657674                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      3095822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3095822                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27562.062167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27562.062167                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26946.193667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26946.193667                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2358747                       # number of overall hits
system.cpu.icache.overall_hits::total         2358747                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  20315306972                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20315306972                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.238087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.238087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       737075                       # number of overall misses
system.cpu.icache.overall_misses::total        737075                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        79401                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        79401                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17721810974                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17721810974                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.212439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.212439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       657674                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       657674                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 657300                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.586504                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          6849317                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.837749                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            657673                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           6849317                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.837749                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3016420                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       657300                       # number of writebacks
system.cpu.icache.writebacks::total            657300                       # number of writebacks
system.cpu.idleCycles                         2775077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1006038                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3079761                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.219911                       # Inst execution rate
system.cpu.iew.exec_refs                      5535189                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1909477                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2010232                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4689760                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              21102                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             42781                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2567177                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35856505                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3625712                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1480025                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28979686                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3273                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                174182                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 781793                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                179118                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           444                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           147316                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         4444                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         3767                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5933                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2328128                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1121746                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           3767                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       831447                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         174591                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  31081860                       # num instructions consuming a value
system.cpu.iew.wb_count                      28306858                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.652528                       # average fanout of values written-back
system.cpu.iew.wb_producers                  20281769                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.191588                       # insts written-back per cycle
system.cpu.iew.wb_sent                       28623850                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 38792016                       # number of integer regfile reads
system.cpu.int_regfile_writes                23230622                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.420954                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.420954                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            277921      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              23993693     78.77%     79.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                17468      0.06%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 54655      0.18%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                8946      0.03%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 627      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   90      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16469      0.05%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                29985      0.10%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               90793      0.30%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 68      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              26      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             296      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            516      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3881744     12.74%     93.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1964575      6.45%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27401      0.09%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          94433      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30459713                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  294876                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              585740                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       282601                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             350714                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      542359                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017806                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  507955     93.66%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    441      0.08%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   13      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20716      3.82%     97.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9083      1.67%     99.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               242      0.04%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3890      0.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30429275                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           82034494                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     28024257                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          51957791                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35793589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30459713                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               62916                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16448600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            177957                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          57982                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22844151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      20980494                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.451811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.238173                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12770191     60.87%     60.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1621150      7.73%     68.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1365236      6.51%     75.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1105852      5.27%     80.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1034569      4.93%     85.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1074930      5.12%     90.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1088151      5.19%     95.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              614617      2.93%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              305798      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        20980494                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.282213                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     3096783                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         32514                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            229209                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           187591                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4689760                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2567177                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12830867                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    297                       # number of misc regfile writes
system.cpu.numCycles                         23755571                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     23755570000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2356663                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22242695                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               46                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 120497                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 11528090                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  11045                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 12007                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              97986875                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               40390685                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            44780818                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5757656                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 378684                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 781793                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                548336                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 22538116                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            437703                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         58198352                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7956                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                584                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    603457                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            552                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     53383376                       # The number of ROB reads
system.cpu.rob.rob_writes                    74430746                       # The number of ROB writes
system.cpu.timesIdled                          260764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   137                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         3999                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3999                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78737.124177                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78737.124177                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3695999346                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3695999346                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        46941                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          46941                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       657460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         657460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 113890.189460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113890.189460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 94454.133760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94454.133760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         639092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             639092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2091935000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2091935000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst        18368                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18368                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst          261                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           261                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   1710281000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1710281000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        18107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18107                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         16365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110382.585204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110382.585204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90433.652246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90433.652246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             11553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11553                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    531161000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     531161000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.294042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            4812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4812                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    434805000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    434805000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.293798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.293798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         4808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4808                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        34805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 119474.134955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119474.134955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102391.262937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102391.262937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1198683996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1198683996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.288263                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.288263                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        10033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    977426996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    977426996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.274271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.274271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9546                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data          202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1597.826087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1597.826087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29804.347826                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29804.347826                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              110                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data       147000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       147000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.455446                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.455446                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data             92                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 92                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      2742000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2742000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.455446                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.455446                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       655741                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       655741                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       655741                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           655741                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32126                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           657460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708630                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 113890.189460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 116527.113237                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115068.798242                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 94454.133760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98385.954856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96192.754259                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               639092                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36325                       # number of demand (read+write) hits
system.l2.demand_hits::total                   675417                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst   2091935000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1729844996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3821779996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.027938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.046869                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst              18368                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14845                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33213                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst             261                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             491                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst   1710281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1412231996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3122512996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.280516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.045808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst         18107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32461                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          657460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708630                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 113890.189460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 116527.113237                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115068.798242                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 94454.133760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98385.954856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78737.124177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85873.307247                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              639092                       # number of overall hits
system.l2.overall_hits::.cpu.data               36325                       # number of overall hits
system.l2.overall_hits::total                  675417                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst   2091935000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1729844996                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3821779996                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.027938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.046869                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst             18368                       # number of overall misses
system.l2.overall_misses::.cpu.data             14845                       # number of overall misses
system.l2.overall_misses::total                 33213                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst            261                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            491                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                752                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst   1710281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1412231996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3695999346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6818512342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.280516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst        18107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        46941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79402                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            64557                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                  132                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               64786                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1640                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          83489                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.l2.tags.avg_refs                     16.617412                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 11404849                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     380.115269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1123.204926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       581.034147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1988.283198                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.092802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.274220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.141854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.485421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994296                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1912                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2184                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.466797                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.533203                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     87585                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  11404849                       # Number of tag accesses
system.l2.tags.tagsinuse                  4072.637540                       # Cycle average of tags in use
system.l2.tags.total_refs                     1455436                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                     14481                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               15280                       # number of writebacks
system.l2.writebacks::total                     15280                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     254372.89                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                48080.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     15278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     45529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     29330.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       209.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    210.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        41.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     48782159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         48782159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          48782159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38671183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    122896988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             210350330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       41165924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         48782159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38671183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    122896988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            251516255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       41165924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41165924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        24147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.532654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.636122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.759896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5650     23.40%     23.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11354     47.02%     70.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2428     10.06%     80.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1879      7.78%     88.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          877      3.63%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          436      1.81%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          366      1.52%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          228      0.94%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          929      3.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24147                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4976832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 4996992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                   20160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  976192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               977920                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst      1158848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1158848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        1158848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         918656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2919488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4996992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       977920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          977920                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst        18107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        45617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42984.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47056.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50093.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst      1158784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       904192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2913856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 48779465.194899551570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38062315.490640722215                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 122659906.708195164800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    778315550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    675451845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2285104747                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        15280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  36728745.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       976192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 41093183.619673199952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 561215235801                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          875                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              168142                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14474                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          875                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst           18107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        45617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15280                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    74.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              5256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1029                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.003661520750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.777143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.867027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.712491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           752     85.94%     85.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          119     13.60%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.34%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   27889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     78078                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 78078                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       78078                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 76.17                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    59231                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                    315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  388815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   23747744000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3738872142                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2280815892                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.432000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.388479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.236693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              326     37.26%     37.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      2.63%     39.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              396     45.26%     85.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               90     10.29%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      3.77%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.69%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    15280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15280                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      15280                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                63.08                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    9638                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            963067440                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 86858100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5198450160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            477.068344                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     85186750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     607880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5477806250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4615609732                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1569064389                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11400022879                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             57135360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 46166175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1772376480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               277945920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1437028320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1456361340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11333030445                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          21490863361                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               37062000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            946412610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 85551480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5101094730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            476.735572                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     94530001                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     607100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5491260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4843974556                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1532022403                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11186683040                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             59556000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 45471690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1860118560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               277281900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1435184400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1470507600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11325125250                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          21520028096                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               42558660                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       229795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       229795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 229795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5974912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5974912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5974912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           214820003                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          406290746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             78171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   78171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               78171                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        73654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        151717                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              73271                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15280                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58266                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4807                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4807                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73271                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1972433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       152890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     84144576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5330944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               89475520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23755570000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2795384987                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1973096922                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         153928783                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    991616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           860951                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.141640                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 843515     97.97%     97.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17372      2.02%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     64      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             860951                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         1972                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           64                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       707561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15393                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15457                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          152114                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            692478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47406                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       657300                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           86229                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            68411                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             202                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16365                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        657674                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34805                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
