+incdir+/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src


/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/cache/l1dcache.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/cache/l1icache_32.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/cache/cacheblock/sky130_sram_1kbyte_1rw1r_32x256_8.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/cache/cacheblock/sky130_sram_1rw1r_64x256_8.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/cache/cacheblock/std_dffe.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/cache/cacheblock/std_dffr.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/lsu/ac.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/lsu/agu.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/lsu/cu.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/lsu/lr.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/lsu/lsq.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/lsu/nblsu.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/btb.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/counter_rob.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/counter_tmp.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/counter.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/csr.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/decode.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/excep_ctrl.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/fake_icache.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/fetch.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/fifo_tmp.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/fifo.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/gshare.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/ins_buffer.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/new_alu.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/new_fu.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/physical_regfile.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/units/rcu.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/pipeline/backend.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/core_empty/pipeline/frontend.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/bus_arbiter.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/hehe.v
/work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/params.vh
./dpram64.sv
./wb_arb.sv
./wb_interconnect.sv
./hehe_tb.sv