module JK_FF_TB;
reg j,k,clk,rst;
wire q;

JK_FF dut(j,k,clk,rst,q);

always #10clk=~clk;

initial begin
j = 0;
k = 0;
clk = 0;
rst=1;
    
#10rst=0;

j = 0; k = 1; 
#20 j = 1; k = 0;  
#20 j = 1; k = 1;  
#20j = 0; k = 0;  
#20
$finish;
end 
endmodule
