INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:45:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 buffer24/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer7/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.517ns (18.895%)  route 2.219ns (81.105%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.508     0.508    buffer24/control/clk
    SLICE_X13Y122        FDRE                                         r  buffer24/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer24/control/outputValid_reg/Q
                         net (fo=37, routed)          0.422     1.146    buffer24/control/outputValid_reg_0
    SLICE_X15Y122        LUT5 (Prop_lut5_I1_O)        0.043     1.189 f  buffer24/control/transmitValue_i_6__0/O
                         net (fo=2, routed)           0.216     1.406    fork17/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X15Y122        LUT6 (Prop_lut6_I4_O)        0.043     1.449 r  fork17/generateBlocks[1].regblock/transmitValue_i_2__8/O
                         net (fo=3, routed)           0.315     1.763    fork19/control/generateBlocks[1].regblock/transmitValue_i_10_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I2_O)        0.043     1.806 r  fork19/control/generateBlocks[1].regblock/transmitValue_i_15/O
                         net (fo=1, routed)           0.237     2.043    buffer26/control/transmitValue_i_5_1
    SLICE_X12Y120        LUT6 (Prop_lut6_I2_O)        0.043     2.086 r  buffer26/control/transmitValue_i_10/O
                         net (fo=2, routed)           0.326     2.411    buffer24/control/transmitValue_reg_18
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.043     2.454 f  buffer24/control/transmitValue_i_5/O
                         net (fo=4, routed)           0.311     2.766    buffer24/control/transmitValue_i_5_n_0
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.043     2.809 f  buffer24/control/dataReg[5]_i_4/O
                         net (fo=4, routed)           0.220     3.029    control_merge1/tehb/control/dataReg_reg[5]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.043     3.072 r  control_merge1/tehb/control/dataReg[5]_i_1__0/O
                         net (fo=6, routed)           0.172     3.244    buffer7/E[0]
    SLICE_X13Y127        FDRE                                         r  buffer7/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=581, unset)          0.483     3.183    buffer7/clk
    SLICE_X13Y127        FDRE                                         r  buffer7/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X13Y127        FDRE (Setup_fdre_C_CE)      -0.194     2.953    buffer7/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 -0.291    




