\doxysubsubsubsection{ADC Common Channels}
\hypertarget{group__ADC__channels}{}\label{group__ADC__channels}\index{ADC Common Channels@{ADC Common Channels}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__ADC__channels_ga3c5075aee5af4eae02f1a72d6216199c}\label{group__ADC__channels_ga3c5075aee5af4eae02f1a72d6216199c} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+0}~0x00000000U
\item 
\Hypertarget{group__ADC__channels_gaeb119201733a871c94971c51843ffaac}\label{group__ADC__channels_gaeb119201733a871c94971c51843ffaac} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+1}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}})
\item 
\Hypertarget{group__ADC__channels_gad576132ebd78a3429be34f44e474c914}\label{group__ADC__channels_gad576132ebd78a3429be34f44e474c914} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+2}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}})
\item 
\Hypertarget{group__ADC__channels_ga56dba5d35f1f7bcad41e4f9a7da3b125}\label{group__ADC__channels_ga56dba5d35f1f7bcad41e4f9a7da3b125} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+3}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\Hypertarget{group__ADC__channels_ga66f19737ad81a0a62eb97854d0e41a54}\label{group__ADC__channels_ga66f19737ad81a0a62eb97854d0e41a54} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+4}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}})
\item 
\Hypertarget{group__ADC__channels_ga716f2836f655c753c629de439ce50ecf}\label{group__ADC__channels_ga716f2836f655c753c629de439ce50ecf} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+5}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\Hypertarget{group__ADC__channels_ga418f0223ea88773157638097391716a5}\label{group__ADC__channels_ga418f0223ea88773157638097391716a5} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+6}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\Hypertarget{group__ADC__channels_ga03b8138c2d87274f94ba675a7e18e666}\label{group__ADC__channels_ga03b8138c2d87274f94ba675a7e18e666} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+7}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\Hypertarget{group__ADC__channels_gab0917f6b66213f33f2e2ea8781df5aa9}\label{group__ADC__channels_gab0917f6b66213f33f2e2ea8781df5aa9} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+8}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}})
\item 
\Hypertarget{group__ADC__channels_ga95f485ecc05187c3d475238a88beef1c}\label{group__ADC__channels_ga95f485ecc05187c3d475238a88beef1c} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+9}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\Hypertarget{group__ADC__channels_gaa55df8c97225d32b495959896897567c}\label{group__ADC__channels_gaa55df8c97225d32b495959896897567c} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+10}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\Hypertarget{group__ADC__channels_gaf36361a33c07b04f8ab1d58d232bc434}\label{group__ADC__channels_gaf36361a33c07b04f8ab1d58d232bc434} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+11}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\Hypertarget{group__ADC__channels_gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0}\label{group__ADC__channels_gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+12}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}))
\item 
\Hypertarget{group__ADC__channels_gad7550270d90a1a12b00cd9f8ad9f1fc2}\label{group__ADC__channels_gad7550270d90a1a12b00cd9f8ad9f1fc2} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+13}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\Hypertarget{group__ADC__channels_ga9caff32bcda5dd83f662bf398ab14d36}\label{group__ADC__channels_ga9caff32bcda5dd83f662bf398ab14d36} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+14}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\Hypertarget{group__ADC__channels_ga66f41aad197a6de160dd8958c90653a2}\label{group__ADC__channels_ga66f41aad197a6de160dd8958c90653a2} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+15}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\Hypertarget{group__ADC__channels_ga7892590f524e7356deb1e513bbc0cdaf}\label{group__ADC__channels_ga7892590f524e7356deb1e513bbc0cdaf} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+16}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}})
\item 
\Hypertarget{group__ADC__channels_gaf7760a480f79c62d19260291f8afb6e1}\label{group__ADC__channels_gaf7760a480f79c62d19260291f8afb6e1} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+17}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}))
\item 
\Hypertarget{group__ADC__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd}\label{group__ADC__channels_ga30fc8e77b4c89d3ea0609cfbc7fc90fd} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+18}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}))
\item 
\Hypertarget{group__ADC__channels_ga2647a044275a295693e8fb01db3172f9}\label{group__ADC__channels_ga2647a044275a295693e8fb01db3172f9} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+\+VREFINT}~((uint32\+\_\+t)ADC\+\_\+\+CHANNEL\+\_\+17)
\item 
\Hypertarget{group__ADC__channels_ga60210f1e9305301dea9e42afedd9093f}\label{group__ADC__channels_ga60210f1e9305301dea9e42afedd9093f} 
\#define {\bfseries ADC\+\_\+\+CHANNEL\+\_\+\+VBAT}~((uint32\+\_\+t)ADC\+\_\+\+CHANNEL\+\_\+18)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
