INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch CLANG as the compiler.
   Compiling ../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers_tb.cpp in debug mode
   Generating csim.exe
cycle |h0_phase     |rdy|done|start|op |h1_phase     |rdy|done|start|op 
0     |Q       |1  |-   |1    |Q  |Q       |1  |-   |1    |Q  
1     |Q       |-  |-   |-    |-  |Q       |-  |-   |-    |-  
2     |Q       |-  |-   |-    |-  |Q       |-  |-   |-    |-  
3     |Q       |-  |1   |-    |-  |Q       |-  |1   |-    |-  
4     |Q       |1  |-   |1    |Q  |Q       |1  |-   |1    |Q  
5     |K       |-  |-   |-    |-  |K       |-  |-   |-    |-  
6     |K       |-  |-   |-    |-  |K       |-  |-   |-    |-  
7     |K       |-  |1   |-    |-  |K       |-  |1   |-    |-  
8     |K       |1  |-   |1    |K  |K       |1  |-   |1    |K  
9     |V       |-  |-   |-    |-  |V       |-  |-   |-    |-  
10    |V       |-  |-   |-    |-  |V       |-  |-   |-    |-  
11    |V       |-  |1   |-    |-  |V       |-  |1   |-    |-  
12    |V       |1  |-   |1    |V  |V       |1  |-   |1    |V  
13    |DONE    |-  |-   |-    |-  |DONE    |-  |-   |-    |-  
14    |DONE    |-  |-   |-    |-  |DONE    |-  |-   |-    |-  
15    |DONE    |-  |1   |-    |-  |DONE    |-  |1   |-    |-  
simple_head_helpers test complete.
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
