{"vcs1":{"timestamp_begin":1754132947.930221946, "rt":0.08, "ut":0.03, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754132947.577218857}
{"VCS_COMP_START_TIME": 1754132947.577218857}
{"VCS_COMP_END_TIME": 1754132948.046835471}
{"VCS_USER_OPTIONS": "-full64 -kdb -debug_access+all -sverilog -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/GF22FDX_SC7P5T_116CPP_BASE_CSC20L.v -v /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/verilog/prim.v -f butterfly_filelist"}
