Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  8 12:41:02 2024
| Host         : Spicetop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file time_multi_timing_summary_routed.rpt -pb time_multi_timing_summary_routed.pb -rpx time_multi_timing_summary_routed.rpx -warn_on_violation
| Design       : time_multi
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: c5/COUNT_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.351        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.351        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 1.923ns (72.730%)  route 0.721ns (27.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/COUNT_reg[12]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c5/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    c5/COUNT_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c5/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.562    c5/COUNT_reg[20]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.785 r  c5/COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.785    c5/COUNT_reg[24]_i_1_n_7
    SLICE_X62Y29         FDRE                                         r  c5/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508    14.849    c5/clk
    SLICE_X62Y29         FDRE                                         r  c5/COUNT_reg[24]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.062    15.136    c5/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.920ns (72.699%)  route 0.721ns (27.301%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/COUNT_reg[12]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c5/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    c5/COUNT_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.782 r  c5/COUNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.782    c5/COUNT_reg[20]_i_1_n_6
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[21]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    c5/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.899ns (72.480%)  route 0.721ns (27.520%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/COUNT_reg[12]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c5/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    c5/COUNT_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.761 r  c5/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.761    c5/COUNT_reg[20]_i_1_n_4
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[23]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    c5/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.825ns (71.681%)  route 0.721ns (28.319%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/COUNT_reg[12]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c5/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    c5/COUNT_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.687 r  c5/COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.687    c5/COUNT_reg[20]_i_1_n_5
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[22]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    c5/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  7.448    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 1.809ns (71.501%)  route 0.721ns (28.499%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/COUNT_reg[12]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c5/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.448    c5/COUNT_reg[16]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.671 r  c5/COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.671    c5/COUNT_reg[20]_i_1_n_7
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507    14.848    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[20]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    c5/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 1.806ns (71.468%)  route 0.721ns (28.532%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/COUNT_reg[12]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.668 r  c5/COUNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.668    c5/COUNT_reg[16]_i_1_n_6
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[17]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    c5/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.785ns (71.229%)  route 0.721ns (28.771%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/COUNT_reg[12]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.647 r  c5/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.647    c5/COUNT_reg[16]_i_1_n_4
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[19]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    c5/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 1.711ns (70.353%)  route 0.721ns (29.647%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/COUNT_reg[12]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.573 r  c5/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.573    c5/COUNT_reg[16]_i_1_n_5
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[18]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    c5/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.695ns (70.157%)  route 0.721ns (29.843%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c5/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    c5/COUNT_reg[12]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.557 r  c5/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.557    c5/COUNT_reg[16]_i_1_n_7
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505    14.846    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[16]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    c5/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  7.576    

Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 c5/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.692ns (70.120%)  route 0.721ns (29.880%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.141    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c5/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.712     6.309    c5/COUNT_reg_n_0_[1]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  c5/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c5/COUNT_reg[0]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c5/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.106    c5/COUNT_reg[4]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  c5/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c5/COUNT_reg[8]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.554 r  c5/COUNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.554    c5/COUNT_reg[12]_i_1_n_6
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.504    14.845    c5/clk
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.062    15.132    c5/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.466    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  c5/COUNT_reg[0]/Q
                         net (fo=1, routed)           0.173     1.780    c5/COUNT_reg_n_0_[0]
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  c5/COUNT[0]_i_2/O
                         net (fo=1, routed)           0.000     1.825    c5/COUNT[0]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  c5/COUNT_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    c5/COUNT_reg[0]_i_1_n_7
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    c5/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.582     1.465    c5/clk
    SLICE_X62Y25         FDRE                                         r  c5/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  c5/COUNT_reg[11]/Q
                         net (fo=1, routed)           0.183     1.789    c5/COUNT_reg_n_0_[11]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  c5/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    c5/COUNT_reg[8]_i_1_n_4
    SLICE_X62Y25         FDRE                                         r  c5/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    c5/clk
    SLICE_X62Y25         FDRE                                         r  c5/COUNT_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    c5/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.466    c5/clk
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  c5/COUNT_reg[15]/Q
                         net (fo=1, routed)           0.183     1.790    c5/COUNT_reg_n_0_[15]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  c5/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    c5/COUNT_reg[12]_i_1_n_4
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    c5/clk
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    c5/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c5/COUNT_reg[19]/Q
                         net (fo=1, routed)           0.183     1.792    c5/COUNT_reg_n_0_[19]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  c5/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    c5/COUNT_reg[16]_i_1_n_4
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     1.980    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    c5/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.468    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c5/COUNT_reg[23]/Q
                         net (fo=1, routed)           0.183     1.792    c5/COUNT_reg_n_0_[23]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  c5/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    c5/COUNT_reg[20]_i_1_n_4
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.981    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[23]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    c5/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.466    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  c5/COUNT_reg[3]/Q
                         net (fo=1, routed)           0.183     1.790    c5/COUNT_reg_n_0_[3]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  c5/COUNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    c5/COUNT_reg[0]_i_1_n_4
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    c5/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.582     1.465    c5/clk
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  c5/COUNT_reg[7]/Q
                         net (fo=1, routed)           0.183     1.789    c5/COUNT_reg_n_0_[7]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  c5/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    c5/COUNT_reg[4]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    c5/clk
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    c5/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.256ns (55.773%)  route 0.203ns (44.227%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    c5/clk
    SLICE_X62Y29         FDRE                                         r  c5/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  c5/COUNT_reg[24]/Q
                         net (fo=4, routed)           0.203     1.813    c5/out[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.928 r  c5/COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    c5/COUNT_reg[24]_i_1_n_7
    SLICE_X62Y29         FDRE                                         r  c5/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.982    c5/clk
    SLICE_X62Y29         FDRE                                         r  c5/COUNT_reg[24]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    c5/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.466    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  c5/COUNT_reg[0]/Q
                         net (fo=1, routed)           0.173     1.780    c5/COUNT_reg_n_0_[0]
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  c5/COUNT[0]_i_2/O
                         net (fo=1, routed)           0.000     1.825    c5/COUNT[0]_i_2_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.931 r  c5/COUNT_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.931    c5/COUNT_reg[0]_i_1_n_6
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    c5/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.466    c5/clk
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  c5/COUNT_reg[12]/Q
                         net (fo=1, routed)           0.232     1.839    c5/COUNT_reg_n_0_[12]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  c5/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    c5/COUNT_reg[12]_i_1_n_7
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    c5/clk
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    c5/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   c5/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   c5/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   c5/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   c5/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   c5/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   c5/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   c5/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   c5/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   c5/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   c5/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   c5/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c5/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c5/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c5/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c5/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   c5/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   c5/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   c5/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   c5/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   c5/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   c5/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c5/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c5/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c5/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c5/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   c5/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   c5/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   c5/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   c5/COUNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.678ns  (logic 5.657ns (48.445%)  route 6.021ns (51.555%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           4.358     5.821    c6/sw_IBUF[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.945 r  c6/sseg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.945    c6/sseg_OBUF[3]_inst_i_4_n_0
    SLICE_X64Y21         MUXF7 (Prop_muxf7_I0_O)      0.241     6.186 r  c6/sseg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.186    c6/sseg_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y21         MUXF8 (Prop_muxf8_I0_O)      0.098     6.284 r  c6/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.947    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.731    11.678 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.678    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.630ns  (logic 5.626ns (48.377%)  route 6.004ns (51.623%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=7, routed)           4.198     5.649    c6/sw_IBUF[4]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.773 r  c6/sseg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.773    c6/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     6.018 r  c6/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.018    c6/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     6.122 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.806     7.928    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.703    11.630 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.630    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.465ns  (logic 5.626ns (49.074%)  route 5.839ns (50.926%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.931     5.394    c6/sw_IBUF[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     5.518 r  c6/sseg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.518    c6/sseg_OBUF[1]_inst_i_4_n_0
    SLICE_X65Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     5.756 r  c6/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.756    c6/sseg_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     5.860 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.908     7.768    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.696    11.465 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.465    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.462ns  (logic 5.657ns (49.353%)  route 5.805ns (50.647%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           4.139     5.603    c6/sw_IBUF[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     5.727 r  c6/sseg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.727    c6/sseg_OBUF[4]_inst_i_4_n_0
    SLICE_X65Y21         MUXF7 (Prop_muxf7_I0_O)      0.238     5.965 r  c6/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.965    c6/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     6.069 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.667     7.735    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.727    11.462 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.462    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.365ns  (logic 5.640ns (49.626%)  route 5.725ns (50.374%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.058     5.511    c6/sw_IBUF[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     5.635 r  c6/sseg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.635    c6/sseg_OBUF[5]_inst_i_4_n_0
    SLICE_X64Y22         MUXF7 (Prop_muxf7_I0_O)      0.241     5.876 r  c6/sseg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.876    c6/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y22         MUXF8 (Prop_muxf8_I0_O)      0.098     5.974 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.667     7.641    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.724    11.365 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.365    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.275ns  (logic 5.662ns (50.212%)  route 5.614ns (49.788%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=7, routed)           3.597     5.063    c6/sw_IBUF[5]
    SLICE_X64Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.187 r  c6/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.187    c6/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y19         MUXF7 (Prop_muxf7_I1_O)      0.247     5.434 r  c6/sseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.434    c6/sseg_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y19         MUXF8 (Prop_muxf8_I0_O)      0.098     5.532 r  c6/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.017     7.549    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.726    11.275 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.275    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.161ns  (logic 5.642ns (50.548%)  route 5.519ns (49.452%))
  Logic Levels:           5  (IBUF=1 LUT4=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=7, routed)           3.712     5.176    c6/sw_IBUF[2]
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.300 r  c6/sseg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.300    c6/sseg_OBUF[2]_inst_i_4_n_0
    SLICE_X65Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     5.538 r  c6/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.538    c6/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     5.642 r  c6/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.449    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.712    11.161 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.161    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.270ns  (logic 4.512ns (62.061%)  route 2.758ns (37.939%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.901     1.379    c6/state[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.323     1.702 r  c6/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     3.559    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.270 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.270    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 4.513ns (63.659%)  route 2.577ns (36.341%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.899     1.377    c6/state[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.323     1.700 r  c6/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     3.378    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.090 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.090    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.977ns  (logic 4.272ns (61.228%)  route 2.705ns (38.772%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.899     1.377    c6/state[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.295     1.672 r  c6/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.478    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.977 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.977    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c6/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.173%)  route 0.198ns (48.827%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.198     0.362    c6/state[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.043     0.405 r  c6/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    c6/next_state[1]
    SLICE_X64Y26         FDCE                                         r  c6/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c6/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.413%)  route 0.198ns (48.587%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.198     0.362    c6/state[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.407 r  c6/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.407    c6/next_state[0]
    SLICE_X64Y26         FDCE                                         r  c6/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.433ns (75.938%)  route 0.454ns (24.062%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.118     0.282    c6/state[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.327 r  c6/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     0.663    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.887 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.887    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c6/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 0.210ns (11.003%)  route 1.695ns (88.997%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.695     1.904    c6/AR[0]
    SLICE_X64Y26         FDCE                                         f  c6/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c6/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 0.210ns (11.003%)  route 1.695ns (88.997%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=27, routed)          1.695     1.904    c6/AR[0]
    SLICE_X64Y26         FDCE                                         f  c6/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.409ns (73.502%)  route 0.508ns (26.498%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.117     0.281    c6/state[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.326 r  c6/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.717    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.917 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.917    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.485ns (76.973%)  route 0.444ns (23.027%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.117     0.281    c6/state[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.048     0.329 r  c6/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.656    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     1.930 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.930    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.484ns (73.685%)  route 0.530ns (26.315%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.118     0.282    c6/state[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.049     0.331 r  c6/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.412     0.743    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     2.014 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.014    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.571ns (72.584%)  route 0.593ns (27.416%))
  Logic Levels:           4  (FDCE=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.259     0.423    c6/state[0]
    SLICE_X64Y22         MUXF7 (Prop_muxf7_S_O)       0.090     0.513 r  c6/sseg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.513    c6/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y22         MUXF8 (Prop_muxf8_I1_O)      0.019     0.532 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.866    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.298     2.164 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.164    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.547ns (70.459%)  route 0.649ns (29.541%))
  Logic Levels:           4  (FDCE=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.259     0.423    c6/state[0]
    SLICE_X65Y22         MUXF7 (Prop_muxf7_S_O)       0.085     0.508 r  c6/sseg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.508    c6/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y22         MUXF8 (Prop_muxf8_I1_O)      0.019     0.527 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.390     0.917    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.279     2.195 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.195    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c5/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 3.977ns (55.201%)  route 3.228ns (44.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.625     5.146    c5/clk
    SLICE_X62Y29         FDRE                                         r  c5/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  c5/COUNT_reg[24]/Q
                         net (fo=4, routed)           3.228     8.830    slow_clk_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.352 r  slow_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.352    slow_clk
    L1                                                                r  slow_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c5/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.363ns (58.033%)  route 0.986ns (41.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.469    c5/clk
    SLICE_X62Y29         FDRE                                         r  c5/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  c5/COUNT_reg[24]/Q
                         net (fo=4, routed)           0.986     2.596    slow_clk_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.819 r  slow_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.819    slow_clk
    L1                                                                r  slow_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.441ns (25.998%)  route 4.103ns (74.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          4.103     5.544    c5/AR[0]
    SLICE_X62Y29         FDRE                                         r  c5/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.508     4.849    c5/clk
    SLICE_X62Y29         FDRE                                         r  c5/COUNT_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.441ns (26.664%)  route 3.964ns (73.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.964     5.405    c5/AR[0]
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507     4.848    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.441ns (26.664%)  route 3.964ns (73.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.964     5.405    c5/AR[0]
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507     4.848    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.441ns (26.664%)  route 3.964ns (73.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.964     5.405    c5/AR[0]
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507     4.848    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.441ns (26.664%)  route 3.964ns (73.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.964     5.405    c5/AR[0]
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.507     4.848    c5/clk
    SLICE_X62Y28         FDRE                                         r  c5/COUNT_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 1.441ns (27.416%)  route 3.816ns (72.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.816     5.257    c5/AR[0]
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505     4.846    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 1.441ns (27.416%)  route 3.816ns (72.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.816     5.257    c5/AR[0]
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505     4.846    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 1.441ns (27.416%)  route 3.816ns (72.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.816     5.257    c5/AR[0]
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505     4.846    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 1.441ns (27.416%)  route 3.816ns (72.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.816     5.257    c5/AR[0]
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.505     4.846    c5/clk
    SLICE_X62Y27         FDRE                                         r  c5/COUNT_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.109ns  (logic 1.441ns (28.212%)  route 3.668ns (71.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.668     5.109    c5/AR[0]
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.504     4.845    c5/clk
    SLICE_X62Y26         FDRE                                         r  c5/COUNT_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.210ns (12.266%)  route 1.499ns (87.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.499     1.708    c5/AR[0]
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.210ns (12.266%)  route 1.499ns (87.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.499     1.708    c5/AR[0]
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.210ns (12.266%)  route 1.499ns (87.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.499     1.708    c5/AR[0]
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.210ns (12.266%)  route 1.499ns (87.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.499     1.708    c5/AR[0]
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.978    c5/clk
    SLICE_X62Y23         FDRE                                         r  c5/COUNT_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.210ns (11.762%)  route 1.572ns (88.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.572     1.781    c5/AR[0]
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    c5/clk
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.210ns (11.762%)  route 1.572ns (88.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.572     1.781    c5/AR[0]
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    c5/clk
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.210ns (11.762%)  route 1.572ns (88.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.572     1.781    c5/AR[0]
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    c5/clk
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.210ns (11.762%)  route 1.572ns (88.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.572     1.781    c5/AR[0]
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    c5/clk
    SLICE_X62Y24         FDRE                                         r  c5/COUNT_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.210ns (11.188%)  route 1.663ns (88.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.663     1.873    c5/AR[0]
    SLICE_X62Y25         FDRE                                         r  c5/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    c5/clk
    SLICE_X62Y25         FDRE                                         r  c5/COUNT_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            c5/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.210ns (11.188%)  route 1.663ns (88.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=27, routed)          1.663     1.873    c5/AR[0]
    SLICE_X62Y25         FDRE                                         r  c5/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.977    c5/clk
    SLICE_X62Y25         FDRE                                         r  c5/COUNT_reg[11]/C





