// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FaultDetector_insert_point_Pipeline_VITIS_LOOP_76_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        regions_center_0_0_0,
        regions_center_1_0_0,
        regions_center_2_0_0,
        regions_center_3_0_0,
        regions_center_4_0_0,
        regions_center_5_0_0,
        regions_center_6_0_0,
        regions_center_7_0_0,
        regions_max_0_0_0,
        regions_max_1_0_0,
        regions_max_2_0_0,
        regions_max_3_0_0,
        regions_max_4_0_0,
        regions_max_5_0_0,
        regions_max_6_0_0,
        regions_max_7_0_0,
        regions_min_0_0_0,
        regions_min_1_0_0,
        regions_min_2_0_0,
        regions_min_3_0_0,
        regions_min_4_0_0,
        regions_min_5_0_0,
        regions_min_6_0_0,
        regions_min_7_0_0,
        regions_center_0_1_0,
        regions_center_1_1_0,
        regions_center_2_1_0,
        regions_center_3_1_0,
        regions_center_4_1_0,
        regions_center_5_1_0,
        regions_center_6_1_0,
        regions_center_7_1_0,
        regions_max_0_1_0,
        regions_max_1_1_0,
        regions_max_2_1_0,
        regions_max_3_1_0,
        regions_max_4_1_0,
        regions_max_5_1_0,
        regions_max_6_1_0,
        regions_max_7_1_0,
        regions_min_0_1_0,
        regions_min_1_1_0,
        regions_min_2_1_0,
        regions_min_3_1_0,
        regions_min_4_1_0,
        regions_min_5_1_0,
        regions_min_6_1_0,
        regions_min_7_1_0,
        regions_center_0_2_0,
        regions_center_1_2_0,
        regions_center_2_2_0,
        regions_center_3_2_0,
        regions_center_4_2_0,
        regions_center_5_2_0,
        regions_center_6_2_0,
        regions_center_7_2_0,
        regions_max_0_2_0,
        regions_max_1_2_0,
        regions_max_2_2_0,
        regions_max_3_2_0,
        regions_max_4_2_0,
        regions_max_5_2_0,
        regions_max_6_2_0,
        regions_max_7_2_0,
        regions_min_0_2_0,
        regions_min_1_2_0,
        regions_min_2_2_0,
        regions_min_3_2_0,
        regions_min_4_2_0,
        regions_min_5_2_0,
        regions_min_6_2_0,
        regions_min_7_2_0,
        regions_center_0_3_0,
        regions_center_1_3_0,
        regions_center_2_3_0,
        regions_center_3_3_0,
        regions_center_4_3_0,
        regions_center_5_3_0,
        regions_center_6_3_0,
        regions_center_7_3_0,
        regions_max_0_3_0,
        regions_max_1_3_0,
        regions_max_2_3_0,
        regions_max_3_3_0,
        regions_max_4_3_0,
        regions_max_5_3_0,
        regions_max_6_3_0,
        regions_max_7_3_0,
        regions_min_0_3_0,
        regions_min_1_3_0,
        regions_min_2_3_0,
        regions_min_3_3_0,
        regions_min_4_3_0,
        regions_min_5_3_0,
        regions_min_6_3_0,
        regions_min_7_3_0,
        regions_center_0_4_0,
        regions_center_1_4_0,
        regions_center_2_4_0,
        regions_center_3_4_0,
        regions_center_4_4_0,
        regions_center_5_4_0,
        regions_center_6_4_0,
        regions_center_7_4_0,
        regions_max_0_4_0,
        regions_max_1_4_0,
        regions_max_2_4_0,
        regions_max_3_4_0,
        regions_max_4_4_0,
        regions_max_5_4_0,
        regions_max_6_4_0,
        regions_max_7_4_0,
        regions_min_0_4_0,
        regions_min_1_4_0,
        regions_min_2_4_0,
        regions_min_3_4_0,
        regions_min_4_4_0,
        regions_min_5_4_0,
        regions_min_6_4_0,
        regions_min_7_4_0,
        regions_center_0_5_0,
        regions_center_1_5_0,
        regions_center_2_5_0,
        regions_center_3_5_0,
        regions_center_4_5_0,
        regions_center_5_5_0,
        regions_center_6_5_0,
        regions_center_7_5_0,
        regions_max_0_5_0,
        regions_max_1_5_0,
        regions_max_2_5_0,
        regions_max_3_5_0,
        regions_max_4_5_0,
        regions_max_5_5_0,
        regions_max_6_5_0,
        regions_max_7_5_0,
        regions_min_0_5_0,
        regions_min_1_5_0,
        regions_min_2_5_0,
        regions_min_3_5_0,
        regions_min_4_5_0,
        regions_min_5_5_0,
        regions_min_6_5_0,
        regions_min_7_5_0,
        merge_2_out,
        merge_2_out_ap_vld,
        merge_1_out,
        merge_1_out_ap_vld,
        grp_fu_6848_p_din0,
        grp_fu_6848_p_din1,
        grp_fu_6848_p_opcode,
        grp_fu_6848_p_dout0,
        grp_fu_6848_p_ce,
        grp_fu_6854_p_din0,
        grp_fu_6854_p_din1,
        grp_fu_6854_p_dout0,
        grp_fu_6854_p_ce,
        grp_fu_6859_p_din0,
        grp_fu_6859_p_din1,
        grp_fu_6859_p_opcode,
        grp_fu_6859_p_dout0,
        grp_fu_6859_p_ce,
        grp_fu_6864_p_din0,
        grp_fu_6864_p_din1,
        grp_fu_6864_p_opcode,
        grp_fu_6864_p_dout0,
        grp_fu_6864_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] regions_center_0_0_0;
input  [31:0] regions_center_1_0_0;
input  [31:0] regions_center_2_0_0;
input  [31:0] regions_center_3_0_0;
input  [31:0] regions_center_4_0_0;
input  [31:0] regions_center_5_0_0;
input  [31:0] regions_center_6_0_0;
input  [31:0] regions_center_7_0_0;
input  [31:0] regions_max_0_0_0;
input  [31:0] regions_max_1_0_0;
input  [31:0] regions_max_2_0_0;
input  [31:0] regions_max_3_0_0;
input  [31:0] regions_max_4_0_0;
input  [31:0] regions_max_5_0_0;
input  [31:0] regions_max_6_0_0;
input  [31:0] regions_max_7_0_0;
input  [31:0] regions_min_0_0_0;
input  [31:0] regions_min_1_0_0;
input  [31:0] regions_min_2_0_0;
input  [31:0] regions_min_3_0_0;
input  [31:0] regions_min_4_0_0;
input  [31:0] regions_min_5_0_0;
input  [31:0] regions_min_6_0_0;
input  [31:0] regions_min_7_0_0;
input  [31:0] regions_center_0_1_0;
input  [31:0] regions_center_1_1_0;
input  [31:0] regions_center_2_1_0;
input  [31:0] regions_center_3_1_0;
input  [31:0] regions_center_4_1_0;
input  [31:0] regions_center_5_1_0;
input  [31:0] regions_center_6_1_0;
input  [31:0] regions_center_7_1_0;
input  [31:0] regions_max_0_1_0;
input  [31:0] regions_max_1_1_0;
input  [31:0] regions_max_2_1_0;
input  [31:0] regions_max_3_1_0;
input  [31:0] regions_max_4_1_0;
input  [31:0] regions_max_5_1_0;
input  [31:0] regions_max_6_1_0;
input  [31:0] regions_max_7_1_0;
input  [31:0] regions_min_0_1_0;
input  [31:0] regions_min_1_1_0;
input  [31:0] regions_min_2_1_0;
input  [31:0] regions_min_3_1_0;
input  [31:0] regions_min_4_1_0;
input  [31:0] regions_min_5_1_0;
input  [31:0] regions_min_6_1_0;
input  [31:0] regions_min_7_1_0;
input  [31:0] regions_center_0_2_0;
input  [31:0] regions_center_1_2_0;
input  [31:0] regions_center_2_2_0;
input  [31:0] regions_center_3_2_0;
input  [31:0] regions_center_4_2_0;
input  [31:0] regions_center_5_2_0;
input  [31:0] regions_center_6_2_0;
input  [31:0] regions_center_7_2_0;
input  [31:0] regions_max_0_2_0;
input  [31:0] regions_max_1_2_0;
input  [31:0] regions_max_2_2_0;
input  [31:0] regions_max_3_2_0;
input  [31:0] regions_max_4_2_0;
input  [31:0] regions_max_5_2_0;
input  [31:0] regions_max_6_2_0;
input  [31:0] regions_max_7_2_0;
input  [31:0] regions_min_0_2_0;
input  [31:0] regions_min_1_2_0;
input  [31:0] regions_min_2_2_0;
input  [31:0] regions_min_3_2_0;
input  [31:0] regions_min_4_2_0;
input  [31:0] regions_min_5_2_0;
input  [31:0] regions_min_6_2_0;
input  [31:0] regions_min_7_2_0;
input  [31:0] regions_center_0_3_0;
input  [31:0] regions_center_1_3_0;
input  [31:0] regions_center_2_3_0;
input  [31:0] regions_center_3_3_0;
input  [31:0] regions_center_4_3_0;
input  [31:0] regions_center_5_3_0;
input  [31:0] regions_center_6_3_0;
input  [31:0] regions_center_7_3_0;
input  [31:0] regions_max_0_3_0;
input  [31:0] regions_max_1_3_0;
input  [31:0] regions_max_2_3_0;
input  [31:0] regions_max_3_3_0;
input  [31:0] regions_max_4_3_0;
input  [31:0] regions_max_5_3_0;
input  [31:0] regions_max_6_3_0;
input  [31:0] regions_max_7_3_0;
input  [31:0] regions_min_0_3_0;
input  [31:0] regions_min_1_3_0;
input  [31:0] regions_min_2_3_0;
input  [31:0] regions_min_3_3_0;
input  [31:0] regions_min_4_3_0;
input  [31:0] regions_min_5_3_0;
input  [31:0] regions_min_6_3_0;
input  [31:0] regions_min_7_3_0;
input  [31:0] regions_center_0_4_0;
input  [31:0] regions_center_1_4_0;
input  [31:0] regions_center_2_4_0;
input  [31:0] regions_center_3_4_0;
input  [31:0] regions_center_4_4_0;
input  [31:0] regions_center_5_4_0;
input  [31:0] regions_center_6_4_0;
input  [31:0] regions_center_7_4_0;
input  [31:0] regions_max_0_4_0;
input  [31:0] regions_max_1_4_0;
input  [31:0] regions_max_2_4_0;
input  [31:0] regions_max_3_4_0;
input  [31:0] regions_max_4_4_0;
input  [31:0] regions_max_5_4_0;
input  [31:0] regions_max_6_4_0;
input  [31:0] regions_max_7_4_0;
input  [31:0] regions_min_0_4_0;
input  [31:0] regions_min_1_4_0;
input  [31:0] regions_min_2_4_0;
input  [31:0] regions_min_3_4_0;
input  [31:0] regions_min_4_4_0;
input  [31:0] regions_min_5_4_0;
input  [31:0] regions_min_6_4_0;
input  [31:0] regions_min_7_4_0;
input  [31:0] regions_center_0_5_0;
input  [31:0] regions_center_1_5_0;
input  [31:0] regions_center_2_5_0;
input  [31:0] regions_center_3_5_0;
input  [31:0] regions_center_4_5_0;
input  [31:0] regions_center_5_5_0;
input  [31:0] regions_center_6_5_0;
input  [31:0] regions_center_7_5_0;
input  [31:0] regions_max_0_5_0;
input  [31:0] regions_max_1_5_0;
input  [31:0] regions_max_2_5_0;
input  [31:0] regions_max_3_5_0;
input  [31:0] regions_max_4_5_0;
input  [31:0] regions_max_5_5_0;
input  [31:0] regions_max_6_5_0;
input  [31:0] regions_max_7_5_0;
input  [31:0] regions_min_0_5_0;
input  [31:0] regions_min_1_5_0;
input  [31:0] regions_min_2_5_0;
input  [31:0] regions_min_3_5_0;
input  [31:0] regions_min_4_5_0;
input  [31:0] regions_min_5_5_0;
input  [31:0] regions_min_6_5_0;
input  [31:0] regions_min_7_5_0;
output  [2:0] merge_2_out;
output   merge_2_out_ap_vld;
output  [2:0] merge_1_out;
output   merge_1_out_ap_vld;
output  [31:0] grp_fu_6848_p_din0;
output  [31:0] grp_fu_6848_p_din1;
output  [0:0] grp_fu_6848_p_opcode;
input  [31:0] grp_fu_6848_p_dout0;
output   grp_fu_6848_p_ce;
output  [31:0] grp_fu_6854_p_din0;
output  [31:0] grp_fu_6854_p_din1;
input  [31:0] grp_fu_6854_p_dout0;
output   grp_fu_6854_p_ce;
output  [31:0] grp_fu_6859_p_din0;
output  [31:0] grp_fu_6859_p_din1;
output  [4:0] grp_fu_6859_p_opcode;
input  [0:0] grp_fu_6859_p_dout0;
output   grp_fu_6859_p_ce;
output  [31:0] grp_fu_6864_p_din0;
output  [31:0] grp_fu_6864_p_din1;
output  [4:0] grp_fu_6864_p_opcode;
input  [0:0] grp_fu_6864_p_dout0;
output   grp_fu_6864_p_ce;

reg ap_idle;
reg merge_2_out_ap_vld;
reg merge_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state16_pp0_stage7_iter1;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_block_state32_pp0_stage7_iter3;
wire    ap_block_state40_pp0_stage7_iter4;
wire    ap_block_state48_pp0_stage7_iter5;
wire    ap_block_state56_pp0_stage7_iter6;
wire    ap_block_state64_pp0_stage7_iter7;
wire    ap_block_state72_pp0_stage7_iter8;
wire    ap_block_state80_pp0_stage7_iter9;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln1027_reg_3989;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_1262_p2;
reg   [31:0] reg_1289;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state34_pp0_stage1_iter4;
wire    ap_block_state42_pp0_stage1_iter5;
wire    ap_block_state50_pp0_stage1_iter6;
wire    ap_block_state58_pp0_stage1_iter7;
wire    ap_block_state66_pp0_stage1_iter8;
wire    ap_block_state74_pp0_stage1_iter9;
wire    ap_block_state82_pp0_stage1_iter10;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_block_state31_pp0_stage6_iter3;
wire    ap_block_state39_pp0_stage6_iter4;
wire    ap_block_state47_pp0_stage6_iter5;
wire    ap_block_state55_pp0_stage6_iter6;
wire    ap_block_state63_pp0_stage6_iter7;
wire    ap_block_state71_pp0_stage6_iter8;
wire    ap_block_state79_pp0_stage6_iter9;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] icmp_ln1027_reg_3989_pp0_iter2_reg;
reg   [0:0] and_ln112_5_reg_4302;
reg   [0:0] and_ln112_5_reg_4302_pp0_iter2_reg;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state33_pp0_stage0_iter4;
wire    ap_block_state41_pp0_stage0_iter5;
wire    ap_block_state49_pp0_stage0_iter6;
wire    ap_block_state57_pp0_stage0_iter7;
wire    ap_block_state65_pp0_stage0_iter8;
wire    ap_block_state73_pp0_stage0_iter9;
wire    ap_block_state81_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1027_reg_3989_pp0_iter7_reg;
reg   [31:0] reg_1295;
wire    ap_block_pp0_stage7_11001;
reg   [0:0] icmp_ln1027_reg_3989_pp0_iter1_reg;
reg   [0:0] and_ln112_11_reg_4357;
wire   [31:0] grp_fu_1254_p2;
reg   [31:0] reg_1300;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_block_state29_pp0_stage4_iter3;
wire    ap_block_state37_pp0_stage4_iter4;
wire    ap_block_state45_pp0_stage4_iter5;
wire    ap_block_state53_pp0_stage4_iter6;
wire    ap_block_state61_pp0_stage4_iter7;
wire    ap_block_state69_pp0_stage4_iter8;
wire    ap_block_state77_pp0_stage4_iter9;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] and_ln112_1_reg_4244;
reg   [0:0] and_ln112_1_reg_4244_pp0_iter1_reg;
reg   [0:0] and_ln112_9_reg_4337;
reg   [0:0] and_ln112_9_reg_4337_pp0_iter2_reg;
wire   [31:0] grp_fu_1258_p2;
reg   [31:0] reg_1304;
reg   [0:0] and_ln112_3_reg_4249;
reg   [0:0] and_ln112_3_reg_4249_pp0_iter1_reg;
wire   [31:0] grp_fu_1250_p2;
reg   [31:0] reg_1308;
reg   [0:0] and_ln112_7_reg_4307;
reg   [0:0] and_ln112_7_reg_4307_pp0_iter2_reg;
reg   [31:0] reg_1312;
reg   [0:0] and_ln112_11_reg_4357_pp0_iter2_reg;
reg   [31:0] reg_1316;
reg   [0:0] icmp_ln1027_reg_3989_pp0_iter3_reg;
reg   [31:0] i_real_3_reg_3974;
reg   [31:0] i_real_3_reg_3974_pp0_iter1_reg;
reg   [31:0] i_real_3_reg_3974_pp0_iter2_reg;
reg   [31:0] i_real_3_reg_3974_pp0_iter3_reg;
reg   [31:0] i_real_3_reg_3974_pp0_iter4_reg;
reg   [31:0] i_real_3_reg_3974_pp0_iter5_reg;
reg   [31:0] i_real_3_reg_3974_pp0_iter6_reg;
reg   [31:0] i_real_3_reg_3974_pp0_iter7_reg;
reg   [31:0] i_real_3_reg_3974_pp0_iter8_reg;
reg   [31:0] i_real_3_reg_3974_pp0_iter9_reg;
reg   [31:0] k_real_5_reg_3982;
reg   [31:0] k_real_5_reg_3982_pp0_iter1_reg;
reg   [31:0] k_real_5_reg_3982_pp0_iter2_reg;
reg   [31:0] k_real_5_reg_3982_pp0_iter3_reg;
reg   [31:0] k_real_5_reg_3982_pp0_iter4_reg;
reg   [31:0] k_real_5_reg_3982_pp0_iter5_reg;
reg   [31:0] k_real_5_reg_3982_pp0_iter6_reg;
reg   [31:0] k_real_5_reg_3982_pp0_iter7_reg;
reg   [31:0] k_real_5_reg_3982_pp0_iter8_reg;
wire   [0:0] icmp_ln1027_fu_1363_p2;
reg   [0:0] icmp_ln1027_reg_3989_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_3989_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_3989_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_3989_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_3989_pp0_iter9_reg;
wire   [2:0] trunc_ln104_fu_1369_p1;
reg   [2:0] trunc_ln104_reg_3993;
wire   [31:0] tmp_s_fu_1373_p10;
reg   [31:0] tmp_s_reg_4009;
wire   [2:0] trunc_ln104_1_fu_1387_p1;
reg   [2:0] trunc_ln104_1_reg_4014;
wire   [31:0] tmp_5_fu_1391_p10;
reg   [31:0] tmp_5_reg_4030;
wire   [31:0] tmp_6_fu_1405_p10;
reg   [31:0] tmp_6_reg_4035;
wire   [31:0] tmp_7_fu_1419_p10;
reg   [31:0] tmp_7_reg_4040;
wire   [31:0] tmp_8_fu_1433_p10;
reg   [31:0] tmp_8_reg_4049;
wire   [31:0] tmp_9_fu_1447_p10;
reg   [31:0] tmp_9_reg_4054;
wire   [31:0] tmp_1_fu_1461_p10;
reg   [31:0] tmp_1_reg_4063;
wire   [31:0] tmp_2_fu_1475_p10;
reg   [31:0] tmp_2_reg_4068;
wire   [31:0] tmp_4_fu_1489_p10;
reg   [31:0] tmp_4_reg_4073;
wire   [31:0] tmp_11_fu_1503_p10;
reg   [31:0] tmp_11_reg_4082;
wire   [31:0] tmp_12_fu_1517_p10;
reg   [31:0] tmp_12_reg_4091;
wire   [31:0] tmp_13_fu_1531_p10;
reg   [31:0] tmp_13_reg_4096;
wire   [31:0] tmp_3_fu_1545_p10;
reg   [31:0] tmp_3_reg_4101;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_block_state27_pp0_stage2_iter3;
wire    ap_block_state35_pp0_stage2_iter4;
wire    ap_block_state43_pp0_stage2_iter5;
wire    ap_block_state51_pp0_stage2_iter6;
wire    ap_block_state59_pp0_stage2_iter7;
wire    ap_block_state67_pp0_stage2_iter8;
wire    ap_block_state75_pp0_stage2_iter9;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] tmp_10_fu_1558_p10;
reg   [31:0] tmp_10_reg_4106;
wire   [31:0] tmp_14_fu_1571_p10;
reg   [31:0] tmp_14_reg_4111;
wire   [31:0] tmp_15_fu_1584_p10;
reg   [31:0] tmp_15_reg_4116;
wire   [31:0] tmp_17_fu_1597_p10;
reg   [31:0] tmp_17_reg_4125;
wire   [31:0] tmp_21_fu_1610_p10;
reg   [31:0] tmp_21_reg_4134;
wire   [31:0] tmp_23_fu_1623_p10;
reg   [31:0] tmp_23_reg_4143;
wire   [0:0] icmp_ln112_fu_1670_p2;
reg   [0:0] icmp_ln112_reg_4152;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_block_state28_pp0_stage3_iter3;
wire    ap_block_state36_pp0_stage3_iter4;
wire    ap_block_state44_pp0_stage3_iter5;
wire    ap_block_state52_pp0_stage3_iter6;
wire    ap_block_state60_pp0_stage3_iter7;
wire    ap_block_state68_pp0_stage3_iter8;
wire    ap_block_state76_pp0_stage3_iter9;
wire    ap_block_pp0_stage3_11001;
wire   [0:0] icmp_ln112_1_fu_1676_p2;
reg   [0:0] icmp_ln112_1_reg_4157;
wire   [0:0] icmp_ln112_2_fu_1682_p2;
reg   [0:0] icmp_ln112_2_reg_4162;
wire   [0:0] icmp_ln112_3_fu_1688_p2;
reg   [0:0] icmp_ln112_3_reg_4167;
reg   [0:0] tmp_38_reg_4172;
wire   [0:0] icmp_ln112_4_fu_1728_p2;
reg   [0:0] icmp_ln112_4_reg_4177;
wire   [0:0] icmp_ln112_5_fu_1734_p2;
reg   [0:0] icmp_ln112_5_reg_4182;
wire   [0:0] icmp_ln112_6_fu_1740_p2;
reg   [0:0] icmp_ln112_6_reg_4187;
wire   [0:0] icmp_ln112_7_fu_1746_p2;
reg   [0:0] icmp_ln112_7_reg_4192;
reg   [0:0] tmp_43_reg_4197;
wire   [31:0] tmp_16_fu_1752_p10;
reg   [31:0] tmp_16_reg_4202;
wire   [31:0] tmp_18_fu_1765_p10;
reg   [31:0] tmp_18_reg_4207;
wire   [31:0] tmp_19_fu_1778_p10;
reg   [31:0] tmp_19_reg_4212;
wire   [31:0] tmp_20_fu_1791_p10;
reg   [31:0] tmp_20_reg_4217;
wire   [31:0] tmp_22_fu_1804_p10;
reg   [31:0] tmp_22_reg_4222;
wire   [31:0] tmp_27_fu_1817_p10;
reg   [31:0] tmp_27_reg_4227;
wire   [31:0] tmp_29_fu_1830_p10;
reg   [31:0] tmp_29_reg_4236;
wire   [0:0] and_ln112_1_fu_1856_p2;
reg   [0:0] and_ln112_1_reg_4244_pp0_iter2_reg;
wire   [0:0] and_ln112_3_fu_1875_p2;
reg   [0:0] and_ln112_3_reg_4249_pp0_iter2_reg;
wire   [0:0] icmp_ln112_8_fu_1915_p2;
reg   [0:0] icmp_ln112_8_reg_4254;
wire   [0:0] icmp_ln112_9_fu_1921_p2;
reg   [0:0] icmp_ln112_9_reg_4259;
wire   [0:0] icmp_ln112_10_fu_1927_p2;
reg   [0:0] icmp_ln112_10_reg_4264;
wire   [0:0] icmp_ln112_11_fu_1933_p2;
reg   [0:0] icmp_ln112_11_reg_4269;
reg   [0:0] tmp_48_reg_4274;
reg   [0:0] tmp_53_reg_4279;
wire   [31:0] tmp_33_fu_1939_p10;
reg   [31:0] tmp_33_reg_4284;
wire   [31:0] tmp_35_fu_1952_p10;
reg   [31:0] tmp_35_reg_4293;
wire   [0:0] and_ln112_5_fu_1979_p2;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_block_state30_pp0_stage5_iter3;
wire    ap_block_state38_pp0_stage5_iter4;
wire    ap_block_state46_pp0_stage5_iter5;
wire    ap_block_state54_pp0_stage5_iter6;
wire    ap_block_state62_pp0_stage5_iter7;
wire    ap_block_state70_pp0_stage5_iter8;
wire    ap_block_state78_pp0_stage5_iter9;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] and_ln112_5_reg_4302_pp0_iter1_reg;
wire   [0:0] and_ln112_7_fu_2060_p2;
reg   [0:0] and_ln112_7_reg_4307_pp0_iter1_reg;
wire   [31:0] tmp_26_fu_2065_p10;
reg   [31:0] tmp_26_reg_4312;
wire   [31:0] tmp_28_fu_2078_p10;
reg   [31:0] tmp_28_reg_4317;
reg   [0:0] tmp_58_reg_4322;
wire   [31:0] tmp_24_fu_2091_p10;
reg   [31:0] tmp_24_reg_4327;
wire   [31:0] tmp_25_fu_2104_p10;
reg   [31:0] tmp_25_reg_4332;
wire   [0:0] and_ln112_9_fu_2193_p2;
reg   [0:0] and_ln112_9_reg_4337_pp0_iter1_reg;
wire   [31:0] tmp_32_fu_2198_p10;
reg   [31:0] tmp_32_reg_4342;
wire   [31:0] tmp_34_fu_2211_p10;
reg   [31:0] tmp_34_reg_4347;
reg   [0:0] tmp_63_reg_4352;
wire   [0:0] and_ln112_11_fu_2300_p2;
reg   [0:0] and_ln112_11_reg_4357_pp0_iter1_reg;
wire   [31:0] tmp_30_fu_2305_p10;
reg   [31:0] tmp_30_reg_4362;
wire   [31:0] tmp_31_fu_2318_p10;
reg   [31:0] tmp_31_reg_4367;
wire   [0:0] icmp_ln1019_fu_2331_p2;
reg   [0:0] icmp_ln1019_reg_4372;
reg   [0:0] icmp_ln1019_reg_4372_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_reg_4372_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_reg_4372_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_reg_4372_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_reg_4372_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_reg_4372_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_reg_4372_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_reg_4372_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_reg_4372_pp0_iter10_reg;
reg   [31:0] d_reg_4381;
reg   [31:0] d1_reg_4387;
reg   [31:0] d2_reg_4392;
reg   [31:0] sub_reg_4397;
wire   [31:0] grp_fu_1266_p2;
reg   [31:0] d_2_reg_4402;
reg   [31:0] sub2_reg_4408;
reg   [31:0] d1_1_reg_4413;
reg   [31:0] d2_1_reg_4418;
reg   [31:0] sub75_1_reg_4423;
reg   [31:0] sub87_1_reg_4428;
reg   [31:0] d1_2_reg_4433;
reg   [31:0] d2_2_reg_4438;
reg   [31:0] sub75_2_reg_4443;
reg   [31:0] sub87_2_reg_4448;
reg   [31:0] d_3_reg_4453;
reg   [31:0] d1_3_reg_4459;
reg   [31:0] d2_3_reg_4464;
reg   [31:0] sub75_3_reg_4469;
reg   [31:0] sub87_3_reg_4474;
reg   [31:0] mul_reg_4479;
wire   [31:0] grp_fu_1275_p2;
reg   [31:0] mul_1_reg_4484;
reg   [31:0] mul_1_reg_4484_pp0_iter2_reg;
reg   [31:0] d1_4_reg_4489;
reg   [31:0] d2_4_reg_4494;
reg   [31:0] sub75_4_reg_4499;
reg   [31:0] mul_2_reg_4504;
reg   [31:0] mul_2_reg_4504_pp0_iter2_reg;
reg   [31:0] d_4_reg_4509;
reg   [31:0] sub87_4_reg_4515;
reg   [31:0] d1_5_reg_4520;
reg   [31:0] d2_5_reg_4525;
reg   [31:0] mul_3_reg_4530;
reg   [31:0] mul_3_reg_4530_pp0_iter2_reg;
reg   [31:0] mul_3_reg_4530_pp0_iter3_reg;
reg   [31:0] mul_3_reg_4530_pp0_iter4_reg;
reg   [31:0] d_5_reg_4535;
reg   [31:0] mul_4_reg_4541;
reg   [31:0] mul_4_reg_4541_pp0_iter3_reg;
reg   [31:0] mul_4_reg_4541_pp0_iter4_reg;
reg   [31:0] mul_4_reg_4541_pp0_iter5_reg;
reg   [31:0] distance_reg_4546;
wire   [31:0] ov_2_fu_2376_p3;
reg   [31:0] ov_2_reg_4551;
wire   [31:0] ov_6_fu_2383_p3;
reg   [31:0] ov_6_reg_4558;
reg   [31:0] mul_5_reg_4565;
reg   [31:0] mul_5_reg_4565_pp0_iter3_reg;
reg   [31:0] mul_5_reg_4565_pp0_iter4_reg;
reg   [31:0] mul_5_reg_4565_pp0_iter5_reg;
reg   [31:0] mul_5_reg_4565_pp0_iter6_reg;
reg   [0:0] tmp_40_reg_4570;
reg   [0:0] tmp_45_reg_4575;
wire   [31:0] ov_10_fu_2390_p3;
reg   [31:0] ov_10_reg_4580;
wire   [31:0] ov_24_fu_2437_p3;
reg   [31:0] ov_24_reg_4587;
wire   [31:0] ov_7_fu_2484_p3;
reg   [31:0] ov_7_reg_4592;
wire   [31:0] ov_14_fu_2491_p3;
reg   [31:0] ov_14_reg_4597;
reg   [0:0] tmp_50_reg_4604;
wire   [31:0] ov_18_fu_2498_p3;
reg   [31:0] ov_18_reg_4609;
wire   [31:0] ov_22_fu_2505_p3;
reg   [31:0] ov_22_reg_4616;
wire   [31:0] ov_11_fu_2552_p3;
reg   [31:0] ov_11_reg_4623;
reg   [0:0] tmp_55_reg_4628;
wire   [31:0] ov_15_fu_2599_p3;
reg   [31:0] ov_15_reg_4633;
reg   [31:0] distance_1_reg_4638;
reg   [0:0] tmp_60_reg_4643;
wire   [31:0] ov_19_fu_2646_p3;
reg   [31:0] ov_19_reg_4648;
reg   [0:0] tmp_65_reg_4653;
wire   [31:0] ov_23_fu_2693_p3;
reg   [31:0] ov_23_reg_4658;
reg   [31:0] ov_23_reg_4658_pp0_iter4_reg;
reg   [31:0] overlap_3_reg_4663;
reg   [31:0] distance_2_reg_4668;
reg   [31:0] overlap_4_reg_4673;
reg   [31:0] distance_3_reg_4678;
reg   [31:0] overlap_5_reg_4683;
reg   [31:0] overlap_5_reg_4683_pp0_iter6_reg;
reg   [31:0] overlap_5_reg_4683_pp0_iter7_reg;
reg   [0:0] tmp_67_reg_4690;
reg   [0:0] tmp_67_reg_4690_pp0_iter7_reg;
reg   [31:0] distance_4_reg_4695;
wire   [31:0] sc_2_fu_2754_p3;
reg   [31:0] sc_2_reg_4700;
reg   [31:0] tmp_score_load_reg_4707;
reg   [0:0] tmp_70_reg_4714;
wire   [31:0] tmp_other_4_fu_2861_p3;
reg   [31:0] tmp_other_4_reg_4719;
wire   [31:0] tmp_score_4_fu_2868_p3;
reg   [31:0] tmp_score_4_reg_4725;
reg   [31:0] score_load_reg_4733;
reg   [31:0] merge_1_4_reg_4741;
reg   [31:0] merge_2_1_reg_4748;
reg   [0:0] tmp_73_reg_4754;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter10_stage0;
wire    ap_block_pp0_stage1_subdone;
reg   [31:0] merge_1_fu_340;
wire   [31:0] merge_1_7_fu_3040_p3;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [31:0] merge_2_fu_344;
wire   [31:0] merge_2_6_fu_3034_p3;
reg   [31:0] score_fu_348;
wire   [31:0] score_3_fu_3028_p3;
wire    ap_block_pp0_stage7;
reg   [31:0] merge_1_1_fu_352;
wire   [31:0] i_real_2_fu_2359_p3;
wire    ap_block_pp0_stage1;
reg   [31:0] k_real_4_fu_356;
wire   [31:0] k_real_3_fu_2351_p3;
reg   [31:0] tmp_score_fu_360;
wire   [31:0] tmp_score_3_fu_2880_p3;
reg   [31:0] tmp_other_fu_364;
wire   [31:0] tmp_other_3_fu_2874_p3;
wire    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_1246_p0;
reg   [31:0] grp_fu_1246_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
reg   [31:0] grp_fu_1250_p0;
reg   [31:0] grp_fu_1250_p1;
reg   [31:0] grp_fu_1254_p0;
reg   [31:0] grp_fu_1254_p1;
reg   [31:0] grp_fu_1258_p0;
reg   [31:0] grp_fu_1258_p1;
reg   [31:0] grp_fu_1262_p0;
reg   [31:0] grp_fu_1262_p1;
reg   [31:0] grp_fu_1266_p0;
reg   [31:0] grp_fu_1266_p1;
reg   [31:0] grp_fu_1271_p0;
reg   [31:0] grp_fu_1271_p1;
reg   [31:0] grp_fu_1275_p0;
reg   [31:0] grp_fu_1275_p1;
reg   [31:0] grp_fu_1279_p0;
reg   [31:0] grp_fu_1279_p1;
reg   [31:0] grp_fu_1283_p0;
reg   [31:0] grp_fu_1283_p1;
wire   [31:0] bitcast_ln112_fu_1636_p1;
wire   [31:0] bitcast_ln112_1_fu_1653_p1;
wire   [7:0] tmp_36_fu_1639_p4;
wire   [22:0] trunc_ln112_fu_1649_p1;
wire   [7:0] tmp_37_fu_1656_p4;
wire   [22:0] trunc_ln112_1_fu_1666_p1;
wire   [31:0] bitcast_ln112_2_fu_1694_p1;
wire   [31:0] bitcast_ln112_3_fu_1711_p1;
wire   [7:0] tmp_41_fu_1697_p4;
wire   [22:0] trunc_ln112_2_fu_1707_p1;
wire   [7:0] tmp_42_fu_1714_p4;
wire   [22:0] trunc_ln112_3_fu_1724_p1;
wire   [0:0] or_ln112_1_fu_1847_p2;
wire   [0:0] and_ln112_fu_1851_p2;
wire   [0:0] or_ln112_fu_1843_p2;
wire   [0:0] or_ln112_3_fu_1866_p2;
wire   [0:0] and_ln112_2_fu_1870_p2;
wire   [0:0] or_ln112_2_fu_1862_p2;
wire   [31:0] bitcast_ln112_4_fu_1881_p1;
wire   [31:0] bitcast_ln112_5_fu_1898_p1;
wire   [7:0] tmp_46_fu_1884_p4;
wire   [22:0] trunc_ln112_4_fu_1894_p1;
wire   [7:0] tmp_47_fu_1901_p4;
wire   [22:0] trunc_ln112_5_fu_1911_p1;
wire   [0:0] or_ln112_4_fu_1965_p2;
wire   [0:0] or_ln112_5_fu_1969_p2;
wire   [0:0] and_ln112_4_fu_1973_p2;
wire   [31:0] bitcast_ln112_6_fu_1984_p1;
wire   [31:0] bitcast_ln112_7_fu_2001_p1;
wire   [7:0] tmp_51_fu_1987_p4;
wire   [22:0] trunc_ln112_6_fu_1997_p1;
wire   [0:0] icmp_ln112_13_fu_2024_p2;
wire   [0:0] icmp_ln112_12_fu_2018_p2;
wire   [7:0] tmp_52_fu_2004_p4;
wire   [22:0] trunc_ln112_7_fu_2014_p1;
wire   [0:0] icmp_ln112_15_fu_2042_p2;
wire   [0:0] icmp_ln112_14_fu_2036_p2;
wire   [0:0] or_ln112_6_fu_2030_p2;
wire   [0:0] or_ln112_7_fu_2048_p2;
wire   [0:0] and_ln112_6_fu_2054_p2;
wire   [31:0] bitcast_ln112_8_fu_2117_p1;
wire   [31:0] bitcast_ln112_9_fu_2134_p1;
wire   [7:0] tmp_56_fu_2120_p4;
wire   [22:0] trunc_ln112_8_fu_2130_p1;
wire   [0:0] icmp_ln112_17_fu_2157_p2;
wire   [0:0] icmp_ln112_16_fu_2151_p2;
wire   [7:0] tmp_57_fu_2137_p4;
wire   [22:0] trunc_ln112_9_fu_2147_p1;
wire   [0:0] icmp_ln112_19_fu_2175_p2;
wire   [0:0] icmp_ln112_18_fu_2169_p2;
wire   [0:0] or_ln112_8_fu_2163_p2;
wire   [0:0] or_ln112_9_fu_2181_p2;
wire   [0:0] and_ln112_8_fu_2187_p2;
wire   [31:0] bitcast_ln112_10_fu_2224_p1;
wire   [31:0] bitcast_ln112_11_fu_2241_p1;
wire   [7:0] tmp_61_fu_2227_p4;
wire   [22:0] trunc_ln112_10_fu_2237_p1;
wire   [0:0] icmp_ln112_21_fu_2264_p2;
wire   [0:0] icmp_ln112_20_fu_2258_p2;
wire   [7:0] tmp_62_fu_2244_p4;
wire   [22:0] trunc_ln112_11_fu_2254_p1;
wire   [0:0] icmp_ln112_23_fu_2282_p2;
wire   [0:0] icmp_ln112_22_fu_2276_p2;
wire   [0:0] or_ln112_10_fu_2270_p2;
wire   [0:0] or_ln112_11_fu_2288_p2;
wire   [0:0] and_ln112_10_fu_2294_p2;
wire   [31:0] k_real_fu_2341_p2;
wire   [31:0] k_real_2_fu_2346_p2;
wire   [31:0] i_real_fu_2336_p2;
wire   [31:0] bitcast_ln116_fu_2397_p1;
wire   [7:0] tmp_39_fu_2400_p4;
wire   [22:0] trunc_ln116_fu_2410_p1;
wire   [0:0] icmp_ln116_1_fu_2420_p2;
wire   [0:0] icmp_ln116_fu_2414_p2;
wire   [0:0] or_ln116_fu_2426_p2;
wire   [0:0] and_ln116_fu_2432_p2;
wire   [31:0] bitcast_ln116_1_fu_2444_p1;
wire   [7:0] tmp_44_fu_2447_p4;
wire   [22:0] trunc_ln116_1_fu_2457_p1;
wire   [0:0] icmp_ln116_3_fu_2467_p2;
wire   [0:0] icmp_ln116_2_fu_2461_p2;
wire   [0:0] or_ln116_1_fu_2473_p2;
wire   [0:0] and_ln116_1_fu_2479_p2;
wire   [31:0] bitcast_ln116_2_fu_2512_p1;
wire   [7:0] tmp_49_fu_2515_p4;
wire   [22:0] trunc_ln116_2_fu_2525_p1;
wire   [0:0] icmp_ln116_5_fu_2535_p2;
wire   [0:0] icmp_ln116_4_fu_2529_p2;
wire   [0:0] or_ln116_2_fu_2541_p2;
wire   [0:0] and_ln116_2_fu_2547_p2;
wire   [31:0] bitcast_ln116_3_fu_2559_p1;
wire   [7:0] tmp_54_fu_2562_p4;
wire   [22:0] trunc_ln116_3_fu_2572_p1;
wire   [0:0] icmp_ln116_7_fu_2582_p2;
wire   [0:0] icmp_ln116_6_fu_2576_p2;
wire   [0:0] or_ln116_3_fu_2588_p2;
wire   [0:0] and_ln116_3_fu_2594_p2;
wire   [31:0] bitcast_ln116_4_fu_2606_p1;
wire   [7:0] tmp_59_fu_2609_p4;
wire   [22:0] trunc_ln116_4_fu_2619_p1;
wire   [0:0] icmp_ln116_9_fu_2629_p2;
wire   [0:0] icmp_ln116_8_fu_2623_p2;
wire   [0:0] or_ln116_4_fu_2635_p2;
wire   [0:0] and_ln116_4_fu_2641_p2;
wire   [31:0] bitcast_ln116_5_fu_2653_p1;
wire   [7:0] tmp_64_fu_2656_p4;
wire   [22:0] trunc_ln116_5_fu_2666_p1;
wire   [0:0] icmp_ln116_11_fu_2676_p2;
wire   [0:0] icmp_ln116_10_fu_2670_p2;
wire   [0:0] or_ln116_5_fu_2682_p2;
wire   [0:0] and_ln116_5_fu_2688_p2;
wire   [31:0] bitcast_ln122_fu_2700_p1;
wire   [7:0] tmp_66_fu_2703_p4;
wire   [22:0] trunc_ln122_fu_2713_p1;
wire   [0:0] icmp_ln122_1_fu_2723_p2;
wire   [0:0] icmp_ln122_fu_2717_p2;
wire   [0:0] or_ln122_fu_2729_p2;
wire   [31:0] bitcast_ln126_fu_2740_p1;
wire   [31:0] xor_ln126_fu_2744_p2;
wire   [0:0] and_ln122_fu_2735_p2;
wire   [31:0] sc_fu_2750_p1;
wire   [31:0] bitcast_ln130_fu_2774_p1;
wire   [31:0] bitcast_ln130_1_fu_2791_p1;
wire   [7:0] tmp_68_fu_2777_p4;
wire   [22:0] trunc_ln130_fu_2787_p1;
wire   [0:0] icmp_ln130_2_fu_2814_p2;
wire   [0:0] icmp_ln130_1_fu_2808_p2;
wire   [7:0] tmp_69_fu_2794_p4;
wire   [22:0] trunc_ln130_1_fu_2804_p1;
wire   [0:0] icmp_ln130_4_fu_2832_p2;
wire   [0:0] icmp_ln130_3_fu_2826_p2;
wire   [0:0] or_ln130_1_fu_2820_p2;
wire   [0:0] or_ln130_2_fu_2838_p2;
wire   [0:0] and_ln130_fu_2844_p2;
wire   [0:0] icmp_ln130_fu_2768_p2;
wire   [0:0] and_ln130_1_fu_2850_p2;
wire   [0:0] or_ln130_fu_2855_p2;
wire   [31:0] bitcast_ln139_fu_2923_p1;
wire   [31:0] bitcast_ln139_1_fu_2940_p1;
wire   [7:0] tmp_71_fu_2926_p4;
wire   [22:0] trunc_ln139_fu_2936_p1;
wire   [0:0] icmp_ln139_1_fu_2963_p2;
wire   [0:0] icmp_ln139_fu_2957_p2;
wire   [7:0] tmp_72_fu_2943_p4;
wire   [22:0] trunc_ln139_1_fu_2953_p1;
wire   [0:0] icmp_ln139_3_fu_2981_p2;
wire   [0:0] icmp_ln139_2_fu_2975_p2;
wire   [0:0] or_ln139_1_fu_2969_p2;
wire   [0:0] or_ln139_2_fu_2987_p2;
wire   [0:0] and_ln139_fu_2993_p2;
wire   [0:0] tmp_fu_2916_p3;
wire   [0:0] and_ln139_1_fu_2999_p2;
wire   [0:0] or_ln139_fu_3004_p2;
wire   [31:0] score_2_fu_3010_p3;
wire   [31:0] merge_2_5_fu_3016_p3;
wire   [31:0] merge_1_6_fu_3022_p3;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
reg   [1:0] grp_fu_1258_opcode;
reg   [1:0] grp_fu_1262_opcode;
reg   [1:0] grp_fu_1266_opcode;
reg   [4:0] grp_fu_1279_opcode;
reg   [4:0] grp_fu_1283_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to9;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_1to10;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

FaultDetector_fsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_8_full_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1250_p0),
    .din1(grp_fu_1250_p1),
    .ce(1'b1),
    .dout(grp_fu_1250_p2)
);

FaultDetector_fsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_8_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1254_p0),
    .din1(grp_fu_1254_p1),
    .ce(1'b1),
    .dout(grp_fu_1254_p2)
);

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1258_p0),
    .din1(grp_fu_1258_p1),
    .opcode(grp_fu_1258_opcode),
    .ce(1'b1),
    .dout(grp_fu_1258_p2)
);

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1262_p0),
    .din1(grp_fu_1262_p1),
    .opcode(grp_fu_1262_opcode),
    .ce(1'b1),
    .dout(grp_fu_1262_p2)
);

FaultDetector_faddfsub_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_8_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1266_p0),
    .din1(grp_fu_1266_p1),
    .opcode(grp_fu_1266_opcode),
    .ce(1'b1),
    .dout(grp_fu_1266_p2)
);

FaultDetector_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1275_p0),
    .din1(grp_fu_1275_p1),
    .ce(1'b1),
    .dout(grp_fu_1275_p2)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U20(
    .din0(regions_center_0_0_0),
    .din1(regions_center_1_0_0),
    .din2(regions_center_2_0_0),
    .din3(regions_center_3_0_0),
    .din4(regions_center_4_0_0),
    .din5(regions_center_5_0_0),
    .din6(regions_center_6_0_0),
    .din7(regions_center_7_0_0),
    .din8(trunc_ln104_fu_1369_p1),
    .dout(tmp_s_fu_1373_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U21(
    .din0(regions_center_0_0_0),
    .din1(regions_center_1_0_0),
    .din2(regions_center_2_0_0),
    .din3(regions_center_3_0_0),
    .din4(regions_center_4_0_0),
    .din5(regions_center_5_0_0),
    .din6(regions_center_6_0_0),
    .din7(regions_center_7_0_0),
    .din8(trunc_ln104_1_fu_1387_p1),
    .dout(tmp_5_fu_1391_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U22(
    .din0(regions_max_0_0_0),
    .din1(regions_max_1_0_0),
    .din2(regions_max_2_0_0),
    .din3(regions_max_3_0_0),
    .din4(regions_max_4_0_0),
    .din5(regions_max_5_0_0),
    .din6(regions_max_6_0_0),
    .din7(regions_max_7_0_0),
    .din8(trunc_ln104_fu_1369_p1),
    .dout(tmp_6_fu_1405_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U23(
    .din0(regions_min_0_0_0),
    .din1(regions_min_1_0_0),
    .din2(regions_min_2_0_0),
    .din3(regions_min_3_0_0),
    .din4(regions_min_4_0_0),
    .din5(regions_min_5_0_0),
    .din6(regions_min_6_0_0),
    .din7(regions_min_7_0_0),
    .din8(trunc_ln104_fu_1369_p1),
    .dout(tmp_7_fu_1419_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U24(
    .din0(regions_max_0_0_0),
    .din1(regions_max_1_0_0),
    .din2(regions_max_2_0_0),
    .din3(regions_max_3_0_0),
    .din4(regions_max_4_0_0),
    .din5(regions_max_5_0_0),
    .din6(regions_max_6_0_0),
    .din7(regions_max_7_0_0),
    .din8(trunc_ln104_1_fu_1387_p1),
    .dout(tmp_8_fu_1433_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U25(
    .din0(regions_min_0_0_0),
    .din1(regions_min_1_0_0),
    .din2(regions_min_2_0_0),
    .din3(regions_min_3_0_0),
    .din4(regions_min_4_0_0),
    .din5(regions_min_5_0_0),
    .din6(regions_min_6_0_0),
    .din7(regions_min_7_0_0),
    .din8(trunc_ln104_1_fu_1387_p1),
    .dout(tmp_9_fu_1447_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U26(
    .din0(regions_center_0_1_0),
    .din1(regions_center_1_1_0),
    .din2(regions_center_2_1_0),
    .din3(regions_center_3_1_0),
    .din4(regions_center_4_1_0),
    .din5(regions_center_5_1_0),
    .din6(regions_center_6_1_0),
    .din7(regions_center_7_1_0),
    .din8(trunc_ln104_fu_1369_p1),
    .dout(tmp_1_fu_1461_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U27(
    .din0(regions_center_0_1_0),
    .din1(regions_center_1_1_0),
    .din2(regions_center_2_1_0),
    .din3(regions_center_3_1_0),
    .din4(regions_center_4_1_0),
    .din5(regions_center_5_1_0),
    .din6(regions_center_6_1_0),
    .din7(regions_center_7_1_0),
    .din8(trunc_ln104_1_fu_1387_p1),
    .dout(tmp_2_fu_1475_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U28(
    .din0(regions_min_0_1_0),
    .din1(regions_min_1_1_0),
    .din2(regions_min_2_1_0),
    .din3(regions_min_3_1_0),
    .din4(regions_min_4_1_0),
    .din5(regions_min_5_1_0),
    .din6(regions_min_6_1_0),
    .din7(regions_min_7_1_0),
    .din8(trunc_ln104_fu_1369_p1),
    .dout(tmp_4_fu_1489_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U29(
    .din0(regions_min_0_1_0),
    .din1(regions_min_1_1_0),
    .din2(regions_min_2_1_0),
    .din3(regions_min_3_1_0),
    .din4(regions_min_4_1_0),
    .din5(regions_min_5_1_0),
    .din6(regions_min_6_1_0),
    .din7(regions_min_7_1_0),
    .din8(trunc_ln104_1_fu_1387_p1),
    .dout(tmp_11_fu_1503_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U30(
    .din0(regions_center_0_2_0),
    .din1(regions_center_1_2_0),
    .din2(regions_center_2_2_0),
    .din3(regions_center_3_2_0),
    .din4(regions_center_4_2_0),
    .din5(regions_center_5_2_0),
    .din6(regions_center_6_2_0),
    .din7(regions_center_7_2_0),
    .din8(trunc_ln104_fu_1369_p1),
    .dout(tmp_12_fu_1517_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U31(
    .din0(regions_center_0_2_0),
    .din1(regions_center_1_2_0),
    .din2(regions_center_2_2_0),
    .din3(regions_center_3_2_0),
    .din4(regions_center_4_2_0),
    .din5(regions_center_5_2_0),
    .din6(regions_center_6_2_0),
    .din7(regions_center_7_2_0),
    .din8(trunc_ln104_1_fu_1387_p1),
    .dout(tmp_13_fu_1531_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U32(
    .din0(regions_max_0_1_0),
    .din1(regions_max_1_1_0),
    .din2(regions_max_2_1_0),
    .din3(regions_max_3_1_0),
    .din4(regions_max_4_1_0),
    .din5(regions_max_5_1_0),
    .din6(regions_max_6_1_0),
    .din7(regions_max_7_1_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_3_fu_1545_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U33(
    .din0(regions_max_0_1_0),
    .din1(regions_max_1_1_0),
    .din2(regions_max_2_1_0),
    .din3(regions_max_3_1_0),
    .din4(regions_max_4_1_0),
    .din5(regions_max_5_1_0),
    .din6(regions_max_6_1_0),
    .din7(regions_max_7_1_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_10_fu_1558_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U34(
    .din0(regions_max_0_2_0),
    .din1(regions_max_1_2_0),
    .din2(regions_max_2_2_0),
    .din3(regions_max_3_2_0),
    .din4(regions_max_4_2_0),
    .din5(regions_max_5_2_0),
    .din6(regions_max_6_2_0),
    .din7(regions_max_7_2_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_14_fu_1571_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U35(
    .din0(regions_min_0_2_0),
    .din1(regions_min_1_2_0),
    .din2(regions_min_2_2_0),
    .din3(regions_min_3_2_0),
    .din4(regions_min_4_2_0),
    .din5(regions_min_5_2_0),
    .din6(regions_min_6_2_0),
    .din7(regions_min_7_2_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_15_fu_1584_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U36(
    .din0(regions_min_0_2_0),
    .din1(regions_min_1_2_0),
    .din2(regions_min_2_2_0),
    .din3(regions_min_3_2_0),
    .din4(regions_min_4_2_0),
    .din5(regions_min_5_2_0),
    .din6(regions_min_6_2_0),
    .din7(regions_min_7_2_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_17_fu_1597_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U37(
    .din0(regions_min_0_3_0),
    .din1(regions_min_1_3_0),
    .din2(regions_min_2_3_0),
    .din3(regions_min_3_3_0),
    .din4(regions_min_4_3_0),
    .din5(regions_min_5_3_0),
    .din6(regions_min_6_3_0),
    .din7(regions_min_7_3_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_21_fu_1610_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U38(
    .din0(regions_min_0_3_0),
    .din1(regions_min_1_3_0),
    .din2(regions_min_2_3_0),
    .din3(regions_min_3_3_0),
    .din4(regions_min_4_3_0),
    .din5(regions_min_5_3_0),
    .din6(regions_min_6_3_0),
    .din7(regions_min_7_3_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_23_fu_1623_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U39(
    .din0(regions_max_0_2_0),
    .din1(regions_max_1_2_0),
    .din2(regions_max_2_2_0),
    .din3(regions_max_3_2_0),
    .din4(regions_max_4_2_0),
    .din5(regions_max_5_2_0),
    .din6(regions_max_6_2_0),
    .din7(regions_max_7_2_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_16_fu_1752_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U40(
    .din0(regions_center_0_3_0),
    .din1(regions_center_1_3_0),
    .din2(regions_center_2_3_0),
    .din3(regions_center_3_3_0),
    .din4(regions_center_4_3_0),
    .din5(regions_center_5_3_0),
    .din6(regions_center_6_3_0),
    .din7(regions_center_7_3_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_18_fu_1765_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U41(
    .din0(regions_center_0_3_0),
    .din1(regions_center_1_3_0),
    .din2(regions_center_2_3_0),
    .din3(regions_center_3_3_0),
    .din4(regions_center_4_3_0),
    .din5(regions_center_5_3_0),
    .din6(regions_center_6_3_0),
    .din7(regions_center_7_3_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_19_fu_1778_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U42(
    .din0(regions_max_0_3_0),
    .din1(regions_max_1_3_0),
    .din2(regions_max_2_3_0),
    .din3(regions_max_3_3_0),
    .din4(regions_max_4_3_0),
    .din5(regions_max_5_3_0),
    .din6(regions_max_6_3_0),
    .din7(regions_max_7_3_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_20_fu_1791_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U43(
    .din0(regions_max_0_3_0),
    .din1(regions_max_1_3_0),
    .din2(regions_max_2_3_0),
    .din3(regions_max_3_3_0),
    .din4(regions_max_4_3_0),
    .din5(regions_max_5_3_0),
    .din6(regions_max_6_3_0),
    .din7(regions_max_7_3_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_22_fu_1804_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U44(
    .din0(regions_min_0_4_0),
    .din1(regions_min_1_4_0),
    .din2(regions_min_2_4_0),
    .din3(regions_min_3_4_0),
    .din4(regions_min_4_4_0),
    .din5(regions_min_5_4_0),
    .din6(regions_min_6_4_0),
    .din7(regions_min_7_4_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_27_fu_1817_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U45(
    .din0(regions_min_0_4_0),
    .din1(regions_min_1_4_0),
    .din2(regions_min_2_4_0),
    .din3(regions_min_3_4_0),
    .din4(regions_min_4_4_0),
    .din5(regions_min_5_4_0),
    .din6(regions_min_6_4_0),
    .din7(regions_min_7_4_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_29_fu_1830_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U46(
    .din0(regions_min_0_5_0),
    .din1(regions_min_1_5_0),
    .din2(regions_min_2_5_0),
    .din3(regions_min_3_5_0),
    .din4(regions_min_4_5_0),
    .din5(regions_min_5_5_0),
    .din6(regions_min_6_5_0),
    .din7(regions_min_7_5_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_33_fu_1939_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U47(
    .din0(regions_min_0_5_0),
    .din1(regions_min_1_5_0),
    .din2(regions_min_2_5_0),
    .din3(regions_min_3_5_0),
    .din4(regions_min_4_5_0),
    .din5(regions_min_5_5_0),
    .din6(regions_min_6_5_0),
    .din7(regions_min_7_5_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_35_fu_1952_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U48(
    .din0(regions_max_0_4_0),
    .din1(regions_max_1_4_0),
    .din2(regions_max_2_4_0),
    .din3(regions_max_3_4_0),
    .din4(regions_max_4_4_0),
    .din5(regions_max_5_4_0),
    .din6(regions_max_6_4_0),
    .din7(regions_max_7_4_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_26_fu_2065_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U49(
    .din0(regions_max_0_4_0),
    .din1(regions_max_1_4_0),
    .din2(regions_max_2_4_0),
    .din3(regions_max_3_4_0),
    .din4(regions_max_4_4_0),
    .din5(regions_max_5_4_0),
    .din6(regions_max_6_4_0),
    .din7(regions_max_7_4_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_28_fu_2078_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U50(
    .din0(regions_center_0_4_0),
    .din1(regions_center_1_4_0),
    .din2(regions_center_2_4_0),
    .din3(regions_center_3_4_0),
    .din4(regions_center_4_4_0),
    .din5(regions_center_5_4_0),
    .din6(regions_center_6_4_0),
    .din7(regions_center_7_4_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_24_fu_2091_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U51(
    .din0(regions_center_0_4_0),
    .din1(regions_center_1_4_0),
    .din2(regions_center_2_4_0),
    .din3(regions_center_3_4_0),
    .din4(regions_center_4_4_0),
    .din5(regions_center_5_4_0),
    .din6(regions_center_6_4_0),
    .din7(regions_center_7_4_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_25_fu_2104_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U52(
    .din0(regions_max_0_5_0),
    .din1(regions_max_1_5_0),
    .din2(regions_max_2_5_0),
    .din3(regions_max_3_5_0),
    .din4(regions_max_4_5_0),
    .din5(regions_max_5_5_0),
    .din6(regions_max_6_5_0),
    .din7(regions_max_7_5_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_32_fu_2198_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U53(
    .din0(regions_max_0_5_0),
    .din1(regions_max_1_5_0),
    .din2(regions_max_2_5_0),
    .din3(regions_max_3_5_0),
    .din4(regions_max_4_5_0),
    .din5(regions_max_5_5_0),
    .din6(regions_max_6_5_0),
    .din7(regions_max_7_5_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_34_fu_2211_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U54(
    .din0(regions_center_0_5_0),
    .din1(regions_center_1_5_0),
    .din2(regions_center_2_5_0),
    .din3(regions_center_3_5_0),
    .din4(regions_center_4_5_0),
    .din5(regions_center_5_5_0),
    .din6(regions_center_6_5_0),
    .din7(regions_center_7_5_0),
    .din8(trunc_ln104_reg_3993),
    .dout(tmp_30_fu_2305_p10)
);

FaultDetector_mux_83_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_83_32_1_1_U55(
    .din0(regions_center_0_5_0),
    .din1(regions_center_1_5_0),
    .din2(regions_center_2_5_0),
    .din3(regions_center_3_5_0),
    .din4(regions_center_4_5_0),
    .din5(regions_center_5_5_0),
    .din6(regions_center_6_5_0),
    .din7(regions_center_7_5_0),
    .din8(trunc_ln104_1_reg_4014),
    .dout(tmp_31_fu_2318_p10)
);

FaultDetector_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter10_stage0) | ((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_real_4_fu_356 <= 32'd1;
        end else if (((icmp_ln1027_reg_3989 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_real_4_fu_356 <= k_real_3_fu_2351_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            merge_1_1_fu_352 <= 32'd0;
        end else if (((icmp_ln1027_reg_3989 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            merge_1_1_fu_352 <= i_real_2_fu_2359_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_1_fu_340 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        merge_1_fu_340 <= merge_1_7_fu_3040_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        merge_2_fu_344 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        merge_2_fu_344 <= merge_2_6_fu_3034_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        score_fu_348 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        score_fu_348 <= score_3_fu_3028_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_other_fu_364 <= 32'd4294967295;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_3989_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_other_fu_364 <= tmp_other_3_fu_2874_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        tmp_score_fu_360 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_3989_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_score_fu_360 <= tmp_score_3_fu_2880_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln112_11_reg_4357 <= and_ln112_11_fu_2300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln112_11_reg_4357_pp0_iter1_reg <= and_ln112_11_reg_4357;
        and_ln112_11_reg_4357_pp0_iter2_reg <= and_ln112_11_reg_4357_pp0_iter1_reg;
        mul_3_reg_4530_pp0_iter2_reg <= mul_3_reg_4530;
        mul_3_reg_4530_pp0_iter3_reg <= mul_3_reg_4530_pp0_iter2_reg;
        mul_3_reg_4530_pp0_iter4_reg <= mul_3_reg_4530_pp0_iter3_reg;
        ov_23_reg_4658_pp0_iter4_reg <= ov_23_reg_4658;
        overlap_5_reg_4683_pp0_iter6_reg <= overlap_5_reg_4683;
        overlap_5_reg_4683_pp0_iter7_reg <= overlap_5_reg_4683_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln112_1_reg_4244 <= and_ln112_1_fu_1856_p2;
        and_ln112_3_reg_4249 <= and_ln112_3_fu_1875_p2;
        icmp_ln112_10_reg_4264 <= icmp_ln112_10_fu_1927_p2;
        icmp_ln112_11_reg_4269 <= icmp_ln112_11_fu_1933_p2;
        icmp_ln112_8_reg_4254 <= icmp_ln112_8_fu_1915_p2;
        icmp_ln112_9_reg_4259 <= icmp_ln112_9_fu_1921_p2;
        tmp_33_reg_4284 <= tmp_33_fu_1939_p10;
        tmp_35_reg_4293 <= tmp_35_fu_1952_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        and_ln112_1_reg_4244_pp0_iter1_reg <= and_ln112_1_reg_4244;
        and_ln112_1_reg_4244_pp0_iter2_reg <= and_ln112_1_reg_4244_pp0_iter1_reg;
        and_ln112_3_reg_4249_pp0_iter1_reg <= and_ln112_3_reg_4249;
        and_ln112_3_reg_4249_pp0_iter2_reg <= and_ln112_3_reg_4249_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln112_5_reg_4302 <= and_ln112_5_fu_1979_p2;
        and_ln112_7_reg_4307 <= and_ln112_7_fu_2060_p2;
        tmp_26_reg_4312 <= tmp_26_fu_2065_p10;
        tmp_28_reg_4317 <= tmp_28_fu_2078_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        and_ln112_5_reg_4302_pp0_iter1_reg <= and_ln112_5_reg_4302;
        and_ln112_5_reg_4302_pp0_iter2_reg <= and_ln112_5_reg_4302_pp0_iter1_reg;
        and_ln112_7_reg_4307_pp0_iter1_reg <= and_ln112_7_reg_4307;
        and_ln112_7_reg_4307_pp0_iter2_reg <= and_ln112_7_reg_4307_pp0_iter1_reg;
        mul_1_reg_4484_pp0_iter2_reg <= mul_1_reg_4484;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln112_9_reg_4337 <= and_ln112_9_fu_2193_p2;
        tmp_24_reg_4327 <= tmp_24_fu_2091_p10;
        tmp_25_reg_4332 <= tmp_25_fu_2104_p10;
        tmp_32_reg_4342 <= tmp_32_fu_2198_p10;
        tmp_34_reg_4347 <= tmp_34_fu_2211_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        and_ln112_9_reg_4337_pp0_iter1_reg <= and_ln112_9_reg_4337;
        and_ln112_9_reg_4337_pp0_iter2_reg <= and_ln112_9_reg_4337_pp0_iter1_reg;
        mul_2_reg_4504_pp0_iter2_reg <= mul_2_reg_4504;
        mul_5_reg_4565_pp0_iter3_reg <= mul_5_reg_4565;
        mul_5_reg_4565_pp0_iter4_reg <= mul_5_reg_4565_pp0_iter3_reg;
        mul_5_reg_4565_pp0_iter5_reg <= mul_5_reg_4565_pp0_iter4_reg;
        mul_5_reg_4565_pp0_iter6_reg <= mul_5_reg_4565_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        d1_1_reg_4413 <= grp_fu_1250_p2;
        d1_2_reg_4433 <= grp_fu_1266_p2;
        d2_1_reg_4418 <= grp_fu_1254_p2;
        sub2_reg_4408 <= grp_fu_6848_p_dout0;
        sub75_1_reg_4423 <= grp_fu_1258_p2;
        sub87_1_reg_4428 <= grp_fu_1262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        d1_3_reg_4459 <= grp_fu_1262_p2;
        d2_2_reg_4438 <= grp_fu_6848_p_dout0;
        d2_3_reg_4464 <= grp_fu_1266_p2;
        d_3_reg_4453 <= grp_fu_1258_p2;
        sub75_2_reg_4443 <= grp_fu_1250_p2;
        sub87_2_reg_4448 <= grp_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        d1_4_reg_4489 <= grp_fu_6848_p_dout0;
        d2_4_reg_4494 <= grp_fu_1250_p2;
        mul_1_reg_4484 <= grp_fu_1275_p2;
        mul_reg_4479 <= grp_fu_6854_p_dout0;
        sub75_4_reg_4499 <= grp_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        d1_5_reg_4520 <= grp_fu_1254_p2;
        d2_5_reg_4525 <= grp_fu_1258_p2;
        d_4_reg_4509 <= grp_fu_6848_p_dout0;
        mul_2_reg_4504 <= grp_fu_6854_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d1_reg_4387 <= grp_fu_1250_p2;
        d2_reg_4392 <= grp_fu_1254_p2;
        d_2_reg_4402 <= grp_fu_1266_p2;
        d_reg_4381 <= grp_fu_6848_p_dout0;
        sub_reg_4397 <= grp_fu_1258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_5_reg_4535 <= grp_fu_6848_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        distance_1_reg_4638 <= grp_fu_1262_p2;
        tmp_60_reg_4643 <= grp_fu_6864_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_3989_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        distance_2_reg_4668 <= grp_fu_1266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_3989_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        distance_3_reg_4678 <= grp_fu_1258_p2;
        overlap_5_reg_4683 <= grp_fu_1275_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3989_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        distance_4_reg_4695 <= grp_fu_1258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        distance_reg_4546 <= grp_fu_1258_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_real_3_reg_3974 <= merge_1_1_fu_352;
        i_real_3_reg_3974_pp0_iter1_reg <= i_real_3_reg_3974;
        i_real_3_reg_3974_pp0_iter2_reg <= i_real_3_reg_3974_pp0_iter1_reg;
        i_real_3_reg_3974_pp0_iter3_reg <= i_real_3_reg_3974_pp0_iter2_reg;
        i_real_3_reg_3974_pp0_iter4_reg <= i_real_3_reg_3974_pp0_iter3_reg;
        i_real_3_reg_3974_pp0_iter5_reg <= i_real_3_reg_3974_pp0_iter4_reg;
        i_real_3_reg_3974_pp0_iter6_reg <= i_real_3_reg_3974_pp0_iter5_reg;
        i_real_3_reg_3974_pp0_iter7_reg <= i_real_3_reg_3974_pp0_iter6_reg;
        i_real_3_reg_3974_pp0_iter8_reg <= i_real_3_reg_3974_pp0_iter7_reg;
        i_real_3_reg_3974_pp0_iter9_reg <= i_real_3_reg_3974_pp0_iter8_reg;
        icmp_ln1027_reg_3989 <= icmp_ln1027_fu_1363_p2;
        icmp_ln1027_reg_3989_pp0_iter1_reg <= icmp_ln1027_reg_3989;
        icmp_ln1027_reg_3989_pp0_iter2_reg <= icmp_ln1027_reg_3989_pp0_iter1_reg;
        icmp_ln1027_reg_3989_pp0_iter3_reg <= icmp_ln1027_reg_3989_pp0_iter2_reg;
        icmp_ln1027_reg_3989_pp0_iter4_reg <= icmp_ln1027_reg_3989_pp0_iter3_reg;
        icmp_ln1027_reg_3989_pp0_iter5_reg <= icmp_ln1027_reg_3989_pp0_iter4_reg;
        icmp_ln1027_reg_3989_pp0_iter6_reg <= icmp_ln1027_reg_3989_pp0_iter5_reg;
        icmp_ln1027_reg_3989_pp0_iter7_reg <= icmp_ln1027_reg_3989_pp0_iter6_reg;
        icmp_ln1027_reg_3989_pp0_iter8_reg <= icmp_ln1027_reg_3989_pp0_iter7_reg;
        icmp_ln1027_reg_3989_pp0_iter9_reg <= icmp_ln1027_reg_3989_pp0_iter8_reg;
        k_real_5_reg_3982 <= k_real_4_fu_356;
        k_real_5_reg_3982_pp0_iter1_reg <= k_real_5_reg_3982;
        k_real_5_reg_3982_pp0_iter2_reg <= k_real_5_reg_3982_pp0_iter1_reg;
        k_real_5_reg_3982_pp0_iter3_reg <= k_real_5_reg_3982_pp0_iter2_reg;
        k_real_5_reg_3982_pp0_iter4_reg <= k_real_5_reg_3982_pp0_iter3_reg;
        k_real_5_reg_3982_pp0_iter5_reg <= k_real_5_reg_3982_pp0_iter4_reg;
        k_real_5_reg_3982_pp0_iter6_reg <= k_real_5_reg_3982_pp0_iter5_reg;
        k_real_5_reg_3982_pp0_iter7_reg <= k_real_5_reg_3982_pp0_iter6_reg;
        k_real_5_reg_3982_pp0_iter8_reg <= k_real_5_reg_3982_pp0_iter7_reg;
        tmp_67_reg_4690_pp0_iter7_reg <= tmp_67_reg_4690;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_reg_4372 <= icmp_ln1019_fu_2331_p2;
        tmp_30_reg_4362 <= tmp_30_fu_2305_p10;
        tmp_31_reg_4367 <= tmp_31_fu_2318_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_reg_4372_pp0_iter10_reg <= icmp_ln1019_reg_4372_pp0_iter9_reg;
        icmp_ln1019_reg_4372_pp0_iter2_reg <= icmp_ln1019_reg_4372;
        icmp_ln1019_reg_4372_pp0_iter3_reg <= icmp_ln1019_reg_4372_pp0_iter2_reg;
        icmp_ln1019_reg_4372_pp0_iter4_reg <= icmp_ln1019_reg_4372_pp0_iter3_reg;
        icmp_ln1019_reg_4372_pp0_iter5_reg <= icmp_ln1019_reg_4372_pp0_iter4_reg;
        icmp_ln1019_reg_4372_pp0_iter6_reg <= icmp_ln1019_reg_4372_pp0_iter5_reg;
        icmp_ln1019_reg_4372_pp0_iter7_reg <= icmp_ln1019_reg_4372_pp0_iter6_reg;
        icmp_ln1019_reg_4372_pp0_iter8_reg <= icmp_ln1019_reg_4372_pp0_iter7_reg;
        icmp_ln1019_reg_4372_pp0_iter9_reg <= icmp_ln1019_reg_4372_pp0_iter8_reg;
        merge_1_4_reg_4741 <= merge_1_fu_340;
        merge_2_1_reg_4748 <= merge_2_fu_344;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln112_1_reg_4157 <= icmp_ln112_1_fu_1676_p2;
        icmp_ln112_2_reg_4162 <= icmp_ln112_2_fu_1682_p2;
        icmp_ln112_3_reg_4167 <= icmp_ln112_3_fu_1688_p2;
        icmp_ln112_4_reg_4177 <= icmp_ln112_4_fu_1728_p2;
        icmp_ln112_5_reg_4182 <= icmp_ln112_5_fu_1734_p2;
        icmp_ln112_6_reg_4187 <= icmp_ln112_6_fu_1740_p2;
        icmp_ln112_7_reg_4192 <= icmp_ln112_7_fu_1746_p2;
        icmp_ln112_reg_4152 <= icmp_ln112_fu_1670_p2;
        tmp_16_reg_4202 <= tmp_16_fu_1752_p10;
        tmp_18_reg_4207 <= tmp_18_fu_1765_p10;
        tmp_19_reg_4212 <= tmp_19_fu_1778_p10;
        tmp_20_reg_4217 <= tmp_20_fu_1791_p10;
        tmp_22_reg_4222 <= tmp_22_fu_1804_p10;
        tmp_27_reg_4227 <= tmp_27_fu_1817_p10;
        tmp_29_reg_4236 <= tmp_29_fu_1830_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_3_reg_4530 <= grp_fu_6854_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_4_reg_4541 <= grp_fu_6854_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_4_reg_4541_pp0_iter3_reg <= mul_4_reg_4541;
        mul_4_reg_4541_pp0_iter4_reg <= mul_4_reg_4541_pp0_iter3_reg;
        mul_4_reg_4541_pp0_iter5_reg <= mul_4_reg_4541_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_5_reg_4565 <= grp_fu_1275_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ov_10_reg_4580 <= ov_10_fu_2390_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ov_11_reg_4623 <= ov_11_fu_2552_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ov_14_reg_4597 <= ov_14_fu_2491_p3;
        ov_24_reg_4587 <= ov_24_fu_2437_p3;
        ov_7_reg_4592 <= ov_7_fu_2484_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ov_15_reg_4633 <= ov_15_fu_2599_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ov_18_reg_4609 <= ov_18_fu_2498_p3;
        ov_22_reg_4616 <= ov_22_fu_2505_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ov_19_reg_4648 <= ov_19_fu_2646_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ov_23_reg_4658 <= ov_23_fu_2693_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ov_2_reg_4551 <= ov_2_fu_2376_p3;
        ov_6_reg_4558 <= ov_6_fu_2383_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1027_reg_3989_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        overlap_3_reg_4663 <= grp_fu_1275_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3989_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        overlap_4_reg_4673 <= grp_fu_1275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln112_5_reg_4302_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_5_reg_4302_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1289 <= grp_fu_1262_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_11_reg_4357) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_11_reg_4357) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1295 <= grp_fu_6848_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_1_reg_4244_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_1_reg_4244_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_9_reg_4337_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1300 <= grp_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_3_reg_4249_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_3_reg_4249_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1304 <= grp_fu_1258_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_9_reg_4337_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd0 == and_ln112_7_reg_4307_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_7_reg_4307_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1308 <= grp_fu_1250_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd0 == and_ln112_11_reg_4357_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln112_11_reg_4357_pp0_iter2_reg) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1312 <= grp_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1316 <= grp_fu_6854_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_3989_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sc_2_reg_4700 <= sc_2_fu_2754_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_3989_pp0_iter9_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        score_load_reg_4733 <= score_fu_348;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sub75_3_reg_4469 <= grp_fu_6848_p_dout0;
        sub87_3_reg_4474 <= grp_fu_1250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln112_9_reg_4337) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        sub87_4_reg_4515 <= grp_fu_1250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_10_reg_4106 <= tmp_10_fu_1558_p10;
        tmp_14_reg_4111 <= tmp_14_fu_1571_p10;
        tmp_15_reg_4116 <= tmp_15_fu_1584_p10;
        tmp_17_reg_4125 <= tmp_17_fu_1597_p10;
        tmp_21_reg_4134 <= tmp_21_fu_1610_p10;
        tmp_23_reg_4143 <= tmp_23_fu_1623_p10;
        tmp_3_reg_4101 <= tmp_3_fu_1545_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_fu_1363_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_11_reg_4082 <= tmp_11_fu_1503_p10;
        tmp_12_reg_4091 <= tmp_12_fu_1517_p10;
        tmp_13_reg_4096 <= tmp_13_fu_1531_p10;
        tmp_1_reg_4063 <= tmp_1_fu_1461_p10;
        tmp_2_reg_4068 <= tmp_2_fu_1475_p10;
        tmp_4_reg_4073 <= tmp_4_fu_1489_p10;
        tmp_5_reg_4030 <= tmp_5_fu_1391_p10;
        tmp_6_reg_4035 <= tmp_6_fu_1405_p10;
        tmp_7_reg_4040 <= tmp_7_fu_1419_p10;
        tmp_8_reg_4049 <= tmp_8_fu_1433_p10;
        tmp_9_reg_4054 <= tmp_9_fu_1447_p10;
        tmp_s_reg_4009 <= tmp_s_fu_1373_p10;
        trunc_ln104_1_reg_4014 <= trunc_ln104_1_fu_1387_p1;
        trunc_ln104_reg_3993 <= trunc_ln104_fu_1369_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_38_reg_4172 <= grp_fu_6859_p_dout0;
        tmp_43_reg_4197 <= grp_fu_6864_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_40_reg_4570 <= grp_fu_6859_p_dout0;
        tmp_45_reg_4575 <= grp_fu_6864_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_48_reg_4274 <= grp_fu_6859_p_dout0;
        tmp_53_reg_4279 <= grp_fu_6864_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_50_reg_4604 <= grp_fu_6859_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_55_reg_4628 <= grp_fu_6859_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_58_reg_4322 <= grp_fu_6859_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_63_reg_4352 <= grp_fu_6859_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_65_reg_4653 <= grp_fu_6864_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_3989_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_67_reg_4690 <= grp_fu_6864_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3989_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_70_reg_4714 <= grp_fu_6859_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3989_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_73_reg_4754 <= grp_fu_6864_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1027_reg_3989_pp0_iter8_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_other_4_reg_4719 <= tmp_other_4_fu_2861_p3;
        tmp_score_4_reg_4725 <= tmp_score_4_fu_2868_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln1027_reg_3989_pp0_iter8_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_score_load_reg_4707 <= tmp_score_fu_360;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_3989 == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln1027_reg_3989_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter10_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter10_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to9 = 1'b1;
    end else begin
        ap_idle_pp0_0to9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to10 = 1'b1;
    end else begin
        ap_idle_pp0_1to10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1246_p0 = tmp_30_reg_4362;
    end else if (((1'd0 == and_ln112_11_reg_4357) & (icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1246_p0 = tmp_33_reg_4284;
    end else if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_11_reg_4357) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1246_p0 = tmp_35_reg_4293;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1246_p0 = tmp_24_reg_4327;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1246_p0 = tmp_26_reg_4312;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1246_p0 = tmp_23_reg_4143;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1246_p0 = tmp_16_reg_4202;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1246_p0 = tmp_7_reg_4040;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1246_p0 = tmp_s_reg_4009;
    end else begin
        grp_fu_1246_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1246_p1 = tmp_31_reg_4367;
    end else if (((1'd0 == and_ln112_11_reg_4357) & (icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1246_p1 = tmp_35_reg_4293;
    end else if (((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_11_reg_4357) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1246_p1 = tmp_33_reg_4284;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1246_p1 = tmp_25_reg_4332;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1246_p1 = tmp_27_reg_4227;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1246_p1 = tmp_21_reg_4134;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1246_p1 = tmp_17_reg_4125;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1246_p1 = tmp_9_reg_4054;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1246_p1 = tmp_5_reg_4030;
    end else begin
        grp_fu_1246_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1250_p0 = d2_4_reg_4494;
    end else if (((1'd0 == and_ln112_7_reg_4307_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1250_p0 = d2_3_reg_4464;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_7_reg_4307_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1250_p0 = d1_3_reg_4459;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1250_p0 = tmp_27_reg_4227;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1250_p0 = tmp_28_reg_4317;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1250_p0 = tmp_21_reg_4134;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1250_p0 = tmp_17_reg_4125;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1250_p0 = tmp_3_reg_4101;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1250_p0 = tmp_6_reg_4035;
    end else begin
        grp_fu_1250_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1250_p1 = sub87_4_reg_4515;
    end else if (((1'd0 == and_ln112_7_reg_4307_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1250_p1 = sub87_3_reg_4474;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_7_reg_4307_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1250_p1 = sub75_3_reg_4469;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1250_p1 = tmp_29_reg_4236;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1250_p1 = tmp_23_reg_4143;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1250_p1 = tmp_15_reg_4116;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1250_p1 = tmp_4_reg_4073;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1250_p1 = tmp_7_reg_4040;
    end else begin
        grp_fu_1250_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln112_11_reg_4357_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1254_p0 = d2_5_reg_4525;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_11_reg_4357_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1254_p0 = d1_5_reg_4520;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1254_p0 = d1_4_reg_4489;
    end else if (((1'd0 == and_ln112_1_reg_4244_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1254_p0 = d2_reg_4392;
    end else if (((1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_1_reg_4244_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1254_p0 = d1_reg_4387;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1254_p0 = tmp_32_reg_4342;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1254_p0 = tmp_29_reg_4236;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1254_p0 = tmp_15_reg_4116;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1254_p0 = tmp_10_reg_4106;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1254_p0 = tmp_8_reg_4049;
    end else begin
        grp_fu_1254_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln112_11_reg_4357_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln112_11_reg_4357_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1254_p1 = reg_1295;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1254_p1 = sub75_4_reg_4499;
    end else if (((1'd0 == and_ln112_1_reg_4244_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1254_p1 = sub2_reg_4408;
    end else if (((1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_1_reg_4244_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1254_p1 = sub_reg_4397;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1254_p1 = tmp_33_reg_4284;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1254_p1 = tmp_27_reg_4227;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1254_p1 = tmp_17_reg_4125;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1254_p1 = tmp_11_reg_4082;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1254_p1 = tmp_9_reg_4054;
    end else begin
        grp_fu_1254_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln112_3_reg_4249_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_3_reg_4249_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1258_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_00001) & (icmp_ln1027_reg_3989_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln1027_reg_3989_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_00001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1258_opcode = 2'd0;
    end else begin
        grp_fu_1258_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1258_p0 = distance_3_reg_4678;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1258_p0 = distance_2_reg_4668;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1258_p0 = mul_reg_4479;
    end else if (((1'd0 == and_ln112_3_reg_4249_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1258_p0 = d2_1_reg_4418;
    end else if (((1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_3_reg_4249_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1258_p0 = d1_1_reg_4413;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1258_p0 = tmp_34_reg_4347;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1258_p0 = tmp_18_reg_4207;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1258_p0 = tmp_11_reg_4082;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1258_p0 = tmp_9_reg_4054;
    end else begin
        grp_fu_1258_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1258_p1 = mul_4_reg_4541_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1258_p1 = mul_3_reg_4530_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1258_p1 = 32'd0;
    end else if (((1'd0 == and_ln112_3_reg_4249_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1258_p1 = sub87_1_reg_4428;
    end else if (((1'b0 == ap_block_pp0_stage5) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_3_reg_4249_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1258_p1 = sub75_1_reg_4423;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1258_p1 = tmp_35_reg_4293;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1258_p1 = tmp_19_reg_4212;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1258_p1 = tmp_4_reg_4073;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1258_p1 = tmp_7_reg_4040;
    end else begin
        grp_fu_1258_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_5_reg_4302_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'd0 == and_ln112_5_reg_4302_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1262_opcode = 2'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_00001) & (icmp_ln1027_reg_3989_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1262_opcode = 2'd0;
    end else begin
        grp_fu_1262_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1262_p0 = distance_4_reg_4695;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1262_p0 = distance_reg_4546;
    end else if (((1'd0 == and_ln112_5_reg_4302_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1262_p0 = d2_2_reg_4438;
    end else if (((1'b0 == ap_block_pp0_stage7) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_5_reg_4302_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1262_p0 = d1_2_reg_4433;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1262_p0 = tmp_20_reg_4217;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1262_p0 = tmp_4_reg_4073;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1262_p0 = tmp_1_reg_4063;
    end else begin
        grp_fu_1262_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1262_p1 = mul_5_reg_4565_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1262_p1 = mul_1_reg_4484_pp0_iter2_reg;
    end else if (((1'd0 == and_ln112_5_reg_4302_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1262_p1 = sub87_2_reg_4448;
    end else if (((1'b0 == ap_block_pp0_stage7) & (icmp_ln1027_reg_3989_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln112_5_reg_4302_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1262_p1 = sub75_2_reg_4443;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1262_p1 = tmp_21_reg_4134;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1262_p1 = tmp_11_reg_4082;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1262_p1 = tmp_2_reg_4068;
    end else begin
        grp_fu_1262_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1266_opcode = 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage6_00001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1266_opcode = 2'd0;
    end else begin
        grp_fu_1266_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1266_p0 = distance_1_reg_4638;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1266_p0 = tmp_22_reg_4222;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1266_p0 = tmp_14_reg_4111;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1266_p0 = tmp_12_reg_4091;
    end else begin
        grp_fu_1266_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1266_p1 = mul_2_reg_4504_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1266_p1 = tmp_23_reg_4143;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1266_p1 = tmp_15_reg_4116;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1266_p1 = tmp_13_reg_4096;
    end else begin
        grp_fu_1266_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1271_p0 = reg_1316;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1271_p0 = ov_24_reg_4587;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1271_p0 = d_4_reg_4509;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1271_p0 = d_3_reg_4453;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1271_p0 = d_2_reg_4402;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1271_p0 = d_reg_4381;
    end else begin
        grp_fu_1271_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1271_p1 = ov_11_reg_4623;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1271_p1 = ov_7_reg_4592;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1271_p1 = d_4_reg_4509;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1271_p1 = d_3_reg_4453;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1271_p1 = d_2_reg_4402;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1271_p1 = d_reg_4381;
    end else begin
        grp_fu_1271_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1275_p0 = overlap_4_reg_4673;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1275_p0 = overlap_3_reg_4663;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1275_p0 = reg_1316;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1275_p0 = d_5_reg_4535;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1275_p0 = reg_1289;
    end else begin
        grp_fu_1275_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1275_p1 = ov_23_reg_4658_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1275_p1 = ov_19_reg_4648;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1275_p1 = ov_15_reg_4633;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1275_p1 = d_5_reg_4535;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1275_p1 = reg_1289;
    end else begin
        grp_fu_1275_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1027_reg_3989_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1279_opcode = 5'd2;
    end else if ((((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1279_opcode = 5'd4;
    end else begin
        grp_fu_1279_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1279_p0 = sc_2_reg_4700;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1279_p0 = ov_14_reg_4597;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1279_p0 = ov_10_reg_4580;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1279_p0 = ov_2_reg_4551;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1279_p0 = tmp_33_reg_4284;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1279_p0 = tmp_27_reg_4227;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1279_p0 = tmp_15_reg_4116;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1279_p0 = tmp_7_reg_4040;
    end else begin
        grp_fu_1279_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1279_p1 = tmp_score_fu_360;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1279_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1279_p1 = tmp_35_reg_4293;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1279_p1 = tmp_29_reg_4236;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1279_p1 = tmp_17_reg_4125;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1279_p1 = tmp_9_reg_4054;
    end else begin
        grp_fu_1279_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_00001) & (icmp_ln1027_reg_3989_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_00001) & (icmp_ln1027_reg_3989_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1283_opcode = 5'd2;
    end else if ((((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1027_reg_3989 == 1'd1) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1027_reg_3989_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_00001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (icmp_ln1027_reg_3989_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1283_opcode = 5'd4;
    end else begin
        grp_fu_1283_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1283_p0 = tmp_score_4_reg_4725;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1283_p0 = overlap_5_reg_4683;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1283_p0 = ov_22_reg_4616;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1283_p0 = ov_18_reg_4609;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1283_p0 = ov_6_reg_4558;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1283_p0 = tmp_21_reg_4134;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1283_p0 = tmp_4_reg_4073;
    end else begin
        grp_fu_1283_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1283_p1 = score_fu_348;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1283_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1283_p1 = tmp_23_reg_4143;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1283_p1 = tmp_11_reg_4082;
    end else begin
        grp_fu_1283_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3989_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        merge_1_out_ap_vld = 1'b1;
    end else begin
        merge_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1027_reg_3989_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        merge_2_out_ap_vld = 1'b1;
    end else begin
        merge_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to9 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter10_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to10 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln112_10_fu_2294_p2 = (or_ln112_11_fu_2288_p2 & or_ln112_10_fu_2270_p2);

assign and_ln112_11_fu_2300_p2 = (tmp_63_reg_4352 & and_ln112_10_fu_2294_p2);

assign and_ln112_1_fu_1856_p2 = (or_ln112_fu_1843_p2 & and_ln112_fu_1851_p2);

assign and_ln112_2_fu_1870_p2 = (tmp_43_reg_4197 & or_ln112_3_fu_1866_p2);

assign and_ln112_3_fu_1875_p2 = (or_ln112_2_fu_1862_p2 & and_ln112_2_fu_1870_p2);

assign and_ln112_4_fu_1973_p2 = (or_ln112_5_fu_1969_p2 & or_ln112_4_fu_1965_p2);

assign and_ln112_5_fu_1979_p2 = (tmp_48_reg_4274 & and_ln112_4_fu_1973_p2);

assign and_ln112_6_fu_2054_p2 = (or_ln112_7_fu_2048_p2 & or_ln112_6_fu_2030_p2);

assign and_ln112_7_fu_2060_p2 = (tmp_53_reg_4279 & and_ln112_6_fu_2054_p2);

assign and_ln112_8_fu_2187_p2 = (or_ln112_9_fu_2181_p2 & or_ln112_8_fu_2163_p2);

assign and_ln112_9_fu_2193_p2 = (tmp_58_reg_4322 & and_ln112_8_fu_2187_p2);

assign and_ln112_fu_1851_p2 = (tmp_38_reg_4172 & or_ln112_1_fu_1847_p2);

assign and_ln116_1_fu_2479_p2 = (tmp_45_reg_4575 & or_ln116_1_fu_2473_p2);

assign and_ln116_2_fu_2547_p2 = (tmp_50_reg_4604 & or_ln116_2_fu_2541_p2);

assign and_ln116_3_fu_2594_p2 = (tmp_55_reg_4628 & or_ln116_3_fu_2588_p2);

assign and_ln116_4_fu_2641_p2 = (tmp_60_reg_4643 & or_ln116_4_fu_2635_p2);

assign and_ln116_5_fu_2688_p2 = (tmp_65_reg_4653 & or_ln116_5_fu_2682_p2);

assign and_ln116_fu_2432_p2 = (tmp_40_reg_4570 & or_ln116_fu_2426_p2);

assign and_ln122_fu_2735_p2 = (tmp_67_reg_4690_pp0_iter7_reg & or_ln122_fu_2729_p2);

assign and_ln130_1_fu_2850_p2 = (tmp_70_reg_4714 & and_ln130_fu_2844_p2);

assign and_ln130_fu_2844_p2 = (or_ln130_2_fu_2838_p2 & or_ln130_1_fu_2820_p2);

assign and_ln139_1_fu_2999_p2 = (tmp_73_reg_4754 & and_ln139_fu_2993_p2);

assign and_ln139_fu_2993_p2 = (or_ln139_2_fu_2987_p2 & or_ln139_1_fu_2969_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign bitcast_ln112_10_fu_2224_p1 = tmp_33_reg_4284;

assign bitcast_ln112_11_fu_2241_p1 = tmp_35_reg_4293;

assign bitcast_ln112_1_fu_1653_p1 = tmp_9_reg_4054;

assign bitcast_ln112_2_fu_1694_p1 = tmp_4_reg_4073;

assign bitcast_ln112_3_fu_1711_p1 = tmp_11_reg_4082;

assign bitcast_ln112_4_fu_1881_p1 = tmp_15_reg_4116;

assign bitcast_ln112_5_fu_1898_p1 = tmp_17_reg_4125;

assign bitcast_ln112_6_fu_1984_p1 = tmp_21_reg_4134;

assign bitcast_ln112_7_fu_2001_p1 = tmp_23_reg_4143;

assign bitcast_ln112_8_fu_2117_p1 = tmp_27_reg_4227;

assign bitcast_ln112_9_fu_2134_p1 = tmp_29_reg_4236;

assign bitcast_ln112_fu_1636_p1 = tmp_7_reg_4040;

assign bitcast_ln116_1_fu_2444_p1 = ov_6_reg_4558;

assign bitcast_ln116_2_fu_2512_p1 = ov_10_reg_4580;

assign bitcast_ln116_3_fu_2559_p1 = ov_14_reg_4597;

assign bitcast_ln116_4_fu_2606_p1 = ov_18_reg_4609;

assign bitcast_ln116_5_fu_2653_p1 = ov_22_reg_4616;

assign bitcast_ln116_fu_2397_p1 = ov_2_reg_4551;

assign bitcast_ln122_fu_2700_p1 = overlap_5_reg_4683_pp0_iter7_reg;

assign bitcast_ln126_fu_2740_p1 = reg_1289;

assign bitcast_ln130_1_fu_2791_p1 = tmp_score_load_reg_4707;

assign bitcast_ln130_fu_2774_p1 = sc_2_reg_4700;

assign bitcast_ln139_1_fu_2940_p1 = score_load_reg_4733;

assign bitcast_ln139_fu_2923_p1 = tmp_score_4_reg_4725;

assign grp_fu_6848_p_ce = 1'b1;

assign grp_fu_6848_p_din0 = grp_fu_1246_p0;

assign grp_fu_6848_p_din1 = grp_fu_1246_p1;

assign grp_fu_6848_p_opcode = 2'd1;

assign grp_fu_6854_p_ce = 1'b1;

assign grp_fu_6854_p_din0 = grp_fu_1271_p0;

assign grp_fu_6854_p_din1 = grp_fu_1271_p1;

assign grp_fu_6859_p_ce = 1'b1;

assign grp_fu_6859_p_din0 = grp_fu_1279_p0;

assign grp_fu_6859_p_din1 = grp_fu_1279_p1;

assign grp_fu_6859_p_opcode = grp_fu_1279_opcode;

assign grp_fu_6864_p_ce = 1'b1;

assign grp_fu_6864_p_din0 = grp_fu_1283_p0;

assign grp_fu_6864_p_din1 = grp_fu_1283_p1;

assign grp_fu_6864_p_opcode = grp_fu_1283_opcode;

assign i_real_2_fu_2359_p3 = ((icmp_ln1019_fu_2331_p2[0:0] == 1'b1) ? i_real_fu_2336_p2 : i_real_3_reg_3974);

assign i_real_fu_2336_p2 = (i_real_3_reg_3974 + 32'd1);

assign icmp_ln1019_fu_2331_p2 = ((k_real_5_reg_3982 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_1363_p2 = (($signed(merge_1_1_fu_352) < $signed(32'd7)) ? 1'b1 : 1'b0);

assign icmp_ln112_10_fu_1927_p2 = ((tmp_47_fu_1901_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_11_fu_1933_p2 = ((trunc_ln112_5_fu_1911_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_12_fu_2018_p2 = ((tmp_51_fu_1987_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_13_fu_2024_p2 = ((trunc_ln112_6_fu_1997_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_14_fu_2036_p2 = ((tmp_52_fu_2004_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_15_fu_2042_p2 = ((trunc_ln112_7_fu_2014_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_16_fu_2151_p2 = ((tmp_56_fu_2120_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_17_fu_2157_p2 = ((trunc_ln112_8_fu_2130_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_18_fu_2169_p2 = ((tmp_57_fu_2137_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_19_fu_2175_p2 = ((trunc_ln112_9_fu_2147_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_1_fu_1676_p2 = ((trunc_ln112_fu_1649_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_20_fu_2258_p2 = ((tmp_61_fu_2227_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_21_fu_2264_p2 = ((trunc_ln112_10_fu_2237_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_22_fu_2276_p2 = ((tmp_62_fu_2244_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_23_fu_2282_p2 = ((trunc_ln112_11_fu_2254_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_2_fu_1682_p2 = ((tmp_37_fu_1656_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_3_fu_1688_p2 = ((trunc_ln112_1_fu_1666_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_4_fu_1728_p2 = ((tmp_41_fu_1697_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_5_fu_1734_p2 = ((trunc_ln112_2_fu_1707_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_6_fu_1740_p2 = ((tmp_42_fu_1714_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_7_fu_1746_p2 = ((trunc_ln112_3_fu_1724_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_8_fu_1915_p2 = ((tmp_46_fu_1884_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln112_9_fu_1921_p2 = ((trunc_ln112_4_fu_1894_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln112_fu_1670_p2 = ((tmp_36_fu_1639_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_10_fu_2670_p2 = ((tmp_64_fu_2656_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_11_fu_2676_p2 = ((trunc_ln116_5_fu_2666_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_1_fu_2420_p2 = ((trunc_ln116_fu_2410_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_2_fu_2461_p2 = ((tmp_44_fu_2447_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_3_fu_2467_p2 = ((trunc_ln116_1_fu_2457_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_4_fu_2529_p2 = ((tmp_49_fu_2515_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_5_fu_2535_p2 = ((trunc_ln116_2_fu_2525_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_6_fu_2576_p2 = ((tmp_54_fu_2562_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_7_fu_2582_p2 = ((trunc_ln116_3_fu_2572_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_8_fu_2623_p2 = ((tmp_59_fu_2609_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln116_9_fu_2629_p2 = ((trunc_ln116_4_fu_2619_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_2414_p2 = ((tmp_39_fu_2400_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln122_1_fu_2723_p2 = ((trunc_ln122_fu_2713_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_2717_p2 = ((tmp_66_fu_2703_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln130_1_fu_2808_p2 = ((tmp_68_fu_2777_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln130_2_fu_2814_p2 = ((trunc_ln130_fu_2787_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_3_fu_2826_p2 = ((tmp_69_fu_2794_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln130_4_fu_2832_p2 = ((trunc_ln130_1_fu_2804_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_2768_p2 = ((tmp_other_fu_364 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln139_1_fu_2963_p2 = ((trunc_ln139_fu_2936_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_2_fu_2975_p2 = ((tmp_72_fu_2943_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln139_3_fu_2981_p2 = ((trunc_ln139_1_fu_2953_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_2957_p2 = ((tmp_71_fu_2926_p4 != 8'd255) ? 1'b1 : 1'b0);

assign k_real_2_fu_2346_p2 = (k_real_5_reg_3982 + 32'd1);

assign k_real_3_fu_2351_p3 = ((icmp_ln1019_fu_2331_p2[0:0] == 1'b1) ? k_real_fu_2341_p2 : k_real_2_fu_2346_p2);

assign k_real_fu_2341_p2 = (i_real_3_reg_3974 + 32'd2);

assign merge_1_6_fu_3022_p3 = ((or_ln139_fu_3004_p2[0:0] == 1'b1) ? i_real_3_reg_3974_pp0_iter9_reg : merge_1_4_reg_4741);

assign merge_1_7_fu_3040_p3 = ((icmp_ln1019_reg_4372_pp0_iter10_reg[0:0] == 1'b1) ? merge_1_6_fu_3022_p3 : merge_1_4_reg_4741);

assign merge_1_out = merge_1_fu_340[2:0];

assign merge_2_5_fu_3016_p3 = ((or_ln139_fu_3004_p2[0:0] == 1'b1) ? tmp_other_4_reg_4719 : merge_2_1_reg_4748);

assign merge_2_6_fu_3034_p3 = ((icmp_ln1019_reg_4372_pp0_iter10_reg[0:0] == 1'b1) ? merge_2_5_fu_3016_p3 : merge_2_1_reg_4748);

assign merge_2_out = merge_2_fu_344[2:0];

assign or_ln112_10_fu_2270_p2 = (icmp_ln112_21_fu_2264_p2 | icmp_ln112_20_fu_2258_p2);

assign or_ln112_11_fu_2288_p2 = (icmp_ln112_23_fu_2282_p2 | icmp_ln112_22_fu_2276_p2);

assign or_ln112_1_fu_1847_p2 = (icmp_ln112_3_reg_4167 | icmp_ln112_2_reg_4162);

assign or_ln112_2_fu_1862_p2 = (icmp_ln112_5_reg_4182 | icmp_ln112_4_reg_4177);

assign or_ln112_3_fu_1866_p2 = (icmp_ln112_7_reg_4192 | icmp_ln112_6_reg_4187);

assign or_ln112_4_fu_1965_p2 = (icmp_ln112_9_reg_4259 | icmp_ln112_8_reg_4254);

assign or_ln112_5_fu_1969_p2 = (icmp_ln112_11_reg_4269 | icmp_ln112_10_reg_4264);

assign or_ln112_6_fu_2030_p2 = (icmp_ln112_13_fu_2024_p2 | icmp_ln112_12_fu_2018_p2);

assign or_ln112_7_fu_2048_p2 = (icmp_ln112_15_fu_2042_p2 | icmp_ln112_14_fu_2036_p2);

assign or_ln112_8_fu_2163_p2 = (icmp_ln112_17_fu_2157_p2 | icmp_ln112_16_fu_2151_p2);

assign or_ln112_9_fu_2181_p2 = (icmp_ln112_19_fu_2175_p2 | icmp_ln112_18_fu_2169_p2);

assign or_ln112_fu_1843_p2 = (icmp_ln112_reg_4152 | icmp_ln112_1_reg_4157);

assign or_ln116_1_fu_2473_p2 = (icmp_ln116_3_fu_2467_p2 | icmp_ln116_2_fu_2461_p2);

assign or_ln116_2_fu_2541_p2 = (icmp_ln116_5_fu_2535_p2 | icmp_ln116_4_fu_2529_p2);

assign or_ln116_3_fu_2588_p2 = (icmp_ln116_7_fu_2582_p2 | icmp_ln116_6_fu_2576_p2);

assign or_ln116_4_fu_2635_p2 = (icmp_ln116_9_fu_2629_p2 | icmp_ln116_8_fu_2623_p2);

assign or_ln116_5_fu_2682_p2 = (icmp_ln116_11_fu_2676_p2 | icmp_ln116_10_fu_2670_p2);

assign or_ln116_fu_2426_p2 = (icmp_ln116_fu_2414_p2 | icmp_ln116_1_fu_2420_p2);

assign or_ln122_fu_2729_p2 = (icmp_ln122_fu_2717_p2 | icmp_ln122_1_fu_2723_p2);

assign or_ln130_1_fu_2820_p2 = (icmp_ln130_2_fu_2814_p2 | icmp_ln130_1_fu_2808_p2);

assign or_ln130_2_fu_2838_p2 = (icmp_ln130_4_fu_2832_p2 | icmp_ln130_3_fu_2826_p2);

assign or_ln130_fu_2855_p2 = (icmp_ln130_fu_2768_p2 | and_ln130_1_fu_2850_p2);

assign or_ln139_1_fu_2969_p2 = (icmp_ln139_fu_2957_p2 | icmp_ln139_1_fu_2963_p2);

assign or_ln139_2_fu_2987_p2 = (icmp_ln139_3_fu_2981_p2 | icmp_ln139_2_fu_2975_p2);

assign or_ln139_fu_3004_p2 = (tmp_fu_2916_p3 | and_ln139_1_fu_2999_p2);

assign ov_10_fu_2390_p3 = ((and_ln112_5_reg_4302_pp0_iter2_reg[0:0] == 1'b1) ? reg_1289 : reg_1289);

assign ov_11_fu_2552_p3 = ((and_ln116_2_fu_2547_p2[0:0] == 1'b1) ? 32'd0 : ov_10_reg_4580);

assign ov_14_fu_2491_p3 = ((and_ln112_7_reg_4307_pp0_iter2_reg[0:0] == 1'b1) ? reg_1308 : reg_1308);

assign ov_15_fu_2599_p3 = ((and_ln116_3_fu_2594_p2[0:0] == 1'b1) ? 32'd0 : ov_14_reg_4597);

assign ov_18_fu_2498_p3 = ((and_ln112_9_reg_4337_pp0_iter2_reg[0:0] == 1'b1) ? reg_1300 : reg_1308);

assign ov_19_fu_2646_p3 = ((and_ln116_4_fu_2641_p2[0:0] == 1'b1) ? 32'd0 : ov_18_reg_4609);

assign ov_22_fu_2505_p3 = ((and_ln112_11_reg_4357_pp0_iter2_reg[0:0] == 1'b1) ? reg_1312 : reg_1312);

assign ov_23_fu_2693_p3 = ((and_ln116_5_fu_2688_p2[0:0] == 1'b1) ? 32'd0 : ov_22_reg_4616);

assign ov_24_fu_2437_p3 = ((and_ln116_fu_2432_p2[0:0] == 1'b1) ? 32'd0 : ov_2_reg_4551);

assign ov_2_fu_2376_p3 = ((and_ln112_1_reg_4244_pp0_iter2_reg[0:0] == 1'b1) ? reg_1300 : reg_1300);

assign ov_6_fu_2383_p3 = ((and_ln112_3_reg_4249_pp0_iter2_reg[0:0] == 1'b1) ? reg_1304 : reg_1304);

assign ov_7_fu_2484_p3 = ((and_ln116_1_fu_2479_p2[0:0] == 1'b1) ? 32'd0 : ov_6_reg_4558);

assign sc_2_fu_2754_p3 = ((and_ln122_fu_2735_p2[0:0] == 1'b1) ? overlap_5_reg_4683_pp0_iter7_reg : sc_fu_2750_p1);

assign sc_fu_2750_p1 = xor_ln126_fu_2744_p2;

assign score_2_fu_3010_p3 = ((or_ln139_fu_3004_p2[0:0] == 1'b1) ? tmp_score_4_reg_4725 : score_load_reg_4733);

assign score_3_fu_3028_p3 = ((icmp_ln1019_reg_4372_pp0_iter10_reg[0:0] == 1'b1) ? score_2_fu_3010_p3 : score_load_reg_4733);

assign tmp_36_fu_1639_p4 = {{bitcast_ln112_fu_1636_p1[30:23]}};

assign tmp_37_fu_1656_p4 = {{bitcast_ln112_1_fu_1653_p1[30:23]}};

assign tmp_39_fu_2400_p4 = {{bitcast_ln116_fu_2397_p1[30:23]}};

assign tmp_41_fu_1697_p4 = {{bitcast_ln112_2_fu_1694_p1[30:23]}};

assign tmp_42_fu_1714_p4 = {{bitcast_ln112_3_fu_1711_p1[30:23]}};

assign tmp_44_fu_2447_p4 = {{bitcast_ln116_1_fu_2444_p1[30:23]}};

assign tmp_46_fu_1884_p4 = {{bitcast_ln112_4_fu_1881_p1[30:23]}};

assign tmp_47_fu_1901_p4 = {{bitcast_ln112_5_fu_1898_p1[30:23]}};

assign tmp_49_fu_2515_p4 = {{bitcast_ln116_2_fu_2512_p1[30:23]}};

assign tmp_51_fu_1987_p4 = {{bitcast_ln112_6_fu_1984_p1[30:23]}};

assign tmp_52_fu_2004_p4 = {{bitcast_ln112_7_fu_2001_p1[30:23]}};

assign tmp_54_fu_2562_p4 = {{bitcast_ln116_3_fu_2559_p1[30:23]}};

assign tmp_56_fu_2120_p4 = {{bitcast_ln112_8_fu_2117_p1[30:23]}};

assign tmp_57_fu_2137_p4 = {{bitcast_ln112_9_fu_2134_p1[30:23]}};

assign tmp_59_fu_2609_p4 = {{bitcast_ln116_4_fu_2606_p1[30:23]}};

assign tmp_61_fu_2227_p4 = {{bitcast_ln112_10_fu_2224_p1[30:23]}};

assign tmp_62_fu_2244_p4 = {{bitcast_ln112_11_fu_2241_p1[30:23]}};

assign tmp_64_fu_2656_p4 = {{bitcast_ln116_5_fu_2653_p1[30:23]}};

assign tmp_66_fu_2703_p4 = {{bitcast_ln122_fu_2700_p1[30:23]}};

assign tmp_68_fu_2777_p4 = {{bitcast_ln130_fu_2774_p1[30:23]}};

assign tmp_69_fu_2794_p4 = {{bitcast_ln130_1_fu_2791_p1[30:23]}};

assign tmp_71_fu_2926_p4 = {{bitcast_ln139_fu_2923_p1[30:23]}};

assign tmp_72_fu_2943_p4 = {{bitcast_ln139_1_fu_2940_p1[30:23]}};

assign tmp_fu_2916_p3 = merge_1_4_reg_4741[32'd31];

assign tmp_other_3_fu_2874_p3 = ((icmp_ln1019_reg_4372_pp0_iter9_reg[0:0] == 1'b1) ? 32'd4294967295 : tmp_other_4_reg_4719);

assign tmp_other_4_fu_2861_p3 = ((or_ln130_fu_2855_p2[0:0] == 1'b1) ? k_real_5_reg_3982_pp0_iter8_reg : tmp_other_fu_364);

assign tmp_score_3_fu_2880_p3 = ((icmp_ln1019_reg_4372_pp0_iter9_reg[0:0] == 1'b1) ? 32'd0 : tmp_score_4_reg_4725);

assign tmp_score_4_fu_2868_p3 = ((or_ln130_fu_2855_p2[0:0] == 1'b1) ? sc_2_reg_4700 : tmp_score_load_reg_4707);

assign trunc_ln104_1_fu_1387_p1 = k_real_4_fu_356[2:0];

assign trunc_ln104_fu_1369_p1 = merge_1_1_fu_352[2:0];

assign trunc_ln112_10_fu_2237_p1 = bitcast_ln112_10_fu_2224_p1[22:0];

assign trunc_ln112_11_fu_2254_p1 = bitcast_ln112_11_fu_2241_p1[22:0];

assign trunc_ln112_1_fu_1666_p1 = bitcast_ln112_1_fu_1653_p1[22:0];

assign trunc_ln112_2_fu_1707_p1 = bitcast_ln112_2_fu_1694_p1[22:0];

assign trunc_ln112_3_fu_1724_p1 = bitcast_ln112_3_fu_1711_p1[22:0];

assign trunc_ln112_4_fu_1894_p1 = bitcast_ln112_4_fu_1881_p1[22:0];

assign trunc_ln112_5_fu_1911_p1 = bitcast_ln112_5_fu_1898_p1[22:0];

assign trunc_ln112_6_fu_1997_p1 = bitcast_ln112_6_fu_1984_p1[22:0];

assign trunc_ln112_7_fu_2014_p1 = bitcast_ln112_7_fu_2001_p1[22:0];

assign trunc_ln112_8_fu_2130_p1 = bitcast_ln112_8_fu_2117_p1[22:0];

assign trunc_ln112_9_fu_2147_p1 = bitcast_ln112_9_fu_2134_p1[22:0];

assign trunc_ln112_fu_1649_p1 = bitcast_ln112_fu_1636_p1[22:0];

assign trunc_ln116_1_fu_2457_p1 = bitcast_ln116_1_fu_2444_p1[22:0];

assign trunc_ln116_2_fu_2525_p1 = bitcast_ln116_2_fu_2512_p1[22:0];

assign trunc_ln116_3_fu_2572_p1 = bitcast_ln116_3_fu_2559_p1[22:0];

assign trunc_ln116_4_fu_2619_p1 = bitcast_ln116_4_fu_2606_p1[22:0];

assign trunc_ln116_5_fu_2666_p1 = bitcast_ln116_5_fu_2653_p1[22:0];

assign trunc_ln116_fu_2410_p1 = bitcast_ln116_fu_2397_p1[22:0];

assign trunc_ln122_fu_2713_p1 = bitcast_ln122_fu_2700_p1[22:0];

assign trunc_ln130_1_fu_2804_p1 = bitcast_ln130_1_fu_2791_p1[22:0];

assign trunc_ln130_fu_2787_p1 = bitcast_ln130_fu_2774_p1[22:0];

assign trunc_ln139_1_fu_2953_p1 = bitcast_ln139_1_fu_2940_p1[22:0];

assign trunc_ln139_fu_2936_p1 = bitcast_ln139_fu_2923_p1[22:0];

assign xor_ln126_fu_2744_p2 = (bitcast_ln126_fu_2740_p1 ^ 32'd2147483648);

endmodule //FaultDetector_insert_point_Pipeline_VITIS_LOOP_76_1
