// Seed: 3536851324
module module_0;
  assign id_1 = 1 ** 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
  always @(1) $display(1);
  wire id_6;
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply0 id_5,
    inout tri id_6,
    input wand id_7,
    output tri1 id_8,
    input wand id_9
    , id_17,
    output tri1 id_10,
    output wor id_11,
    output wor id_12,
    output supply1 id_13,
    output tri id_14,
    input tri1 id_15
);
  wire id_18;
  wire id_19;
  final $display;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
