#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a2e160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a09160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1a21560 .functor NOT 1, L_0x1a56ae0, C4<0>, C4<0>, C4<0>;
L_0x1a56870 .functor XOR 5, L_0x1a566a0, L_0x1a567d0, C4<00000>, C4<00000>;
L_0x1a569d0 .functor XOR 5, L_0x1a56870, L_0x1a56930, C4<00000>, C4<00000>;
v0x1a52c80_0 .net *"_ivl_10", 4 0, L_0x1a56930;  1 drivers
v0x1a52d80_0 .net *"_ivl_12", 4 0, L_0x1a569d0;  1 drivers
v0x1a52e60_0 .net *"_ivl_2", 4 0, L_0x1a56600;  1 drivers
v0x1a52f20_0 .net *"_ivl_4", 4 0, L_0x1a566a0;  1 drivers
v0x1a53000_0 .net *"_ivl_6", 4 0, L_0x1a567d0;  1 drivers
v0x1a53130_0 .net *"_ivl_8", 4 0, L_0x1a56870;  1 drivers
v0x1a53210_0 .var "clk", 0 0;
v0x1a532b0_0 .var/2u "stats1", 159 0;
v0x1a53370_0 .var/2u "strobe", 0 0;
v0x1a534c0_0 .net "sum_dut", 4 0, L_0x1a56510;  1 drivers
v0x1a53580_0 .net "sum_ref", 4 0, L_0x1a53cc0;  1 drivers
v0x1a53650_0 .net "tb_match", 0 0, L_0x1a56ae0;  1 drivers
v0x1a536f0_0 .net "tb_mismatch", 0 0, L_0x1a21560;  1 drivers
v0x1a537b0_0 .net "x", 3 0, v0x1a4f2e0_0;  1 drivers
v0x1a53870_0 .net "y", 3 0, v0x1a4f3a0_0;  1 drivers
L_0x1a56600 .concat [ 5 0 0 0], L_0x1a53cc0;
L_0x1a566a0 .concat [ 5 0 0 0], L_0x1a53cc0;
L_0x1a567d0 .concat [ 5 0 0 0], L_0x1a56510;
L_0x1a56930 .concat [ 5 0 0 0], L_0x1a53cc0;
L_0x1a56ae0 .cmp/eeq 5, L_0x1a56600, L_0x1a569d0;
S_0x1a2c5c0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1a09160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1a19460_0 .net *"_ivl_0", 4 0, L_0x1a539b0;  1 drivers
L_0x7efc6fccf018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a164b0_0 .net *"_ivl_3", 0 0, L_0x7efc6fccf018;  1 drivers
v0x1a134a0_0 .net *"_ivl_4", 4 0, L_0x1a53b40;  1 drivers
L_0x7efc6fccf060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a4eb90_0 .net *"_ivl_7", 0 0, L_0x7efc6fccf060;  1 drivers
v0x1a4ec70_0 .net "sum", 4 0, L_0x1a53cc0;  alias, 1 drivers
v0x1a4eda0_0 .net "x", 3 0, v0x1a4f2e0_0;  alias, 1 drivers
v0x1a4ee80_0 .net "y", 3 0, v0x1a4f3a0_0;  alias, 1 drivers
L_0x1a539b0 .concat [ 4 1 0 0], v0x1a4f2e0_0, L_0x7efc6fccf018;
L_0x1a53b40 .concat [ 4 1 0 0], v0x1a4f3a0_0, L_0x7efc6fccf060;
L_0x1a53cc0 .arith/sum 5, L_0x1a539b0, L_0x1a53b40;
S_0x1a4efe0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1a09160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1a4f200_0 .net "clk", 0 0, v0x1a53210_0;  1 drivers
v0x1a4f2e0_0 .var "x", 3 0;
v0x1a4f3a0_0 .var "y", 3 0;
E_0x1a1c930/0 .event negedge, v0x1a4f200_0;
E_0x1a1c930/1 .event posedge, v0x1a4f200_0;
E_0x1a1c930 .event/or E_0x1a1c930/0, E_0x1a1c930/1;
S_0x1a4f480 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1a09160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1a52670_0 .net "carries", 2 0, L_0x1a55970;  1 drivers
v0x1a52770_0 .net "sum", 4 0, L_0x1a56510;  alias, 1 drivers
v0x1a52850_0 .net "x", 3 0, v0x1a4f2e0_0;  alias, 1 drivers
v0x1a528f0_0 .net "y", 3 0, v0x1a4f3a0_0;  alias, 1 drivers
L_0x1a543c0 .part v0x1a4f2e0_0, 0, 1;
L_0x1a544f0 .part v0x1a4f3a0_0, 0, 1;
L_0x1a54c20 .part v0x1a4f2e0_0, 1, 1;
L_0x1a54d50 .part v0x1a4f3a0_0, 1, 1;
L_0x1a54eb0 .part L_0x1a55970, 0, 1;
L_0x1a55550 .part v0x1a4f2e0_0, 2, 1;
L_0x1a556c0 .part v0x1a4f3a0_0, 2, 1;
L_0x1a557f0 .part L_0x1a55970, 1, 1;
L_0x1a55970 .concat8 [ 1 1 1 0], L_0x1a542b0, L_0x1a54b10, L_0x1a55440;
L_0x1a56030 .part v0x1a4f2e0_0, 3, 1;
L_0x1a561c0 .part v0x1a4f3a0_0, 3, 1;
L_0x1a56370 .part L_0x1a55970, 2, 1;
LS_0x1a56510_0_0 .concat8 [ 1 1 1 1], L_0x1a53e00, L_0x1a54720, L_0x1a55050, L_0x1a55ad0;
LS_0x1a56510_0_4 .concat8 [ 1 0 0 0], L_0x1a55f20;
L_0x1a56510 .concat8 [ 4 1 0 0], LS_0x1a56510_0_0, LS_0x1a56510_0_4;
S_0x1a4f660 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0x1a4f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a2fb50 .functor XOR 1, L_0x1a543c0, L_0x1a544f0, C4<0>, C4<0>;
L_0x7efc6fccf0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1a53e00 .functor XOR 1, L_0x1a2fb50, L_0x7efc6fccf0a8, C4<0>, C4<0>;
L_0x1a53ec0 .functor AND 1, L_0x1a543c0, L_0x1a544f0, C4<1>, C4<1>;
L_0x1a54000 .functor AND 1, L_0x1a543c0, L_0x7efc6fccf0a8, C4<1>, C4<1>;
L_0x1a540f0 .functor OR 1, L_0x1a53ec0, L_0x1a54000, C4<0>, C4<0>;
L_0x1a54200 .functor AND 1, L_0x1a544f0, L_0x7efc6fccf0a8, C4<1>, C4<1>;
L_0x1a542b0 .functor OR 1, L_0x1a540f0, L_0x1a54200, C4<0>, C4<0>;
v0x1a4f8f0_0 .net *"_ivl_0", 0 0, L_0x1a2fb50;  1 drivers
v0x1a4f9f0_0 .net *"_ivl_10", 0 0, L_0x1a54200;  1 drivers
v0x1a4fad0_0 .net *"_ivl_4", 0 0, L_0x1a53ec0;  1 drivers
v0x1a4fbc0_0 .net *"_ivl_6", 0 0, L_0x1a54000;  1 drivers
v0x1a4fca0_0 .net *"_ivl_8", 0 0, L_0x1a540f0;  1 drivers
v0x1a4fdd0_0 .net "a", 0 0, L_0x1a543c0;  1 drivers
v0x1a4fe90_0 .net "b", 0 0, L_0x1a544f0;  1 drivers
v0x1a4ff50_0 .net "cin", 0 0, L_0x7efc6fccf0a8;  1 drivers
v0x1a50010_0 .net "cout", 0 0, L_0x1a542b0;  1 drivers
v0x1a500d0_0 .net "sum", 0 0, L_0x1a53e00;  1 drivers
S_0x1a50230 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0x1a4f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a546b0 .functor XOR 1, L_0x1a54c20, L_0x1a54d50, C4<0>, C4<0>;
L_0x1a54720 .functor XOR 1, L_0x1a546b0, L_0x1a54eb0, C4<0>, C4<0>;
L_0x1a547c0 .functor AND 1, L_0x1a54c20, L_0x1a54d50, C4<1>, C4<1>;
L_0x1a54860 .functor AND 1, L_0x1a54c20, L_0x1a54eb0, C4<1>, C4<1>;
L_0x1a54950 .functor OR 1, L_0x1a547c0, L_0x1a54860, C4<0>, C4<0>;
L_0x1a54a60 .functor AND 1, L_0x1a54d50, L_0x1a54eb0, C4<1>, C4<1>;
L_0x1a54b10 .functor OR 1, L_0x1a54950, L_0x1a54a60, C4<0>, C4<0>;
v0x1a50490_0 .net *"_ivl_0", 0 0, L_0x1a546b0;  1 drivers
v0x1a50570_0 .net *"_ivl_10", 0 0, L_0x1a54a60;  1 drivers
v0x1a50650_0 .net *"_ivl_4", 0 0, L_0x1a547c0;  1 drivers
v0x1a50740_0 .net *"_ivl_6", 0 0, L_0x1a54860;  1 drivers
v0x1a50820_0 .net *"_ivl_8", 0 0, L_0x1a54950;  1 drivers
v0x1a50950_0 .net "a", 0 0, L_0x1a54c20;  1 drivers
v0x1a50a10_0 .net "b", 0 0, L_0x1a54d50;  1 drivers
v0x1a50ad0_0 .net "cin", 0 0, L_0x1a54eb0;  1 drivers
v0x1a50b90_0 .net "cout", 0 0, L_0x1a54b10;  1 drivers
v0x1a50ce0_0 .net "sum", 0 0, L_0x1a54720;  1 drivers
S_0x1a50e40 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0x1a4f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a54fe0 .functor XOR 1, L_0x1a55550, L_0x1a556c0, C4<0>, C4<0>;
L_0x1a55050 .functor XOR 1, L_0x1a54fe0, L_0x1a557f0, C4<0>, C4<0>;
L_0x1a550f0 .functor AND 1, L_0x1a55550, L_0x1a556c0, C4<1>, C4<1>;
L_0x1a55190 .functor AND 1, L_0x1a55550, L_0x1a557f0, C4<1>, C4<1>;
L_0x1a55280 .functor OR 1, L_0x1a550f0, L_0x1a55190, C4<0>, C4<0>;
L_0x1a55390 .functor AND 1, L_0x1a556c0, L_0x1a557f0, C4<1>, C4<1>;
L_0x1a55440 .functor OR 1, L_0x1a55280, L_0x1a55390, C4<0>, C4<0>;
v0x1a510b0_0 .net *"_ivl_0", 0 0, L_0x1a54fe0;  1 drivers
v0x1a51190_0 .net *"_ivl_10", 0 0, L_0x1a55390;  1 drivers
v0x1a51270_0 .net *"_ivl_4", 0 0, L_0x1a550f0;  1 drivers
v0x1a51360_0 .net *"_ivl_6", 0 0, L_0x1a55190;  1 drivers
v0x1a51440_0 .net *"_ivl_8", 0 0, L_0x1a55280;  1 drivers
v0x1a51570_0 .net "a", 0 0, L_0x1a55550;  1 drivers
v0x1a51630_0 .net "b", 0 0, L_0x1a556c0;  1 drivers
v0x1a516f0_0 .net "cin", 0 0, L_0x1a557f0;  1 drivers
v0x1a517b0_0 .net "cout", 0 0, L_0x1a55440;  1 drivers
v0x1a51900_0 .net "sum", 0 0, L_0x1a55050;  1 drivers
S_0x1a51a60 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0x1a4f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1a55a60 .functor XOR 1, L_0x1a56030, L_0x1a561c0, C4<0>, C4<0>;
L_0x1a55ad0 .functor XOR 1, L_0x1a55a60, L_0x1a56370, C4<0>, C4<0>;
L_0x1a55b90 .functor AND 1, L_0x1a56030, L_0x1a561c0, C4<1>, C4<1>;
L_0x1a55ca0 .functor AND 1, L_0x1a56030, L_0x1a56370, C4<1>, C4<1>;
L_0x1a55d60 .functor OR 1, L_0x1a55b90, L_0x1a55ca0, C4<0>, C4<0>;
L_0x1a55e70 .functor AND 1, L_0x1a561c0, L_0x1a56370, C4<1>, C4<1>;
L_0x1a55f20 .functor OR 1, L_0x1a55d60, L_0x1a55e70, C4<0>, C4<0>;
v0x1a51ca0_0 .net *"_ivl_0", 0 0, L_0x1a55a60;  1 drivers
v0x1a51da0_0 .net *"_ivl_10", 0 0, L_0x1a55e70;  1 drivers
v0x1a51e80_0 .net *"_ivl_4", 0 0, L_0x1a55b90;  1 drivers
v0x1a51f70_0 .net *"_ivl_6", 0 0, L_0x1a55ca0;  1 drivers
v0x1a52050_0 .net *"_ivl_8", 0 0, L_0x1a55d60;  1 drivers
v0x1a52180_0 .net "a", 0 0, L_0x1a56030;  1 drivers
v0x1a52240_0 .net "b", 0 0, L_0x1a561c0;  1 drivers
v0x1a52300_0 .net "cin", 0 0, L_0x1a56370;  1 drivers
v0x1a523c0_0 .net "cout", 0 0, L_0x1a55f20;  1 drivers
v0x1a52510_0 .net "sum", 0 0, L_0x1a55ad0;  1 drivers
S_0x1a52a80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1a09160;
 .timescale -12 -12;
E_0x1a1cde0 .event anyedge, v0x1a53370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a53370_0;
    %nor/r;
    %assign/vec4 v0x1a53370_0, 0;
    %wait E_0x1a1cde0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a4efe0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a1c930;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1a4f3a0_0, 0;
    %assign/vec4 v0x1a4f2e0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1a09160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a53210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a53370_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1a09160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a53210_0;
    %inv;
    %store/vec4 v0x1a53210_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1a09160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a4f200_0, v0x1a536f0_0, v0x1a537b0_0, v0x1a53870_0, v0x1a53580_0, v0x1a534c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1a09160;
T_5 ;
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1a09160;
T_6 ;
    %wait E_0x1a1c930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a532b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a532b0_0, 4, 32;
    %load/vec4 v0x1a53650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a532b0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a532b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a532b0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1a53580_0;
    %load/vec4 v0x1a53580_0;
    %load/vec4 v0x1a534c0_0;
    %xor;
    %load/vec4 v0x1a53580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a532b0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1a532b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a532b0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/m2014_q4j/iter0/response22/top_module.sv";
