TimeQuest Timing Analyzer report for practica5
Mon May 03 22:17:45 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clk'
 27. Fast Model Setup: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'
 30. Fast Model Minimum Pulse Width: 'clk'
 31. Fast Model Minimum Pulse Width: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; practica5                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; clk                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                        ;
; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RISCV:i_RISCV|Data_path:i_Path|alur_out[0] } ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 58.24 MHz ; 58.24 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+--------------------------------------------+---------+---------------+
; Clock                                      ; Slack   ; End Point TNS ;
+--------------------------------------------+---------+---------------+
; clk                                        ; -16.169 ; -12571.920    ;
; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -2.910  ; -10.935       ;
+--------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Slow Model Hold Summary                                             ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.850 ; -2.224        ;
; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 2.188  ; 0.000         ;
+--------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -2.064 ; -2398.577     ;
; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                ;
+---------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                            ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.169 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[22][30] ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg1 ; clk          ; clk         ; 1.000        ; 0.067      ; 17.196     ;
; -16.104 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.064      ; 17.128     ;
; -16.094 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[22][30] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[3]                                                                                        ; clk          ; clk         ; 1.000        ; -0.012     ; 17.120     ;
; -16.090 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[18][30] ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg1 ; clk          ; clk         ; 1.000        ; 0.082      ; 17.132     ;
; -16.078 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 17.107     ;
; -16.077 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 17.110     ;
; -16.077 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 17.110     ;
; -16.070 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 17.099     ;
; -16.069 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 17.102     ;
; -16.069 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 17.102     ;
; -16.039 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 17.067     ;
; -16.037 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 17.066     ;
; -16.036 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 17.069     ;
; -16.036 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 17.069     ;
; -16.031 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 17.059     ;
; -16.030 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 17.059     ;
; -16.021 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 17.050     ;
; -16.020 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 17.053     ;
; -16.020 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 17.053     ;
; -16.017 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.067      ; 17.044     ;
; -16.017 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26]                                                                                       ; clk          ; clk         ; 1.000        ; -0.012     ; 17.043     ;
; -16.016 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                                       ; clk          ; clk         ; 1.000        ; -0.008     ; 17.046     ;
; -16.016 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                                       ; clk          ; clk         ; 1.000        ; -0.008     ; 17.046     ;
; -16.015 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.064      ; 17.039     ;
; -16.015 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[18][30] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[3]                                                                                        ; clk          ; clk         ; 1.000        ; 0.003      ; 17.056     ;
; -15.998 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 17.026     ;
; -15.997 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 17.026     ;
; -15.988 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26]                                                                                       ; clk          ; clk         ; 1.000        ; -0.012     ; 17.014     ;
; -15.987 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                                       ; clk          ; clk         ; 1.000        ; -0.008     ; 17.017     ;
; -15.987 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                                       ; clk          ; clk         ; 1.000        ; -0.008     ; 17.017     ;
; -15.982 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 17.010     ;
; -15.979 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.067      ; 17.006     ;
; -15.978 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16]                                                                                       ; clk          ; clk         ; 1.000        ; -0.013     ; 17.003     ;
; -15.957 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.067      ; 16.984     ;
; -15.951 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg1 ; clk          ; clk         ; 1.000        ; 0.064      ; 16.975     ;
; -15.949 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16]                                                                                       ; clk          ; clk         ; 1.000        ; -0.013     ; 16.974     ;
; -15.945 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26]                                                                                       ; clk          ; clk         ; 1.000        ; -0.012     ; 16.971     ;
; -15.944 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                                       ; clk          ; clk         ; 1.000        ; -0.008     ; 16.974     ;
; -15.944 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                                       ; clk          ; clk         ; 1.000        ; -0.008     ; 16.974     ;
; -15.912 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg6 ; clk          ; clk         ; 1.000        ; 0.064      ; 16.936     ;
; -15.906 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16]                                                                                       ; clk          ; clk         ; 1.000        ; -0.013     ; 16.931     ;
; -15.902 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][11]  ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25]                                                                                       ; clk          ; clk         ; 1.000        ; -0.008     ; 16.932     ;
; -15.897 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[18]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg1 ; clk          ; clk         ; 1.000        ; 0.064      ; 16.921     ;
; -15.897 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.064      ; 16.921     ;
; -15.891 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 16.920     ;
; -15.890 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 16.923     ;
; -15.890 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                                       ; clk          ; clk         ; 1.000        ; -0.005     ; 16.923     ;
; -15.883 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][29]  ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.069      ; 16.912     ;
; -15.881 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[22][30] ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.067      ; 16.908     ;
; -15.876 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[3]                                                                                        ; clk          ; clk         ; 1.000        ; -0.015     ; 16.899     ;
; -15.868 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.064      ; 16.892     ;
; -15.862 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg1 ; clk          ; clk         ; 1.000        ; 0.064      ; 16.886     ;
; -15.853 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[22]                                                                                       ; clk          ; clk         ; 1.000        ; -0.015     ; 16.876     ;
; -15.852 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 16.880     ;
; -15.839 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[21]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 16.868     ;
; -15.822 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25]                                                                                       ; clk          ; clk         ; 1.000        ; -0.006     ; 16.854     ;
; -15.822 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[18]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[3]                                                                                        ; clk          ; clk         ; 1.000        ; -0.015     ; 16.845     ;
; -15.820 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[22]                                                                                       ; clk          ; clk         ; 1.000        ; -0.015     ; 16.843     ;
; -15.817 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][11]  ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26]                                                                                       ; clk          ; clk         ; 1.000        ; -0.011     ; 16.844     ;
; -15.816 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][11]  ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                                       ; clk          ; clk         ; 1.000        ; -0.007     ; 16.847     ;
; -15.816 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][11]  ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                                       ; clk          ; clk         ; 1.000        ; -0.007     ; 16.847     ;
; -15.814 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25]                                                                                       ; clk          ; clk         ; 1.000        ; -0.006     ; 16.846     ;
; -15.813 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg4 ; clk          ; clk         ; 1.000        ; 0.064      ; 16.837     ;
; -15.810 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[24][1]  ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.069      ; 16.839     ;
; -15.808 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg6 ; clk          ; clk         ; 1.000        ; 0.064      ; 16.832     ;
; -15.805 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29]                                                                                       ; clk          ; clk         ; 1.000        ; -0.007     ; 16.836     ;
; -15.804 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 16.832     ;
; -15.802 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[18][30] ; RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ram_block1a2~porta_address_reg5 ; clk          ; clk         ; 1.000        ; 0.082      ; 16.844     ;
; -15.801 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[13]                                                                                       ; clk          ; clk         ; 1.000        ; -0.025     ; 16.814     ;
; -15.800 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 16.828     ;
; -15.800 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23]                                                                                       ; clk          ; clk         ; 1.000        ; -0.014     ; 16.824     ;
; -15.798 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[12]                                                                                       ; clk          ; clk         ; 1.000        ; -0.011     ; 16.825     ;
; -15.797 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29]                                                                                       ; clk          ; clk         ; 1.000        ; -0.007     ; 16.828     ;
; -15.793 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[13]                                                                                       ; clk          ; clk         ; 1.000        ; -0.025     ; 16.806     ;
; -15.792 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[10]                                                                                       ; clk          ; clk         ; 1.000        ; -0.021     ; 16.809     ;
; -15.792 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 16.820     ;
; -15.790 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[10]                                                                                     ; clk          ; clk         ; 1.000        ; -0.021     ; 16.807     ;
; -15.790 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[12]                                                                                       ; clk          ; clk         ; 1.000        ; -0.011     ; 16.817     ;
; -15.787 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[3]                                                                                        ; clk          ; clk         ; 1.000        ; -0.015     ; 16.810     ;
; -15.781 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25]                                                                                       ; clk          ; clk         ; 1.000        ; -0.006     ; 16.813     ;
; -15.780 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23]                                                                                       ; clk          ; clk         ; 1.000        ; -0.011     ; 16.807     ;
; -15.778 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[2]                                                                                        ; clk          ; clk         ; 1.000        ; -0.017     ; 16.799     ;
; -15.778 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][11]  ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16]                                                                                       ; clk          ; clk         ; 1.000        ; -0.012     ; 16.804     ;
; -15.772 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23]                                                                                       ; clk          ; clk         ; 1.000        ; -0.011     ; 16.799     ;
; -15.771 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[17]                                                                                       ; clk          ; clk         ; 1.000        ; -0.016     ; 16.793     ;
; -15.771 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 16.799     ;
; -15.770 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[2]                                                                                        ; clk          ; clk         ; 1.000        ; -0.017     ; 16.791     ;
; -15.767 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[21]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 16.796     ;
; -15.767 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23]                                                                                       ; clk          ; clk         ; 1.000        ; -0.014     ; 16.791     ;
; -15.765 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25]                                                                                       ; clk          ; clk         ; 1.000        ; -0.006     ; 16.797     ;
; -15.764 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29]                                                                                       ; clk          ; clk         ; 1.000        ; -0.007     ; 16.795     ;
; -15.763 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[17]                                                                                       ; clk          ; clk         ; 1.000        ; -0.016     ; 16.785     ;
; -15.761 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[10]                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 16.781     ;
; -15.761 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[9]                                                                                        ; clk          ; clk         ; 1.000        ; -0.018     ; 16.781     ;
; -15.761 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[14]                                                                                       ; clk          ; clk         ; 1.000        ; -0.018     ; 16.781     ;
; -15.761 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 16.790     ;
; -15.760 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[13]                                                                                       ; clk          ; clk         ; 1.000        ; -0.025     ; 16.773     ;
; -15.759 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24]                                                                                       ; clk          ; clk         ; 1.000        ; -0.010     ; 16.787     ;
; -15.757 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[12]                                                                                       ; clk          ; clk         ; 1.000        ; -0.011     ; 16.784     ;
; -15.753 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[21]                                                                                       ; clk          ; clk         ; 1.000        ; -0.009     ; 16.782     ;
+---------+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'                                                                                                                         ;
+--------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node           ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -2.910 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[1] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500        ; -0.923     ; 1.338      ;
; -2.905 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[3] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500        ; -0.927     ; 1.337      ;
; -2.708 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[1] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500        ; -0.923     ; 1.136      ;
; -2.703 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[3] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500        ; -0.927     ; 1.135      ;
; -2.586 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[2] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 1.000        ; -1.073     ; 1.338      ;
; -2.534 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[0] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 1.000        ; -1.056     ; 1.334      ;
; -2.384 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[2] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 1.000        ; -1.073     ; 1.136      ;
; -2.332 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[0] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 1.000        ; -1.056     ; 1.132      ;
+--------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                              ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.850 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|pc_out[0]                                                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.855      ; 1.568      ;
; -1.350 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|pc_out[0]                                                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.855      ; 1.568      ;
; -0.374 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.850      ; 3.039      ;
; 0.126  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.850      ; 3.039      ;
; 0.165  ; Ram:i_RAM|we_b[2]                                      ; Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.157      ; 1.572      ;
; 0.205  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][21]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.847      ; 3.615      ;
; 0.248  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][29]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.854      ; 3.665      ;
; 0.249  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][11]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.850      ; 3.662      ;
; 0.336  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[7][20]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.862      ; 3.761      ;
; 0.361  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[17][15]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.860      ; 3.784      ;
; 0.363  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[2][15]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.860      ; 3.786      ;
; 0.439  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[29][9]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.846      ; 3.848      ;
; 0.445  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Decod ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Decod                                                               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.lwsw3 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.lwsw3                                                               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.451  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[19][31]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.862      ; 3.876      ;
; 0.505  ; Ram:i_RAM|we_b[2]                                      ; Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.154      ; 1.909      ;
; 0.537  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][8]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.849      ; 3.949      ;
; 0.567  ; Ram:i_RAM|we_b[0]                                      ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.127      ; 1.944      ;
; 0.570  ; Ram:i_RAM|we_b[0]                                      ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.119      ; 1.939      ;
; 0.583  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[27][25]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.843      ; 3.989      ;
; 0.586  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][25]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.843      ; 3.992      ;
; 0.665  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Inm3  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Fetch                                                               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 0.951      ;
; 0.695  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[13][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.867      ; 4.125      ;
; 0.705  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][21]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.847      ; 3.615      ;
; 0.735  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[8][11]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.851      ; 4.149      ;
; 0.735  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[11][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.851      ; 4.149      ;
; 0.748  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][29]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.854      ; 3.665      ;
; 0.749  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][11]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.850      ; 3.662      ;
; 0.765  ; mid_PEP[7]                                             ; dout_PEP[7]                                                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.051      ;
; 0.766  ; mid_PEP[0]                                             ; dout_PEP[0]                                                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.052      ;
; 0.767  ; mid_PEP[3]                                             ; dout_PEP[3]                                                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.053      ;
; 0.769  ; mid_PEP[4]                                             ; dout_PEP[4]                                                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.055      ;
; 0.770  ; mid_PEP[6]                                             ; dout_PEP[6]                                                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.056      ;
; 0.770  ; mid_PEP[1]                                             ; dout_PEP[1]                                                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.056      ;
; 0.770  ; mid_PEP[2]                                             ; dout_PEP[2]                                                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.056      ;
; 0.777  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[19]            ; RISCV:i_RISCV|Data_path:i_Path|pc_out[19]                                                                            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.063      ;
; 0.784  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[18]            ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18]                                                                            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.070      ;
; 0.785  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[20]            ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20]                                                                            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.071      ;
; 0.791  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[22][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.847      ; 4.201      ;
; 0.813  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Arit3 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Fetch                                                               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.099      ;
; 0.828  ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[2]             ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.SalCond                                                             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.114      ;
; 0.830  ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[2]             ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Jalr                                                                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.116      ;
; 0.836  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[7][20]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.862      ; 3.761      ;
; 0.861  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[17][15]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.860      ; 3.784      ;
; 0.863  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[2][15]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.860      ; 3.786      ;
; 0.871  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[2]             ; RISCV:i_RISCV|Data_path:i_Path|pc_out[2]                                                                             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.157      ;
; 0.939  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[29][9]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.846      ; 3.848      ;
; 0.946  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][15]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.850      ; 4.359      ;
; 0.946  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][15]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.850      ; 4.359      ;
; 0.951  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[19][31]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.862      ; 3.876      ;
; 0.960  ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[3]             ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Jalr                                                                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.246      ;
; 0.963  ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[3]             ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.SalCond                                                             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.249      ;
; 0.966  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[11][19]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.858      ; 4.387      ;
; 0.980  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[21]            ; RISCV:i_RISCV|Data_path:i_Path|pc_out[21]                                                                            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.982  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[4]             ; RISCV:i_RISCV|Data_path:i_Path|pc_out[4]                                                                             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.268      ;
; 0.988  ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[6]             ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.SalCond                                                             ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.274      ;
; 1.000  ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[6]             ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Jalr                                                                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.286      ;
; 1.004  ; mid_PEP[5]                                             ; dout_PEP[5]                                                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.290      ;
; 1.008  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[13]            ; RISCV:i_RISCV|Data_path:i_Path|pc_out[13]                                                                            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.294      ;
; 1.017  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][4]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.852      ; 4.432      ;
; 1.025  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[30][14]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.871      ; 4.459      ;
; 1.036  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[4][14]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.852      ; 4.451      ;
; 1.037  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[7][14]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.852      ; 4.452      ;
; 1.037  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][8]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.849      ; 3.949      ;
; 1.040  ; Ram:i_RAM|we_b[3]                                      ; Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.013      ; 1.803      ;
; 1.066  ; Ram:i_RAM|we_b[1]                                      ; Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.011      ; 1.827      ;
; 1.068  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[28][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.871      ; 4.502      ;
; 1.083  ; Ram:i_RAM|we_b[3]                                      ; Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.014      ; 1.847      ;
; 1.083  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[27][25]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.843      ; 3.989      ;
; 1.086  ; Ram:i_RAM|we_b[1]                                      ; Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.012      ; 1.848      ;
; 1.086  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][25]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.843      ; 3.992      ;
; 1.087  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[25][7]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.857      ; 4.507      ;
; 1.093  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][8]                                                   ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.854      ; 4.510      ;
; 1.097  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[2][8]                                                   ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.854      ; 4.514      ;
; 1.111  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Fetch ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[14]                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.397      ;
; 1.111  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Fetch ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[13]                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.397      ;
; 1.111  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Fetch ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[12]                                                                          ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.397      ;
; 1.111  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Fetch ; RISCV:i_RISCV|Data_path:i_Path|pc_ir[9]                                                                              ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.397      ;
; 1.119  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[30][7]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.849      ; 4.531      ;
; 1.120  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][7]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.849      ; 4.532      ;
; 1.121  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[5]             ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ; clk                                        ; clk         ; 0.000        ; 0.114      ; 1.485      ;
; 1.132  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[6]             ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; clk                                        ; clk         ; 0.000        ; 0.120      ; 1.502      ;
; 1.157  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[5]             ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg3 ; clk                                        ; clk         ; 0.000        ; 0.078      ; 1.485      ;
; 1.168  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[6]             ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg4 ; clk                                        ; clk         ; 0.000        ; 0.084      ; 1.502      ;
; 1.169  ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[2]             ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Arit3                                                               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.455      ;
; 1.169  ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[2]             ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Inm3                                                                ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.455      ;
; 1.179  ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.lw4   ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.Fetch                                                               ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.465      ;
; 1.195  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[13][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.867      ; 4.125      ;
; 1.225  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][10]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.838      ; 4.626      ;
; 1.235  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[18][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.848      ; 4.646      ;
; 1.235  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[30][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.848      ; 4.646      ;
; 1.235  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[8][11]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.851      ; 4.149      ;
; 1.235  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[11][11]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 2.851      ; 4.149      ;
; 1.237  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][10]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.847      ; 4.647      ;
; 1.244  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[23]            ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23]                                                                            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.530      ;
; 1.249  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[30]            ; RISCV:i_RISCV|Data_path:i_Path|pc_out[30]                                                                            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.535      ;
; 1.250  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[24]            ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24]                                                                            ; clk                                        ; clk         ; 0.000        ; 0.000      ; 1.536      ;
; 1.262  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[22][25]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.847      ; 4.672      ;
; 1.264  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][14]                                                 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.850      ; 4.677      ;
; 1.264  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0]             ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][14]                                                  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 2.850      ; 4.677      ;
+--------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'                                                                                                                         ;
+-------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node           ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 2.188 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[0] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.000        ; -1.056     ; 1.132      ;
; 2.209 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[2] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.000        ; -1.073     ; 1.136      ;
; 2.390 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[0] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.000        ; -1.056     ; 1.334      ;
; 2.411 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[2] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.000        ; -1.073     ; 1.338      ;
; 2.559 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[1] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -0.500       ; -0.923     ; 1.136      ;
; 2.562 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[3] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -0.500       ; -0.927     ; 1.135      ;
; 2.761 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[1] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -0.500       ; -0.923     ; 1.338      ;
; 2.764 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[3] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -0.500       ; -0.927     ; 1.337      ;
+-------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; Ram:i_RAM|we_b[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; Ram:i_RAM|we_b[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; Ram:i_RAM|we_b[1]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; Ram:i_RAM|we_b[1]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; Ram:i_RAM|we_b[2]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; Ram:i_RAM|we_b[2]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; Ram:i_RAM|we_b[3]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; Ram:i_RAM|we_b[3]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~0|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~0|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~1|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~1|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~1|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~1|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; i_RAM|Decoder0~2|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; i_RAM|Decoder0~2|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~2|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~2|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~3|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~3|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~3|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~3|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[0]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[0]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[1]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[1]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; i_RAM|we_b[2]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; i_RAM|we_b[2]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[3]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[3]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RISCV|i_Path|alur_out[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RISCV|i_Path|alur_out[0]|regout ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; in_pins[*]  ; clk        ; 4.829 ; 4.829 ; Rise       ; clk             ;
;  in_pins[0] ; clk        ; 3.491 ; 3.491 ; Rise       ; clk             ;
;  in_pins[1] ; clk        ; 4.829 ; 4.829 ; Rise       ; clk             ;
;  in_pins[2] ; clk        ; 4.139 ; 4.139 ; Rise       ; clk             ;
;  in_pins[3] ; clk        ; 4.156 ; 4.156 ; Rise       ; clk             ;
;  in_pins[4] ; clk        ; 4.646 ; 4.646 ; Rise       ; clk             ;
;  in_pins[5] ; clk        ; 4.220 ; 4.220 ; Rise       ; clk             ;
;  in_pins[6] ; clk        ; 4.229 ; 4.229 ; Rise       ; clk             ;
;  in_pins[7] ; clk        ; 3.481 ; 3.481 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; in_pins[*]  ; clk        ; -3.233 ; -3.233 ; Rise       ; clk             ;
;  in_pins[0] ; clk        ; -3.243 ; -3.243 ; Rise       ; clk             ;
;  in_pins[1] ; clk        ; -4.581 ; -4.581 ; Rise       ; clk             ;
;  in_pins[2] ; clk        ; -3.891 ; -3.891 ; Rise       ; clk             ;
;  in_pins[3] ; clk        ; -3.908 ; -3.908 ; Rise       ; clk             ;
;  in_pins[4] ; clk        ; -4.398 ; -4.398 ; Rise       ; clk             ;
;  in_pins[5] ; clk        ; -3.972 ; -3.972 ; Rise       ; clk             ;
;  in_pins[6] ; clk        ; -3.981 ; -3.981 ; Rise       ; clk             ;
;  in_pins[7] ; clk        ; -3.233 ; -3.233 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; out_pins[*]  ; clk        ; 8.371 ; 8.371 ; Rise       ; clk             ;
;  out_pins[0] ; clk        ; 8.254 ; 8.254 ; Rise       ; clk             ;
;  out_pins[1] ; clk        ; 8.371 ; 8.371 ; Rise       ; clk             ;
;  out_pins[2] ; clk        ; 7.623 ; 7.623 ; Rise       ; clk             ;
;  out_pins[3] ; clk        ; 8.022 ; 8.022 ; Rise       ; clk             ;
;  out_pins[4] ; clk        ; 7.259 ; 7.259 ; Rise       ; clk             ;
;  out_pins[5] ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
;  out_pins[6] ; clk        ; 7.334 ; 7.334 ; Rise       ; clk             ;
;  out_pins[7] ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; out_pins[*]  ; clk        ; 7.259 ; 7.259 ; Rise       ; clk             ;
;  out_pins[0] ; clk        ; 8.254 ; 8.254 ; Rise       ; clk             ;
;  out_pins[1] ; clk        ; 8.371 ; 8.371 ; Rise       ; clk             ;
;  out_pins[2] ; clk        ; 7.623 ; 7.623 ; Rise       ; clk             ;
;  out_pins[3] ; clk        ; 8.022 ; 8.022 ; Rise       ; clk             ;
;  out_pins[4] ; clk        ; 7.259 ; 7.259 ; Rise       ; clk             ;
;  out_pins[5] ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
;  out_pins[6] ; clk        ; 7.334 ; 7.334 ; Rise       ; clk             ;
;  out_pins[7] ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -5.720 ; -4699.981     ;
; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -1.483 ; -5.071        ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Hold Summary                                             ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.459 ; -32.132       ;
; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 1.611  ; 0.000         ;
+--------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.627 ; -1933.230     ;
; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.720 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.008     ; 6.744      ;
; -5.717 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.745      ;
; -5.717 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.745      ;
; -5.698 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.721      ;
; -5.676 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.008     ; 6.700      ;
; -5.673 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.701      ;
; -5.673 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.701      ;
; -5.672 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.693      ;
; -5.669 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.694      ;
; -5.669 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.694      ;
; -5.669 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.690      ;
; -5.666 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.691      ;
; -5.666 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.691      ;
; -5.657 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.008     ; 6.681      ;
; -5.654 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.677      ;
; -5.654 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.682      ;
; -5.654 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.682      ;
; -5.650 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.670      ;
; -5.647 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.008     ; 6.671      ;
; -5.647 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.667      ;
; -5.644 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.672      ;
; -5.644 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.004     ; 6.672      ;
; -5.635 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.658      ;
; -5.629 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.656      ;
; -5.626 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.649      ;
; -5.625 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.648      ;
; -5.623 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.650      ;
; -5.623 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.650      ;
; -5.618 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.644      ;
; -5.618 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.641      ;
; -5.615 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[12] ; clk          ; clk         ; 1.000        ; -0.010     ; 6.637      ;
; -5.610 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[13] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.622      ;
; -5.606 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[2]  ; clk          ; clk         ; 1.000        ; -0.015     ; 6.623      ;
; -5.606 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[18]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.627      ;
; -5.604 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.627      ;
; -5.604 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][11] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.010     ; 6.626      ;
; -5.603 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[18]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.628      ;
; -5.603 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[18]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.628      ;
; -5.600 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[17] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.618      ;
; -5.596 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[10] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.612      ;
; -5.596 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[9]  ; clk          ; clk         ; 1.000        ; -0.016     ; 6.612      ;
; -5.596 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[14] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.612      ;
; -5.585 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.612      ;
; -5.584 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[18]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.604      ;
; -5.581 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25] ; clk          ; clk         ; 1.000        ; -0.008     ; 6.605      ;
; -5.578 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][11]  ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.010     ; 6.600      ;
; -5.578 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25] ; clk          ; clk         ; 1.000        ; -0.008     ; 6.602      ;
; -5.575 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][11]  ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.601      ;
; -5.575 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][11]  ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.601      ;
; -5.574 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[1]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.597      ;
; -5.574 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[27] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.597      ;
; -5.574 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.600      ;
; -5.574 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.597      ;
; -5.573 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[8]  ; clk          ; clk         ; 1.000        ; -0.009     ; 6.596      ;
; -5.571 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[12] ; clk          ; clk         ; 1.000        ; -0.010     ; 6.593      ;
; -5.570 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.593      ;
; -5.570 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.590      ;
; -5.569 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[30] ; clk          ; clk         ; 1.000        ; -0.008     ; 6.593      ;
; -5.568 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[26] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.589      ;
; -5.567 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.586      ;
; -5.567 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.590      ;
; -5.567 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.587      ;
; -5.566 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[13] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.578      ;
; -5.566 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.593      ;
; -5.565 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[18] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.590      ;
; -5.565 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[20] ; clk          ; clk         ; 1.000        ; -0.007     ; 6.590      ;
; -5.564 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[12] ; clk          ; clk         ; 1.000        ; -0.013     ; 6.583      ;
; -5.562 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[13] ; clk          ; clk         ; 1.000        ; -0.023     ; 6.571      ;
; -5.562 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[2]  ; clk          ; clk         ; 1.000        ; -0.015     ; 6.579      ;
; -5.560 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.583      ;
; -5.559 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[13] ; clk          ; clk         ; 1.000        ; -0.023     ; 6.568      ;
; -5.558 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[2]  ; clk          ; clk         ; 1.000        ; -0.018     ; 6.572      ;
; -5.556 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[21]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[0]  ; clk          ; clk         ; 1.000        ; -0.004     ; 6.584      ;
; -5.556 ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][11]  ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.011     ; 6.577      ;
; -5.556 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[25] ; clk          ; clk         ; 1.000        ; -0.005     ; 6.583      ;
; -5.556 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.576      ;
; -5.556 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[17] ; clk          ; clk         ; 1.000        ; -0.014     ; 6.574      ;
; -5.555 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.581      ;
; -5.555 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.578      ;
; -5.555 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[2]  ; clk          ; clk         ; 1.000        ; -0.018     ; 6.569      ;
; -5.553 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.573      ;
; -5.552 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[17] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.567      ;
; -5.552 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[10] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.568      ;
; -5.552 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[9]  ; clk          ; clk         ; 1.000        ; -0.016     ; 6.568      ;
; -5.552 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[20]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[14] ; clk          ; clk         ; 1.000        ; -0.016     ; 6.568      ;
; -5.552 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[12] ; clk          ; clk         ; 1.000        ; -0.010     ; 6.574      ;
; -5.549 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[17] ; clk          ; clk         ; 1.000        ; -0.017     ; 6.564      ;
; -5.548 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[10] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.561      ;
; -5.548 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[9]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.561      ;
; -5.548 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[17]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[14] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.561      ;
; -5.547 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[13] ; clk          ; clk         ; 1.000        ; -0.020     ; 6.559      ;
; -5.546 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[15]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[16] ; clk          ; clk         ; 1.000        ; -0.012     ; 6.566      ;
; -5.545 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[29] ; clk          ; clk         ; 1.000        ; -0.006     ; 6.571      ;
; -5.545 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[24] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.568      ;
; -5.545 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[10] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.558      ;
; -5.545 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[9]  ; clk          ; clk         ; 1.000        ; -0.019     ; 6.558      ;
; -5.545 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[16]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[14] ; clk          ; clk         ; 1.000        ; -0.019     ; 6.558      ;
; -5.543 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[2]  ; clk          ; clk         ; 1.000        ; -0.015     ; 6.560      ;
; -5.542 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[22]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[12] ; clk          ; clk         ; 1.000        ; -0.010     ; 6.564      ;
; -5.541 ; RISCV:i_RISCV|Data_path:i_Path|ir_out_m[23]                          ; RISCV:i_RISCV|Data_path:i_Path|pc_out[23] ; clk          ; clk         ; 1.000        ; -0.009     ; 6.564      ;
+--------+----------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'                                                                                                                         ;
+--------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node           ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -1.483 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[3] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500        ; -1.049     ; 0.543      ;
; -1.482 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[1] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500        ; -1.043     ; 0.544      ;
; -1.444 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[3] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500        ; -1.049     ; 0.504      ;
; -1.443 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[1] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.500        ; -1.043     ; 0.505      ;
; -1.064 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[2] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 1.000        ; -1.120     ; 0.544      ;
; -1.042 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[0] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 1.000        ; -1.109     ; 0.541      ;
; -1.025 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[2] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 1.000        ; -1.120     ; 0.505      ;
; -1.003 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[0] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 1.000        ; -1.109     ; 0.502      ;
+--------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                        ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.459 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[0]                                                                       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.793      ; 0.627      ;
; -0.959 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|pc_out[0]                                                                       ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.793      ; 0.627      ;
; -0.882 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][11]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.199      ;
; -0.733 ; Ram:i_RAM|we_b[2]                          ; Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.192      ; 0.597      ;
; -0.714 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][21]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.786      ; 1.365      ;
; -0.677 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][29]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.792      ; 1.408      ;
; -0.658 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[7][20]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.799      ; 1.434      ;
; -0.631 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][11]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.450      ;
; -0.604 ; Ram:i_RAM|we_b[2]                          ; Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.189      ; 0.723      ;
; -0.594 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[17][15]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.797      ; 1.496      ;
; -0.593 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[19][31]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.799      ; 1.499      ;
; -0.591 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[2][15]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.797      ; 1.499      ;
; -0.585 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[29][9]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.784      ; 1.492      ;
; -0.558 ; Ram:i_RAM|we_b[0]                          ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.169      ; 0.749      ;
; -0.551 ; Ram:i_RAM|we_b[0]                          ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.163      ; 0.750      ;
; -0.551 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][8]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.787      ; 1.529      ;
; -0.543 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[27][25]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.782      ; 1.532      ;
; -0.540 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][25]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.782      ; 1.535      ;
; -0.462 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[13][11]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.632      ;
; -0.461 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[8][11]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.789      ; 1.621      ;
; -0.461 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[11][11]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.789      ; 1.621      ;
; -0.433 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[22][11]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.785      ; 1.645      ;
; -0.430 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][4]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.790      ; 1.653      ;
; -0.383 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[11][19]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.796      ; 1.706      ;
; -0.382 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][11]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.788      ; 1.199      ;
; -0.358 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][15]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.723      ;
; -0.358 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][15]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.723      ;
; -0.354 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[30][14]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.805      ; 1.744      ;
; -0.340 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[7][14]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.790      ; 1.743      ;
; -0.340 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][8]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.792      ; 1.745      ;
; -0.340 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[4][14]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.790      ; 1.743      ;
; -0.335 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[2][8]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.792      ; 1.750      ;
; -0.334 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[28][11]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.805      ; 1.764      ;
; -0.282 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[25][7]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.794      ; 1.805      ;
; -0.278 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[24][29]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.798      ; 1.813      ;
; -0.272 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[23][29]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.798      ; 1.819      ;
; -0.272 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][10]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.778      ; 1.799      ;
; -0.267 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[22][25]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.785      ; 1.811      ;
; -0.264 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[23][21]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.792      ; 1.821      ;
; -0.261 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[30][7]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.787      ; 1.819      ;
; -0.261 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][10]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.785      ; 1.817      ;
; -0.260 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][7]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.787      ; 1.820      ;
; -0.242 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[1][8]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.805      ; 1.856      ;
; -0.242 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[3][8]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.805      ; 1.856      ;
; -0.230 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[30][29]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.792      ; 1.855      ;
; -0.228 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[5][15]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.790      ; 1.855      ;
; -0.214 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[30][11]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.787      ; 1.866      ;
; -0.214 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][21]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.786      ; 1.365      ;
; -0.213 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[18][11]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.787      ; 1.867      ;
; -0.211 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][7]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.783      ; 1.865      ;
; -0.207 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[13][7]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.783      ; 1.869      ;
; -0.206 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[28][25]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.791      ; 1.878      ;
; -0.204 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[2][27]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.792      ; 1.881      ;
; -0.204 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][27]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.792      ; 1.881      ;
; -0.203 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[20][25]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.791      ; 1.881      ;
; -0.200 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[10][14]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.881      ;
; -0.200 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][14]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.881      ;
; -0.194 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][22]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.791      ; 1.890      ;
; -0.187 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[30][25]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.787      ; 1.893      ;
; -0.187 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[18][25]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.787      ; 1.893      ;
; -0.177 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[20][14]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.791      ; 1.907      ;
; -0.177 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][29]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.792      ; 1.408      ;
; -0.176 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[28][14]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.791      ; 1.908      ;
; -0.174 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[18][7]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.907      ;
; -0.171 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[5][14]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.797      ; 1.919      ;
; -0.171 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[22][7]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.910      ;
; -0.170 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[8][2]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.790      ; 1.913      ;
; -0.170 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][2]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.790      ; 1.913      ;
; -0.169 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[18][14]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.804      ; 1.928      ;
; -0.169 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][14]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.804      ; 1.928      ;
; -0.168 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][0]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.796      ; 1.921      ;
; -0.164 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][10]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.930      ;
; -0.161 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[14][10]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.933      ;
; -0.158 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][13]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.923      ;
; -0.158 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[7][20]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.799      ; 1.434      ;
; -0.156 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[23][13]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.788      ; 1.925      ;
; -0.152 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[8][0]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.798      ; 1.939      ;
; -0.150 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][8]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.944      ;
; -0.148 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[18][15]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.796      ; 1.941      ;
; -0.147 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[14][8]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.947      ;
; -0.146 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][18]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.792      ; 1.939      ;
; -0.143 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[12][20]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.951      ;
; -0.143 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[15][20]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.951      ;
; -0.142 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][24]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.796      ; 1.947      ;
; -0.141 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[13][20]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.953      ;
; -0.140 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[26][11]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.785      ; 1.938      ;
; -0.139 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[16][14]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.798      ; 1.952      ;
; -0.139 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[14][20]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.955      ;
; -0.135 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[13][29]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.801      ; 1.959      ;
; -0.131 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[1][0]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.793      ; 1.955      ;
; -0.131 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[7][7]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.796      ; 1.958      ;
; -0.131 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[6][7]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.796      ; 1.958      ;
; -0.131 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][11]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; -0.500       ; 1.788      ; 1.450      ;
; -0.127 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[8][17]                                            ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.789      ; 1.955      ;
; -0.125 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[30][15]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.796      ; 1.964      ;
; -0.118 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[9][7]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.798      ; 1.973      ;
; -0.118 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[11][29]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.791      ; 1.966      ;
; -0.116 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[28][21]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.777      ; 1.954      ;
; -0.114 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[20][21]                                           ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.777      ; 1.956      ;
; -0.113 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; RISCV:i_RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg|reg[8][7]                                             ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk         ; 0.000        ; 1.798      ; 1.978      ;
+--------+--------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'                                                                                                                         ;
+-------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node           ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+
; 1.611 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[0] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.000        ; -1.109     ; 0.502      ;
; 1.625 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[2] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.000        ; -1.120     ; 0.505      ;
; 1.650 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[0] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.000        ; -1.109     ; 0.541      ;
; 1.664 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[2] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 0.000        ; -1.120     ; 0.544      ;
; 2.048 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[1] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -0.500       ; -1.043     ; 0.505      ;
; 2.053 ; RISCV:i_RISCV|Data_path:i_Path|alur_out[31]          ; Ram:i_RAM|we_b[3] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -0.500       ; -1.049     ; 0.504      ;
; 2.087 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[1] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -0.500       ; -1.043     ; 0.544      ;
; 2.092 ; RISCV:i_RISCV|UnidadControl:i_Control|estado_act.sw4 ; Ram:i_RAM|we_b[3] ; clk          ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -0.500       ; -1.049     ; 0.543      ;
+-------+------------------------------------------------------+-------------------+--------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RISCV:i_RISCV|Data_path:i_Path|alur_out[0]'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; Ram:i_RAM|we_b[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; Ram:i_RAM|we_b[0]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; Ram:i_RAM|we_b[1]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; Ram:i_RAM|we_b[1]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; Ram:i_RAM|we_b[2]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; Ram:i_RAM|we_b[2]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; Ram:i_RAM|we_b[3]                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; Ram:i_RAM|we_b[3]                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~0|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~0|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~1|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~1|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~1|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~1|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; i_RAM|Decoder0~2|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; i_RAM|Decoder0~2|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~2|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~2|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~3|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~3|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~3|datac            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|Decoder0~3|datac            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[0]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[0]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[1]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[1]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; i_RAM|we_b[2]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Fall       ; i_RAM|we_b[2]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[3]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RAM|we_b[3]|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RISCV|i_Path|alur_out[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; Rise       ; i_RISCV|i_Path|alur_out[0]|regout ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; in_pins[*]  ; clk        ; 2.181 ; 2.181 ; Rise       ; clk             ;
;  in_pins[0] ; clk        ; 1.594 ; 1.594 ; Rise       ; clk             ;
;  in_pins[1] ; clk        ; 2.181 ; 2.181 ; Rise       ; clk             ;
;  in_pins[2] ; clk        ; 1.912 ; 1.912 ; Rise       ; clk             ;
;  in_pins[3] ; clk        ; 1.909 ; 1.909 ; Rise       ; clk             ;
;  in_pins[4] ; clk        ; 2.139 ; 2.139 ; Rise       ; clk             ;
;  in_pins[5] ; clk        ; 1.880 ; 1.880 ; Rise       ; clk             ;
;  in_pins[6] ; clk        ; 1.880 ; 1.880 ; Rise       ; clk             ;
;  in_pins[7] ; clk        ; 1.584 ; 1.584 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; in_pins[*]  ; clk        ; -1.464 ; -1.464 ; Rise       ; clk             ;
;  in_pins[0] ; clk        ; -1.474 ; -1.474 ; Rise       ; clk             ;
;  in_pins[1] ; clk        ; -2.061 ; -2.061 ; Rise       ; clk             ;
;  in_pins[2] ; clk        ; -1.792 ; -1.792 ; Rise       ; clk             ;
;  in_pins[3] ; clk        ; -1.789 ; -1.789 ; Rise       ; clk             ;
;  in_pins[4] ; clk        ; -2.019 ; -2.019 ; Rise       ; clk             ;
;  in_pins[5] ; clk        ; -1.760 ; -1.760 ; Rise       ; clk             ;
;  in_pins[6] ; clk        ; -1.760 ; -1.760 ; Rise       ; clk             ;
;  in_pins[7] ; clk        ; -1.464 ; -1.464 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; out_pins[*]  ; clk        ; 4.386 ; 4.386 ; Rise       ; clk             ;
;  out_pins[0] ; clk        ; 4.333 ; 4.333 ; Rise       ; clk             ;
;  out_pins[1] ; clk        ; 4.386 ; 4.386 ; Rise       ; clk             ;
;  out_pins[2] ; clk        ; 4.070 ; 4.070 ; Rise       ; clk             ;
;  out_pins[3] ; clk        ; 4.251 ; 4.251 ; Rise       ; clk             ;
;  out_pins[4] ; clk        ; 3.919 ; 3.919 ; Rise       ; clk             ;
;  out_pins[5] ; clk        ; 4.142 ; 4.142 ; Rise       ; clk             ;
;  out_pins[6] ; clk        ; 3.967 ; 3.967 ; Rise       ; clk             ;
;  out_pins[7] ; clk        ; 4.143 ; 4.143 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; out_pins[*]  ; clk        ; 3.919 ; 3.919 ; Rise       ; clk             ;
;  out_pins[0] ; clk        ; 4.333 ; 4.333 ; Rise       ; clk             ;
;  out_pins[1] ; clk        ; 4.386 ; 4.386 ; Rise       ; clk             ;
;  out_pins[2] ; clk        ; 4.070 ; 4.070 ; Rise       ; clk             ;
;  out_pins[3] ; clk        ; 4.251 ; 4.251 ; Rise       ; clk             ;
;  out_pins[4] ; clk        ; 3.919 ; 3.919 ; Rise       ; clk             ;
;  out_pins[5] ; clk        ; 4.142 ; 4.142 ; Rise       ; clk             ;
;  out_pins[6] ; clk        ; 3.967 ; 3.967 ; Rise       ; clk             ;
;  out_pins[7] ; clk        ; 4.143 ; 4.143 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                       ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                            ; -16.169    ; -1.850  ; N/A      ; N/A     ; -2.064              ;
;  RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -2.910     ; 1.611   ; N/A      ; N/A     ; 0.500               ;
;  clk                                        ; -16.169    ; -1.850  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS                             ; -12582.855 ; -32.132 ; 0.0      ; 0.0     ; -2398.577           ;
;  RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; -10.935    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  clk                                        ; -12571.920 ; -32.132 ; N/A      ; N/A     ; -2398.577           ;
+---------------------------------------------+------------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; in_pins[*]  ; clk        ; 4.829 ; 4.829 ; Rise       ; clk             ;
;  in_pins[0] ; clk        ; 3.491 ; 3.491 ; Rise       ; clk             ;
;  in_pins[1] ; clk        ; 4.829 ; 4.829 ; Rise       ; clk             ;
;  in_pins[2] ; clk        ; 4.139 ; 4.139 ; Rise       ; clk             ;
;  in_pins[3] ; clk        ; 4.156 ; 4.156 ; Rise       ; clk             ;
;  in_pins[4] ; clk        ; 4.646 ; 4.646 ; Rise       ; clk             ;
;  in_pins[5] ; clk        ; 4.220 ; 4.220 ; Rise       ; clk             ;
;  in_pins[6] ; clk        ; 4.229 ; 4.229 ; Rise       ; clk             ;
;  in_pins[7] ; clk        ; 3.481 ; 3.481 ; Rise       ; clk             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; in_pins[*]  ; clk        ; -1.464 ; -1.464 ; Rise       ; clk             ;
;  in_pins[0] ; clk        ; -1.474 ; -1.474 ; Rise       ; clk             ;
;  in_pins[1] ; clk        ; -2.061 ; -2.061 ; Rise       ; clk             ;
;  in_pins[2] ; clk        ; -1.792 ; -1.792 ; Rise       ; clk             ;
;  in_pins[3] ; clk        ; -1.789 ; -1.789 ; Rise       ; clk             ;
;  in_pins[4] ; clk        ; -2.019 ; -2.019 ; Rise       ; clk             ;
;  in_pins[5] ; clk        ; -1.760 ; -1.760 ; Rise       ; clk             ;
;  in_pins[6] ; clk        ; -1.760 ; -1.760 ; Rise       ; clk             ;
;  in_pins[7] ; clk        ; -1.464 ; -1.464 ; Rise       ; clk             ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; out_pins[*]  ; clk        ; 8.371 ; 8.371 ; Rise       ; clk             ;
;  out_pins[0] ; clk        ; 8.254 ; 8.254 ; Rise       ; clk             ;
;  out_pins[1] ; clk        ; 8.371 ; 8.371 ; Rise       ; clk             ;
;  out_pins[2] ; clk        ; 7.623 ; 7.623 ; Rise       ; clk             ;
;  out_pins[3] ; clk        ; 8.022 ; 8.022 ; Rise       ; clk             ;
;  out_pins[4] ; clk        ; 7.259 ; 7.259 ; Rise       ; clk             ;
;  out_pins[5] ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
;  out_pins[6] ; clk        ; 7.334 ; 7.334 ; Rise       ; clk             ;
;  out_pins[7] ; clk        ; 7.728 ; 7.728 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; out_pins[*]  ; clk        ; 3.919 ; 3.919 ; Rise       ; clk             ;
;  out_pins[0] ; clk        ; 4.333 ; 4.333 ; Rise       ; clk             ;
;  out_pins[1] ; clk        ; 4.386 ; 4.386 ; Rise       ; clk             ;
;  out_pins[2] ; clk        ; 4.070 ; 4.070 ; Rise       ; clk             ;
;  out_pins[3] ; clk        ; 4.251 ; 4.251 ; Rise       ; clk             ;
;  out_pins[4] ; clk        ; 3.919 ; 3.919 ; Rise       ; clk             ;
;  out_pins[5] ; clk        ; 4.142 ; 4.142 ; Rise       ; clk             ;
;  out_pins[6] ; clk        ; 3.967 ; 3.967 ; Rise       ; clk             ;
;  out_pins[7] ; clk        ; 4.143 ; 4.143 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 1871343  ; 0        ; 0        ; 0        ;
; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk                                        ; 2175     ; 2175     ; 0        ; 0        ;
; clk                                        ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 4        ; 0        ; 4        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 1871343  ; 0        ; 0        ; 0        ;
; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; clk                                        ; 2175     ; 2175     ; 0        ; 0        ;
; clk                                        ; RISCV:i_RISCV|Data_path:i_Path|alur_out[0] ; 4        ; 0        ; 4        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 1165  ; 1165 ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 03 22:17:43 2021
Info: Command: quartus_sta practica5 -c practica5
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'practica5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name RISCV:i_RISCV|Data_path:i_Path|alur_out[0] RISCV:i_RISCV|Data_path:i_Path|alur_out[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.169
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.169    -12571.920 clk 
    Info (332119):    -2.910       -10.935 RISCV:i_RISCV|Data_path:i_Path|alur_out[0] 
Info (332146): Worst-case hold slack is -1.850
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.850        -2.224 clk 
    Info (332119):     2.188         0.000 RISCV:i_RISCV|Data_path:i_Path|alur_out[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2398.577 clk 
    Info (332119):     0.500         0.000 RISCV:i_RISCV|Data_path:i_Path|alur_out[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.720     -4699.981 clk 
    Info (332119):    -1.483        -5.071 RISCV:i_RISCV|Data_path:i_Path|alur_out[0] 
Info (332146): Worst-case hold slack is -1.459
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.459       -32.132 clk 
    Info (332119):     1.611         0.000 RISCV:i_RISCV|Data_path:i_Path|alur_out[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1933.230 clk 
    Info (332119):     0.500         0.000 RISCV:i_RISCV|Data_path:i_Path|alur_out[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4576 megabytes
    Info: Processing ended: Mon May 03 22:17:45 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


