// Seed: 128111048
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  wire id_4;
  id_5(
      .id_0(), .id_1(id_1), .id_2(id_2), .id_3(1), .id_4(1), .id_5(id_3), .id_6(id_6)
  );
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  wire  id_3,
    input  uwire id_4,
    output tri   id_5
);
  wire id_7;
  tri0 id_8;
  assign id_5 = id_8;
  assign module_1[1] = 1;
  wire id_9;
  module_0(
      id_9, id_9, id_9
  );
  wire id_10;
  id_11(
      .product(1)
  );
endmodule
