// Seed: 3434051830
module module_0 ();
  id_1(
      .id_0(1 | (1'b0)), .id_1(1), .id_2(1'b0), .id_3(id_2)
  );
  assign id_2[1'b0] = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1,
    output wor  id_2
);
  tri id_4 = 1;
  id_5 :
  assert property (@(negedge 1) id_4)
  else begin
    id_4 = id_4;
  end
  supply1 id_6 = 1 * id_5;
  assign id_2 = 1;
  id_7(
      .id_0(1'b0 ? 1 : id_4), .id_1(1'b0), .id_2("")
  ); module_0();
endmodule
