// Seed: 2960122613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output supply0 id_8;
  output wire id_7;
  inout tri0 id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = 1;
  assign id_6 = 1;
  assign id_6 = &id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd52
) (
    output supply1 id_0,
    input wor _id_1,
    output wor id_2
    , id_20,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    input supply0 id_6,
    input wor id_7,
    output logic id_8,
    input tri0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    output tri id_14,
    output uwire id_15,
    output tri0 id_16,
    input wand id_17,
    input tri0 id_18
);
  always @(negedge -1 or negedge -1) id_8 = -1;
  logic id_21;
  ;
  assign id_20 = 1;
  wire id_22;
  wire ["" : ""] id_23[id_1 : id_1];
  genvar id_24;
  xnor primCall (
      id_0,
      id_7,
      id_28,
      id_6,
      id_24,
      id_10,
      id_23,
      id_25,
      id_11,
      id_13,
      id_21,
      id_27,
      id_17,
      id_26,
      id_20,
      id_12,
      id_4
  );
  wire  id_25;
  logic id_26;
  logic [1 : -1  -  -1 'b0] id_27 = id_24, id_28 = -1 - id_20;
  module_0 modCall_1 (
      id_22,
      id_28,
      id_27,
      id_24,
      id_28,
      id_20,
      id_26,
      id_26,
      id_22,
      id_22,
      id_22
  );
endmodule
