// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "09/28/2018 17:40:27"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MOA (
	clk,
	reset_n,
	enable,
	in_data_9_0,
	in_data_9_1,
	in_data_9_2,
	in_data_9_3,
	in_data_9_4,
	in_data_9_5,
	in_data_9_6,
	in_data_9_7,
	in_data_8_0,
	in_data_8_1,
	in_data_8_2,
	in_data_8_3,
	in_data_8_4,
	in_data_8_5,
	in_data_8_6,
	in_data_8_7,
	in_data_7_0,
	in_data_7_1,
	in_data_7_2,
	in_data_7_3,
	in_data_7_4,
	in_data_7_5,
	in_data_7_6,
	in_data_7_7,
	in_data_6_0,
	in_data_6_1,
	in_data_6_2,
	in_data_6_3,
	in_data_6_4,
	in_data_6_5,
	in_data_6_6,
	in_data_6_7,
	in_data_5_0,
	in_data_5_1,
	in_data_5_2,
	in_data_5_3,
	in_data_5_4,
	in_data_5_5,
	in_data_5_6,
	in_data_5_7,
	in_data_4_0,
	in_data_4_1,
	in_data_4_2,
	in_data_4_3,
	in_data_4_4,
	in_data_4_5,
	in_data_4_6,
	in_data_4_7,
	in_data_3_0,
	in_data_3_1,
	in_data_3_2,
	in_data_3_3,
	in_data_3_4,
	in_data_3_5,
	in_data_3_6,
	in_data_3_7,
	in_data_2_0,
	in_data_2_1,
	in_data_2_2,
	in_data_2_3,
	in_data_2_4,
	in_data_2_5,
	in_data_2_6,
	in_data_2_7,
	in_data_1_0,
	in_data_1_1,
	in_data_1_2,
	in_data_1_3,
	in_data_1_4,
	in_data_1_5,
	in_data_1_6,
	in_data_1_7,
	in_data_0_0,
	in_data_0_1,
	in_data_0_2,
	in_data_0_3,
	in_data_0_4,
	in_data_0_5,
	in_data_0_6,
	in_data_0_7,
	in_valid,
	out_data,
	out_valid);
input 	clk;
input 	reset_n;
input 	enable;
input 	in_data_9_0;
input 	in_data_9_1;
input 	in_data_9_2;
input 	in_data_9_3;
input 	in_data_9_4;
input 	in_data_9_5;
input 	in_data_9_6;
input 	in_data_9_7;
input 	in_data_8_0;
input 	in_data_8_1;
input 	in_data_8_2;
input 	in_data_8_3;
input 	in_data_8_4;
input 	in_data_8_5;
input 	in_data_8_6;
input 	in_data_8_7;
input 	in_data_7_0;
input 	in_data_7_1;
input 	in_data_7_2;
input 	in_data_7_3;
input 	in_data_7_4;
input 	in_data_7_5;
input 	in_data_7_6;
input 	in_data_7_7;
input 	in_data_6_0;
input 	in_data_6_1;
input 	in_data_6_2;
input 	in_data_6_3;
input 	in_data_6_4;
input 	in_data_6_5;
input 	in_data_6_6;
input 	in_data_6_7;
input 	in_data_5_0;
input 	in_data_5_1;
input 	in_data_5_2;
input 	in_data_5_3;
input 	in_data_5_4;
input 	in_data_5_5;
input 	in_data_5_6;
input 	in_data_5_7;
input 	in_data_4_0;
input 	in_data_4_1;
input 	in_data_4_2;
input 	in_data_4_3;
input 	in_data_4_4;
input 	in_data_4_5;
input 	in_data_4_6;
input 	in_data_4_7;
input 	in_data_3_0;
input 	in_data_3_1;
input 	in_data_3_2;
input 	in_data_3_3;
input 	in_data_3_4;
input 	in_data_3_5;
input 	in_data_3_6;
input 	in_data_3_7;
input 	in_data_2_0;
input 	in_data_2_1;
input 	in_data_2_2;
input 	in_data_2_3;
input 	in_data_2_4;
input 	in_data_2_5;
input 	in_data_2_6;
input 	in_data_2_7;
input 	in_data_1_0;
input 	in_data_1_1;
input 	in_data_1_2;
input 	in_data_1_3;
input 	in_data_1_4;
input 	in_data_1_5;
input 	in_data_1_6;
input 	in_data_1_7;
input 	in_data_0_0;
input 	in_data_0_1;
input 	in_data_0_2;
input 	in_data_0_3;
input 	in_data_0_4;
input 	in_data_0_5;
input 	in_data_0_6;
input 	in_data_0_7;
input 	in_valid;
output 	[11:0] out_data;
output 	out_valid;

// Design Ports Information
// out_data[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[1]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[4]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[5]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[6]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[7]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[8]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[9]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[10]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[11]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_valid	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9][0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9][1]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9][2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9][3]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9][4]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9][5]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9][6]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9][7]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8][0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8][1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8][2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8][3]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8][4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8][5]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8][6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[8][7]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7][0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7][1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7][2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7][3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7][4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7][5]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7][6]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7][7]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6][0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6][1]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6][2]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6][3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6][4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6][5]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6][6]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6][7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5][0]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5][1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5][2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5][3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5][4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5][5]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5][6]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5][7]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4][0]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4][1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4][2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4][3]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4][4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4][5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4][6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4][7]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3][0]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3][1]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3][2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3][3]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3][4]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3][5]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3][6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3][7]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2][0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2][1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2][2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2][3]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2][4]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2][5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2][6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2][7]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1][0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1][1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1][2]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1][3]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1][4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1][5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1][6]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1][7]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0][0]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0][1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0][2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0][3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0][4]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0][5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0][6]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0][7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire a_aQUARTUS_CREATED_GND_aI_combout;
wire clk_ainput_o;
wire clk_ainputCLKENA0_outclk;
wire in_data_a9_a_a0_a_ainput_o;
wire in_data_a8_a_a0_a_ainput_o;
wire in_data_a7_a_a0_a_ainput_o;
wire in_data_a6_a_a0_a_ainput_o;
wire in_data_a5_a_a0_a_ainput_o;
wire in_data_a4_a_a0_a_ainput_o;
wire in_data_a3_a_a0_a_ainput_o;
wire in_data_a2_a_a0_a_ainput_o;
wire in_data_a1_a_a0_a_ainput_o;
wire in_data_a0_a_a0_a_ainput_o;
wire pip_acc_a0_a_a0_a_afeeder_combout;
wire reset_n_ainput_o;
wire in_valid_ainput_o;
wire enable_ainput_o;
wire pip_acc_a0_a_a0_a_aq;
wire Add0_a1_sumout;
wire pip_acc_a1_a_a0_a_afeeder_combout;
wire pip_acc_a1_a_a0_a_aq;
wire Add1_a1_sumout;
wire pip_acc_a2_a_a0_a_afeeder_combout;
wire pip_acc_a2_a_a0_a_aq;
wire Add2_a1_sumout;
wire pip_acc_a3_a_a0_a_afeeder_combout;
wire pip_acc_a3_a_a0_a_aq;
wire Add3_a1_sumout;
wire pip_acc_a4_a_a0_a_afeeder_combout;
wire pip_acc_a4_a_a0_a_aq;
wire Add4_a1_sumout;
wire pip_acc_a5_a_a0_a_aq;
wire Add5_a1_sumout;
wire pip_acc_a6_a_a0_a_aq;
wire Add6_a1_sumout;
wire pip_acc_a7_a_a0_a_aq;
wire Add7_a1_sumout;
wire pip_acc_a8_a_a0_a_aq;
wire Add8_a1_sumout;
wire pip_acc_a9_a_a0_a_aq;
wire out_data_a0_a_a0_combout;
wire out_data_a0_a_areg0_q;
wire in_data_a9_a_a1_a_ainput_o;
wire in_data_a8_a_a1_a_ainput_o;
wire in_data_a7_a_a1_a_ainput_o;
wire in_data_a6_a_a1_a_ainput_o;
wire in_data_a5_a_a1_a_ainput_o;
wire in_data_a4_a_a1_a_ainput_o;
wire in_data_a3_a_a1_a_ainput_o;
wire in_data_a2_a_a1_a_ainput_o;
wire in_data_a1_a_a1_a_ainput_o;
wire in_data_a0_a_a1_a_ainput_o;
wire pip_acc_a0_a_a1_a_afeeder_combout;
wire pip_acc_a0_a_a1_a_aq;
wire Add0_a2;
wire Add0_a5_sumout;
wire pip_acc_a1_a_a1_a_aq;
wire Add1_a2;
wire Add1_a5_sumout;
wire pip_acc_a2_a_a1_a_aq;
wire Add2_a2;
wire Add2_a5_sumout;
wire pip_acc_a3_a_a1_a_aq;
wire Add3_a2;
wire Add3_a5_sumout;
wire pip_acc_a4_a_a1_a_aq;
wire Add4_a2;
wire Add4_a5_sumout;
wire pip_acc_a5_a_a1_a_aq;
wire Add5_a2;
wire Add5_a5_sumout;
wire pip_acc_a6_a_a1_a_aq;
wire Add6_a2;
wire Add6_a5_sumout;
wire pip_acc_a7_a_a1_a_aq;
wire Add7_a2;
wire Add7_a5_sumout;
wire pip_acc_a8_a_a1_a_aq;
wire Add8_a2;
wire Add8_a5_sumout;
wire pip_acc_a9_a_a1_a_aq;
wire out_data_a1_a_areg0_q;
wire in_data_a9_a_a2_a_ainput_o;
wire in_data_a8_a_a2_a_ainput_o;
wire in_data_a7_a_a2_a_ainput_o;
wire in_data_a6_a_a2_a_ainput_o;
wire in_data_a5_a_a2_a_ainput_o;
wire in_data_a4_a_a2_a_ainput_o;
wire in_data_a3_a_a2_a_ainput_o;
wire in_data_a2_a_a2_a_ainput_o;
wire in_data_a1_a_a2_a_ainput_o;
wire in_data_a0_a_a2_a_ainput_o;
wire pip_acc_a0_a_a2_a_afeeder_combout;
wire pip_acc_a0_a_a2_a_aq;
wire Add0_a6;
wire Add0_a9_sumout;
wire pip_acc_a1_a_a2_a_aq;
wire Add1_a6;
wire Add1_a9_sumout;
wire pip_acc_a2_a_a2_a_aq;
wire Add2_a6;
wire Add2_a9_sumout;
wire pip_acc_a3_a_a2_a_aq;
wire Add3_a6;
wire Add3_a9_sumout;
wire pip_acc_a4_a_a2_a_aq;
wire Add4_a6;
wire Add4_a9_sumout;
wire pip_acc_a5_a_a2_a_aq;
wire Add5_a6;
wire Add5_a9_sumout;
wire pip_acc_a6_a_a2_a_aq;
wire Add6_a6;
wire Add6_a9_sumout;
wire pip_acc_a7_a_a2_a_aq;
wire Add7_a6;
wire Add7_a9_sumout;
wire pip_acc_a8_a_a2_a_aq;
wire Add8_a6;
wire Add8_a9_sumout;
wire pip_acc_a9_a_a2_a_aq;
wire out_data_a2_a_areg0_q;
wire in_data_a9_a_a3_a_ainput_o;
wire in_data_a8_a_a3_a_ainput_o;
wire in_data_a7_a_a3_a_ainput_o;
wire in_data_a6_a_a3_a_ainput_o;
wire in_data_a5_a_a3_a_ainput_o;
wire in_data_a4_a_a3_a_ainput_o;
wire in_data_a3_a_a3_a_ainput_o;
wire in_data_a2_a_a3_a_ainput_o;
wire in_data_a1_a_a3_a_ainput_o;
wire in_data_a0_a_a3_a_ainput_o;
wire pip_acc_a0_a_a3_a_afeeder_combout;
wire pip_acc_a0_a_a3_a_aq;
wire Add0_a10;
wire Add0_a13_sumout;
wire pip_acc_a1_a_a3_a_aq;
wire Add1_a10;
wire Add1_a13_sumout;
wire pip_acc_a2_a_a3_a_aq;
wire Add2_a10;
wire Add2_a13_sumout;
wire pip_acc_a3_a_a3_a_aq;
wire Add3_a10;
wire Add3_a13_sumout;
wire pip_acc_a4_a_a3_a_aq;
wire Add4_a10;
wire Add4_a13_sumout;
wire pip_acc_a5_a_a3_a_aq;
wire Add5_a10;
wire Add5_a13_sumout;
wire pip_acc_a6_a_a3_a_aq;
wire Add6_a10;
wire Add6_a13_sumout;
wire pip_acc_a7_a_a3_a_aq;
wire Add7_a10;
wire Add7_a13_sumout;
wire pip_acc_a8_a_a3_a_aq;
wire Add8_a10;
wire Add8_a13_sumout;
wire pip_acc_a9_a_a3_a_aq;
wire out_data_a3_a_areg0feeder_combout;
wire out_data_a3_a_areg0_q;
wire in_data_a9_a_a4_a_ainput_o;
wire in_data_a8_a_a4_a_ainput_o;
wire in_data_a7_a_a4_a_ainput_o;
wire in_data_a5_a_a4_a_ainput_o;
wire in_data_a4_a_a4_a_ainput_o;
wire in_data_a3_a_a4_a_ainput_o;
wire in_data_a2_a_a4_a_ainput_o;
wire in_data_a0_a_a4_a_ainput_o;
wire pip_acc_a0_a_a4_a_afeeder_combout;
wire pip_acc_a0_a_a4_a_aq;
wire in_data_a1_a_a4_a_ainput_o;
wire Add0_a14;
wire Add0_a17_sumout;
wire pip_acc_a1_a_a4_a_aq;
wire Add1_a14;
wire Add1_a17_sumout;
wire pip_acc_a2_a_a4_a_aq;
wire Add2_a14;
wire Add2_a17_sumout;
wire pip_acc_a3_a_a4_a_aq;
wire Add3_a14;
wire Add3_a17_sumout;
wire pip_acc_a4_a_a4_a_aq;
wire Add4_a14;
wire Add4_a17_sumout;
wire pip_acc_a5_a_a4_a_aq;
wire in_data_a6_a_a4_a_ainput_o;
wire Add5_a14;
wire Add5_a17_sumout;
wire pip_acc_a6_a_a4_a_aq;
wire Add6_a14;
wire Add6_a17_sumout;
wire pip_acc_a7_a_a4_a_aq;
wire Add7_a14;
wire Add7_a17_sumout;
wire pip_acc_a8_a_a4_a_aq;
wire Add8_a14;
wire Add8_a17_sumout;
wire pip_acc_a9_a_a4_a_aq;
wire out_data_a4_a_areg0_q;
wire in_data_a9_a_a5_a_ainput_o;
wire in_data_a8_a_a5_a_ainput_o;
wire in_data_a7_a_a5_a_ainput_o;
wire in_data_a6_a_a5_a_ainput_o;
wire in_data_a5_a_a5_a_ainput_o;
wire in_data_a3_a_a5_a_ainput_o;
wire in_data_a0_a_a5_a_ainput_o;
wire pip_acc_a0_a_a5_a_afeeder_combout;
wire pip_acc_a0_a_a5_a_aq;
wire in_data_a1_a_a5_a_ainput_o;
wire Add0_a18;
wire Add0_a21_sumout;
wire pip_acc_a1_a_a5_a_aq;
wire in_data_a2_a_a5_a_ainput_o;
wire Add1_a18;
wire Add1_a21_sumout;
wire pip_acc_a2_a_a5_a_aq;
wire Add2_a18;
wire Add2_a21_sumout;
wire pip_acc_a3_a_a5_a_aq;
wire in_data_a4_a_a5_a_ainput_o;
wire Add3_a18;
wire Add3_a21_sumout;
wire pip_acc_a4_a_a5_a_aq;
wire Add4_a18;
wire Add4_a21_sumout;
wire pip_acc_a5_a_a5_a_aq;
wire Add5_a18;
wire Add5_a21_sumout;
wire pip_acc_a6_a_a5_a_aq;
wire Add6_a18;
wire Add6_a21_sumout;
wire pip_acc_a7_a_a5_a_aq;
wire Add7_a18;
wire Add7_a21_sumout;
wire pip_acc_a8_a_a5_a_aq;
wire Add8_a18;
wire Add8_a21_sumout;
wire pip_acc_a9_a_a5_a_aq;
wire out_data_a5_a_areg0feeder_combout;
wire out_data_a5_a_areg0_q;
wire in_data_a9_a_a6_a_ainput_o;
wire in_data_a8_a_a6_a_ainput_o;
wire in_data_a5_a_a6_a_ainput_o;
wire in_data_a3_a_a6_a_ainput_o;
wire in_data_a2_a_a6_a_ainput_o;
wire in_data_a1_a_a6_a_ainput_o;
wire in_data_a0_a_a6_a_ainput_o;
wire pip_acc_a0_a_a6_a_afeeder_combout;
wire pip_acc_a0_a_a6_a_aq;
wire Add0_a22;
wire Add0_a25_sumout;
wire pip_acc_a1_a_a6_a_aq;
wire Add1_a22;
wire Add1_a25_sumout;
wire pip_acc_a2_a_a6_a_aq;
wire Add2_a22;
wire Add2_a25_sumout;
wire pip_acc_a3_a_a6_a_aq;
wire in_data_a4_a_a6_a_ainput_o;
wire Add3_a22;
wire Add3_a25_sumout;
wire pip_acc_a4_a_a6_a_aq;
wire Add4_a22;
wire Add4_a25_sumout;
wire pip_acc_a5_a_a6_a_aq;
wire in_data_a6_a_a6_a_ainput_o;
wire Add5_a22;
wire Add5_a25_sumout;
wire pip_acc_a6_a_a6_a_aq;
wire in_data_a7_a_a6_a_ainput_o;
wire Add6_a22;
wire Add6_a25_sumout;
wire pip_acc_a7_a_a6_a_aq;
wire Add7_a22;
wire Add7_a25_sumout;
wire pip_acc_a8_a_a6_a_aq;
wire Add8_a22;
wire Add8_a25_sumout;
wire pip_acc_a9_a_a6_a_aq;
wire out_data_a6_a_areg0feeder_combout;
wire out_data_a6_a_areg0_q;
wire in_data_a9_a_a7_a_ainput_o;
wire in_data_a8_a_a7_a_ainput_o;
wire in_data_a7_a_a7_a_ainput_o;
wire in_data_a6_a_a7_a_ainput_o;
wire in_data_a5_a_a7_a_ainput_o;
wire in_data_a4_a_a7_a_ainput_o;
wire in_data_a2_a_a7_a_ainput_o;
wire in_data_a1_a_a7_a_ainput_o;
wire in_data_a0_a_a7_a_ainput_o;
wire pip_acc_a0_a_a7_a_aq;
wire Add0_a26;
wire Add0_a29_sumout;
wire pip_acc_a1_a_a7_a_aq;
wire Add1_a26;
wire Add1_a29_sumout;
wire pip_acc_a2_a_a7_a_aq;
wire in_data_a3_a_a7_a_ainput_o;
wire Add2_a26;
wire Add2_a29_sumout;
wire pip_acc_a3_a_a7_a_aq;
wire Add3_a26;
wire Add3_a29_sumout;
wire pip_acc_a4_a_a7_a_aq;
wire Add4_a26;
wire Add4_a29_sumout;
wire pip_acc_a5_a_a7_a_aq;
wire Add5_a26;
wire Add5_a29_sumout;
wire pip_acc_a6_a_a7_a_aq;
wire Add6_a26;
wire Add6_a29_sumout;
wire pip_acc_a7_a_a7_a_aq;
wire Add7_a26;
wire Add7_a29_sumout;
wire pip_acc_a8_a_a7_a_aq;
wire Add8_a26;
wire Add8_a29_sumout;
wire pip_acc_a9_a_a7_a_aq;
wire out_data_a7_a_areg0feeder_combout;
wire out_data_a7_a_areg0_q;
wire Add0_a30;
wire Add0_a33_sumout;
wire pip_acc_a1_a_a8_a_aq;
wire Add1_a30;
wire Add1_a33_sumout;
wire pip_acc_a2_a_a8_a_aq;
wire Add2_a30;
wire Add2_a33_sumout;
wire pip_acc_a3_a_a8_a_aq;
wire Add3_a30;
wire Add3_a33_sumout;
wire pip_acc_a4_a_a8_a_aq;
wire Add4_a30;
wire Add4_a33_sumout;
wire pip_acc_a5_a_a8_a_aq;
wire Add5_a30;
wire Add5_a33_sumout;
wire pip_acc_a6_a_a8_a_aq;
wire Add6_a30;
wire Add6_a33_sumout;
wire pip_acc_a7_a_a8_a_aq;
wire Add7_a30;
wire Add7_a33_sumout;
wire pip_acc_a8_a_a8_a_aq;
wire Add8_a30;
wire Add8_a33_sumout;
wire pip_acc_a9_a_a8_a_aq;
wire out_data_a8_a_areg0feeder_combout;
wire out_data_a8_a_areg0_q;
wire Add0_a34;
wire Add0_a37_sumout;
wire pip_acc_a1_a_a10_a_aq;
wire Add1_a34;
wire Add1_a37_sumout;
wire pip_acc_a2_a_a9_a_aq;
wire Add2_a34;
wire Add2_a37_sumout;
wire pip_acc_a3_a_a9_a_aq;
wire Add3_a34;
wire Add3_a37_sumout;
wire pip_acc_a4_a_a9_a_aq;
wire Add4_a34;
wire Add4_a37_sumout;
wire pip_acc_a5_a_a9_a_aq;
wire Add5_a34;
wire Add5_a37_sumout;
wire pip_acc_a6_a_a9_a_aq;
wire Add6_a34;
wire Add6_a37_sumout;
wire pip_acc_a7_a_a9_a_aq;
wire Add7_a34;
wire Add7_a37_sumout;
wire pip_acc_a8_a_a9_a_aq;
wire Add8_a34;
wire Add8_a37_sumout;
wire pip_acc_a9_a_a9_a_aq;
wire out_data_a9_a_areg0_q;
wire Add1_a38;
wire Add1_a41_sumout;
wire pip_acc_a0_combout;
wire pip_acc_a2_a_a10_a_aq;
wire Add2_a38;
wire Add2_a41_sumout;
wire pip_acc_a3_a_a10_a_aq;
wire Add3_a38;
wire Add3_a41_sumout;
wire pip_acc_a4_a_a10_a_aq;
wire Add4_a38;
wire Add4_a41_sumout;
wire pip_acc_a5_a_a10_a_aq;
wire Add5_a38;
wire Add5_a41_sumout;
wire pip_acc_a6_a_a10_a_aq;
wire Add6_a38;
wire Add6_a41_sumout;
wire pip_acc_a7_a_a10_a_aq;
wire Add7_a38;
wire Add7_a41_sumout;
wire pip_acc_a8_a_a10_a_aq;
wire Add8_a38;
wire Add8_a41_sumout;
wire pip_acc_a9_a_a10_a_aq;
wire out_data_a10_a_areg0feeder_combout;
wire out_data_a10_a_areg0_q;
wire Add2_a42;
wire Add2_a45_sumout;
wire pip_acc_a3_a_a11_a_aq;
wire Add3_a42;
wire Add3_a45_sumout;
wire pip_acc_a4_a_a11_a_aq;
wire Add4_a42;
wire Add4_a45_sumout;
wire pip_acc_a5_a_a11_a_aq;
wire Add5_a42;
wire Add5_a45_sumout;
wire pip_acc_a6_a_a11_a_aq;
wire Add6_a42;
wire Add6_a45_sumout;
wire pip_acc_a7_a_a11_a_aq;
wire Add7_a42;
wire Add7_a45_sumout;
wire pip_acc_a8_a_a11_a_aq;
wire Add8_a42;
wire Add8_a45_sumout;
wire pip_acc_a9_a_a11_a_aq;
wire out_data_a11_a_areg0feeder_combout;
wire out_data_a11_a_areg0_q;
wire out_valid_areg0feeder_combout;
wire out_valid_areg0_q;

wire out_data_a0_a_aoutput_I_driver;
wire out_data_a1_a_aoutput_I_driver;
wire out_data_a2_a_aoutput_I_driver;
wire out_data_a3_a_aoutput_I_driver;
wire out_data_a4_a_aoutput_I_driver;
wire out_data_a5_a_aoutput_I_driver;
wire out_data_a6_a_aoutput_I_driver;
wire out_data_a7_a_aoutput_I_driver;
wire out_data_a8_a_aoutput_I_driver;
wire out_data_a9_a_aoutput_I_driver;
wire out_data_a10_a_aoutput_I_driver;
wire out_data_a11_a_aoutput_I_driver;
wire out_valid_aoutput_I_driver;
wire clk_ainput_I_driver;
wire clk_ainputCLKENA0_INCLK_driver;
wire in_data_a9_a_a0_a_ainput_I_driver;
wire in_data_a8_a_a0_a_ainput_I_driver;
wire in_data_a7_a_a0_a_ainput_I_driver;
wire in_data_a6_a_a0_a_ainput_I_driver;
wire in_data_a5_a_a0_a_ainput_I_driver;
wire in_data_a4_a_a0_a_ainput_I_driver;
wire in_data_a3_a_a0_a_ainput_I_driver;
wire in_data_a2_a_a0_a_ainput_I_driver;
wire in_data_a1_a_a0_a_ainput_I_driver;
wire in_data_a0_a_a0_a_ainput_I_driver;
wire pip_acc_a0_a_a0_a_afeeder_DATAF_driver;
wire reset_n_ainput_I_driver;
wire in_valid_ainput_I_driver;
wire enable_ainput_I_driver;
wire pip_acc_a0_a_a0_a_CLK_driver;
wire pip_acc_a0_a_a0_a_D_driver;
wire pip_acc_a0_a_a0_a_CLRN_driver;
wire pip_acc_a0_a_a0_a_SCLR_driver;
wire pip_acc_a0_a_a0_a_ENA_driver;
wire Add0_a1_DATAC_driver;
wire Add0_a1_DATAD_driver;
wire pip_acc_a1_a_a0_a_afeeder_DATAF_driver;
wire pip_acc_a1_a_a0_a_CLK_driver;
wire pip_acc_a1_a_a0_a_D_driver;
wire pip_acc_a1_a_a0_a_CLRN_driver;
wire pip_acc_a1_a_a0_a_SCLR_driver;
wire pip_acc_a1_a_a0_a_ENA_driver;
wire Add1_a1_DATAC_driver;
wire Add1_a1_DATAD_driver;
wire pip_acc_a2_a_a0_a_afeeder_DATAF_driver;
wire pip_acc_a2_a_a0_a_CLK_driver;
wire pip_acc_a2_a_a0_a_D_driver;
wire pip_acc_a2_a_a0_a_CLRN_driver;
wire pip_acc_a2_a_a0_a_SCLR_driver;
wire pip_acc_a2_a_a0_a_ENA_driver;
wire Add2_a1_DATAB_driver;
wire Add2_a1_DATAC_driver;
wire pip_acc_a3_a_a0_a_afeeder_DATAF_driver;
wire pip_acc_a3_a_a0_a_CLK_driver;
wire pip_acc_a3_a_a0_a_D_driver;
wire pip_acc_a3_a_a0_a_CLRN_driver;
wire pip_acc_a3_a_a0_a_SCLR_driver;
wire pip_acc_a3_a_a0_a_ENA_driver;
wire Add3_a1_DATAB_driver;
wire Add3_a1_DATAC_driver;
wire pip_acc_a4_a_a0_a_afeeder_DATAF_driver;
wire pip_acc_a4_a_a0_a_CLK_driver;
wire pip_acc_a4_a_a0_a_D_driver;
wire pip_acc_a4_a_a0_a_CLRN_driver;
wire pip_acc_a4_a_a0_a_SCLR_driver;
wire pip_acc_a4_a_a0_a_ENA_driver;
wire Add4_a1_DATAB_driver;
wire Add4_a1_DATAD_driver;
wire pip_acc_a5_a_a0_a_CLK_driver;
wire pip_acc_a5_a_a0_a_D_driver;
wire pip_acc_a5_a_a0_a_CLRN_driver;
wire pip_acc_a5_a_a0_a_SCLR_driver;
wire pip_acc_a5_a_a0_a_ENA_driver;
wire Add5_a1_DATAB_driver;
wire Add5_a1_DATAD_driver;
wire pip_acc_a6_a_a0_a_CLK_driver;
wire pip_acc_a6_a_a0_a_D_driver;
wire pip_acc_a6_a_a0_a_CLRN_driver;
wire pip_acc_a6_a_a0_a_SCLR_driver;
wire pip_acc_a6_a_a0_a_ENA_driver;
wire Add6_a1_DATAC_driver;
wire Add6_a1_DATAD_driver;
wire pip_acc_a7_a_a0_a_CLK_driver;
wire pip_acc_a7_a_a0_a_D_driver;
wire pip_acc_a7_a_a0_a_CLRN_driver;
wire pip_acc_a7_a_a0_a_SCLR_driver;
wire pip_acc_a7_a_a0_a_ENA_driver;
wire Add7_a1_DATAB_driver;
wire Add7_a1_DATAD_driver;
wire pip_acc_a8_a_a0_a_CLK_driver;
wire pip_acc_a8_a_a0_a_D_driver;
wire pip_acc_a8_a_a0_a_CLRN_driver;
wire pip_acc_a8_a_a0_a_SCLR_driver;
wire pip_acc_a8_a_a0_a_ENA_driver;
wire Add8_a1_DATAC_driver;
wire Add8_a1_DATAD_driver;
wire pip_acc_a9_a_a0_a_CLK_driver;
wire pip_acc_a9_a_a0_a_D_driver;
wire pip_acc_a9_a_a0_a_CLRN_driver;
wire pip_acc_a9_a_a0_a_SCLR_driver;
wire pip_acc_a9_a_a0_a_ENA_driver;
wire out_data_a0_a_a0_DATAC_driver;
wire out_data_a0_a_a0_DATAF_driver;
wire out_data_a0_a_areg0_CLK_driver;
wire out_data_a0_a_areg0_ASDATA_driver;
wire out_data_a0_a_areg0_ENA_driver;
wire in_data_a9_a_a1_a_ainput_I_driver;
wire in_data_a8_a_a1_a_ainput_I_driver;
wire in_data_a7_a_a1_a_ainput_I_driver;
wire in_data_a6_a_a1_a_ainput_I_driver;
wire in_data_a5_a_a1_a_ainput_I_driver;
wire in_data_a4_a_a1_a_ainput_I_driver;
wire in_data_a3_a_a1_a_ainput_I_driver;
wire in_data_a2_a_a1_a_ainput_I_driver;
wire in_data_a1_a_a1_a_ainput_I_driver;
wire in_data_a0_a_a1_a_ainput_I_driver;
wire pip_acc_a0_a_a1_a_afeeder_DATAF_driver;
wire pip_acc_a0_a_a1_a_CLK_driver;
wire pip_acc_a0_a_a1_a_D_driver;
wire pip_acc_a0_a_a1_a_CLRN_driver;
wire pip_acc_a0_a_a1_a_SCLR_driver;
wire pip_acc_a0_a_a1_a_ENA_driver;
wire Add0_a5_DATAB_driver;
wire Add0_a5_DATAC_driver;
wire Add0_a5_CIN_driver;
wire pip_acc_a1_a_a1_a_CLK_driver;
wire pip_acc_a1_a_a1_a_D_driver;
wire pip_acc_a1_a_a1_a_CLRN_driver;
wire pip_acc_a1_a_a1_a_SCLR_driver;
wire pip_acc_a1_a_a1_a_ENA_driver;
wire Add1_a5_DATAC_driver;
wire Add1_a5_DATAD_driver;
wire Add1_a5_CIN_driver;
wire pip_acc_a2_a_a1_a_CLK_driver;
wire pip_acc_a2_a_a1_a_D_driver;
wire pip_acc_a2_a_a1_a_CLRN_driver;
wire pip_acc_a2_a_a1_a_SCLR_driver;
wire pip_acc_a2_a_a1_a_ENA_driver;
wire Add2_a5_DATAC_driver;
wire Add2_a5_DATAD_driver;
wire Add2_a5_CIN_driver;
wire pip_acc_a3_a_a1_a_CLK_driver;
wire pip_acc_a3_a_a1_a_D_driver;
wire pip_acc_a3_a_a1_a_CLRN_driver;
wire pip_acc_a3_a_a1_a_SCLR_driver;
wire pip_acc_a3_a_a1_a_ENA_driver;
wire Add3_a5_DATAA_driver;
wire Add3_a5_DATAC_driver;
wire Add3_a5_CIN_driver;
wire pip_acc_a4_a_a1_a_CLK_driver;
wire pip_acc_a4_a_a1_a_D_driver;
wire pip_acc_a4_a_a1_a_CLRN_driver;
wire pip_acc_a4_a_a1_a_SCLR_driver;
wire pip_acc_a4_a_a1_a_ENA_driver;
wire Add4_a5_DATAA_driver;
wire Add4_a5_DATAD_driver;
wire Add4_a5_CIN_driver;
wire pip_acc_a5_a_a1_a_CLK_driver;
wire pip_acc_a5_a_a1_a_D_driver;
wire pip_acc_a5_a_a1_a_CLRN_driver;
wire pip_acc_a5_a_a1_a_SCLR_driver;
wire pip_acc_a5_a_a1_a_ENA_driver;
wire Add5_a5_DATAA_driver;
wire Add5_a5_DATAD_driver;
wire Add5_a5_CIN_driver;
wire pip_acc_a6_a_a1_a_CLK_driver;
wire pip_acc_a6_a_a1_a_D_driver;
wire pip_acc_a6_a_a1_a_CLRN_driver;
wire pip_acc_a6_a_a1_a_SCLR_driver;
wire pip_acc_a6_a_a1_a_ENA_driver;
wire Add6_a5_DATAC_driver;
wire Add6_a5_DATAD_driver;
wire Add6_a5_CIN_driver;
wire pip_acc_a7_a_a1_a_CLK_driver;
wire pip_acc_a7_a_a1_a_D_driver;
wire pip_acc_a7_a_a1_a_CLRN_driver;
wire pip_acc_a7_a_a1_a_SCLR_driver;
wire pip_acc_a7_a_a1_a_ENA_driver;
wire Add7_a5_DATAA_driver;
wire Add7_a5_DATAD_driver;
wire Add7_a5_CIN_driver;
wire pip_acc_a8_a_a1_a_CLK_driver;
wire pip_acc_a8_a_a1_a_D_driver;
wire pip_acc_a8_a_a1_a_CLRN_driver;
wire pip_acc_a8_a_a1_a_SCLR_driver;
wire pip_acc_a8_a_a1_a_ENA_driver;
wire Add8_a5_DATAA_driver;
wire Add8_a5_DATAD_driver;
wire Add8_a5_CIN_driver;
wire pip_acc_a9_a_a1_a_CLK_driver;
wire pip_acc_a9_a_a1_a_D_driver;
wire pip_acc_a9_a_a1_a_CLRN_driver;
wire pip_acc_a9_a_a1_a_SCLR_driver;
wire pip_acc_a9_a_a1_a_ENA_driver;
wire out_data_a1_a_areg0_CLK_driver;
wire out_data_a1_a_areg0_ASDATA_driver;
wire out_data_a1_a_areg0_ENA_driver;
wire in_data_a9_a_a2_a_ainput_I_driver;
wire in_data_a8_a_a2_a_ainput_I_driver;
wire in_data_a7_a_a2_a_ainput_I_driver;
wire in_data_a6_a_a2_a_ainput_I_driver;
wire in_data_a5_a_a2_a_ainput_I_driver;
wire in_data_a4_a_a2_a_ainput_I_driver;
wire in_data_a3_a_a2_a_ainput_I_driver;
wire in_data_a2_a_a2_a_ainput_I_driver;
wire in_data_a1_a_a2_a_ainput_I_driver;
wire in_data_a0_a_a2_a_ainput_I_driver;
wire pip_acc_a0_a_a2_a_afeeder_DATAF_driver;
wire pip_acc_a0_a_a2_a_CLK_driver;
wire pip_acc_a0_a_a2_a_D_driver;
wire pip_acc_a0_a_a2_a_CLRN_driver;
wire pip_acc_a0_a_a2_a_SCLR_driver;
wire pip_acc_a0_a_a2_a_ENA_driver;
wire Add0_a9_DATAA_driver;
wire Add0_a9_DATAC_driver;
wire Add0_a9_CIN_driver;
wire pip_acc_a1_a_a2_a_CLK_driver;
wire pip_acc_a1_a_a2_a_D_driver;
wire pip_acc_a1_a_a2_a_CLRN_driver;
wire pip_acc_a1_a_a2_a_SCLR_driver;
wire pip_acc_a1_a_a2_a_ENA_driver;
wire Add1_a9_DATAC_driver;
wire Add1_a9_DATAD_driver;
wire Add1_a9_CIN_driver;
wire pip_acc_a2_a_a2_a_CLK_driver;
wire pip_acc_a2_a_a2_a_D_driver;
wire pip_acc_a2_a_a2_a_CLRN_driver;
wire pip_acc_a2_a_a2_a_SCLR_driver;
wire pip_acc_a2_a_a2_a_ENA_driver;
wire Add2_a9_DATAA_driver;
wire Add2_a9_DATAC_driver;
wire Add2_a9_CIN_driver;
wire pip_acc_a3_a_a2_a_CLK_driver;
wire pip_acc_a3_a_a2_a_D_driver;
wire pip_acc_a3_a_a2_a_CLRN_driver;
wire pip_acc_a3_a_a2_a_SCLR_driver;
wire pip_acc_a3_a_a2_a_ENA_driver;
wire Add3_a9_DATAC_driver;
wire Add3_a9_DATAD_driver;
wire Add3_a9_CIN_driver;
wire pip_acc_a4_a_a2_a_CLK_driver;
wire pip_acc_a4_a_a2_a_D_driver;
wire pip_acc_a4_a_a2_a_CLRN_driver;
wire pip_acc_a4_a_a2_a_SCLR_driver;
wire pip_acc_a4_a_a2_a_ENA_driver;
wire Add4_a9_DATAC_driver;
wire Add4_a9_DATAD_driver;
wire Add4_a9_CIN_driver;
wire pip_acc_a5_a_a2_a_CLK_driver;
wire pip_acc_a5_a_a2_a_D_driver;
wire pip_acc_a5_a_a2_a_CLRN_driver;
wire pip_acc_a5_a_a2_a_SCLR_driver;
wire pip_acc_a5_a_a2_a_ENA_driver;
wire Add5_a9_DATAB_driver;
wire Add5_a9_DATAD_driver;
wire Add5_a9_CIN_driver;
wire pip_acc_a6_a_a2_a_CLK_driver;
wire pip_acc_a6_a_a2_a_D_driver;
wire pip_acc_a6_a_a2_a_CLRN_driver;
wire pip_acc_a6_a_a2_a_SCLR_driver;
wire pip_acc_a6_a_a2_a_ENA_driver;
wire Add6_a9_DATAB_driver;
wire Add6_a9_DATAD_driver;
wire Add6_a9_CIN_driver;
wire pip_acc_a7_a_a2_a_CLK_driver;
wire pip_acc_a7_a_a2_a_D_driver;
wire pip_acc_a7_a_a2_a_CLRN_driver;
wire pip_acc_a7_a_a2_a_SCLR_driver;
wire pip_acc_a7_a_a2_a_ENA_driver;
wire Add7_a9_DATAC_driver;
wire Add7_a9_DATAD_driver;
wire Add7_a9_CIN_driver;
wire pip_acc_a8_a_a2_a_CLK_driver;
wire pip_acc_a8_a_a2_a_D_driver;
wire pip_acc_a8_a_a2_a_CLRN_driver;
wire pip_acc_a8_a_a2_a_SCLR_driver;
wire pip_acc_a8_a_a2_a_ENA_driver;
wire Add8_a9_DATAB_driver;
wire Add8_a9_DATAD_driver;
wire Add8_a9_CIN_driver;
wire pip_acc_a9_a_a2_a_CLK_driver;
wire pip_acc_a9_a_a2_a_D_driver;
wire pip_acc_a9_a_a2_a_CLRN_driver;
wire pip_acc_a9_a_a2_a_SCLR_driver;
wire pip_acc_a9_a_a2_a_ENA_driver;
wire out_data_a2_a_areg0_CLK_driver;
wire out_data_a2_a_areg0_ASDATA_driver;
wire out_data_a2_a_areg0_ENA_driver;
wire in_data_a9_a_a3_a_ainput_I_driver;
wire in_data_a8_a_a3_a_ainput_I_driver;
wire in_data_a7_a_a3_a_ainput_I_driver;
wire in_data_a6_a_a3_a_ainput_I_driver;
wire in_data_a5_a_a3_a_ainput_I_driver;
wire in_data_a4_a_a3_a_ainput_I_driver;
wire in_data_a3_a_a3_a_ainput_I_driver;
wire in_data_a2_a_a3_a_ainput_I_driver;
wire in_data_a1_a_a3_a_ainput_I_driver;
wire in_data_a0_a_a3_a_ainput_I_driver;
wire pip_acc_a0_a_a3_a_afeeder_DATAF_driver;
wire pip_acc_a0_a_a3_a_CLK_driver;
wire pip_acc_a0_a_a3_a_D_driver;
wire pip_acc_a0_a_a3_a_CLRN_driver;
wire pip_acc_a0_a_a3_a_SCLR_driver;
wire pip_acc_a0_a_a3_a_ENA_driver;
wire Add0_a13_DATAB_driver;
wire Add0_a13_DATAD_driver;
wire Add0_a13_CIN_driver;
wire pip_acc_a1_a_a3_a_CLK_driver;
wire pip_acc_a1_a_a3_a_D_driver;
wire pip_acc_a1_a_a3_a_CLRN_driver;
wire pip_acc_a1_a_a3_a_SCLR_driver;
wire pip_acc_a1_a_a3_a_ENA_driver;
wire Add1_a13_DATAA_driver;
wire Add1_a13_DATAD_driver;
wire Add1_a13_CIN_driver;
wire pip_acc_a2_a_a3_a_CLK_driver;
wire pip_acc_a2_a_a3_a_D_driver;
wire pip_acc_a2_a_a3_a_CLRN_driver;
wire pip_acc_a2_a_a3_a_SCLR_driver;
wire pip_acc_a2_a_a3_a_ENA_driver;
wire Add2_a13_DATAC_driver;
wire Add2_a13_DATAD_driver;
wire Add2_a13_CIN_driver;
wire pip_acc_a3_a_a3_a_CLK_driver;
wire pip_acc_a3_a_a3_a_D_driver;
wire pip_acc_a3_a_a3_a_CLRN_driver;
wire pip_acc_a3_a_a3_a_SCLR_driver;
wire pip_acc_a3_a_a3_a_ENA_driver;
wire Add3_a13_DATAB_driver;
wire Add3_a13_DATAC_driver;
wire Add3_a13_CIN_driver;
wire pip_acc_a4_a_a3_a_CLK_driver;
wire pip_acc_a4_a_a3_a_D_driver;
wire pip_acc_a4_a_a3_a_CLRN_driver;
wire pip_acc_a4_a_a3_a_SCLR_driver;
wire pip_acc_a4_a_a3_a_ENA_driver;
wire Add4_a13_DATAB_driver;
wire Add4_a13_DATAC_driver;
wire Add4_a13_CIN_driver;
wire pip_acc_a5_a_a3_a_CLK_driver;
wire pip_acc_a5_a_a3_a_D_driver;
wire pip_acc_a5_a_a3_a_CLRN_driver;
wire pip_acc_a5_a_a3_a_SCLR_driver;
wire pip_acc_a5_a_a3_a_ENA_driver;
wire Add5_a13_DATAA_driver;
wire Add5_a13_DATAD_driver;
wire Add5_a13_CIN_driver;
wire pip_acc_a6_a_a3_a_CLK_driver;
wire pip_acc_a6_a_a3_a_D_driver;
wire pip_acc_a6_a_a3_a_CLRN_driver;
wire pip_acc_a6_a_a3_a_SCLR_driver;
wire pip_acc_a6_a_a3_a_ENA_driver;
wire Add6_a13_DATAC_driver;
wire Add6_a13_DATAD_driver;
wire Add6_a13_CIN_driver;
wire pip_acc_a7_a_a3_a_CLK_driver;
wire pip_acc_a7_a_a3_a_D_driver;
wire pip_acc_a7_a_a3_a_CLRN_driver;
wire pip_acc_a7_a_a3_a_SCLR_driver;
wire pip_acc_a7_a_a3_a_ENA_driver;
wire Add7_a13_DATAA_driver;
wire Add7_a13_DATAD_driver;
wire Add7_a13_CIN_driver;
wire pip_acc_a8_a_a3_a_CLK_driver;
wire pip_acc_a8_a_a3_a_D_driver;
wire pip_acc_a8_a_a3_a_CLRN_driver;
wire pip_acc_a8_a_a3_a_SCLR_driver;
wire pip_acc_a8_a_a3_a_ENA_driver;
wire Add8_a13_DATAC_driver;
wire Add8_a13_DATAD_driver;
wire Add8_a13_CIN_driver;
wire pip_acc_a9_a_a3_a_CLK_driver;
wire pip_acc_a9_a_a3_a_D_driver;
wire pip_acc_a9_a_a3_a_CLRN_driver;
wire pip_acc_a9_a_a3_a_SCLR_driver;
wire pip_acc_a9_a_a3_a_ENA_driver;
wire out_data_a3_a_areg0feeder_DATAF_driver;
wire out_data_a3_a_areg0_CLK_driver;
wire out_data_a3_a_areg0_D_driver;
wire out_data_a3_a_areg0_ENA_driver;
wire in_data_a9_a_a4_a_ainput_I_driver;
wire in_data_a8_a_a4_a_ainput_I_driver;
wire in_data_a7_a_a4_a_ainput_I_driver;
wire in_data_a5_a_a4_a_ainput_I_driver;
wire in_data_a4_a_a4_a_ainput_I_driver;
wire in_data_a3_a_a4_a_ainput_I_driver;
wire in_data_a2_a_a4_a_ainput_I_driver;
wire in_data_a0_a_a4_a_ainput_I_driver;
wire pip_acc_a0_a_a4_a_afeeder_DATAF_driver;
wire pip_acc_a0_a_a4_a_CLK_driver;
wire pip_acc_a0_a_a4_a_D_driver;
wire pip_acc_a0_a_a4_a_CLRN_driver;
wire pip_acc_a0_a_a4_a_SCLR_driver;
wire pip_acc_a0_a_a4_a_ENA_driver;
wire in_data_a1_a_a4_a_ainput_I_driver;
wire Add0_a17_DATAB_driver;
wire Add0_a17_DATAC_driver;
wire Add0_a17_CIN_driver;
wire pip_acc_a1_a_a4_a_CLK_driver;
wire pip_acc_a1_a_a4_a_D_driver;
wire pip_acc_a1_a_a4_a_CLRN_driver;
wire pip_acc_a1_a_a4_a_SCLR_driver;
wire pip_acc_a1_a_a4_a_ENA_driver;
wire Add1_a17_DATAB_driver;
wire Add1_a17_DATAD_driver;
wire Add1_a17_CIN_driver;
wire pip_acc_a2_a_a4_a_CLK_driver;
wire pip_acc_a2_a_a4_a_D_driver;
wire pip_acc_a2_a_a4_a_CLRN_driver;
wire pip_acc_a2_a_a4_a_SCLR_driver;
wire pip_acc_a2_a_a4_a_ENA_driver;
wire Add2_a17_DATAC_driver;
wire Add2_a17_DATAD_driver;
wire Add2_a17_CIN_driver;
wire pip_acc_a3_a_a4_a_CLK_driver;
wire pip_acc_a3_a_a4_a_D_driver;
wire pip_acc_a3_a_a4_a_CLRN_driver;
wire pip_acc_a3_a_a4_a_SCLR_driver;
wire pip_acc_a3_a_a4_a_ENA_driver;
wire Add3_a17_DATAA_driver;
wire Add3_a17_DATAC_driver;
wire Add3_a17_CIN_driver;
wire pip_acc_a4_a_a4_a_CLK_driver;
wire pip_acc_a4_a_a4_a_D_driver;
wire pip_acc_a4_a_a4_a_CLRN_driver;
wire pip_acc_a4_a_a4_a_SCLR_driver;
wire pip_acc_a4_a_a4_a_ENA_driver;
wire Add4_a17_DATAC_driver;
wire Add4_a17_DATAD_driver;
wire Add4_a17_CIN_driver;
wire pip_acc_a5_a_a4_a_CLK_driver;
wire pip_acc_a5_a_a4_a_D_driver;
wire pip_acc_a5_a_a4_a_CLRN_driver;
wire pip_acc_a5_a_a4_a_SCLR_driver;
wire pip_acc_a5_a_a4_a_ENA_driver;
wire in_data_a6_a_a4_a_ainput_I_driver;
wire Add5_a17_DATAB_driver;
wire Add5_a17_DATAF_driver;
wire Add5_a17_CIN_driver;
wire pip_acc_a6_a_a4_a_CLK_driver;
wire pip_acc_a6_a_a4_a_D_driver;
wire pip_acc_a6_a_a4_a_CLRN_driver;
wire pip_acc_a6_a_a4_a_SCLR_driver;
wire pip_acc_a6_a_a4_a_ENA_driver;
wire Add6_a17_DATAC_driver;
wire Add6_a17_DATAD_driver;
wire Add6_a17_CIN_driver;
wire pip_acc_a7_a_a4_a_CLK_driver;
wire pip_acc_a7_a_a4_a_D_driver;
wire pip_acc_a7_a_a4_a_CLRN_driver;
wire pip_acc_a7_a_a4_a_SCLR_driver;
wire pip_acc_a7_a_a4_a_ENA_driver;
wire Add7_a17_DATAB_driver;
wire Add7_a17_DATAD_driver;
wire Add7_a17_CIN_driver;
wire pip_acc_a8_a_a4_a_CLK_driver;
wire pip_acc_a8_a_a4_a_D_driver;
wire pip_acc_a8_a_a4_a_CLRN_driver;
wire pip_acc_a8_a_a4_a_SCLR_driver;
wire pip_acc_a8_a_a4_a_ENA_driver;
wire Add8_a17_DATAB_driver;
wire Add8_a17_DATAD_driver;
wire Add8_a17_CIN_driver;
wire pip_acc_a9_a_a4_a_CLK_driver;
wire pip_acc_a9_a_a4_a_D_driver;
wire pip_acc_a9_a_a4_a_CLRN_driver;
wire pip_acc_a9_a_a4_a_SCLR_driver;
wire pip_acc_a9_a_a4_a_ENA_driver;
wire out_data_a4_a_areg0_CLK_driver;
wire out_data_a4_a_areg0_ASDATA_driver;
wire out_data_a4_a_areg0_ENA_driver;
wire in_data_a9_a_a5_a_ainput_I_driver;
wire in_data_a8_a_a5_a_ainput_I_driver;
wire in_data_a7_a_a5_a_ainput_I_driver;
wire in_data_a6_a_a5_a_ainput_I_driver;
wire in_data_a5_a_a5_a_ainput_I_driver;
wire in_data_a3_a_a5_a_ainput_I_driver;
wire in_data_a0_a_a5_a_ainput_I_driver;
wire pip_acc_a0_a_a5_a_afeeder_DATAF_driver;
wire pip_acc_a0_a_a5_a_CLK_driver;
wire pip_acc_a0_a_a5_a_D_driver;
wire pip_acc_a0_a_a5_a_CLRN_driver;
wire pip_acc_a0_a_a5_a_SCLR_driver;
wire pip_acc_a0_a_a5_a_ENA_driver;
wire in_data_a1_a_a5_a_ainput_I_driver;
wire Add0_a21_DATAC_driver;
wire Add0_a21_DATAF_driver;
wire Add0_a21_CIN_driver;
wire pip_acc_a1_a_a5_a_CLK_driver;
wire pip_acc_a1_a_a5_a_D_driver;
wire pip_acc_a1_a_a5_a_CLRN_driver;
wire pip_acc_a1_a_a5_a_SCLR_driver;
wire pip_acc_a1_a_a5_a_ENA_driver;
wire in_data_a2_a_a5_a_ainput_I_driver;
wire Add1_a21_DATAA_driver;
wire Add1_a21_DATAF_driver;
wire Add1_a21_CIN_driver;
wire pip_acc_a2_a_a5_a_CLK_driver;
wire pip_acc_a2_a_a5_a_D_driver;
wire pip_acc_a2_a_a5_a_CLRN_driver;
wire pip_acc_a2_a_a5_a_SCLR_driver;
wire pip_acc_a2_a_a5_a_ENA_driver;
wire Add2_a21_DATAA_driver;
wire Add2_a21_DATAD_driver;
wire Add2_a21_CIN_driver;
wire pip_acc_a3_a_a5_a_CLK_driver;
wire pip_acc_a3_a_a5_a_D_driver;
wire pip_acc_a3_a_a5_a_CLRN_driver;
wire pip_acc_a3_a_a5_a_SCLR_driver;
wire pip_acc_a3_a_a5_a_ENA_driver;
wire in_data_a4_a_a5_a_ainput_I_driver;
wire Add3_a21_DATAC_driver;
wire Add3_a21_DATAF_driver;
wire Add3_a21_CIN_driver;
wire pip_acc_a4_a_a5_a_CLK_driver;
wire pip_acc_a4_a_a5_a_D_driver;
wire pip_acc_a4_a_a5_a_CLRN_driver;
wire pip_acc_a4_a_a5_a_SCLR_driver;
wire pip_acc_a4_a_a5_a_ENA_driver;
wire Add4_a21_DATAA_driver;
wire Add4_a21_DATAD_driver;
wire Add4_a21_CIN_driver;
wire pip_acc_a5_a_a5_a_CLK_driver;
wire pip_acc_a5_a_a5_a_D_driver;
wire pip_acc_a5_a_a5_a_CLRN_driver;
wire pip_acc_a5_a_a5_a_SCLR_driver;
wire pip_acc_a5_a_a5_a_ENA_driver;
wire Add5_a21_DATAA_driver;
wire Add5_a21_DATAD_driver;
wire Add5_a21_CIN_driver;
wire pip_acc_a6_a_a5_a_CLK_driver;
wire pip_acc_a6_a_a5_a_D_driver;
wire pip_acc_a6_a_a5_a_CLRN_driver;
wire pip_acc_a6_a_a5_a_SCLR_driver;
wire pip_acc_a6_a_a5_a_ENA_driver;
wire Add6_a21_DATAA_driver;
wire Add6_a21_DATAD_driver;
wire Add6_a21_CIN_driver;
wire pip_acc_a7_a_a5_a_CLK_driver;
wire pip_acc_a7_a_a5_a_D_driver;
wire pip_acc_a7_a_a5_a_CLRN_driver;
wire pip_acc_a7_a_a5_a_SCLR_driver;
wire pip_acc_a7_a_a5_a_ENA_driver;
wire Add7_a21_DATAA_driver;
wire Add7_a21_DATAC_driver;
wire Add7_a21_CIN_driver;
wire pip_acc_a8_a_a5_a_CLK_driver;
wire pip_acc_a8_a_a5_a_D_driver;
wire pip_acc_a8_a_a5_a_CLRN_driver;
wire pip_acc_a8_a_a5_a_SCLR_driver;
wire pip_acc_a8_a_a5_a_ENA_driver;
wire Add8_a21_DATAC_driver;
wire Add8_a21_DATAD_driver;
wire Add8_a21_CIN_driver;
wire pip_acc_a9_a_a5_a_CLK_driver;
wire pip_acc_a9_a_a5_a_D_driver;
wire pip_acc_a9_a_a5_a_CLRN_driver;
wire pip_acc_a9_a_a5_a_SCLR_driver;
wire pip_acc_a9_a_a5_a_ENA_driver;
wire out_data_a5_a_areg0feeder_DATAF_driver;
wire out_data_a5_a_areg0_CLK_driver;
wire out_data_a5_a_areg0_D_driver;
wire out_data_a5_a_areg0_ENA_driver;
wire in_data_a9_a_a6_a_ainput_I_driver;
wire in_data_a8_a_a6_a_ainput_I_driver;
wire in_data_a5_a_a6_a_ainput_I_driver;
wire in_data_a3_a_a6_a_ainput_I_driver;
wire in_data_a2_a_a6_a_ainput_I_driver;
wire in_data_a1_a_a6_a_ainput_I_driver;
wire in_data_a0_a_a6_a_ainput_I_driver;
wire pip_acc_a0_a_a6_a_afeeder_DATAF_driver;
wire pip_acc_a0_a_a6_a_CLK_driver;
wire pip_acc_a0_a_a6_a_D_driver;
wire pip_acc_a0_a_a6_a_CLRN_driver;
wire pip_acc_a0_a_a6_a_SCLR_driver;
wire pip_acc_a0_a_a6_a_ENA_driver;
wire Add0_a25_DATAB_driver;
wire Add0_a25_DATAC_driver;
wire Add0_a25_CIN_driver;
wire pip_acc_a1_a_a6_a_CLK_driver;
wire pip_acc_a1_a_a6_a_D_driver;
wire pip_acc_a1_a_a6_a_CLRN_driver;
wire pip_acc_a1_a_a6_a_SCLR_driver;
wire pip_acc_a1_a_a6_a_ENA_driver;
wire Add1_a25_DATAC_driver;
wire Add1_a25_DATAD_driver;
wire Add1_a25_CIN_driver;
wire pip_acc_a2_a_a6_a_CLK_driver;
wire pip_acc_a2_a_a6_a_D_driver;
wire pip_acc_a2_a_a6_a_CLRN_driver;
wire pip_acc_a2_a_a6_a_SCLR_driver;
wire pip_acc_a2_a_a6_a_ENA_driver;
wire Add2_a25_DATAA_driver;
wire Add2_a25_DATAD_driver;
wire Add2_a25_CIN_driver;
wire pip_acc_a3_a_a6_a_CLK_driver;
wire pip_acc_a3_a_a6_a_D_driver;
wire pip_acc_a3_a_a6_a_CLRN_driver;
wire pip_acc_a3_a_a6_a_SCLR_driver;
wire pip_acc_a3_a_a6_a_ENA_driver;
wire in_data_a4_a_a6_a_ainput_I_driver;
wire Add3_a25_DATAB_driver;
wire Add3_a25_DATAF_driver;
wire Add3_a25_CIN_driver;
wire pip_acc_a4_a_a6_a_CLK_driver;
wire pip_acc_a4_a_a6_a_D_driver;
wire pip_acc_a4_a_a6_a_CLRN_driver;
wire pip_acc_a4_a_a6_a_SCLR_driver;
wire pip_acc_a4_a_a6_a_ENA_driver;
wire Add4_a25_DATAB_driver;
wire Add4_a25_DATAD_driver;
wire Add4_a25_CIN_driver;
wire pip_acc_a5_a_a6_a_CLK_driver;
wire pip_acc_a5_a_a6_a_D_driver;
wire pip_acc_a5_a_a6_a_CLRN_driver;
wire pip_acc_a5_a_a6_a_SCLR_driver;
wire pip_acc_a5_a_a6_a_ENA_driver;
wire in_data_a6_a_a6_a_ainput_I_driver;
wire Add5_a25_DATAB_driver;
wire Add5_a25_DATAF_driver;
wire Add5_a25_CIN_driver;
wire pip_acc_a6_a_a6_a_CLK_driver;
wire pip_acc_a6_a_a6_a_D_driver;
wire pip_acc_a6_a_a6_a_CLRN_driver;
wire pip_acc_a6_a_a6_a_SCLR_driver;
wire pip_acc_a6_a_a6_a_ENA_driver;
wire in_data_a7_a_a6_a_ainput_I_driver;
wire Add6_a25_DATAB_driver;
wire Add6_a25_DATAC_driver;
wire Add6_a25_CIN_driver;
wire pip_acc_a7_a_a6_a_CLK_driver;
wire pip_acc_a7_a_a6_a_D_driver;
wire pip_acc_a7_a_a6_a_CLRN_driver;
wire pip_acc_a7_a_a6_a_SCLR_driver;
wire pip_acc_a7_a_a6_a_ENA_driver;
wire Add7_a25_DATAB_driver;
wire Add7_a25_DATAC_driver;
wire Add7_a25_CIN_driver;
wire pip_acc_a8_a_a6_a_CLK_driver;
wire pip_acc_a8_a_a6_a_D_driver;
wire pip_acc_a8_a_a6_a_CLRN_driver;
wire pip_acc_a8_a_a6_a_SCLR_driver;
wire pip_acc_a8_a_a6_a_ENA_driver;
wire Add8_a25_DATAB_driver;
wire Add8_a25_DATAD_driver;
wire Add8_a25_CIN_driver;
wire pip_acc_a9_a_a6_a_CLK_driver;
wire pip_acc_a9_a_a6_a_D_driver;
wire pip_acc_a9_a_a6_a_CLRN_driver;
wire pip_acc_a9_a_a6_a_SCLR_driver;
wire pip_acc_a9_a_a6_a_ENA_driver;
wire out_data_a6_a_areg0feeder_DATAA_driver;
wire out_data_a6_a_areg0_CLK_driver;
wire out_data_a6_a_areg0_D_driver;
wire out_data_a6_a_areg0_ENA_driver;
wire in_data_a9_a_a7_a_ainput_I_driver;
wire in_data_a8_a_a7_a_ainput_I_driver;
wire in_data_a7_a_a7_a_ainput_I_driver;
wire in_data_a6_a_a7_a_ainput_I_driver;
wire in_data_a5_a_a7_a_ainput_I_driver;
wire in_data_a4_a_a7_a_ainput_I_driver;
wire in_data_a2_a_a7_a_ainput_I_driver;
wire in_data_a1_a_a7_a_ainput_I_driver;
wire in_data_a0_a_a7_a_ainput_I_driver;
wire pip_acc_a0_a_a7_a_CLK_driver;
wire pip_acc_a0_a_a7_a_ASDATA_driver;
wire pip_acc_a0_a_a7_a_CLRN_driver;
wire pip_acc_a0_a_a7_a_SCLR_driver;
wire pip_acc_a0_a_a7_a_ENA_driver;
wire Add0_a29_DATAA_driver;
wire Add0_a29_DATAC_driver;
wire Add0_a29_CIN_driver;
wire pip_acc_a1_a_a7_a_CLK_driver;
wire pip_acc_a1_a_a7_a_D_driver;
wire pip_acc_a1_a_a7_a_CLRN_driver;
wire pip_acc_a1_a_a7_a_SCLR_driver;
wire pip_acc_a1_a_a7_a_ENA_driver;
wire Add1_a29_DATAA_driver;
wire Add1_a29_DATAD_driver;
wire Add1_a29_CIN_driver;
wire pip_acc_a2_a_a7_a_CLK_driver;
wire pip_acc_a2_a_a7_a_D_driver;
wire pip_acc_a2_a_a7_a_CLRN_driver;
wire pip_acc_a2_a_a7_a_SCLR_driver;
wire pip_acc_a2_a_a7_a_ENA_driver;
wire in_data_a3_a_a7_a_ainput_I_driver;
wire Add2_a29_DATAD_driver;
wire Add2_a29_DATAF_driver;
wire Add2_a29_CIN_driver;
wire pip_acc_a3_a_a7_a_CLK_driver;
wire pip_acc_a3_a_a7_a_D_driver;
wire pip_acc_a3_a_a7_a_CLRN_driver;
wire pip_acc_a3_a_a7_a_SCLR_driver;
wire pip_acc_a3_a_a7_a_ENA_driver;
wire Add3_a29_DATAA_driver;
wire Add3_a29_DATAD_driver;
wire Add3_a29_CIN_driver;
wire pip_acc_a4_a_a7_a_CLK_driver;
wire pip_acc_a4_a_a7_a_D_driver;
wire pip_acc_a4_a_a7_a_CLRN_driver;
wire pip_acc_a4_a_a7_a_SCLR_driver;
wire pip_acc_a4_a_a7_a_ENA_driver;
wire Add4_a29_DATAA_driver;
wire Add4_a29_DATAC_driver;
wire Add4_a29_CIN_driver;
wire pip_acc_a5_a_a7_a_CLK_driver;
wire pip_acc_a5_a_a7_a_D_driver;
wire pip_acc_a5_a_a7_a_CLRN_driver;
wire pip_acc_a5_a_a7_a_SCLR_driver;
wire pip_acc_a5_a_a7_a_ENA_driver;
wire Add5_a29_DATAA_driver;
wire Add5_a29_DATAD_driver;
wire Add5_a29_CIN_driver;
wire pip_acc_a6_a_a7_a_CLK_driver;
wire pip_acc_a6_a_a7_a_D_driver;
wire pip_acc_a6_a_a7_a_CLRN_driver;
wire pip_acc_a6_a_a7_a_SCLR_driver;
wire pip_acc_a6_a_a7_a_ENA_driver;
wire Add6_a29_DATAA_driver;
wire Add6_a29_DATAD_driver;
wire Add6_a29_CIN_driver;
wire pip_acc_a7_a_a7_a_CLK_driver;
wire pip_acc_a7_a_a7_a_D_driver;
wire pip_acc_a7_a_a7_a_CLRN_driver;
wire pip_acc_a7_a_a7_a_SCLR_driver;
wire pip_acc_a7_a_a7_a_ENA_driver;
wire Add7_a29_DATAC_driver;
wire Add7_a29_DATAD_driver;
wire Add7_a29_CIN_driver;
wire pip_acc_a8_a_a7_a_CLK_driver;
wire pip_acc_a8_a_a7_a_D_driver;
wire pip_acc_a8_a_a7_a_CLRN_driver;
wire pip_acc_a8_a_a7_a_SCLR_driver;
wire pip_acc_a8_a_a7_a_ENA_driver;
wire Add8_a29_DATAC_driver;
wire Add8_a29_DATAD_driver;
wire Add8_a29_CIN_driver;
wire pip_acc_a9_a_a7_a_CLK_driver;
wire pip_acc_a9_a_a7_a_D_driver;
wire pip_acc_a9_a_a7_a_CLRN_driver;
wire pip_acc_a9_a_a7_a_SCLR_driver;
wire pip_acc_a9_a_a7_a_ENA_driver;
wire out_data_a7_a_areg0feeder_DATAF_driver;
wire out_data_a7_a_areg0_CLK_driver;
wire out_data_a7_a_areg0_D_driver;
wire out_data_a7_a_areg0_ENA_driver;
wire Add0_a33_DATAA_driver;
wire Add0_a33_CIN_driver;
wire pip_acc_a1_a_a8_a_CLK_driver;
wire pip_acc_a1_a_a8_a_D_driver;
wire pip_acc_a1_a_a8_a_CLRN_driver;
wire pip_acc_a1_a_a8_a_SCLR_driver;
wire pip_acc_a1_a_a8_a_ENA_driver;
wire Add1_a33_DATAA_driver;
wire Add1_a33_DATAD_driver;
wire Add1_a33_CIN_driver;
wire pip_acc_a2_a_a8_a_CLK_driver;
wire pip_acc_a2_a_a8_a_D_driver;
wire pip_acc_a2_a_a8_a_CLRN_driver;
wire pip_acc_a2_a_a8_a_SCLR_driver;
wire pip_acc_a2_a_a8_a_ENA_driver;
wire Add2_a33_DATAA_driver;
wire Add2_a33_DATAC_driver;
wire Add2_a33_CIN_driver;
wire pip_acc_a3_a_a8_a_CLK_driver;
wire pip_acc_a3_a_a8_a_D_driver;
wire pip_acc_a3_a_a8_a_CLRN_driver;
wire pip_acc_a3_a_a8_a_SCLR_driver;
wire pip_acc_a3_a_a8_a_ENA_driver;
wire Add3_a33_DATAA_driver;
wire Add3_a33_DATAB_driver;
wire Add3_a33_CIN_driver;
wire pip_acc_a4_a_a8_a_CLK_driver;
wire pip_acc_a4_a_a8_a_D_driver;
wire pip_acc_a4_a_a8_a_CLRN_driver;
wire pip_acc_a4_a_a8_a_SCLR_driver;
wire pip_acc_a4_a_a8_a_ENA_driver;
wire Add4_a33_DATAA_driver;
wire Add4_a33_DATAD_driver;
wire Add4_a33_CIN_driver;
wire pip_acc_a5_a_a8_a_CLK_driver;
wire pip_acc_a5_a_a8_a_D_driver;
wire pip_acc_a5_a_a8_a_CLRN_driver;
wire pip_acc_a5_a_a8_a_SCLR_driver;
wire pip_acc_a5_a_a8_a_ENA_driver;
wire Add5_a33_DATAA_driver;
wire Add5_a33_DATAB_driver;
wire Add5_a33_CIN_driver;
wire pip_acc_a6_a_a8_a_CLK_driver;
wire pip_acc_a6_a_a8_a_D_driver;
wire pip_acc_a6_a_a8_a_CLRN_driver;
wire pip_acc_a6_a_a8_a_SCLR_driver;
wire pip_acc_a6_a_a8_a_ENA_driver;
wire Add6_a33_DATAA_driver;
wire Add6_a33_DATAB_driver;
wire Add6_a33_CIN_driver;
wire pip_acc_a7_a_a8_a_CLK_driver;
wire pip_acc_a7_a_a8_a_D_driver;
wire pip_acc_a7_a_a8_a_CLRN_driver;
wire pip_acc_a7_a_a8_a_SCLR_driver;
wire pip_acc_a7_a_a8_a_ENA_driver;
wire Add7_a33_DATAB_driver;
wire Add7_a33_DATAC_driver;
wire Add7_a33_CIN_driver;
wire pip_acc_a8_a_a8_a_CLK_driver;
wire pip_acc_a8_a_a8_a_D_driver;
wire pip_acc_a8_a_a8_a_CLRN_driver;
wire pip_acc_a8_a_a8_a_SCLR_driver;
wire pip_acc_a8_a_a8_a_ENA_driver;
wire Add8_a33_DATAB_driver;
wire Add8_a33_DATAD_driver;
wire Add8_a33_CIN_driver;
wire pip_acc_a9_a_a8_a_CLK_driver;
wire pip_acc_a9_a_a8_a_D_driver;
wire pip_acc_a9_a_a8_a_CLRN_driver;
wire pip_acc_a9_a_a8_a_SCLR_driver;
wire pip_acc_a9_a_a8_a_ENA_driver;
wire out_data_a8_a_areg0feeder_DATAA_driver;
wire out_data_a8_a_areg0_CLK_driver;
wire out_data_a8_a_areg0_D_driver;
wire out_data_a8_a_areg0_ENA_driver;
wire Add0_a37_DATAA_driver;
wire Add0_a37_CIN_driver;
wire pip_acc_a1_a_a10_a_CLK_driver;
wire pip_acc_a1_a_a10_a_D_driver;
wire pip_acc_a1_a_a10_a_CLRN_driver;
wire pip_acc_a1_a_a10_a_SCLR_driver;
wire pip_acc_a1_a_a10_a_ENA_driver;
wire Add1_a37_DATAA_driver;
wire Add1_a37_DATAD_driver;
wire Add1_a37_CIN_driver;
wire pip_acc_a2_a_a9_a_CLK_driver;
wire pip_acc_a2_a_a9_a_D_driver;
wire pip_acc_a2_a_a9_a_CLRN_driver;
wire pip_acc_a2_a_a9_a_SCLR_driver;
wire pip_acc_a2_a_a9_a_ENA_driver;
wire Add2_a37_DATAA_driver;
wire Add2_a37_DATAD_driver;
wire Add2_a37_CIN_driver;
wire pip_acc_a3_a_a9_a_CLK_driver;
wire pip_acc_a3_a_a9_a_D_driver;
wire pip_acc_a3_a_a9_a_CLRN_driver;
wire pip_acc_a3_a_a9_a_SCLR_driver;
wire pip_acc_a3_a_a9_a_ENA_driver;
wire Add3_a37_DATAA_driver;
wire Add3_a37_DATAD_driver;
wire Add3_a37_CIN_driver;
wire pip_acc_a4_a_a9_a_CLK_driver;
wire pip_acc_a4_a_a9_a_D_driver;
wire pip_acc_a4_a_a9_a_CLRN_driver;
wire pip_acc_a4_a_a9_a_SCLR_driver;
wire pip_acc_a4_a_a9_a_ENA_driver;
wire Add4_a37_DATAA_driver;
wire Add4_a37_DATAD_driver;
wire Add4_a37_CIN_driver;
wire pip_acc_a5_a_a9_a_CLK_driver;
wire pip_acc_a5_a_a9_a_D_driver;
wire pip_acc_a5_a_a9_a_CLRN_driver;
wire pip_acc_a5_a_a9_a_SCLR_driver;
wire pip_acc_a5_a_a9_a_ENA_driver;
wire Add5_a37_DATAA_driver;
wire Add5_a37_DATAD_driver;
wire Add5_a37_CIN_driver;
wire pip_acc_a6_a_a9_a_CLK_driver;
wire pip_acc_a6_a_a9_a_D_driver;
wire pip_acc_a6_a_a9_a_CLRN_driver;
wire pip_acc_a6_a_a9_a_SCLR_driver;
wire pip_acc_a6_a_a9_a_ENA_driver;
wire Add6_a37_DATAA_driver;
wire Add6_a37_DATAC_driver;
wire Add6_a37_CIN_driver;
wire pip_acc_a7_a_a9_a_CLK_driver;
wire pip_acc_a7_a_a9_a_D_driver;
wire pip_acc_a7_a_a9_a_CLRN_driver;
wire pip_acc_a7_a_a9_a_SCLR_driver;
wire pip_acc_a7_a_a9_a_ENA_driver;
wire Add7_a37_DATAB_driver;
wire Add7_a37_DATAC_driver;
wire Add7_a37_CIN_driver;
wire pip_acc_a8_a_a9_a_CLK_driver;
wire pip_acc_a8_a_a9_a_D_driver;
wire pip_acc_a8_a_a9_a_CLRN_driver;
wire pip_acc_a8_a_a9_a_SCLR_driver;
wire pip_acc_a8_a_a9_a_ENA_driver;
wire Add8_a37_DATAC_driver;
wire Add8_a37_DATAD_driver;
wire Add8_a37_CIN_driver;
wire pip_acc_a9_a_a9_a_CLK_driver;
wire pip_acc_a9_a_a9_a_D_driver;
wire pip_acc_a9_a_a9_a_CLRN_driver;
wire pip_acc_a9_a_a9_a_SCLR_driver;
wire pip_acc_a9_a_a9_a_ENA_driver;
wire out_data_a9_a_areg0_CLK_driver;
wire out_data_a9_a_areg0_ASDATA_driver;
wire out_data_a9_a_areg0_ENA_driver;
wire Add1_a41_DATAC_driver;
wire Add1_a41_DATAD_driver;
wire Add1_a41_CIN_driver;
wire pip_acc_a0_DATAC_driver;
wire pip_acc_a0_DATAF_driver;
wire pip_acc_a2_a_a10_a_CLK_driver;
wire pip_acc_a2_a_a10_a_D_driver;
wire pip_acc_a2_a_a10_a_CLRN_driver;
wire pip_acc_a2_a_a10_a_ENA_driver;
wire Add2_a41_DATAC_driver;
wire Add2_a41_DATAF_driver;
wire Add2_a41_CIN_driver;
wire pip_acc_a3_a_a10_a_CLK_driver;
wire pip_acc_a3_a_a10_a_D_driver;
wire pip_acc_a3_a_a10_a_CLRN_driver;
wire pip_acc_a3_a_a10_a_SCLR_driver;
wire pip_acc_a3_a_a10_a_ENA_driver;
wire Add3_a41_DATAA_driver;
wire Add3_a41_DATAC_driver;
wire Add3_a41_CIN_driver;
wire pip_acc_a4_a_a10_a_CLK_driver;
wire pip_acc_a4_a_a10_a_D_driver;
wire pip_acc_a4_a_a10_a_CLRN_driver;
wire pip_acc_a4_a_a10_a_SCLR_driver;
wire pip_acc_a4_a_a10_a_ENA_driver;
wire Add4_a41_DATAA_driver;
wire Add4_a41_DATAD_driver;
wire Add4_a41_CIN_driver;
wire pip_acc_a5_a_a10_a_CLK_driver;
wire pip_acc_a5_a_a10_a_D_driver;
wire pip_acc_a5_a_a10_a_CLRN_driver;
wire pip_acc_a5_a_a10_a_SCLR_driver;
wire pip_acc_a5_a_a10_a_ENA_driver;
wire Add5_a41_DATAC_driver;
wire Add5_a41_DATAF_driver;
wire Add5_a41_CIN_driver;
wire pip_acc_a6_a_a10_a_CLK_driver;
wire pip_acc_a6_a_a10_a_D_driver;
wire pip_acc_a6_a_a10_a_CLRN_driver;
wire pip_acc_a6_a_a10_a_SCLR_driver;
wire pip_acc_a6_a_a10_a_ENA_driver;
wire Add6_a41_DATAA_driver;
wire Add6_a41_DATAC_driver;
wire Add6_a41_CIN_driver;
wire pip_acc_a7_a_a10_a_CLK_driver;
wire pip_acc_a7_a_a10_a_D_driver;
wire pip_acc_a7_a_a10_a_CLRN_driver;
wire pip_acc_a7_a_a10_a_SCLR_driver;
wire pip_acc_a7_a_a10_a_ENA_driver;
wire Add7_a41_DATAB_driver;
wire Add7_a41_DATAC_driver;
wire Add7_a41_CIN_driver;
wire pip_acc_a8_a_a10_a_CLK_driver;
wire pip_acc_a8_a_a10_a_D_driver;
wire pip_acc_a8_a_a10_a_CLRN_driver;
wire pip_acc_a8_a_a10_a_SCLR_driver;
wire pip_acc_a8_a_a10_a_ENA_driver;
wire Add8_a41_DATAB_driver;
wire Add8_a41_DATAC_driver;
wire Add8_a41_CIN_driver;
wire pip_acc_a9_a_a10_a_CLK_driver;
wire pip_acc_a9_a_a10_a_D_driver;
wire pip_acc_a9_a_a10_a_CLRN_driver;
wire pip_acc_a9_a_a10_a_SCLR_driver;
wire pip_acc_a9_a_a10_a_ENA_driver;
wire out_data_a10_a_areg0feeder_DATAF_driver;
wire out_data_a10_a_areg0_CLK_driver;
wire out_data_a10_a_areg0_D_driver;
wire out_data_a10_a_areg0_ENA_driver;
wire Add2_a45_DATAA_driver;
wire Add2_a45_DATAF_driver;
wire Add2_a45_CIN_driver;
wire pip_acc_a3_a_a11_a_CLK_driver;
wire pip_acc_a3_a_a11_a_D_driver;
wire pip_acc_a3_a_a11_a_CLRN_driver;
wire pip_acc_a3_a_a11_a_SCLR_driver;
wire pip_acc_a3_a_a11_a_ENA_driver;
wire Add3_a45_DATAA_driver;
wire Add3_a45_DATAC_driver;
wire Add3_a45_CIN_driver;
wire pip_acc_a4_a_a11_a_CLK_driver;
wire pip_acc_a4_a_a11_a_D_driver;
wire pip_acc_a4_a_a11_a_CLRN_driver;
wire pip_acc_a4_a_a11_a_SCLR_driver;
wire pip_acc_a4_a_a11_a_ENA_driver;
wire Add4_a45_DATAA_driver;
wire Add4_a45_DATAC_driver;
wire Add4_a45_CIN_driver;
wire pip_acc_a5_a_a11_a_CLK_driver;
wire pip_acc_a5_a_a11_a_D_driver;
wire pip_acc_a5_a_a11_a_CLRN_driver;
wire pip_acc_a5_a_a11_a_SCLR_driver;
wire pip_acc_a5_a_a11_a_ENA_driver;
wire Add5_a45_DATAA_driver;
wire Add5_a45_DATAF_driver;
wire Add5_a45_CIN_driver;
wire pip_acc_a6_a_a11_a_CLK_driver;
wire pip_acc_a6_a_a11_a_D_driver;
wire pip_acc_a6_a_a11_a_CLRN_driver;
wire pip_acc_a6_a_a11_a_SCLR_driver;
wire pip_acc_a6_a_a11_a_ENA_driver;
wire Add6_a45_DATAA_driver;
wire Add6_a45_DATAC_driver;
wire Add6_a45_CIN_driver;
wire pip_acc_a7_a_a11_a_CLK_driver;
wire pip_acc_a7_a_a11_a_D_driver;
wire pip_acc_a7_a_a11_a_CLRN_driver;
wire pip_acc_a7_a_a11_a_SCLR_driver;
wire pip_acc_a7_a_a11_a_ENA_driver;
wire Add7_a45_DATAB_driver;
wire Add7_a45_DATAC_driver;
wire Add7_a45_CIN_driver;
wire pip_acc_a8_a_a11_a_CLK_driver;
wire pip_acc_a8_a_a11_a_D_driver;
wire pip_acc_a8_a_a11_a_CLRN_driver;
wire pip_acc_a8_a_a11_a_SCLR_driver;
wire pip_acc_a8_a_a11_a_ENA_driver;
wire Add8_a45_DATAA_driver;
wire Add8_a45_DATAC_driver;
wire Add8_a45_CIN_driver;
wire pip_acc_a9_a_a11_a_CLK_driver;
wire pip_acc_a9_a_a11_a_D_driver;
wire pip_acc_a9_a_a11_a_CLRN_driver;
wire pip_acc_a9_a_a11_a_SCLR_driver;
wire pip_acc_a9_a_a11_a_ENA_driver;
wire out_data_a11_a_areg0feeder_DATAC_driver;
wire out_data_a11_a_areg0_CLK_driver;
wire out_data_a11_a_areg0_D_driver;
wire out_data_a11_a_areg0_ENA_driver;
wire out_valid_areg0feeder_DATAF_driver;
wire out_valid_areg0_CLK_driver;
wire out_valid_areg0_D_driver;
wire out_valid_areg0_CLRN_driver;
wire out_valid_areg0_ENA_driver;

cyclonev_routing_wire out_data_a0_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a0_a_areg0_q),
	.dataout(out_data_a0_a_aoutput_I_driver));

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf out_data_a0_a_aoutput(
	.i(out_data_a0_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[0]),
	.obar());
// synopsys translate_off
defparam out_data_a0_a_aoutput.bus_hold = "false";
defparam out_data_a0_a_aoutput.open_drain_output = "false";
defparam out_data_a0_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a1_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a1_a_areg0_q),
	.dataout(out_data_a1_a_aoutput_I_driver));

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf out_data_a1_a_aoutput(
	.i(out_data_a1_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[1]),
	.obar());
// synopsys translate_off
defparam out_data_a1_a_aoutput.bus_hold = "false";
defparam out_data_a1_a_aoutput.open_drain_output = "false";
defparam out_data_a1_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a2_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a2_a_areg0_q),
	.dataout(out_data_a2_a_aoutput_I_driver));

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf out_data_a2_a_aoutput(
	.i(out_data_a2_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[2]),
	.obar());
// synopsys translate_off
defparam out_data_a2_a_aoutput.bus_hold = "false";
defparam out_data_a2_a_aoutput.open_drain_output = "false";
defparam out_data_a2_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a3_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a3_a_areg0_q),
	.dataout(out_data_a3_a_aoutput_I_driver));

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf out_data_a3_a_aoutput(
	.i(out_data_a3_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[3]),
	.obar());
// synopsys translate_off
defparam out_data_a3_a_aoutput.bus_hold = "false";
defparam out_data_a3_a_aoutput.open_drain_output = "false";
defparam out_data_a3_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a4_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a4_a_areg0_q),
	.dataout(out_data_a4_a_aoutput_I_driver));

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf out_data_a4_a_aoutput(
	.i(out_data_a4_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[4]),
	.obar());
// synopsys translate_off
defparam out_data_a4_a_aoutput.bus_hold = "false";
defparam out_data_a4_a_aoutput.open_drain_output = "false";
defparam out_data_a4_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a5_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a5_a_areg0_q),
	.dataout(out_data_a5_a_aoutput_I_driver));

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf out_data_a5_a_aoutput(
	.i(out_data_a5_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[5]),
	.obar());
// synopsys translate_off
defparam out_data_a5_a_aoutput.bus_hold = "false";
defparam out_data_a5_a_aoutput.open_drain_output = "false";
defparam out_data_a5_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a6_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a6_a_areg0_q),
	.dataout(out_data_a6_a_aoutput_I_driver));

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf out_data_a6_a_aoutput(
	.i(out_data_a6_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[6]),
	.obar());
// synopsys translate_off
defparam out_data_a6_a_aoutput.bus_hold = "false";
defparam out_data_a6_a_aoutput.open_drain_output = "false";
defparam out_data_a6_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a7_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a7_a_areg0_q),
	.dataout(out_data_a7_a_aoutput_I_driver));

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf out_data_a7_a_aoutput(
	.i(out_data_a7_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[7]),
	.obar());
// synopsys translate_off
defparam out_data_a7_a_aoutput.bus_hold = "false";
defparam out_data_a7_a_aoutput.open_drain_output = "false";
defparam out_data_a7_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a8_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a8_a_areg0_q),
	.dataout(out_data_a8_a_aoutput_I_driver));

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf out_data_a8_a_aoutput(
	.i(out_data_a8_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[8]),
	.obar());
// synopsys translate_off
defparam out_data_a8_a_aoutput.bus_hold = "false";
defparam out_data_a8_a_aoutput.open_drain_output = "false";
defparam out_data_a8_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a9_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a9_a_areg0_q),
	.dataout(out_data_a9_a_aoutput_I_driver));

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf out_data_a9_a_aoutput(
	.i(out_data_a9_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[9]),
	.obar());
// synopsys translate_off
defparam out_data_a9_a_aoutput.bus_hold = "false";
defparam out_data_a9_a_aoutput.open_drain_output = "false";
defparam out_data_a9_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a10_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a10_a_areg0_q),
	.dataout(out_data_a10_a_aoutput_I_driver));

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf out_data_a10_a_aoutput(
	.i(out_data_a10_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[10]),
	.obar());
// synopsys translate_off
defparam out_data_a10_a_aoutput.bus_hold = "false";
defparam out_data_a10_a_aoutput.open_drain_output = "false";
defparam out_data_a10_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_data_a11_a_aoutput_I_routing_wire_inst (
	.datain(out_data_a11_a_areg0_q),
	.dataout(out_data_a11_a_aoutput_I_driver));

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf out_data_a11_a_aoutput(
	.i(out_data_a11_a_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[11]),
	.obar());
// synopsys translate_off
defparam out_data_a11_a_aoutput.bus_hold = "false";
defparam out_data_a11_a_aoutput.open_drain_output = "false";
defparam out_data_a11_a_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire out_valid_aoutput_I_routing_wire_inst (
	.datain(out_valid_areg0_q),
	.dataout(out_valid_aoutput_I_driver));

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf out_valid_aoutput(
	.i(out_valid_aoutput_I_driver),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_valid),
	.obar());
// synopsys translate_off
defparam out_valid_aoutput.bus_hold = "false";
defparam out_valid_aoutput.open_drain_output = "false";
defparam out_valid_aoutput.shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_routing_wire clk_ainput_I_routing_wire_inst (
	.datain(clk),
	.dataout(clk_ainput_I_driver));

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf clk_ainput(
	.i(clk_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(clk_ainput_o));
// synopsys translate_off
defparam clk_ainput.bus_hold = "false";
defparam clk_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire clk_ainputCLKENA0_INCLK_routing_wire_inst (
	.datain(clk_ainput_o),
	.dataout(clk_ainputCLKENA0_INCLK_driver));

// Location: CLKCTRL_G10
cyclonev_clkena clk_ainputCLKENA0(
	.inclk(clk_ainputCLKENA0_INCLK_driver),
	.ena(vcc),
	.outclk(clk_ainputCLKENA0_outclk),
	.enaout());
// synopsys translate_off
defparam clk_ainputCLKENA0.clock_type = "global clock";
defparam clk_ainputCLKENA0.disable_mode = "low";
defparam clk_ainputCLKENA0.ena_register_mode = "always enabled";
defparam clk_ainputCLKENA0.ena_register_power_up = "high";
defparam clk_ainputCLKENA0.test_syn = "high";
// synopsys translate_on

cyclonev_routing_wire in_data_a9_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_9_0),
	.dataout(in_data_a9_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf in_data_a9_a_a0_a_ainput(
	.i(in_data_a9_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a9_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a9_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a9_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a8_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_8_0),
	.dataout(in_data_a8_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf in_data_a8_a_a0_a_ainput(
	.i(in_data_a8_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a8_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a8_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a8_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a7_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_7_0),
	.dataout(in_data_a7_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf in_data_a7_a_a0_a_ainput(
	.i(in_data_a7_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a7_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a7_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a7_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a6_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_6_0),
	.dataout(in_data_a6_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf in_data_a6_a_a0_a_ainput(
	.i(in_data_a6_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a6_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a6_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a6_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a5_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_5_0),
	.dataout(in_data_a5_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf in_data_a5_a_a0_a_ainput(
	.i(in_data_a5_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a5_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a5_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a5_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a4_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_4_0),
	.dataout(in_data_a4_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf in_data_a4_a_a0_a_ainput(
	.i(in_data_a4_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a4_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a4_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a4_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a3_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_3_0),
	.dataout(in_data_a3_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf in_data_a3_a_a0_a_ainput(
	.i(in_data_a3_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a3_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a3_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a3_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a2_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_2_0),
	.dataout(in_data_a2_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf in_data_a2_a_a0_a_ainput(
	.i(in_data_a2_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a2_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a2_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a2_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a1_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_1_0),
	.dataout(in_data_a1_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf in_data_a1_a_a0_a_ainput(
	.i(in_data_a1_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a1_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a1_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a1_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a0_a_a0_a_ainput_I_routing_wire_inst (
	.datain(in_data_0_0),
	.dataout(in_data_a0_a_a0_a_ainput_I_driver));

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf in_data_a0_a_a0_a_ainput(
	.i(in_data_a0_a_a0_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a0_a_a0_a_ainput_o));
// synopsys translate_off
defparam in_data_a0_a_a0_a_ainput.bus_hold = "false";
defparam in_data_a0_a_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a0_a_afeeder_DATAF_routing_wire_inst (
	.datain(!in_data_a0_a_a0_a_ainput_o),
	.dataout(pip_acc_a0_a_a0_a_afeeder_DATAF_driver));

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb pip_acc_a0_a_a0_a_afeeder(
// Equation(s):
// pip_acc_a0_a_a0_a_afeeder_combout = ( in_data_a0_a_a0_a_ainput_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a0_a_a0_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a0_a_a0_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a0_a_a0_a_afeeder.extended_lut = "off";
defparam pip_acc_a0_a_a0_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a0_a_a0_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire reset_n_ainput_I_routing_wire_inst (
	.datain(reset_n),
	.dataout(reset_n_ainput_I_driver));

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf reset_n_ainput(
	.i(reset_n_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(reset_n_ainput_o));
// synopsys translate_off
defparam reset_n_ainput.bus_hold = "false";
defparam reset_n_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_valid_ainput_I_routing_wire_inst (
	.datain(in_valid),
	.dataout(in_valid_ainput_I_driver));

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf in_valid_ainput(
	.i(in_valid_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_valid_ainput_o));
// synopsys translate_off
defparam in_valid_ainput.bus_hold = "false";
defparam in_valid_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire enable_ainput_I_routing_wire_inst (
	.datain(enable),
	.dataout(enable_ainput_I_driver));

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf enable_ainput(
	.i(enable_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(enable_ainput_o));
// synopsys translate_off
defparam enable_ainput.bus_hold = "false";
defparam enable_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a0_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a0_a_a0_a_D_routing_wire_inst (
	.datain(pip_acc_a0_a_a0_a_afeeder_combout),
	.dataout(pip_acc_a0_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a0_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a0_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a0_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a0_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a0_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a0_a_a0_a_ENA_driver));

// Location: FF_X30_Y3_N2
dffeas pip_acc_a0_a_a0_a(
	.clk(pip_acc_a0_a_a0_a_CLK_driver),
	.d(pip_acc_a0_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a0_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a0_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a0_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a0_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a0_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a0_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add0_a1_DATAC_routing_wire_inst (
	.datain(!in_data_a1_a_a0_a_ainput_o),
	.dataout(Add0_a1_DATAC_driver));

cyclonev_routing_wire Add0_a1_DATAD_routing_wire_inst (
	.datain(!pip_acc_a0_a_a0_a_aq),
	.dataout(Add0_a1_DATAD_driver));

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb Add0_a1(
// Equation(s):
// Add0_a1_sumout = SUM(( pip_acc_a0_a_a0_a_aq ) + ( in_data_a1_a_a0_a_ainput_o ) + ( !VCC ))
// Add0_a2 = CARRY(( pip_acc_a0_a_a0_a_aq ) + ( in_data_a1_a_a0_a_ainput_o ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add0_a1_DATAC_driver),
	.datad(Add0_a1_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a1_sumout),
	.cout(Add0_a2),
	.shareout());
// synopsys translate_off
defparam Add0_a1.extended_lut = "off";
defparam Add0_a1.lut_mask = 64'h0000F0F0000000FF;
defparam Add0_a1.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a0_a_afeeder_DATAF_routing_wire_inst (
	.datain(!Add0_a1_sumout),
	.dataout(pip_acc_a1_a_a0_a_afeeder_DATAF_driver));

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb pip_acc_a1_a_a0_a_afeeder(
// Equation(s):
// pip_acc_a1_a_a0_a_afeeder_combout = ( Add0_a1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a1_a_a0_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a1_a_a0_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a1_a_a0_a_afeeder.extended_lut = "off";
defparam pip_acc_a1_a_a0_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a1_a_a0_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a0_a_D_routing_wire_inst (
	.datain(pip_acc_a1_a_a0_a_afeeder_combout),
	.dataout(pip_acc_a1_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a0_a_ENA_driver));

// Location: FF_X29_Y3_N59
dffeas pip_acc_a1_a_a0_a(
	.clk(pip_acc_a1_a_a0_a_CLK_driver),
	.d(pip_acc_a1_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a1_DATAC_routing_wire_inst (
	.datain(!in_data_a2_a_a0_a_ainput_o),
	.dataout(Add1_a1_DATAC_driver));

cyclonev_routing_wire Add1_a1_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a0_a_aq),
	.dataout(Add1_a1_DATAD_driver));

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb Add1_a1(
// Equation(s):
// Add1_a1_sumout = SUM(( pip_acc_a1_a_a0_a_aq ) + ( in_data_a2_a_a0_a_ainput_o ) + ( !VCC ))
// Add1_a2 = CARRY(( pip_acc_a1_a_a0_a_aq ) + ( in_data_a2_a_a0_a_ainput_o ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add1_a1_DATAC_driver),
	.datad(Add1_a1_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a1_sumout),
	.cout(Add1_a2),
	.shareout());
// synopsys translate_off
defparam Add1_a1.extended_lut = "off";
defparam Add1_a1.lut_mask = 64'h0000F0F0000000FF;
defparam Add1_a1.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a0_a_afeeder_DATAF_routing_wire_inst (
	.datain(!Add1_a1_sumout),
	.dataout(pip_acc_a2_a_a0_a_afeeder_DATAF_driver));

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb pip_acc_a2_a_a0_a_afeeder(
// Equation(s):
// pip_acc_a2_a_a0_a_afeeder_combout = ( Add1_a1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a2_a_a0_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a2_a_a0_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a2_a_a0_a_afeeder.extended_lut = "off";
defparam pip_acc_a2_a_a0_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a2_a_a0_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a0_a_D_routing_wire_inst (
	.datain(pip_acc_a2_a_a0_a_afeeder_combout),
	.dataout(pip_acc_a2_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a0_a_ENA_driver));

// Location: FF_X29_Y4_N53
dffeas pip_acc_a2_a_a0_a(
	.clk(pip_acc_a2_a_a0_a_CLK_driver),
	.d(pip_acc_a2_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a1_DATAB_routing_wire_inst (
	.datain(!in_data_a3_a_a0_a_ainput_o),
	.dataout(Add2_a1_DATAB_driver));

cyclonev_routing_wire Add2_a1_DATAC_routing_wire_inst (
	.datain(!pip_acc_a2_a_a0_a_aq),
	.dataout(Add2_a1_DATAC_driver));

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb Add2_a1(
// Equation(s):
// Add2_a1_sumout = SUM(( pip_acc_a2_a_a0_a_aq ) + ( in_data_a3_a_a0_a_ainput_o ) + ( !VCC ))
// Add2_a2 = CARRY(( pip_acc_a2_a_a0_a_aq ) + ( in_data_a3_a_a0_a_ainput_o ) + ( !VCC ))

	.dataa(gnd),
	.datab(Add2_a1_DATAB_driver),
	.datac(Add2_a1_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a1_sumout),
	.cout(Add2_a2),
	.shareout());
// synopsys translate_off
defparam Add2_a1.extended_lut = "off";
defparam Add2_a1.lut_mask = 64'h0000CCCC00000F0F;
defparam Add2_a1.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a0_a_afeeder_DATAF_routing_wire_inst (
	.datain(!Add2_a1_sumout),
	.dataout(pip_acc_a3_a_a0_a_afeeder_DATAF_driver));

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb pip_acc_a3_a_a0_a_afeeder(
// Equation(s):
// pip_acc_a3_a_a0_a_afeeder_combout = ( Add2_a1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a3_a_a0_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a3_a_a0_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a3_a_a0_a_afeeder.extended_lut = "off";
defparam pip_acc_a3_a_a0_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a3_a_a0_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a0_a_D_routing_wire_inst (
	.datain(pip_acc_a3_a_a0_a_afeeder_combout),
	.dataout(pip_acc_a3_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a0_a_ENA_driver));

// Location: FF_X30_Y4_N53
dffeas pip_acc_a3_a_a0_a(
	.clk(pip_acc_a3_a_a0_a_CLK_driver),
	.d(pip_acc_a3_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a1_DATAB_routing_wire_inst (
	.datain(!in_data_a4_a_a0_a_ainput_o),
	.dataout(Add3_a1_DATAB_driver));

cyclonev_routing_wire Add3_a1_DATAC_routing_wire_inst (
	.datain(!pip_acc_a3_a_a0_a_aq),
	.dataout(Add3_a1_DATAC_driver));

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb Add3_a1(
// Equation(s):
// Add3_a1_sumout = SUM(( pip_acc_a3_a_a0_a_aq ) + ( in_data_a4_a_a0_a_ainput_o ) + ( !VCC ))
// Add3_a2 = CARRY(( pip_acc_a3_a_a0_a_aq ) + ( in_data_a4_a_a0_a_ainput_o ) + ( !VCC ))

	.dataa(gnd),
	.datab(Add3_a1_DATAB_driver),
	.datac(Add3_a1_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a1_sumout),
	.cout(Add3_a2),
	.shareout());
// synopsys translate_off
defparam Add3_a1.extended_lut = "off";
defparam Add3_a1.lut_mask = 64'h0000CCCC00000F0F;
defparam Add3_a1.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a0_a_afeeder_DATAF_routing_wire_inst (
	.datain(!Add3_a1_sumout),
	.dataout(pip_acc_a4_a_a0_a_afeeder_DATAF_driver));

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb pip_acc_a4_a_a0_a_afeeder(
// Equation(s):
// pip_acc_a4_a_a0_a_afeeder_combout = ( Add3_a1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a4_a_a0_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a4_a_a0_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a4_a_a0_a_afeeder.extended_lut = "off";
defparam pip_acc_a4_a_a0_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a4_a_a0_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a0_a_D_routing_wire_inst (
	.datain(pip_acc_a4_a_a0_a_afeeder_combout),
	.dataout(pip_acc_a4_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a0_a_ENA_driver));

// Location: FF_X29_Y2_N38
dffeas pip_acc_a4_a_a0_a(
	.clk(pip_acc_a4_a_a0_a_CLK_driver),
	.d(pip_acc_a4_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a1_DATAB_routing_wire_inst (
	.datain(!in_data_a5_a_a0_a_ainput_o),
	.dataout(Add4_a1_DATAB_driver));

cyclonev_routing_wire Add4_a1_DATAD_routing_wire_inst (
	.datain(!pip_acc_a4_a_a0_a_aq),
	.dataout(Add4_a1_DATAD_driver));

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb Add4_a1(
// Equation(s):
// Add4_a1_sumout = SUM(( pip_acc_a4_a_a0_a_aq ) + ( in_data_a5_a_a0_a_ainput_o ) + ( !VCC ))
// Add4_a2 = CARRY(( pip_acc_a4_a_a0_a_aq ) + ( in_data_a5_a_a0_a_ainput_o ) + ( !VCC ))

	.dataa(gnd),
	.datab(Add4_a1_DATAB_driver),
	.datac(gnd),
	.datad(Add4_a1_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a1_sumout),
	.cout(Add4_a2),
	.shareout());
// synopsys translate_off
defparam Add4_a1.extended_lut = "off";
defparam Add4_a1.lut_mask = 64'h0000CCCC000000FF;
defparam Add4_a1.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a0_a_D_routing_wire_inst (
	.datain(Add4_a1_sumout),
	.dataout(pip_acc_a5_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a0_a_ENA_driver));

// Location: FF_X29_Y2_N2
dffeas pip_acc_a5_a_a0_a(
	.clk(pip_acc_a5_a_a0_a_CLK_driver),
	.d(pip_acc_a5_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a1_DATAB_routing_wire_inst (
	.datain(!in_data_a6_a_a0_a_ainput_o),
	.dataout(Add5_a1_DATAB_driver));

cyclonev_routing_wire Add5_a1_DATAD_routing_wire_inst (
	.datain(!pip_acc_a5_a_a0_a_aq),
	.dataout(Add5_a1_DATAD_driver));

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb Add5_a1(
// Equation(s):
// Add5_a1_sumout = SUM(( pip_acc_a5_a_a0_a_aq ) + ( in_data_a6_a_a0_a_ainput_o ) + ( !VCC ))
// Add5_a2 = CARRY(( pip_acc_a5_a_a0_a_aq ) + ( in_data_a6_a_a0_a_ainput_o ) + ( !VCC ))

	.dataa(gnd),
	.datab(Add5_a1_DATAB_driver),
	.datac(gnd),
	.datad(Add5_a1_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a1_sumout),
	.cout(Add5_a2),
	.shareout());
// synopsys translate_off
defparam Add5_a1.extended_lut = "off";
defparam Add5_a1.lut_mask = 64'h0000CCCC000000FF;
defparam Add5_a1.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a0_a_D_routing_wire_inst (
	.datain(Add5_a1_sumout),
	.dataout(pip_acc_a6_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a0_a_ENA_driver));

// Location: FF_X28_Y2_N2
dffeas pip_acc_a6_a_a0_a(
	.clk(pip_acc_a6_a_a0_a_CLK_driver),
	.d(pip_acc_a6_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a1_DATAC_routing_wire_inst (
	.datain(!in_data_a7_a_a0_a_ainput_o),
	.dataout(Add6_a1_DATAC_driver));

cyclonev_routing_wire Add6_a1_DATAD_routing_wire_inst (
	.datain(!pip_acc_a6_a_a0_a_aq),
	.dataout(Add6_a1_DATAD_driver));

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb Add6_a1(
// Equation(s):
// Add6_a1_sumout = SUM(( pip_acc_a6_a_a0_a_aq ) + ( in_data_a7_a_a0_a_ainput_o ) + ( !VCC ))
// Add6_a2 = CARRY(( pip_acc_a6_a_a0_a_aq ) + ( in_data_a7_a_a0_a_ainput_o ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add6_a1_DATAC_driver),
	.datad(Add6_a1_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a1_sumout),
	.cout(Add6_a2),
	.shareout());
// synopsys translate_off
defparam Add6_a1.extended_lut = "off";
defparam Add6_a1.lut_mask = 64'h0000F0F0000000FF;
defparam Add6_a1.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a0_a_D_routing_wire_inst (
	.datain(Add6_a1_sumout),
	.dataout(pip_acc_a7_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a0_a_ENA_driver));

// Location: FF_X27_Y2_N1
dffeas pip_acc_a7_a_a0_a(
	.clk(pip_acc_a7_a_a0_a_CLK_driver),
	.d(pip_acc_a7_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a1_DATAB_routing_wire_inst (
	.datain(!in_data_a8_a_a0_a_ainput_o),
	.dataout(Add7_a1_DATAB_driver));

cyclonev_routing_wire Add7_a1_DATAD_routing_wire_inst (
	.datain(!pip_acc_a7_a_a0_a_aq),
	.dataout(Add7_a1_DATAD_driver));

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb Add7_a1(
// Equation(s):
// Add7_a1_sumout = SUM(( pip_acc_a7_a_a0_a_aq ) + ( in_data_a8_a_a0_a_ainput_o ) + ( !VCC ))
// Add7_a2 = CARRY(( pip_acc_a7_a_a0_a_aq ) + ( in_data_a8_a_a0_a_ainput_o ) + ( !VCC ))

	.dataa(gnd),
	.datab(Add7_a1_DATAB_driver),
	.datac(gnd),
	.datad(Add7_a1_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a1_sumout),
	.cout(Add7_a2),
	.shareout());
// synopsys translate_off
defparam Add7_a1.extended_lut = "off";
defparam Add7_a1.lut_mask = 64'h0000CCCC000000FF;
defparam Add7_a1.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a0_a_D_routing_wire_inst (
	.datain(Add7_a1_sumout),
	.dataout(pip_acc_a8_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a0_a_ENA_driver));

// Location: FF_X25_Y2_N2
dffeas pip_acc_a8_a_a0_a(
	.clk(pip_acc_a8_a_a0_a_CLK_driver),
	.d(pip_acc_a8_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a1_DATAC_routing_wire_inst (
	.datain(!in_data_a9_a_a0_a_ainput_o),
	.dataout(Add8_a1_DATAC_driver));

cyclonev_routing_wire Add8_a1_DATAD_routing_wire_inst (
	.datain(!pip_acc_a8_a_a0_a_aq),
	.dataout(Add8_a1_DATAD_driver));

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb Add8_a1(
// Equation(s):
// Add8_a1_sumout = SUM(( pip_acc_a8_a_a0_a_aq ) + ( in_data_a9_a_a0_a_ainput_o ) + ( !VCC ))
// Add8_a2 = CARRY(( pip_acc_a8_a_a0_a_aq ) + ( in_data_a9_a_a0_a_ainput_o ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add8_a1_DATAC_driver),
	.datad(Add8_a1_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a1_sumout),
	.cout(Add8_a2),
	.shareout());
// synopsys translate_off
defparam Add8_a1.extended_lut = "off";
defparam Add8_a1.lut_mask = 64'h0000F0F0000000FF;
defparam Add8_a1.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a0_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a0_a_D_routing_wire_inst (
	.datain(Add8_a1_sumout),
	.dataout(pip_acc_a9_a_a0_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a0_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a0_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a0_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a0_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a0_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a0_a_ENA_driver));

// Location: FF_X24_Y2_N2
dffeas pip_acc_a9_a_a0_a(
	.clk(pip_acc_a9_a_a0_a_CLK_driver),
	.d(pip_acc_a9_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a0_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a0_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a0_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a0_a_a0_DATAC_routing_wire_inst (
	.datain(!reset_n_ainput_o),
	.dataout(out_data_a0_a_a0_DATAC_driver));

cyclonev_routing_wire out_data_a0_a_a0_DATAF_routing_wire_inst (
	.datain(!enable_ainput_o),
	.dataout(out_data_a0_a_a0_DATAF_driver));

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb out_data_a0_a_a0(
// Equation(s):
// out_data_a0_a_a0_combout = ( enable_ainput_o & ( reset_n_ainput_o ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data_a0_a_a0_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(out_data_a0_a_a0_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(out_data_a0_a_a0_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam out_data_a0_a_a0.extended_lut = "off";
defparam out_data_a0_a_a0.lut_mask = 64'h000000000F0F0F0F;
defparam out_data_a0_a_a0.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire out_data_a0_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a0_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a0_a_areg0_ASDATA_routing_wire_inst (
	.datain(pip_acc_a9_a_a0_a_aq),
	.dataout(out_data_a0_a_areg0_ASDATA_driver));

cyclonev_routing_wire out_data_a0_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a0_a_areg0_ENA_driver));

// Location: FF_X24_Y2_N37
dffeas out_data_a0_a_areg0(
	.clk(out_data_a0_a_areg0_CLK_driver),
	.d(gnd),
	.asdata(out_data_a0_a_areg0_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(out_data_a0_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a0_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a0_a_areg0.is_wysiwyg = "true";
defparam out_data_a0_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a9_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_9_1),
	.dataout(in_data_a9_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf in_data_a9_a_a1_a_ainput(
	.i(in_data_a9_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a9_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a9_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a9_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a8_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_8_1),
	.dataout(in_data_a8_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf in_data_a8_a_a1_a_ainput(
	.i(in_data_a8_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a8_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a8_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a8_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a7_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_7_1),
	.dataout(in_data_a7_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf in_data_a7_a_a1_a_ainput(
	.i(in_data_a7_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a7_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a7_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a7_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a6_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_6_1),
	.dataout(in_data_a6_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf in_data_a6_a_a1_a_ainput(
	.i(in_data_a6_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a6_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a6_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a6_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a5_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_5_1),
	.dataout(in_data_a5_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf in_data_a5_a_a1_a_ainput(
	.i(in_data_a5_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a5_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a5_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a5_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a4_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_4_1),
	.dataout(in_data_a4_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf in_data_a4_a_a1_a_ainput(
	.i(in_data_a4_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a4_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a4_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a4_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a3_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_3_1),
	.dataout(in_data_a3_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf in_data_a3_a_a1_a_ainput(
	.i(in_data_a3_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a3_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a3_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a3_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a2_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_2_1),
	.dataout(in_data_a2_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf in_data_a2_a_a1_a_ainput(
	.i(in_data_a2_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a2_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a2_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a2_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a1_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_1_1),
	.dataout(in_data_a1_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf in_data_a1_a_a1_a_ainput(
	.i(in_data_a1_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a1_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a1_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a1_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a0_a_a1_a_ainput_I_routing_wire_inst (
	.datain(in_data_0_1),
	.dataout(in_data_a0_a_a1_a_ainput_I_driver));

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf in_data_a0_a_a1_a_ainput(
	.i(in_data_a0_a_a1_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a0_a_a1_a_ainput_o));
// synopsys translate_off
defparam in_data_a0_a_a1_a_ainput.bus_hold = "false";
defparam in_data_a0_a_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a1_a_afeeder_DATAF_routing_wire_inst (
	.datain(!in_data_a0_a_a1_a_ainput_o),
	.dataout(pip_acc_a0_a_a1_a_afeeder_DATAF_driver));

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb pip_acc_a0_a_a1_a_afeeder(
// Equation(s):
// pip_acc_a0_a_a1_a_afeeder_combout = ( in_data_a0_a_a1_a_ainput_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a0_a_a1_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a0_a_a1_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a0_a_a1_a_afeeder.extended_lut = "off";
defparam pip_acc_a0_a_a1_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a0_a_a1_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a0_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a0_a_a1_a_D_routing_wire_inst (
	.datain(pip_acc_a0_a_a1_a_afeeder_combout),
	.dataout(pip_acc_a0_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a0_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a0_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a0_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a0_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a0_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a0_a_a1_a_ENA_driver));

// Location: FF_X30_Y3_N8
dffeas pip_acc_a0_a_a1_a(
	.clk(pip_acc_a0_a_a1_a_CLK_driver),
	.d(pip_acc_a0_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a0_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a0_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a0_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a0_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a0_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a0_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add0_a5_DATAB_routing_wire_inst (
	.datain(!in_data_a1_a_a1_a_ainput_o),
	.dataout(Add0_a5_DATAB_driver));

cyclonev_routing_wire Add0_a5_DATAC_routing_wire_inst (
	.datain(!pip_acc_a0_a_a1_a_aq),
	.dataout(Add0_a5_DATAC_driver));

cyclonev_routing_wire Add0_a5_CIN_routing_wire_inst (
	.datain(Add0_a2),
	.dataout(Add0_a5_CIN_driver));

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb Add0_a5(
// Equation(s):
// Add0_a5_sumout = SUM(( pip_acc_a0_a_a1_a_aq ) + ( in_data_a1_a_a1_a_ainput_o ) + ( Add0_a2 ))
// Add0_a6 = CARRY(( pip_acc_a0_a_a1_a_aq ) + ( in_data_a1_a_a1_a_ainput_o ) + ( Add0_a2 ))

	.dataa(gnd),
	.datab(Add0_a5_DATAB_driver),
	.datac(Add0_a5_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add0_a5_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a5_sumout),
	.cout(Add0_a6),
	.shareout());
// synopsys translate_off
defparam Add0_a5.extended_lut = "off";
defparam Add0_a5.lut_mask = 64'h0000CCCC00000F0F;
defparam Add0_a5.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a1_a_D_routing_wire_inst (
	.datain(Add0_a5_sumout),
	.dataout(pip_acc_a1_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a1_a_ENA_driver));

// Location: FF_X30_Y3_N34
dffeas pip_acc_a1_a_a1_a(
	.clk(pip_acc_a1_a_a1_a_CLK_driver),
	.d(pip_acc_a1_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a5_DATAC_routing_wire_inst (
	.datain(!in_data_a2_a_a1_a_ainput_o),
	.dataout(Add1_a5_DATAC_driver));

cyclonev_routing_wire Add1_a5_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a1_a_aq),
	.dataout(Add1_a5_DATAD_driver));

cyclonev_routing_wire Add1_a5_CIN_routing_wire_inst (
	.datain(Add1_a2),
	.dataout(Add1_a5_CIN_driver));

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb Add1_a5(
// Equation(s):
// Add1_a5_sumout = SUM(( pip_acc_a1_a_a1_a_aq ) + ( in_data_a2_a_a1_a_ainput_o ) + ( Add1_a2 ))
// Add1_a6 = CARRY(( pip_acc_a1_a_a1_a_aq ) + ( in_data_a2_a_a1_a_ainput_o ) + ( Add1_a2 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add1_a5_DATAC_driver),
	.datad(Add1_a5_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add1_a5_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a5_sumout),
	.cout(Add1_a6),
	.shareout());
// synopsys translate_off
defparam Add1_a5.extended_lut = "off";
defparam Add1_a5.lut_mask = 64'h0000F0F0000000FF;
defparam Add1_a5.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a1_a_D_routing_wire_inst (
	.datain(Add1_a5_sumout),
	.dataout(pip_acc_a2_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a1_a_ENA_driver));

// Location: FF_X29_Y3_N5
dffeas pip_acc_a2_a_a1_a(
	.clk(pip_acc_a2_a_a1_a_CLK_driver),
	.d(pip_acc_a2_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a5_DATAC_routing_wire_inst (
	.datain(!in_data_a3_a_a1_a_ainput_o),
	.dataout(Add2_a5_DATAC_driver));

cyclonev_routing_wire Add2_a5_DATAD_routing_wire_inst (
	.datain(!pip_acc_a2_a_a1_a_aq),
	.dataout(Add2_a5_DATAD_driver));

cyclonev_routing_wire Add2_a5_CIN_routing_wire_inst (
	.datain(Add2_a2),
	.dataout(Add2_a5_CIN_driver));

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb Add2_a5(
// Equation(s):
// Add2_a5_sumout = SUM(( pip_acc_a2_a_a1_a_aq ) + ( in_data_a3_a_a1_a_ainput_o ) + ( Add2_a2 ))
// Add2_a6 = CARRY(( pip_acc_a2_a_a1_a_aq ) + ( in_data_a3_a_a1_a_ainput_o ) + ( Add2_a2 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add2_a5_DATAC_driver),
	.datad(Add2_a5_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add2_a5_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a5_sumout),
	.cout(Add2_a6),
	.shareout());
// synopsys translate_off
defparam Add2_a5.extended_lut = "off";
defparam Add2_a5.lut_mask = 64'h0000F0F0000000FF;
defparam Add2_a5.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a1_a_D_routing_wire_inst (
	.datain(Add2_a5_sumout),
	.dataout(pip_acc_a3_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a1_a_ENA_driver));

// Location: FF_X29_Y4_N4
dffeas pip_acc_a3_a_a1_a(
	.clk(pip_acc_a3_a_a1_a_CLK_driver),
	.d(pip_acc_a3_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a5_DATAA_routing_wire_inst (
	.datain(!in_data_a4_a_a1_a_ainput_o),
	.dataout(Add3_a5_DATAA_driver));

cyclonev_routing_wire Add3_a5_DATAC_routing_wire_inst (
	.datain(!pip_acc_a3_a_a1_a_aq),
	.dataout(Add3_a5_DATAC_driver));

cyclonev_routing_wire Add3_a5_CIN_routing_wire_inst (
	.datain(Add3_a2),
	.dataout(Add3_a5_CIN_driver));

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb Add3_a5(
// Equation(s):
// Add3_a5_sumout = SUM(( pip_acc_a3_a_a1_a_aq ) + ( in_data_a4_a_a1_a_ainput_o ) + ( Add3_a2 ))
// Add3_a6 = CARRY(( pip_acc_a3_a_a1_a_aq ) + ( in_data_a4_a_a1_a_ainput_o ) + ( Add3_a2 ))

	.dataa(Add3_a5_DATAA_driver),
	.datab(gnd),
	.datac(Add3_a5_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add3_a5_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a5_sumout),
	.cout(Add3_a6),
	.shareout());
// synopsys translate_off
defparam Add3_a5.extended_lut = "off";
defparam Add3_a5.lut_mask = 64'h0000AAAA00000F0F;
defparam Add3_a5.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a1_a_D_routing_wire_inst (
	.datain(Add3_a5_sumout),
	.dataout(pip_acc_a4_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a1_a_ENA_driver));

// Location: FF_X30_Y4_N5
dffeas pip_acc_a4_a_a1_a(
	.clk(pip_acc_a4_a_a1_a_CLK_driver),
	.d(pip_acc_a4_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a5_DATAA_routing_wire_inst (
	.datain(!in_data_a5_a_a1_a_ainput_o),
	.dataout(Add4_a5_DATAA_driver));

cyclonev_routing_wire Add4_a5_DATAD_routing_wire_inst (
	.datain(!pip_acc_a4_a_a1_a_aq),
	.dataout(Add4_a5_DATAD_driver));

cyclonev_routing_wire Add4_a5_CIN_routing_wire_inst (
	.datain(Add4_a2),
	.dataout(Add4_a5_CIN_driver));

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb Add4_a5(
// Equation(s):
// Add4_a5_sumout = SUM(( pip_acc_a4_a_a1_a_aq ) + ( in_data_a5_a_a1_a_ainput_o ) + ( Add4_a2 ))
// Add4_a6 = CARRY(( pip_acc_a4_a_a1_a_aq ) + ( in_data_a5_a_a1_a_ainput_o ) + ( Add4_a2 ))

	.dataa(Add4_a5_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add4_a5_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a5_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a5_sumout),
	.cout(Add4_a6),
	.shareout());
// synopsys translate_off
defparam Add4_a5.extended_lut = "off";
defparam Add4_a5.lut_mask = 64'h0000AAAA000000FF;
defparam Add4_a5.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a1_a_D_routing_wire_inst (
	.datain(Add4_a5_sumout),
	.dataout(pip_acc_a5_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a1_a_ENA_driver));

// Location: FF_X29_Y2_N5
dffeas pip_acc_a5_a_a1_a(
	.clk(pip_acc_a5_a_a1_a_CLK_driver),
	.d(pip_acc_a5_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a5_DATAA_routing_wire_inst (
	.datain(!in_data_a6_a_a1_a_ainput_o),
	.dataout(Add5_a5_DATAA_driver));

cyclonev_routing_wire Add5_a5_DATAD_routing_wire_inst (
	.datain(!pip_acc_a5_a_a1_a_aq),
	.dataout(Add5_a5_DATAD_driver));

cyclonev_routing_wire Add5_a5_CIN_routing_wire_inst (
	.datain(Add5_a2),
	.dataout(Add5_a5_CIN_driver));

// Location: MLABCELL_X28_Y2_N3
cyclonev_lcell_comb Add5_a5(
// Equation(s):
// Add5_a5_sumout = SUM(( pip_acc_a5_a_a1_a_aq ) + ( in_data_a6_a_a1_a_ainput_o ) + ( Add5_a2 ))
// Add5_a6 = CARRY(( pip_acc_a5_a_a1_a_aq ) + ( in_data_a6_a_a1_a_ainput_o ) + ( Add5_a2 ))

	.dataa(Add5_a5_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add5_a5_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add5_a5_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a5_sumout),
	.cout(Add5_a6),
	.shareout());
// synopsys translate_off
defparam Add5_a5.extended_lut = "off";
defparam Add5_a5.lut_mask = 64'h0000AAAA000000FF;
defparam Add5_a5.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a1_a_D_routing_wire_inst (
	.datain(Add5_a5_sumout),
	.dataout(pip_acc_a6_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a1_a_ENA_driver));

// Location: FF_X28_Y2_N5
dffeas pip_acc_a6_a_a1_a(
	.clk(pip_acc_a6_a_a1_a_CLK_driver),
	.d(pip_acc_a6_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a5_DATAC_routing_wire_inst (
	.datain(!in_data_a7_a_a1_a_ainput_o),
	.dataout(Add6_a5_DATAC_driver));

cyclonev_routing_wire Add6_a5_DATAD_routing_wire_inst (
	.datain(!pip_acc_a6_a_a1_a_aq),
	.dataout(Add6_a5_DATAD_driver));

cyclonev_routing_wire Add6_a5_CIN_routing_wire_inst (
	.datain(Add6_a2),
	.dataout(Add6_a5_CIN_driver));

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb Add6_a5(
// Equation(s):
// Add6_a5_sumout = SUM(( pip_acc_a6_a_a1_a_aq ) + ( in_data_a7_a_a1_a_ainput_o ) + ( Add6_a2 ))
// Add6_a6 = CARRY(( pip_acc_a6_a_a1_a_aq ) + ( in_data_a7_a_a1_a_ainput_o ) + ( Add6_a2 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add6_a5_DATAC_driver),
	.datad(Add6_a5_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a5_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a5_sumout),
	.cout(Add6_a6),
	.shareout());
// synopsys translate_off
defparam Add6_a5.extended_lut = "off";
defparam Add6_a5.lut_mask = 64'h0000F0F0000000FF;
defparam Add6_a5.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a1_a_D_routing_wire_inst (
	.datain(Add6_a5_sumout),
	.dataout(pip_acc_a7_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a1_a_ENA_driver));

// Location: FF_X27_Y2_N5
dffeas pip_acc_a7_a_a1_a(
	.clk(pip_acc_a7_a_a1_a_CLK_driver),
	.d(pip_acc_a7_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a5_DATAA_routing_wire_inst (
	.datain(!in_data_a8_a_a1_a_ainput_o),
	.dataout(Add7_a5_DATAA_driver));

cyclonev_routing_wire Add7_a5_DATAD_routing_wire_inst (
	.datain(!pip_acc_a7_a_a1_a_aq),
	.dataout(Add7_a5_DATAD_driver));

cyclonev_routing_wire Add7_a5_CIN_routing_wire_inst (
	.datain(Add7_a2),
	.dataout(Add7_a5_CIN_driver));

// Location: MLABCELL_X25_Y2_N3
cyclonev_lcell_comb Add7_a5(
// Equation(s):
// Add7_a5_sumout = SUM(( pip_acc_a7_a_a1_a_aq ) + ( in_data_a8_a_a1_a_ainput_o ) + ( Add7_a2 ))
// Add7_a6 = CARRY(( pip_acc_a7_a_a1_a_aq ) + ( in_data_a8_a_a1_a_ainput_o ) + ( Add7_a2 ))

	.dataa(Add7_a5_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add7_a5_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a5_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a5_sumout),
	.cout(Add7_a6),
	.shareout());
// synopsys translate_off
defparam Add7_a5.extended_lut = "off";
defparam Add7_a5.lut_mask = 64'h0000AAAA000000FF;
defparam Add7_a5.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a1_a_D_routing_wire_inst (
	.datain(Add7_a5_sumout),
	.dataout(pip_acc_a8_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a1_a_ENA_driver));

// Location: FF_X25_Y2_N5
dffeas pip_acc_a8_a_a1_a(
	.clk(pip_acc_a8_a_a1_a_CLK_driver),
	.d(pip_acc_a8_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a5_DATAA_routing_wire_inst (
	.datain(!in_data_a9_a_a1_a_ainput_o),
	.dataout(Add8_a5_DATAA_driver));

cyclonev_routing_wire Add8_a5_DATAD_routing_wire_inst (
	.datain(!pip_acc_a8_a_a1_a_aq),
	.dataout(Add8_a5_DATAD_driver));

cyclonev_routing_wire Add8_a5_CIN_routing_wire_inst (
	.datain(Add8_a2),
	.dataout(Add8_a5_CIN_driver));

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb Add8_a5(
// Equation(s):
// Add8_a5_sumout = SUM(( pip_acc_a8_a_a1_a_aq ) + ( in_data_a9_a_a1_a_ainput_o ) + ( Add8_a2 ))
// Add8_a6 = CARRY(( pip_acc_a8_a_a1_a_aq ) + ( in_data_a9_a_a1_a_ainput_o ) + ( Add8_a2 ))

	.dataa(Add8_a5_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add8_a5_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a5_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a5_sumout),
	.cout(Add8_a6),
	.shareout());
// synopsys translate_off
defparam Add8_a5.extended_lut = "off";
defparam Add8_a5.lut_mask = 64'h0000AAAA000000FF;
defparam Add8_a5.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a1_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a1_a_D_routing_wire_inst (
	.datain(Add8_a5_sumout),
	.dataout(pip_acc_a9_a_a1_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a1_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a1_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a1_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a1_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a1_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a1_a_ENA_driver));

// Location: FF_X24_Y2_N5
dffeas pip_acc_a9_a_a1_a(
	.clk(pip_acc_a9_a_a1_a_CLK_driver),
	.d(pip_acc_a9_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a1_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a1_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a1_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a1_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a1_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a1_a_areg0_ASDATA_routing_wire_inst (
	.datain(pip_acc_a9_a_a1_a_aq),
	.dataout(out_data_a1_a_areg0_ASDATA_driver));

cyclonev_routing_wire out_data_a1_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a1_a_areg0_ENA_driver));

// Location: FF_X24_Y2_N43
dffeas out_data_a1_a_areg0(
	.clk(out_data_a1_a_areg0_CLK_driver),
	.d(gnd),
	.asdata(out_data_a1_a_areg0_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(out_data_a1_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a1_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a1_a_areg0.is_wysiwyg = "true";
defparam out_data_a1_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a9_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_9_2),
	.dataout(in_data_a9_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf in_data_a9_a_a2_a_ainput(
	.i(in_data_a9_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a9_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a9_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a9_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a8_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_8_2),
	.dataout(in_data_a8_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf in_data_a8_a_a2_a_ainput(
	.i(in_data_a8_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a8_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a8_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a8_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a7_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_7_2),
	.dataout(in_data_a7_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf in_data_a7_a_a2_a_ainput(
	.i(in_data_a7_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a7_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a7_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a7_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a6_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_6_2),
	.dataout(in_data_a6_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf in_data_a6_a_a2_a_ainput(
	.i(in_data_a6_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a6_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a6_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a6_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a5_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_5_2),
	.dataout(in_data_a5_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf in_data_a5_a_a2_a_ainput(
	.i(in_data_a5_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a5_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a5_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a5_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a4_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_4_2),
	.dataout(in_data_a4_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf in_data_a4_a_a2_a_ainput(
	.i(in_data_a4_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a4_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a4_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a4_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a3_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_3_2),
	.dataout(in_data_a3_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf in_data_a3_a_a2_a_ainput(
	.i(in_data_a3_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a3_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a3_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a3_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a2_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_2_2),
	.dataout(in_data_a2_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf in_data_a2_a_a2_a_ainput(
	.i(in_data_a2_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a2_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a2_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a2_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a1_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_1_2),
	.dataout(in_data_a1_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf in_data_a1_a_a2_a_ainput(
	.i(in_data_a1_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a1_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a1_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a1_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a0_a_a2_a_ainput_I_routing_wire_inst (
	.datain(in_data_0_2),
	.dataout(in_data_a0_a_a2_a_ainput_I_driver));

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf in_data_a0_a_a2_a_ainput(
	.i(in_data_a0_a_a2_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a0_a_a2_a_ainput_o));
// synopsys translate_off
defparam in_data_a0_a_a2_a_ainput.bus_hold = "false";
defparam in_data_a0_a_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a2_a_afeeder_DATAF_routing_wire_inst (
	.datain(!in_data_a0_a_a2_a_ainput_o),
	.dataout(pip_acc_a0_a_a2_a_afeeder_DATAF_driver));

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb pip_acc_a0_a_a2_a_afeeder(
// Equation(s):
// pip_acc_a0_a_a2_a_afeeder_combout = ( in_data_a0_a_a2_a_ainput_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a0_a_a2_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a0_a_a2_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a0_a_a2_a_afeeder.extended_lut = "off";
defparam pip_acc_a0_a_a2_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a0_a_a2_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a0_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a0_a_a2_a_D_routing_wire_inst (
	.datain(pip_acc_a0_a_a2_a_afeeder_combout),
	.dataout(pip_acc_a0_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a0_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a0_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a0_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a0_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a0_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a0_a_a2_a_ENA_driver));

// Location: FF_X30_Y3_N26
dffeas pip_acc_a0_a_a2_a(
	.clk(pip_acc_a0_a_a2_a_CLK_driver),
	.d(pip_acc_a0_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a0_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a0_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a0_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a0_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a0_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a0_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add0_a9_DATAA_routing_wire_inst (
	.datain(!in_data_a1_a_a2_a_ainput_o),
	.dataout(Add0_a9_DATAA_driver));

cyclonev_routing_wire Add0_a9_DATAC_routing_wire_inst (
	.datain(!pip_acc_a0_a_a2_a_aq),
	.dataout(Add0_a9_DATAC_driver));

cyclonev_routing_wire Add0_a9_CIN_routing_wire_inst (
	.datain(Add0_a6),
	.dataout(Add0_a9_CIN_driver));

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb Add0_a9(
// Equation(s):
// Add0_a9_sumout = SUM(( pip_acc_a0_a_a2_a_aq ) + ( in_data_a1_a_a2_a_ainput_o ) + ( Add0_a6 ))
// Add0_a10 = CARRY(( pip_acc_a0_a_a2_a_aq ) + ( in_data_a1_a_a2_a_ainput_o ) + ( Add0_a6 ))

	.dataa(Add0_a9_DATAA_driver),
	.datab(gnd),
	.datac(Add0_a9_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add0_a9_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a9_sumout),
	.cout(Add0_a10),
	.shareout());
// synopsys translate_off
defparam Add0_a9.extended_lut = "off";
defparam Add0_a9.lut_mask = 64'h0000AAAA00000F0F;
defparam Add0_a9.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a2_a_D_routing_wire_inst (
	.datain(Add0_a9_sumout),
	.dataout(pip_acc_a1_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a2_a_ENA_driver));

// Location: FF_X30_Y3_N38
dffeas pip_acc_a1_a_a2_a(
	.clk(pip_acc_a1_a_a2_a_CLK_driver),
	.d(pip_acc_a1_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a9_DATAC_routing_wire_inst (
	.datain(!in_data_a2_a_a2_a_ainput_o),
	.dataout(Add1_a9_DATAC_driver));

cyclonev_routing_wire Add1_a9_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a2_a_aq),
	.dataout(Add1_a9_DATAD_driver));

cyclonev_routing_wire Add1_a9_CIN_routing_wire_inst (
	.datain(Add1_a6),
	.dataout(Add1_a9_CIN_driver));

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb Add1_a9(
// Equation(s):
// Add1_a9_sumout = SUM(( pip_acc_a1_a_a2_a_aq ) + ( in_data_a2_a_a2_a_ainput_o ) + ( Add1_a6 ))
// Add1_a10 = CARRY(( pip_acc_a1_a_a2_a_aq ) + ( in_data_a2_a_a2_a_ainput_o ) + ( Add1_a6 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add1_a9_DATAC_driver),
	.datad(Add1_a9_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add1_a9_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a9_sumout),
	.cout(Add1_a10),
	.shareout());
// synopsys translate_off
defparam Add1_a9.extended_lut = "off";
defparam Add1_a9.lut_mask = 64'h0000F0F0000000FF;
defparam Add1_a9.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a2_a_D_routing_wire_inst (
	.datain(Add1_a9_sumout),
	.dataout(pip_acc_a2_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a2_a_ENA_driver));

// Location: FF_X29_Y3_N7
dffeas pip_acc_a2_a_a2_a(
	.clk(pip_acc_a2_a_a2_a_CLK_driver),
	.d(pip_acc_a2_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a9_DATAA_routing_wire_inst (
	.datain(!in_data_a3_a_a2_a_ainput_o),
	.dataout(Add2_a9_DATAA_driver));

cyclonev_routing_wire Add2_a9_DATAC_routing_wire_inst (
	.datain(!pip_acc_a2_a_a2_a_aq),
	.dataout(Add2_a9_DATAC_driver));

cyclonev_routing_wire Add2_a9_CIN_routing_wire_inst (
	.datain(Add2_a6),
	.dataout(Add2_a9_CIN_driver));

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb Add2_a9(
// Equation(s):
// Add2_a9_sumout = SUM(( pip_acc_a2_a_a2_a_aq ) + ( in_data_a3_a_a2_a_ainput_o ) + ( Add2_a6 ))
// Add2_a10 = CARRY(( pip_acc_a2_a_a2_a_aq ) + ( in_data_a3_a_a2_a_ainput_o ) + ( Add2_a6 ))

	.dataa(Add2_a9_DATAA_driver),
	.datab(gnd),
	.datac(Add2_a9_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add2_a9_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a9_sumout),
	.cout(Add2_a10),
	.shareout());
// synopsys translate_off
defparam Add2_a9.extended_lut = "off";
defparam Add2_a9.lut_mask = 64'h0000AAAA00000F0F;
defparam Add2_a9.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a2_a_D_routing_wire_inst (
	.datain(Add2_a9_sumout),
	.dataout(pip_acc_a3_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a2_a_ENA_driver));

// Location: FF_X29_Y4_N7
dffeas pip_acc_a3_a_a2_a(
	.clk(pip_acc_a3_a_a2_a_CLK_driver),
	.d(pip_acc_a3_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a9_DATAC_routing_wire_inst (
	.datain(!in_data_a4_a_a2_a_ainput_o),
	.dataout(Add3_a9_DATAC_driver));

cyclonev_routing_wire Add3_a9_DATAD_routing_wire_inst (
	.datain(!pip_acc_a3_a_a2_a_aq),
	.dataout(Add3_a9_DATAD_driver));

cyclonev_routing_wire Add3_a9_CIN_routing_wire_inst (
	.datain(Add3_a6),
	.dataout(Add3_a9_CIN_driver));

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb Add3_a9(
// Equation(s):
// Add3_a9_sumout = SUM(( pip_acc_a3_a_a2_a_aq ) + ( in_data_a4_a_a2_a_ainput_o ) + ( Add3_a6 ))
// Add3_a10 = CARRY(( pip_acc_a3_a_a2_a_aq ) + ( in_data_a4_a_a2_a_ainput_o ) + ( Add3_a6 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add3_a9_DATAC_driver),
	.datad(Add3_a9_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add3_a9_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a9_sumout),
	.cout(Add3_a10),
	.shareout());
// synopsys translate_off
defparam Add3_a9.extended_lut = "off";
defparam Add3_a9.lut_mask = 64'h0000F0F0000000FF;
defparam Add3_a9.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a2_a_D_routing_wire_inst (
	.datain(Add3_a9_sumout),
	.dataout(pip_acc_a4_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a2_a_ENA_driver));

// Location: FF_X30_Y4_N7
dffeas pip_acc_a4_a_a2_a(
	.clk(pip_acc_a4_a_a2_a_CLK_driver),
	.d(pip_acc_a4_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a9_DATAC_routing_wire_inst (
	.datain(!in_data_a5_a_a2_a_ainput_o),
	.dataout(Add4_a9_DATAC_driver));

cyclonev_routing_wire Add4_a9_DATAD_routing_wire_inst (
	.datain(!pip_acc_a4_a_a2_a_aq),
	.dataout(Add4_a9_DATAD_driver));

cyclonev_routing_wire Add4_a9_CIN_routing_wire_inst (
	.datain(Add4_a6),
	.dataout(Add4_a9_CIN_driver));

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb Add4_a9(
// Equation(s):
// Add4_a9_sumout = SUM(( pip_acc_a4_a_a2_a_aq ) + ( in_data_a5_a_a2_a_ainput_o ) + ( Add4_a6 ))
// Add4_a10 = CARRY(( pip_acc_a4_a_a2_a_aq ) + ( in_data_a5_a_a2_a_ainput_o ) + ( Add4_a6 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add4_a9_DATAC_driver),
	.datad(Add4_a9_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a9_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a9_sumout),
	.cout(Add4_a10),
	.shareout());
// synopsys translate_off
defparam Add4_a9.extended_lut = "off";
defparam Add4_a9.lut_mask = 64'h0000F0F0000000FF;
defparam Add4_a9.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a2_a_D_routing_wire_inst (
	.datain(Add4_a9_sumout),
	.dataout(pip_acc_a5_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a2_a_ENA_driver));

// Location: FF_X29_Y2_N8
dffeas pip_acc_a5_a_a2_a(
	.clk(pip_acc_a5_a_a2_a_CLK_driver),
	.d(pip_acc_a5_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a9_DATAB_routing_wire_inst (
	.datain(!in_data_a6_a_a2_a_ainput_o),
	.dataout(Add5_a9_DATAB_driver));

cyclonev_routing_wire Add5_a9_DATAD_routing_wire_inst (
	.datain(!pip_acc_a5_a_a2_a_aq),
	.dataout(Add5_a9_DATAD_driver));

cyclonev_routing_wire Add5_a9_CIN_routing_wire_inst (
	.datain(Add5_a6),
	.dataout(Add5_a9_CIN_driver));

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb Add5_a9(
// Equation(s):
// Add5_a9_sumout = SUM(( pip_acc_a5_a_a2_a_aq ) + ( in_data_a6_a_a2_a_ainput_o ) + ( Add5_a6 ))
// Add5_a10 = CARRY(( pip_acc_a5_a_a2_a_aq ) + ( in_data_a6_a_a2_a_ainput_o ) + ( Add5_a6 ))

	.dataa(gnd),
	.datab(Add5_a9_DATAB_driver),
	.datac(gnd),
	.datad(Add5_a9_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add5_a9_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a9_sumout),
	.cout(Add5_a10),
	.shareout());
// synopsys translate_off
defparam Add5_a9.extended_lut = "off";
defparam Add5_a9.lut_mask = 64'h0000CCCC000000FF;
defparam Add5_a9.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a2_a_D_routing_wire_inst (
	.datain(Add5_a9_sumout),
	.dataout(pip_acc_a6_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a2_a_ENA_driver));

// Location: FF_X28_Y2_N8
dffeas pip_acc_a6_a_a2_a(
	.clk(pip_acc_a6_a_a2_a_CLK_driver),
	.d(pip_acc_a6_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a9_DATAB_routing_wire_inst (
	.datain(!in_data_a7_a_a2_a_ainput_o),
	.dataout(Add6_a9_DATAB_driver));

cyclonev_routing_wire Add6_a9_DATAD_routing_wire_inst (
	.datain(!pip_acc_a6_a_a2_a_aq),
	.dataout(Add6_a9_DATAD_driver));

cyclonev_routing_wire Add6_a9_CIN_routing_wire_inst (
	.datain(Add6_a6),
	.dataout(Add6_a9_CIN_driver));

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb Add6_a9(
// Equation(s):
// Add6_a9_sumout = SUM(( pip_acc_a6_a_a2_a_aq ) + ( in_data_a7_a_a2_a_ainput_o ) + ( Add6_a6 ))
// Add6_a10 = CARRY(( pip_acc_a6_a_a2_a_aq ) + ( in_data_a7_a_a2_a_ainput_o ) + ( Add6_a6 ))

	.dataa(gnd),
	.datab(Add6_a9_DATAB_driver),
	.datac(gnd),
	.datad(Add6_a9_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a9_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a9_sumout),
	.cout(Add6_a10),
	.shareout());
// synopsys translate_off
defparam Add6_a9.extended_lut = "off";
defparam Add6_a9.lut_mask = 64'h0000CCCC000000FF;
defparam Add6_a9.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a2_a_D_routing_wire_inst (
	.datain(Add6_a9_sumout),
	.dataout(pip_acc_a7_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a2_a_ENA_driver));

// Location: FF_X27_Y2_N7
dffeas pip_acc_a7_a_a2_a(
	.clk(pip_acc_a7_a_a2_a_CLK_driver),
	.d(pip_acc_a7_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a9_DATAC_routing_wire_inst (
	.datain(!in_data_a8_a_a2_a_ainput_o),
	.dataout(Add7_a9_DATAC_driver));

cyclonev_routing_wire Add7_a9_DATAD_routing_wire_inst (
	.datain(!pip_acc_a7_a_a2_a_aq),
	.dataout(Add7_a9_DATAD_driver));

cyclonev_routing_wire Add7_a9_CIN_routing_wire_inst (
	.datain(Add7_a6),
	.dataout(Add7_a9_CIN_driver));

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb Add7_a9(
// Equation(s):
// Add7_a9_sumout = SUM(( pip_acc_a7_a_a2_a_aq ) + ( in_data_a8_a_a2_a_ainput_o ) + ( Add7_a6 ))
// Add7_a10 = CARRY(( pip_acc_a7_a_a2_a_aq ) + ( in_data_a8_a_a2_a_ainput_o ) + ( Add7_a6 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add7_a9_DATAC_driver),
	.datad(Add7_a9_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a9_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a9_sumout),
	.cout(Add7_a10),
	.shareout());
// synopsys translate_off
defparam Add7_a9.extended_lut = "off";
defparam Add7_a9.lut_mask = 64'h0000F0F0000000FF;
defparam Add7_a9.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a2_a_D_routing_wire_inst (
	.datain(Add7_a9_sumout),
	.dataout(pip_acc_a8_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a2_a_ENA_driver));

// Location: FF_X25_Y2_N8
dffeas pip_acc_a8_a_a2_a(
	.clk(pip_acc_a8_a_a2_a_CLK_driver),
	.d(pip_acc_a8_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a9_DATAB_routing_wire_inst (
	.datain(!in_data_a9_a_a2_a_ainput_o),
	.dataout(Add8_a9_DATAB_driver));

cyclonev_routing_wire Add8_a9_DATAD_routing_wire_inst (
	.datain(!pip_acc_a8_a_a2_a_aq),
	.dataout(Add8_a9_DATAD_driver));

cyclonev_routing_wire Add8_a9_CIN_routing_wire_inst (
	.datain(Add8_a6),
	.dataout(Add8_a9_CIN_driver));

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb Add8_a9(
// Equation(s):
// Add8_a9_sumout = SUM(( pip_acc_a8_a_a2_a_aq ) + ( in_data_a9_a_a2_a_ainput_o ) + ( Add8_a6 ))
// Add8_a10 = CARRY(( pip_acc_a8_a_a2_a_aq ) + ( in_data_a9_a_a2_a_ainput_o ) + ( Add8_a6 ))

	.dataa(gnd),
	.datab(Add8_a9_DATAB_driver),
	.datac(gnd),
	.datad(Add8_a9_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a9_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a9_sumout),
	.cout(Add8_a10),
	.shareout());
// synopsys translate_off
defparam Add8_a9.extended_lut = "off";
defparam Add8_a9.lut_mask = 64'h0000CCCC000000FF;
defparam Add8_a9.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a2_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a2_a_D_routing_wire_inst (
	.datain(Add8_a9_sumout),
	.dataout(pip_acc_a9_a_a2_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a2_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a2_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a2_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a2_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a2_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a2_a_ENA_driver));

// Location: FF_X24_Y2_N7
dffeas pip_acc_a9_a_a2_a(
	.clk(pip_acc_a9_a_a2_a_CLK_driver),
	.d(pip_acc_a9_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a2_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a2_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a2_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a2_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a2_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a2_a_areg0_ASDATA_routing_wire_inst (
	.datain(pip_acc_a9_a_a2_a_aq),
	.dataout(out_data_a2_a_areg0_ASDATA_driver));

cyclonev_routing_wire out_data_a2_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a2_a_areg0_ENA_driver));

// Location: FF_X25_Y2_N52
dffeas out_data_a2_a_areg0(
	.clk(out_data_a2_a_areg0_CLK_driver),
	.d(gnd),
	.asdata(out_data_a2_a_areg0_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(out_data_a2_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a2_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a2_a_areg0.is_wysiwyg = "true";
defparam out_data_a2_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a9_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_9_3),
	.dataout(in_data_a9_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf in_data_a9_a_a3_a_ainput(
	.i(in_data_a9_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a9_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a9_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a9_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a8_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_8_3),
	.dataout(in_data_a8_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf in_data_a8_a_a3_a_ainput(
	.i(in_data_a8_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a8_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a8_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a8_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a7_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_7_3),
	.dataout(in_data_a7_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf in_data_a7_a_a3_a_ainput(
	.i(in_data_a7_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a7_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a7_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a7_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a6_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_6_3),
	.dataout(in_data_a6_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf in_data_a6_a_a3_a_ainput(
	.i(in_data_a6_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a6_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a6_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a6_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a5_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_5_3),
	.dataout(in_data_a5_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf in_data_a5_a_a3_a_ainput(
	.i(in_data_a5_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a5_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a5_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a5_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a4_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_4_3),
	.dataout(in_data_a4_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf in_data_a4_a_a3_a_ainput(
	.i(in_data_a4_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a4_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a4_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a4_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a3_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_3_3),
	.dataout(in_data_a3_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf in_data_a3_a_a3_a_ainput(
	.i(in_data_a3_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a3_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a3_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a3_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a2_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_2_3),
	.dataout(in_data_a2_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf in_data_a2_a_a3_a_ainput(
	.i(in_data_a2_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a2_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a2_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a2_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a1_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_1_3),
	.dataout(in_data_a1_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf in_data_a1_a_a3_a_ainput(
	.i(in_data_a1_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a1_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a1_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a1_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a0_a_a3_a_ainput_I_routing_wire_inst (
	.datain(in_data_0_3),
	.dataout(in_data_a0_a_a3_a_ainput_I_driver));

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf in_data_a0_a_a3_a_ainput(
	.i(in_data_a0_a_a3_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a0_a_a3_a_ainput_o));
// synopsys translate_off
defparam in_data_a0_a_a3_a_ainput.bus_hold = "false";
defparam in_data_a0_a_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a3_a_afeeder_DATAF_routing_wire_inst (
	.datain(!in_data_a0_a_a3_a_ainput_o),
	.dataout(pip_acc_a0_a_a3_a_afeeder_DATAF_driver));

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb pip_acc_a0_a_a3_a_afeeder(
// Equation(s):
// pip_acc_a0_a_a3_a_afeeder_combout = ( in_data_a0_a_a3_a_ainput_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a0_a_a3_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a0_a_a3_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a0_a_a3_a_afeeder.extended_lut = "off";
defparam pip_acc_a0_a_a3_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a0_a_a3_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a0_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a0_a_a3_a_D_routing_wire_inst (
	.datain(pip_acc_a0_a_a3_a_afeeder_combout),
	.dataout(pip_acc_a0_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a0_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a0_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a0_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a0_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a0_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a0_a_a3_a_ENA_driver));

// Location: FF_X30_Y3_N23
dffeas pip_acc_a0_a_a3_a(
	.clk(pip_acc_a0_a_a3_a_CLK_driver),
	.d(pip_acc_a0_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a0_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a0_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a0_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a0_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a0_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a0_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add0_a13_DATAB_routing_wire_inst (
	.datain(!in_data_a1_a_a3_a_ainput_o),
	.dataout(Add0_a13_DATAB_driver));

cyclonev_routing_wire Add0_a13_DATAD_routing_wire_inst (
	.datain(!pip_acc_a0_a_a3_a_aq),
	.dataout(Add0_a13_DATAD_driver));

cyclonev_routing_wire Add0_a13_CIN_routing_wire_inst (
	.datain(Add0_a10),
	.dataout(Add0_a13_CIN_driver));

// Location: LABCELL_X30_Y3_N39
cyclonev_lcell_comb Add0_a13(
// Equation(s):
// Add0_a13_sumout = SUM(( pip_acc_a0_a_a3_a_aq ) + ( in_data_a1_a_a3_a_ainput_o ) + ( Add0_a10 ))
// Add0_a14 = CARRY(( pip_acc_a0_a_a3_a_aq ) + ( in_data_a1_a_a3_a_ainput_o ) + ( Add0_a10 ))

	.dataa(gnd),
	.datab(Add0_a13_DATAB_driver),
	.datac(gnd),
	.datad(Add0_a13_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add0_a13_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a13_sumout),
	.cout(Add0_a14),
	.shareout());
// synopsys translate_off
defparam Add0_a13.extended_lut = "off";
defparam Add0_a13.lut_mask = 64'h0000CCCC000000FF;
defparam Add0_a13.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a3_a_D_routing_wire_inst (
	.datain(Add0_a13_sumout),
	.dataout(pip_acc_a1_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a3_a_ENA_driver));

// Location: FF_X30_Y3_N40
dffeas pip_acc_a1_a_a3_a(
	.clk(pip_acc_a1_a_a3_a_CLK_driver),
	.d(pip_acc_a1_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a13_DATAA_routing_wire_inst (
	.datain(!in_data_a2_a_a3_a_ainput_o),
	.dataout(Add1_a13_DATAA_driver));

cyclonev_routing_wire Add1_a13_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a3_a_aq),
	.dataout(Add1_a13_DATAD_driver));

cyclonev_routing_wire Add1_a13_CIN_routing_wire_inst (
	.datain(Add1_a10),
	.dataout(Add1_a13_CIN_driver));

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb Add1_a13(
// Equation(s):
// Add1_a13_sumout = SUM(( pip_acc_a1_a_a3_a_aq ) + ( in_data_a2_a_a3_a_ainput_o ) + ( Add1_a10 ))
// Add1_a14 = CARRY(( pip_acc_a1_a_a3_a_aq ) + ( in_data_a2_a_a3_a_ainput_o ) + ( Add1_a10 ))

	.dataa(Add1_a13_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add1_a13_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add1_a13_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a13_sumout),
	.cout(Add1_a14),
	.shareout());
// synopsys translate_off
defparam Add1_a13.extended_lut = "off";
defparam Add1_a13.lut_mask = 64'h0000AAAA000000FF;
defparam Add1_a13.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a3_a_D_routing_wire_inst (
	.datain(Add1_a13_sumout),
	.dataout(pip_acc_a2_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a3_a_ENA_driver));

// Location: FF_X29_Y3_N11
dffeas pip_acc_a2_a_a3_a(
	.clk(pip_acc_a2_a_a3_a_CLK_driver),
	.d(pip_acc_a2_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a13_DATAC_routing_wire_inst (
	.datain(!in_data_a3_a_a3_a_ainput_o),
	.dataout(Add2_a13_DATAC_driver));

cyclonev_routing_wire Add2_a13_DATAD_routing_wire_inst (
	.datain(!pip_acc_a2_a_a3_a_aq),
	.dataout(Add2_a13_DATAD_driver));

cyclonev_routing_wire Add2_a13_CIN_routing_wire_inst (
	.datain(Add2_a10),
	.dataout(Add2_a13_CIN_driver));

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb Add2_a13(
// Equation(s):
// Add2_a13_sumout = SUM(( pip_acc_a2_a_a3_a_aq ) + ( in_data_a3_a_a3_a_ainput_o ) + ( Add2_a10 ))
// Add2_a14 = CARRY(( pip_acc_a2_a_a3_a_aq ) + ( in_data_a3_a_a3_a_ainput_o ) + ( Add2_a10 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add2_a13_DATAC_driver),
	.datad(Add2_a13_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add2_a13_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a13_sumout),
	.cout(Add2_a14),
	.shareout());
// synopsys translate_off
defparam Add2_a13.extended_lut = "off";
defparam Add2_a13.lut_mask = 64'h0000F0F0000000FF;
defparam Add2_a13.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a3_a_D_routing_wire_inst (
	.datain(Add2_a13_sumout),
	.dataout(pip_acc_a3_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a3_a_ENA_driver));

// Location: FF_X29_Y4_N10
dffeas pip_acc_a3_a_a3_a(
	.clk(pip_acc_a3_a_a3_a_CLK_driver),
	.d(pip_acc_a3_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a13_DATAB_routing_wire_inst (
	.datain(!in_data_a4_a_a3_a_ainput_o),
	.dataout(Add3_a13_DATAB_driver));

cyclonev_routing_wire Add3_a13_DATAC_routing_wire_inst (
	.datain(!pip_acc_a3_a_a3_a_aq),
	.dataout(Add3_a13_DATAC_driver));

cyclonev_routing_wire Add3_a13_CIN_routing_wire_inst (
	.datain(Add3_a10),
	.dataout(Add3_a13_CIN_driver));

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb Add3_a13(
// Equation(s):
// Add3_a13_sumout = SUM(( pip_acc_a3_a_a3_a_aq ) + ( in_data_a4_a_a3_a_ainput_o ) + ( Add3_a10 ))
// Add3_a14 = CARRY(( pip_acc_a3_a_a3_a_aq ) + ( in_data_a4_a_a3_a_ainput_o ) + ( Add3_a10 ))

	.dataa(gnd),
	.datab(Add3_a13_DATAB_driver),
	.datac(Add3_a13_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add3_a13_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a13_sumout),
	.cout(Add3_a14),
	.shareout());
// synopsys translate_off
defparam Add3_a13.extended_lut = "off";
defparam Add3_a13.lut_mask = 64'h0000CCCC00000F0F;
defparam Add3_a13.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a3_a_D_routing_wire_inst (
	.datain(Add3_a13_sumout),
	.dataout(pip_acc_a4_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a3_a_ENA_driver));

// Location: FF_X30_Y4_N10
dffeas pip_acc_a4_a_a3_a(
	.clk(pip_acc_a4_a_a3_a_CLK_driver),
	.d(pip_acc_a4_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a13_DATAB_routing_wire_inst (
	.datain(!in_data_a5_a_a3_a_ainput_o),
	.dataout(Add4_a13_DATAB_driver));

cyclonev_routing_wire Add4_a13_DATAC_routing_wire_inst (
	.datain(!pip_acc_a4_a_a3_a_aq),
	.dataout(Add4_a13_DATAC_driver));

cyclonev_routing_wire Add4_a13_CIN_routing_wire_inst (
	.datain(Add4_a10),
	.dataout(Add4_a13_CIN_driver));

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb Add4_a13(
// Equation(s):
// Add4_a13_sumout = SUM(( pip_acc_a4_a_a3_a_aq ) + ( in_data_a5_a_a3_a_ainput_o ) + ( Add4_a10 ))
// Add4_a14 = CARRY(( pip_acc_a4_a_a3_a_aq ) + ( in_data_a5_a_a3_a_ainput_o ) + ( Add4_a10 ))

	.dataa(gnd),
	.datab(Add4_a13_DATAB_driver),
	.datac(Add4_a13_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a13_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a13_sumout),
	.cout(Add4_a14),
	.shareout());
// synopsys translate_off
defparam Add4_a13.extended_lut = "off";
defparam Add4_a13.lut_mask = 64'h0000CCCC00000F0F;
defparam Add4_a13.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a3_a_D_routing_wire_inst (
	.datain(Add4_a13_sumout),
	.dataout(pip_acc_a5_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a3_a_ENA_driver));

// Location: FF_X29_Y2_N11
dffeas pip_acc_a5_a_a3_a(
	.clk(pip_acc_a5_a_a3_a_CLK_driver),
	.d(pip_acc_a5_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a13_DATAA_routing_wire_inst (
	.datain(!in_data_a6_a_a3_a_ainput_o),
	.dataout(Add5_a13_DATAA_driver));

cyclonev_routing_wire Add5_a13_DATAD_routing_wire_inst (
	.datain(!pip_acc_a5_a_a3_a_aq),
	.dataout(Add5_a13_DATAD_driver));

cyclonev_routing_wire Add5_a13_CIN_routing_wire_inst (
	.datain(Add5_a10),
	.dataout(Add5_a13_CIN_driver));

// Location: MLABCELL_X28_Y2_N9
cyclonev_lcell_comb Add5_a13(
// Equation(s):
// Add5_a13_sumout = SUM(( pip_acc_a5_a_a3_a_aq ) + ( in_data_a6_a_a3_a_ainput_o ) + ( Add5_a10 ))
// Add5_a14 = CARRY(( pip_acc_a5_a_a3_a_aq ) + ( in_data_a6_a_a3_a_ainput_o ) + ( Add5_a10 ))

	.dataa(Add5_a13_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add5_a13_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add5_a13_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a13_sumout),
	.cout(Add5_a14),
	.shareout());
// synopsys translate_off
defparam Add5_a13.extended_lut = "off";
defparam Add5_a13.lut_mask = 64'h0000AAAA000000FF;
defparam Add5_a13.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a3_a_D_routing_wire_inst (
	.datain(Add5_a13_sumout),
	.dataout(pip_acc_a6_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a3_a_ENA_driver));

// Location: FF_X28_Y2_N10
dffeas pip_acc_a6_a_a3_a(
	.clk(pip_acc_a6_a_a3_a_CLK_driver),
	.d(pip_acc_a6_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a13_DATAC_routing_wire_inst (
	.datain(!in_data_a7_a_a3_a_ainput_o),
	.dataout(Add6_a13_DATAC_driver));

cyclonev_routing_wire Add6_a13_DATAD_routing_wire_inst (
	.datain(!pip_acc_a6_a_a3_a_aq),
	.dataout(Add6_a13_DATAD_driver));

cyclonev_routing_wire Add6_a13_CIN_routing_wire_inst (
	.datain(Add6_a10),
	.dataout(Add6_a13_CIN_driver));

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb Add6_a13(
// Equation(s):
// Add6_a13_sumout = SUM(( pip_acc_a6_a_a3_a_aq ) + ( in_data_a7_a_a3_a_ainput_o ) + ( Add6_a10 ))
// Add6_a14 = CARRY(( pip_acc_a6_a_a3_a_aq ) + ( in_data_a7_a_a3_a_ainput_o ) + ( Add6_a10 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add6_a13_DATAC_driver),
	.datad(Add6_a13_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a13_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a13_sumout),
	.cout(Add6_a14),
	.shareout());
// synopsys translate_off
defparam Add6_a13.extended_lut = "off";
defparam Add6_a13.lut_mask = 64'h0000F0F0000000FF;
defparam Add6_a13.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a3_a_D_routing_wire_inst (
	.datain(Add6_a13_sumout),
	.dataout(pip_acc_a7_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a3_a_ENA_driver));

// Location: FF_X27_Y2_N11
dffeas pip_acc_a7_a_a3_a(
	.clk(pip_acc_a7_a_a3_a_CLK_driver),
	.d(pip_acc_a7_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a13_DATAA_routing_wire_inst (
	.datain(!in_data_a8_a_a3_a_ainput_o),
	.dataout(Add7_a13_DATAA_driver));

cyclonev_routing_wire Add7_a13_DATAD_routing_wire_inst (
	.datain(!pip_acc_a7_a_a3_a_aq),
	.dataout(Add7_a13_DATAD_driver));

cyclonev_routing_wire Add7_a13_CIN_routing_wire_inst (
	.datain(Add7_a10),
	.dataout(Add7_a13_CIN_driver));

// Location: MLABCELL_X25_Y2_N9
cyclonev_lcell_comb Add7_a13(
// Equation(s):
// Add7_a13_sumout = SUM(( pip_acc_a7_a_a3_a_aq ) + ( in_data_a8_a_a3_a_ainput_o ) + ( Add7_a10 ))
// Add7_a14 = CARRY(( pip_acc_a7_a_a3_a_aq ) + ( in_data_a8_a_a3_a_ainput_o ) + ( Add7_a10 ))

	.dataa(Add7_a13_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add7_a13_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a13_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a13_sumout),
	.cout(Add7_a14),
	.shareout());
// synopsys translate_off
defparam Add7_a13.extended_lut = "off";
defparam Add7_a13.lut_mask = 64'h0000AAAA000000FF;
defparam Add7_a13.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a3_a_D_routing_wire_inst (
	.datain(Add7_a13_sumout),
	.dataout(pip_acc_a8_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a3_a_ENA_driver));

// Location: FF_X25_Y2_N11
dffeas pip_acc_a8_a_a3_a(
	.clk(pip_acc_a8_a_a3_a_CLK_driver),
	.d(pip_acc_a8_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a13_DATAC_routing_wire_inst (
	.datain(!in_data_a9_a_a3_a_ainput_o),
	.dataout(Add8_a13_DATAC_driver));

cyclonev_routing_wire Add8_a13_DATAD_routing_wire_inst (
	.datain(!pip_acc_a8_a_a3_a_aq),
	.dataout(Add8_a13_DATAD_driver));

cyclonev_routing_wire Add8_a13_CIN_routing_wire_inst (
	.datain(Add8_a10),
	.dataout(Add8_a13_CIN_driver));

// Location: LABCELL_X24_Y2_N9
cyclonev_lcell_comb Add8_a13(
// Equation(s):
// Add8_a13_sumout = SUM(( pip_acc_a8_a_a3_a_aq ) + ( in_data_a9_a_a3_a_ainput_o ) + ( Add8_a10 ))
// Add8_a14 = CARRY(( pip_acc_a8_a_a3_a_aq ) + ( in_data_a9_a_a3_a_ainput_o ) + ( Add8_a10 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add8_a13_DATAC_driver),
	.datad(Add8_a13_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a13_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a13_sumout),
	.cout(Add8_a14),
	.shareout());
// synopsys translate_off
defparam Add8_a13.extended_lut = "off";
defparam Add8_a13.lut_mask = 64'h0000F0F0000000FF;
defparam Add8_a13.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a3_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a3_a_D_routing_wire_inst (
	.datain(Add8_a13_sumout),
	.dataout(pip_acc_a9_a_a3_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a3_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a3_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a3_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a3_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a3_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a3_a_ENA_driver));

// Location: FF_X24_Y2_N10
dffeas pip_acc_a9_a_a3_a(
	.clk(pip_acc_a9_a_a3_a_CLK_driver),
	.d(pip_acc_a9_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a3_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a3_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a3_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a3_a_areg0feeder_DATAF_routing_wire_inst (
	.datain(!pip_acc_a9_a_a3_a_aq),
	.dataout(out_data_a3_a_areg0feeder_DATAF_driver));

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb out_data_a3_a_areg0feeder(
// Equation(s):
// out_data_a3_a_areg0feeder_combout = ( pip_acc_a9_a_a3_a_aq )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(out_data_a3_a_areg0feeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(out_data_a3_a_areg0feeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam out_data_a3_a_areg0feeder.extended_lut = "off";
defparam out_data_a3_a_areg0feeder.lut_mask = 64'h00000000FFFFFFFF;
defparam out_data_a3_a_areg0feeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire out_data_a3_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a3_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a3_a_areg0_D_routing_wire_inst (
	.datain(out_data_a3_a_areg0feeder_combout),
	.dataout(out_data_a3_a_areg0_D_driver));

cyclonev_routing_wire out_data_a3_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a3_a_areg0_ENA_driver));

// Location: FF_X25_Y2_N55
dffeas out_data_a3_a_areg0(
	.clk(out_data_a3_a_areg0_CLK_driver),
	.d(out_data_a3_a_areg0_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(out_data_a3_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a3_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a3_a_areg0.is_wysiwyg = "true";
defparam out_data_a3_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a9_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_9_4),
	.dataout(in_data_a9_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf in_data_a9_a_a4_a_ainput(
	.i(in_data_a9_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a9_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a9_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a9_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a8_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_8_4),
	.dataout(in_data_a8_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf in_data_a8_a_a4_a_ainput(
	.i(in_data_a8_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a8_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a8_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a8_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a7_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_7_4),
	.dataout(in_data_a7_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf in_data_a7_a_a4_a_ainput(
	.i(in_data_a7_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a7_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a7_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a7_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a5_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_5_4),
	.dataout(in_data_a5_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf in_data_a5_a_a4_a_ainput(
	.i(in_data_a5_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a5_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a5_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a5_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a4_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_4_4),
	.dataout(in_data_a4_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf in_data_a4_a_a4_a_ainput(
	.i(in_data_a4_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a4_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a4_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a4_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a3_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_3_4),
	.dataout(in_data_a3_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf in_data_a3_a_a4_a_ainput(
	.i(in_data_a3_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a3_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a3_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a3_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a2_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_2_4),
	.dataout(in_data_a2_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf in_data_a2_a_a4_a_ainput(
	.i(in_data_a2_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a2_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a2_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a2_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a0_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_0_4),
	.dataout(in_data_a0_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf in_data_a0_a_a4_a_ainput(
	.i(in_data_a0_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a0_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a0_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a0_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a4_a_afeeder_DATAF_routing_wire_inst (
	.datain(!in_data_a0_a_a4_a_ainput_o),
	.dataout(pip_acc_a0_a_a4_a_afeeder_DATAF_driver));

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb pip_acc_a0_a_a4_a_afeeder(
// Equation(s):
// pip_acc_a0_a_a4_a_afeeder_combout = ( in_data_a0_a_a4_a_ainput_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a0_a_a4_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a0_a_a4_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a0_a_a4_a_afeeder.extended_lut = "off";
defparam pip_acc_a0_a_a4_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a0_a_a4_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a0_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a0_a_a4_a_D_routing_wire_inst (
	.datain(pip_acc_a0_a_a4_a_afeeder_combout),
	.dataout(pip_acc_a0_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a0_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a0_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a0_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a0_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a0_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a0_a_a4_a_ENA_driver));

// Location: FF_X30_Y3_N14
dffeas pip_acc_a0_a_a4_a(
	.clk(pip_acc_a0_a_a4_a_CLK_driver),
	.d(pip_acc_a0_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a0_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a0_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a0_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a0_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a0_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a0_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a1_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_1_4),
	.dataout(in_data_a1_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf in_data_a1_a_a4_a_ainput(
	.i(in_data_a1_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a1_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a1_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a1_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire Add0_a17_DATAB_routing_wire_inst (
	.datain(!pip_acc_a0_a_a4_a_aq),
	.dataout(Add0_a17_DATAB_driver));

cyclonev_routing_wire Add0_a17_DATAC_routing_wire_inst (
	.datain(!in_data_a1_a_a4_a_ainput_o),
	.dataout(Add0_a17_DATAC_driver));

cyclonev_routing_wire Add0_a17_CIN_routing_wire_inst (
	.datain(Add0_a14),
	.dataout(Add0_a17_CIN_driver));

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb Add0_a17(
// Equation(s):
// Add0_a17_sumout = SUM(( pip_acc_a0_a_a4_a_aq ) + ( in_data_a1_a_a4_a_ainput_o ) + ( Add0_a14 ))
// Add0_a18 = CARRY(( pip_acc_a0_a_a4_a_aq ) + ( in_data_a1_a_a4_a_ainput_o ) + ( Add0_a14 ))

	.dataa(gnd),
	.datab(Add0_a17_DATAB_driver),
	.datac(Add0_a17_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add0_a17_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a17_sumout),
	.cout(Add0_a18),
	.shareout());
// synopsys translate_off
defparam Add0_a17.extended_lut = "off";
defparam Add0_a17.lut_mask = 64'h0000F0F000003333;
defparam Add0_a17.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a4_a_D_routing_wire_inst (
	.datain(Add0_a17_sumout),
	.dataout(pip_acc_a1_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a4_a_ENA_driver));

// Location: FF_X30_Y3_N44
dffeas pip_acc_a1_a_a4_a(
	.clk(pip_acc_a1_a_a4_a_CLK_driver),
	.d(pip_acc_a1_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a17_DATAB_routing_wire_inst (
	.datain(!in_data_a2_a_a4_a_ainput_o),
	.dataout(Add1_a17_DATAB_driver));

cyclonev_routing_wire Add1_a17_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a4_a_aq),
	.dataout(Add1_a17_DATAD_driver));

cyclonev_routing_wire Add1_a17_CIN_routing_wire_inst (
	.datain(Add1_a14),
	.dataout(Add1_a17_CIN_driver));

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb Add1_a17(
// Equation(s):
// Add1_a17_sumout = SUM(( pip_acc_a1_a_a4_a_aq ) + ( in_data_a2_a_a4_a_ainput_o ) + ( Add1_a14 ))
// Add1_a18 = CARRY(( pip_acc_a1_a_a4_a_aq ) + ( in_data_a2_a_a4_a_ainput_o ) + ( Add1_a14 ))

	.dataa(gnd),
	.datab(Add1_a17_DATAB_driver),
	.datac(gnd),
	.datad(Add1_a17_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add1_a17_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a17_sumout),
	.cout(Add1_a18),
	.shareout());
// synopsys translate_off
defparam Add1_a17.extended_lut = "off";
defparam Add1_a17.lut_mask = 64'h0000CCCC000000FF;
defparam Add1_a17.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a4_a_D_routing_wire_inst (
	.datain(Add1_a17_sumout),
	.dataout(pip_acc_a2_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a4_a_ENA_driver));

// Location: FF_X29_Y3_N14
dffeas pip_acc_a2_a_a4_a(
	.clk(pip_acc_a2_a_a4_a_CLK_driver),
	.d(pip_acc_a2_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a17_DATAC_routing_wire_inst (
	.datain(!in_data_a3_a_a4_a_ainput_o),
	.dataout(Add2_a17_DATAC_driver));

cyclonev_routing_wire Add2_a17_DATAD_routing_wire_inst (
	.datain(!pip_acc_a2_a_a4_a_aq),
	.dataout(Add2_a17_DATAD_driver));

cyclonev_routing_wire Add2_a17_CIN_routing_wire_inst (
	.datain(Add2_a14),
	.dataout(Add2_a17_CIN_driver));

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb Add2_a17(
// Equation(s):
// Add2_a17_sumout = SUM(( pip_acc_a2_a_a4_a_aq ) + ( in_data_a3_a_a4_a_ainput_o ) + ( Add2_a14 ))
// Add2_a18 = CARRY(( pip_acc_a2_a_a4_a_aq ) + ( in_data_a3_a_a4_a_ainput_o ) + ( Add2_a14 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add2_a17_DATAC_driver),
	.datad(Add2_a17_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add2_a17_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a17_sumout),
	.cout(Add2_a18),
	.shareout());
// synopsys translate_off
defparam Add2_a17.extended_lut = "off";
defparam Add2_a17.lut_mask = 64'h0000F0F0000000FF;
defparam Add2_a17.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a4_a_D_routing_wire_inst (
	.datain(Add2_a17_sumout),
	.dataout(pip_acc_a3_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a4_a_ENA_driver));

// Location: FF_X29_Y4_N13
dffeas pip_acc_a3_a_a4_a(
	.clk(pip_acc_a3_a_a4_a_CLK_driver),
	.d(pip_acc_a3_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a17_DATAA_routing_wire_inst (
	.datain(!in_data_a4_a_a4_a_ainput_o),
	.dataout(Add3_a17_DATAA_driver));

cyclonev_routing_wire Add3_a17_DATAC_routing_wire_inst (
	.datain(!pip_acc_a3_a_a4_a_aq),
	.dataout(Add3_a17_DATAC_driver));

cyclonev_routing_wire Add3_a17_CIN_routing_wire_inst (
	.datain(Add3_a14),
	.dataout(Add3_a17_CIN_driver));

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb Add3_a17(
// Equation(s):
// Add3_a17_sumout = SUM(( pip_acc_a3_a_a4_a_aq ) + ( in_data_a4_a_a4_a_ainput_o ) + ( Add3_a14 ))
// Add3_a18 = CARRY(( pip_acc_a3_a_a4_a_aq ) + ( in_data_a4_a_a4_a_ainput_o ) + ( Add3_a14 ))

	.dataa(Add3_a17_DATAA_driver),
	.datab(gnd),
	.datac(Add3_a17_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add3_a17_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a17_sumout),
	.cout(Add3_a18),
	.shareout());
// synopsys translate_off
defparam Add3_a17.extended_lut = "off";
defparam Add3_a17.lut_mask = 64'h0000AAAA00000F0F;
defparam Add3_a17.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a4_a_D_routing_wire_inst (
	.datain(Add3_a17_sumout),
	.dataout(pip_acc_a4_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a4_a_ENA_driver));

// Location: FF_X30_Y4_N14
dffeas pip_acc_a4_a_a4_a(
	.clk(pip_acc_a4_a_a4_a_CLK_driver),
	.d(pip_acc_a4_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a17_DATAC_routing_wire_inst (
	.datain(!in_data_a5_a_a4_a_ainput_o),
	.dataout(Add4_a17_DATAC_driver));

cyclonev_routing_wire Add4_a17_DATAD_routing_wire_inst (
	.datain(!pip_acc_a4_a_a4_a_aq),
	.dataout(Add4_a17_DATAD_driver));

cyclonev_routing_wire Add4_a17_CIN_routing_wire_inst (
	.datain(Add4_a14),
	.dataout(Add4_a17_CIN_driver));

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb Add4_a17(
// Equation(s):
// Add4_a17_sumout = SUM(( pip_acc_a4_a_a4_a_aq ) + ( in_data_a5_a_a4_a_ainput_o ) + ( Add4_a14 ))
// Add4_a18 = CARRY(( pip_acc_a4_a_a4_a_aq ) + ( in_data_a5_a_a4_a_ainput_o ) + ( Add4_a14 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add4_a17_DATAC_driver),
	.datad(Add4_a17_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a17_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a17_sumout),
	.cout(Add4_a18),
	.shareout());
// synopsys translate_off
defparam Add4_a17.extended_lut = "off";
defparam Add4_a17.lut_mask = 64'h0000F0F0000000FF;
defparam Add4_a17.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a4_a_D_routing_wire_inst (
	.datain(Add4_a17_sumout),
	.dataout(pip_acc_a5_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a4_a_ENA_driver));

// Location: FF_X29_Y2_N14
dffeas pip_acc_a5_a_a4_a(
	.clk(pip_acc_a5_a_a4_a_CLK_driver),
	.d(pip_acc_a5_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a6_a_a4_a_ainput_I_routing_wire_inst (
	.datain(in_data_6_4),
	.dataout(in_data_a6_a_a4_a_ainput_I_driver));

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf in_data_a6_a_a4_a_ainput(
	.i(in_data_a6_a_a4_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a6_a_a4_a_ainput_o));
// synopsys translate_off
defparam in_data_a6_a_a4_a_ainput.bus_hold = "false";
defparam in_data_a6_a_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire Add5_a17_DATAB_routing_wire_inst (
	.datain(!pip_acc_a5_a_a4_a_aq),
	.dataout(Add5_a17_DATAB_driver));

cyclonev_routing_wire Add5_a17_DATAF_routing_wire_inst (
	.datain(!in_data_a6_a_a4_a_ainput_o),
	.dataout(Add5_a17_DATAF_driver));

cyclonev_routing_wire Add5_a17_CIN_routing_wire_inst (
	.datain(Add5_a14),
	.dataout(Add5_a17_CIN_driver));

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb Add5_a17(
// Equation(s):
// Add5_a17_sumout = SUM(( pip_acc_a5_a_a4_a_aq ) + ( in_data_a6_a_a4_a_ainput_o ) + ( Add5_a14 ))
// Add5_a18 = CARRY(( pip_acc_a5_a_a4_a_aq ) + ( in_data_a6_a_a4_a_ainput_o ) + ( Add5_a14 ))

	.dataa(gnd),
	.datab(Add5_a17_DATAB_driver),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add5_a17_DATAF_driver),
	.datag(gnd),
	.cin(Add5_a17_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a17_sumout),
	.cout(Add5_a18),
	.shareout());
// synopsys translate_off
defparam Add5_a17.extended_lut = "off";
defparam Add5_a17.lut_mask = 64'h0000FF0000003333;
defparam Add5_a17.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a4_a_D_routing_wire_inst (
	.datain(Add5_a17_sumout),
	.dataout(pip_acc_a6_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a4_a_ENA_driver));

// Location: FF_X28_Y2_N13
dffeas pip_acc_a6_a_a4_a(
	.clk(pip_acc_a6_a_a4_a_CLK_driver),
	.d(pip_acc_a6_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a17_DATAC_routing_wire_inst (
	.datain(!in_data_a7_a_a4_a_ainput_o),
	.dataout(Add6_a17_DATAC_driver));

cyclonev_routing_wire Add6_a17_DATAD_routing_wire_inst (
	.datain(!pip_acc_a6_a_a4_a_aq),
	.dataout(Add6_a17_DATAD_driver));

cyclonev_routing_wire Add6_a17_CIN_routing_wire_inst (
	.datain(Add6_a14),
	.dataout(Add6_a17_CIN_driver));

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb Add6_a17(
// Equation(s):
// Add6_a17_sumout = SUM(( pip_acc_a6_a_a4_a_aq ) + ( in_data_a7_a_a4_a_ainput_o ) + ( Add6_a14 ))
// Add6_a18 = CARRY(( pip_acc_a6_a_a4_a_aq ) + ( in_data_a7_a_a4_a_ainput_o ) + ( Add6_a14 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add6_a17_DATAC_driver),
	.datad(Add6_a17_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a17_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a17_sumout),
	.cout(Add6_a18),
	.shareout());
// synopsys translate_off
defparam Add6_a17.extended_lut = "off";
defparam Add6_a17.lut_mask = 64'h0000F0F0000000FF;
defparam Add6_a17.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a4_a_D_routing_wire_inst (
	.datain(Add6_a17_sumout),
	.dataout(pip_acc_a7_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a4_a_ENA_driver));

// Location: FF_X27_Y2_N13
dffeas pip_acc_a7_a_a4_a(
	.clk(pip_acc_a7_a_a4_a_CLK_driver),
	.d(pip_acc_a7_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a17_DATAB_routing_wire_inst (
	.datain(!in_data_a8_a_a4_a_ainput_o),
	.dataout(Add7_a17_DATAB_driver));

cyclonev_routing_wire Add7_a17_DATAD_routing_wire_inst (
	.datain(!pip_acc_a7_a_a4_a_aq),
	.dataout(Add7_a17_DATAD_driver));

cyclonev_routing_wire Add7_a17_CIN_routing_wire_inst (
	.datain(Add7_a14),
	.dataout(Add7_a17_CIN_driver));

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb Add7_a17(
// Equation(s):
// Add7_a17_sumout = SUM(( pip_acc_a7_a_a4_a_aq ) + ( in_data_a8_a_a4_a_ainput_o ) + ( Add7_a14 ))
// Add7_a18 = CARRY(( pip_acc_a7_a_a4_a_aq ) + ( in_data_a8_a_a4_a_ainput_o ) + ( Add7_a14 ))

	.dataa(gnd),
	.datab(Add7_a17_DATAB_driver),
	.datac(gnd),
	.datad(Add7_a17_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a17_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a17_sumout),
	.cout(Add7_a18),
	.shareout());
// synopsys translate_off
defparam Add7_a17.extended_lut = "off";
defparam Add7_a17.lut_mask = 64'h0000CCCC000000FF;
defparam Add7_a17.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a4_a_D_routing_wire_inst (
	.datain(Add7_a17_sumout),
	.dataout(pip_acc_a8_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a4_a_ENA_driver));

// Location: FF_X25_Y2_N13
dffeas pip_acc_a8_a_a4_a(
	.clk(pip_acc_a8_a_a4_a_CLK_driver),
	.d(pip_acc_a8_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a17_DATAB_routing_wire_inst (
	.datain(!in_data_a9_a_a4_a_ainput_o),
	.dataout(Add8_a17_DATAB_driver));

cyclonev_routing_wire Add8_a17_DATAD_routing_wire_inst (
	.datain(!pip_acc_a8_a_a4_a_aq),
	.dataout(Add8_a17_DATAD_driver));

cyclonev_routing_wire Add8_a17_CIN_routing_wire_inst (
	.datain(Add8_a14),
	.dataout(Add8_a17_CIN_driver));

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb Add8_a17(
// Equation(s):
// Add8_a17_sumout = SUM(( pip_acc_a8_a_a4_a_aq ) + ( in_data_a9_a_a4_a_ainput_o ) + ( Add8_a14 ))
// Add8_a18 = CARRY(( pip_acc_a8_a_a4_a_aq ) + ( in_data_a9_a_a4_a_ainput_o ) + ( Add8_a14 ))

	.dataa(gnd),
	.datab(Add8_a17_DATAB_driver),
	.datac(gnd),
	.datad(Add8_a17_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a17_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a17_sumout),
	.cout(Add8_a18),
	.shareout());
// synopsys translate_off
defparam Add8_a17.extended_lut = "off";
defparam Add8_a17.lut_mask = 64'h0000CCCC000000FF;
defparam Add8_a17.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a4_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a4_a_D_routing_wire_inst (
	.datain(Add8_a17_sumout),
	.dataout(pip_acc_a9_a_a4_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a4_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a4_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a4_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a4_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a4_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a4_a_ENA_driver));

// Location: FF_X24_Y2_N14
dffeas pip_acc_a9_a_a4_a(
	.clk(pip_acc_a9_a_a4_a_CLK_driver),
	.d(pip_acc_a9_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a4_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a4_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a4_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a4_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a4_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a4_a_areg0_ASDATA_routing_wire_inst (
	.datain(pip_acc_a9_a_a4_a_aq),
	.dataout(out_data_a4_a_areg0_ASDATA_driver));

cyclonev_routing_wire out_data_a4_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a4_a_areg0_ENA_driver));

// Location: FF_X24_Y2_N40
dffeas out_data_a4_a_areg0(
	.clk(out_data_a4_a_areg0_CLK_driver),
	.d(gnd),
	.asdata(out_data_a4_a_areg0_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(out_data_a4_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a4_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a4_a_areg0.is_wysiwyg = "true";
defparam out_data_a4_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a9_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_9_5),
	.dataout(in_data_a9_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf in_data_a9_a_a5_a_ainput(
	.i(in_data_a9_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a9_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a9_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a9_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a8_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_8_5),
	.dataout(in_data_a8_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf in_data_a8_a_a5_a_ainput(
	.i(in_data_a8_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a8_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a8_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a8_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a7_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_7_5),
	.dataout(in_data_a7_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf in_data_a7_a_a5_a_ainput(
	.i(in_data_a7_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a7_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a7_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a7_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a6_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_6_5),
	.dataout(in_data_a6_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf in_data_a6_a_a5_a_ainput(
	.i(in_data_a6_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a6_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a6_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a6_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a5_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_5_5),
	.dataout(in_data_a5_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf in_data_a5_a_a5_a_ainput(
	.i(in_data_a5_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a5_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a5_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a5_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a3_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_3_5),
	.dataout(in_data_a3_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf in_data_a3_a_a5_a_ainput(
	.i(in_data_a3_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a3_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a3_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a3_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a0_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_0_5),
	.dataout(in_data_a0_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf in_data_a0_a_a5_a_ainput(
	.i(in_data_a0_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a0_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a0_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a0_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a5_a_afeeder_DATAF_routing_wire_inst (
	.datain(!in_data_a0_a_a5_a_ainput_o),
	.dataout(pip_acc_a0_a_a5_a_afeeder_DATAF_driver));

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb pip_acc_a0_a_a5_a_afeeder(
// Equation(s):
// pip_acc_a0_a_a5_a_afeeder_combout = ( in_data_a0_a_a5_a_ainput_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a0_a_a5_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a0_a_a5_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a0_a_a5_a_afeeder.extended_lut = "off";
defparam pip_acc_a0_a_a5_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a0_a_a5_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a0_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a0_a_a5_a_D_routing_wire_inst (
	.datain(pip_acc_a0_a_a5_a_afeeder_combout),
	.dataout(pip_acc_a0_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a0_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a0_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a0_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a0_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a0_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a0_a_a5_a_ENA_driver));

// Location: FF_X30_Y3_N17
dffeas pip_acc_a0_a_a5_a(
	.clk(pip_acc_a0_a_a5_a_CLK_driver),
	.d(pip_acc_a0_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a0_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a0_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a0_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a0_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a0_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a0_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a1_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_1_5),
	.dataout(in_data_a1_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf in_data_a1_a_a5_a_ainput(
	.i(in_data_a1_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a1_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a1_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a1_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire Add0_a21_DATAC_routing_wire_inst (
	.datain(!pip_acc_a0_a_a5_a_aq),
	.dataout(Add0_a21_DATAC_driver));

cyclonev_routing_wire Add0_a21_DATAF_routing_wire_inst (
	.datain(!in_data_a1_a_a5_a_ainput_o),
	.dataout(Add0_a21_DATAF_driver));

cyclonev_routing_wire Add0_a21_CIN_routing_wire_inst (
	.datain(Add0_a18),
	.dataout(Add0_a21_CIN_driver));

// Location: LABCELL_X30_Y3_N45
cyclonev_lcell_comb Add0_a21(
// Equation(s):
// Add0_a21_sumout = SUM(( pip_acc_a0_a_a5_a_aq ) + ( in_data_a1_a_a5_a_ainput_o ) + ( Add0_a18 ))
// Add0_a22 = CARRY(( pip_acc_a0_a_a5_a_aq ) + ( in_data_a1_a_a5_a_ainput_o ) + ( Add0_a18 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add0_a21_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add0_a21_DATAF_driver),
	.datag(gnd),
	.cin(Add0_a21_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a21_sumout),
	.cout(Add0_a22),
	.shareout());
// synopsys translate_off
defparam Add0_a21.extended_lut = "off";
defparam Add0_a21.lut_mask = 64'h0000FF0000000F0F;
defparam Add0_a21.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a5_a_D_routing_wire_inst (
	.datain(Add0_a21_sumout),
	.dataout(pip_acc_a1_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a5_a_ENA_driver));

// Location: FF_X30_Y3_N47
dffeas pip_acc_a1_a_a5_a(
	.clk(pip_acc_a1_a_a5_a_CLK_driver),
	.d(pip_acc_a1_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a2_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_2_5),
	.dataout(in_data_a2_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf in_data_a2_a_a5_a_ainput(
	.i(in_data_a2_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a2_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a2_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a2_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire Add1_a21_DATAA_routing_wire_inst (
	.datain(!pip_acc_a1_a_a5_a_aq),
	.dataout(Add1_a21_DATAA_driver));

cyclonev_routing_wire Add1_a21_DATAF_routing_wire_inst (
	.datain(!in_data_a2_a_a5_a_ainput_o),
	.dataout(Add1_a21_DATAF_driver));

cyclonev_routing_wire Add1_a21_CIN_routing_wire_inst (
	.datain(Add1_a18),
	.dataout(Add1_a21_CIN_driver));

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb Add1_a21(
// Equation(s):
// Add1_a21_sumout = SUM(( pip_acc_a1_a_a5_a_aq ) + ( in_data_a2_a_a5_a_ainput_o ) + ( Add1_a18 ))
// Add1_a22 = CARRY(( pip_acc_a1_a_a5_a_aq ) + ( in_data_a2_a_a5_a_ainput_o ) + ( Add1_a18 ))

	.dataa(Add1_a21_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add1_a21_DATAF_driver),
	.datag(gnd),
	.cin(Add1_a21_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a21_sumout),
	.cout(Add1_a22),
	.shareout());
// synopsys translate_off
defparam Add1_a21.extended_lut = "off";
defparam Add1_a21.lut_mask = 64'h0000FF0000005555;
defparam Add1_a21.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a5_a_D_routing_wire_inst (
	.datain(Add1_a21_sumout),
	.dataout(pip_acc_a2_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a5_a_ENA_driver));

// Location: FF_X29_Y3_N17
dffeas pip_acc_a2_a_a5_a(
	.clk(pip_acc_a2_a_a5_a_CLK_driver),
	.d(pip_acc_a2_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a21_DATAA_routing_wire_inst (
	.datain(!in_data_a3_a_a5_a_ainput_o),
	.dataout(Add2_a21_DATAA_driver));

cyclonev_routing_wire Add2_a21_DATAD_routing_wire_inst (
	.datain(!pip_acc_a2_a_a5_a_aq),
	.dataout(Add2_a21_DATAD_driver));

cyclonev_routing_wire Add2_a21_CIN_routing_wire_inst (
	.datain(Add2_a18),
	.dataout(Add2_a21_CIN_driver));

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb Add2_a21(
// Equation(s):
// Add2_a21_sumout = SUM(( pip_acc_a2_a_a5_a_aq ) + ( in_data_a3_a_a5_a_ainput_o ) + ( Add2_a18 ))
// Add2_a22 = CARRY(( pip_acc_a2_a_a5_a_aq ) + ( in_data_a3_a_a5_a_ainput_o ) + ( Add2_a18 ))

	.dataa(Add2_a21_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add2_a21_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add2_a21_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a21_sumout),
	.cout(Add2_a22),
	.shareout());
// synopsys translate_off
defparam Add2_a21.extended_lut = "off";
defparam Add2_a21.lut_mask = 64'h0000AAAA000000FF;
defparam Add2_a21.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a5_a_D_routing_wire_inst (
	.datain(Add2_a21_sumout),
	.dataout(pip_acc_a3_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a5_a_ENA_driver));

// Location: FF_X29_Y4_N16
dffeas pip_acc_a3_a_a5_a(
	.clk(pip_acc_a3_a_a5_a_CLK_driver),
	.d(pip_acc_a3_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a4_a_a5_a_ainput_I_routing_wire_inst (
	.datain(in_data_4_5),
	.dataout(in_data_a4_a_a5_a_ainput_I_driver));

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf in_data_a4_a_a5_a_ainput(
	.i(in_data_a4_a_a5_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a4_a_a5_a_ainput_o));
// synopsys translate_off
defparam in_data_a4_a_a5_a_ainput.bus_hold = "false";
defparam in_data_a4_a_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire Add3_a21_DATAC_routing_wire_inst (
	.datain(!pip_acc_a3_a_a5_a_aq),
	.dataout(Add3_a21_DATAC_driver));

cyclonev_routing_wire Add3_a21_DATAF_routing_wire_inst (
	.datain(!in_data_a4_a_a5_a_ainput_o),
	.dataout(Add3_a21_DATAF_driver));

cyclonev_routing_wire Add3_a21_CIN_routing_wire_inst (
	.datain(Add3_a18),
	.dataout(Add3_a21_CIN_driver));

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb Add3_a21(
// Equation(s):
// Add3_a21_sumout = SUM(( pip_acc_a3_a_a5_a_aq ) + ( in_data_a4_a_a5_a_ainput_o ) + ( Add3_a18 ))
// Add3_a22 = CARRY(( pip_acc_a3_a_a5_a_aq ) + ( in_data_a4_a_a5_a_ainput_o ) + ( Add3_a18 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add3_a21_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add3_a21_DATAF_driver),
	.datag(gnd),
	.cin(Add3_a21_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a21_sumout),
	.cout(Add3_a22),
	.shareout());
// synopsys translate_off
defparam Add3_a21.extended_lut = "off";
defparam Add3_a21.lut_mask = 64'h0000FF0000000F0F;
defparam Add3_a21.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a5_a_D_routing_wire_inst (
	.datain(Add3_a21_sumout),
	.dataout(pip_acc_a4_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a5_a_ENA_driver));

// Location: FF_X30_Y4_N16
dffeas pip_acc_a4_a_a5_a(
	.clk(pip_acc_a4_a_a5_a_CLK_driver),
	.d(pip_acc_a4_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a21_DATAA_routing_wire_inst (
	.datain(!in_data_a5_a_a5_a_ainput_o),
	.dataout(Add4_a21_DATAA_driver));

cyclonev_routing_wire Add4_a21_DATAD_routing_wire_inst (
	.datain(!pip_acc_a4_a_a5_a_aq),
	.dataout(Add4_a21_DATAD_driver));

cyclonev_routing_wire Add4_a21_CIN_routing_wire_inst (
	.datain(Add4_a18),
	.dataout(Add4_a21_CIN_driver));

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb Add4_a21(
// Equation(s):
// Add4_a21_sumout = SUM(( pip_acc_a4_a_a5_a_aq ) + ( in_data_a5_a_a5_a_ainput_o ) + ( Add4_a18 ))
// Add4_a22 = CARRY(( pip_acc_a4_a_a5_a_aq ) + ( in_data_a5_a_a5_a_ainput_o ) + ( Add4_a18 ))

	.dataa(Add4_a21_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add4_a21_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a21_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a21_sumout),
	.cout(Add4_a22),
	.shareout());
// synopsys translate_off
defparam Add4_a21.extended_lut = "off";
defparam Add4_a21.lut_mask = 64'h0000AAAA000000FF;
defparam Add4_a21.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a5_a_D_routing_wire_inst (
	.datain(Add4_a21_sumout),
	.dataout(pip_acc_a5_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a5_a_ENA_driver));

// Location: FF_X29_Y2_N17
dffeas pip_acc_a5_a_a5_a(
	.clk(pip_acc_a5_a_a5_a_CLK_driver),
	.d(pip_acc_a5_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a21_DATAA_routing_wire_inst (
	.datain(!in_data_a6_a_a5_a_ainput_o),
	.dataout(Add5_a21_DATAA_driver));

cyclonev_routing_wire Add5_a21_DATAD_routing_wire_inst (
	.datain(!pip_acc_a5_a_a5_a_aq),
	.dataout(Add5_a21_DATAD_driver));

cyclonev_routing_wire Add5_a21_CIN_routing_wire_inst (
	.datain(Add5_a18),
	.dataout(Add5_a21_CIN_driver));

// Location: MLABCELL_X28_Y2_N15
cyclonev_lcell_comb Add5_a21(
// Equation(s):
// Add5_a21_sumout = SUM(( pip_acc_a5_a_a5_a_aq ) + ( in_data_a6_a_a5_a_ainput_o ) + ( Add5_a18 ))
// Add5_a22 = CARRY(( pip_acc_a5_a_a5_a_aq ) + ( in_data_a6_a_a5_a_ainput_o ) + ( Add5_a18 ))

	.dataa(Add5_a21_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add5_a21_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add5_a21_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a21_sumout),
	.cout(Add5_a22),
	.shareout());
// synopsys translate_off
defparam Add5_a21.extended_lut = "off";
defparam Add5_a21.lut_mask = 64'h0000AAAA000000FF;
defparam Add5_a21.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a5_a_D_routing_wire_inst (
	.datain(Add5_a21_sumout),
	.dataout(pip_acc_a6_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a5_a_ENA_driver));

// Location: FF_X28_Y2_N17
dffeas pip_acc_a6_a_a5_a(
	.clk(pip_acc_a6_a_a5_a_CLK_driver),
	.d(pip_acc_a6_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a21_DATAA_routing_wire_inst (
	.datain(!in_data_a7_a_a5_a_ainput_o),
	.dataout(Add6_a21_DATAA_driver));

cyclonev_routing_wire Add6_a21_DATAD_routing_wire_inst (
	.datain(!pip_acc_a6_a_a5_a_aq),
	.dataout(Add6_a21_DATAD_driver));

cyclonev_routing_wire Add6_a21_CIN_routing_wire_inst (
	.datain(Add6_a18),
	.dataout(Add6_a21_CIN_driver));

// Location: LABCELL_X27_Y2_N15
cyclonev_lcell_comb Add6_a21(
// Equation(s):
// Add6_a21_sumout = SUM(( pip_acc_a6_a_a5_a_aq ) + ( in_data_a7_a_a5_a_ainput_o ) + ( Add6_a18 ))
// Add6_a22 = CARRY(( pip_acc_a6_a_a5_a_aq ) + ( in_data_a7_a_a5_a_ainput_o ) + ( Add6_a18 ))

	.dataa(Add6_a21_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add6_a21_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a21_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a21_sumout),
	.cout(Add6_a22),
	.shareout());
// synopsys translate_off
defparam Add6_a21.extended_lut = "off";
defparam Add6_a21.lut_mask = 64'h0000AAAA000000FF;
defparam Add6_a21.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a5_a_D_routing_wire_inst (
	.datain(Add6_a21_sumout),
	.dataout(pip_acc_a7_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a5_a_ENA_driver));

// Location: FF_X27_Y2_N16
dffeas pip_acc_a7_a_a5_a(
	.clk(pip_acc_a7_a_a5_a_CLK_driver),
	.d(pip_acc_a7_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a21_DATAA_routing_wire_inst (
	.datain(!in_data_a8_a_a5_a_ainput_o),
	.dataout(Add7_a21_DATAA_driver));

cyclonev_routing_wire Add7_a21_DATAC_routing_wire_inst (
	.datain(!pip_acc_a7_a_a5_a_aq),
	.dataout(Add7_a21_DATAC_driver));

cyclonev_routing_wire Add7_a21_CIN_routing_wire_inst (
	.datain(Add7_a18),
	.dataout(Add7_a21_CIN_driver));

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb Add7_a21(
// Equation(s):
// Add7_a21_sumout = SUM(( pip_acc_a7_a_a5_a_aq ) + ( in_data_a8_a_a5_a_ainput_o ) + ( Add7_a18 ))
// Add7_a22 = CARRY(( pip_acc_a7_a_a5_a_aq ) + ( in_data_a8_a_a5_a_ainput_o ) + ( Add7_a18 ))

	.dataa(Add7_a21_DATAA_driver),
	.datab(gnd),
	.datac(Add7_a21_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a21_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a21_sumout),
	.cout(Add7_a22),
	.shareout());
// synopsys translate_off
defparam Add7_a21.extended_lut = "off";
defparam Add7_a21.lut_mask = 64'h0000AAAA00000F0F;
defparam Add7_a21.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a5_a_D_routing_wire_inst (
	.datain(Add7_a21_sumout),
	.dataout(pip_acc_a8_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a5_a_ENA_driver));

// Location: FF_X25_Y2_N17
dffeas pip_acc_a8_a_a5_a(
	.clk(pip_acc_a8_a_a5_a_CLK_driver),
	.d(pip_acc_a8_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a21_DATAC_routing_wire_inst (
	.datain(!in_data_a9_a_a5_a_ainput_o),
	.dataout(Add8_a21_DATAC_driver));

cyclonev_routing_wire Add8_a21_DATAD_routing_wire_inst (
	.datain(!pip_acc_a8_a_a5_a_aq),
	.dataout(Add8_a21_DATAD_driver));

cyclonev_routing_wire Add8_a21_CIN_routing_wire_inst (
	.datain(Add8_a18),
	.dataout(Add8_a21_CIN_driver));

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb Add8_a21(
// Equation(s):
// Add8_a21_sumout = SUM(( pip_acc_a8_a_a5_a_aq ) + ( in_data_a9_a_a5_a_ainput_o ) + ( Add8_a18 ))
// Add8_a22 = CARRY(( pip_acc_a8_a_a5_a_aq ) + ( in_data_a9_a_a5_a_ainput_o ) + ( Add8_a18 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add8_a21_DATAC_driver),
	.datad(Add8_a21_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a21_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a21_sumout),
	.cout(Add8_a22),
	.shareout());
// synopsys translate_off
defparam Add8_a21.extended_lut = "off";
defparam Add8_a21.lut_mask = 64'h0000F0F0000000FF;
defparam Add8_a21.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a5_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a5_a_D_routing_wire_inst (
	.datain(Add8_a21_sumout),
	.dataout(pip_acc_a9_a_a5_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a5_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a5_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a5_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a5_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a5_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a5_a_ENA_driver));

// Location: FF_X24_Y2_N16
dffeas pip_acc_a9_a_a5_a(
	.clk(pip_acc_a9_a_a5_a_CLK_driver),
	.d(pip_acc_a9_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a5_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a5_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a5_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a5_a_areg0feeder_DATAF_routing_wire_inst (
	.datain(!pip_acc_a9_a_a5_a_aq),
	.dataout(out_data_a5_a_areg0feeder_DATAF_driver));

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb out_data_a5_a_areg0feeder(
// Equation(s):
// out_data_a5_a_areg0feeder_combout = ( pip_acc_a9_a_a5_a_aq )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(out_data_a5_a_areg0feeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(out_data_a5_a_areg0feeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam out_data_a5_a_areg0feeder.extended_lut = "off";
defparam out_data_a5_a_areg0feeder.lut_mask = 64'h00000000FFFFFFFF;
defparam out_data_a5_a_areg0feeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire out_data_a5_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a5_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a5_a_areg0_D_routing_wire_inst (
	.datain(out_data_a5_a_areg0feeder_combout),
	.dataout(out_data_a5_a_areg0_D_driver));

cyclonev_routing_wire out_data_a5_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a5_a_areg0_ENA_driver));

// Location: FF_X25_Y2_N37
dffeas out_data_a5_a_areg0(
	.clk(out_data_a5_a_areg0_CLK_driver),
	.d(out_data_a5_a_areg0_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(out_data_a5_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a5_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a5_a_areg0.is_wysiwyg = "true";
defparam out_data_a5_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a9_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_9_6),
	.dataout(in_data_a9_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf in_data_a9_a_a6_a_ainput(
	.i(in_data_a9_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a9_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a9_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a9_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a8_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_8_6),
	.dataout(in_data_a8_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf in_data_a8_a_a6_a_ainput(
	.i(in_data_a8_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a8_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a8_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a8_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a5_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_5_6),
	.dataout(in_data_a5_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf in_data_a5_a_a6_a_ainput(
	.i(in_data_a5_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a5_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a5_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a5_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a3_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_3_6),
	.dataout(in_data_a3_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf in_data_a3_a_a6_a_ainput(
	.i(in_data_a3_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a3_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a3_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a3_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a2_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_2_6),
	.dataout(in_data_a2_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf in_data_a2_a_a6_a_ainput(
	.i(in_data_a2_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a2_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a2_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a2_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a1_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_1_6),
	.dataout(in_data_a1_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf in_data_a1_a_a6_a_ainput(
	.i(in_data_a1_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a1_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a1_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a1_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a0_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_0_6),
	.dataout(in_data_a0_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf in_data_a0_a_a6_a_ainput(
	.i(in_data_a0_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a0_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a0_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a0_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a6_a_afeeder_DATAF_routing_wire_inst (
	.datain(!in_data_a0_a_a6_a_ainput_o),
	.dataout(pip_acc_a0_a_a6_a_afeeder_DATAF_driver));

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb pip_acc_a0_a_a6_a_afeeder(
// Equation(s):
// pip_acc_a0_a_a6_a_afeeder_combout = ( in_data_a0_a_a6_a_ainput_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a0_a_a6_a_afeeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a0_a_a6_a_afeeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a0_a_a6_a_afeeder.extended_lut = "off";
defparam pip_acc_a0_a_a6_a_afeeder.lut_mask = 64'h00000000FFFFFFFF;
defparam pip_acc_a0_a_a6_a_afeeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a0_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a0_a_a6_a_D_routing_wire_inst (
	.datain(pip_acc_a0_a_a6_a_afeeder_combout),
	.dataout(pip_acc_a0_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a0_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a0_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a0_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a0_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a0_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a0_a_a6_a_ENA_driver));

// Location: FF_X30_Y3_N20
dffeas pip_acc_a0_a_a6_a(
	.clk(pip_acc_a0_a_a6_a_CLK_driver),
	.d(pip_acc_a0_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a0_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a0_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a0_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a0_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a0_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a0_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add0_a25_DATAB_routing_wire_inst (
	.datain(!in_data_a1_a_a6_a_ainput_o),
	.dataout(Add0_a25_DATAB_driver));

cyclonev_routing_wire Add0_a25_DATAC_routing_wire_inst (
	.datain(!pip_acc_a0_a_a6_a_aq),
	.dataout(Add0_a25_DATAC_driver));

cyclonev_routing_wire Add0_a25_CIN_routing_wire_inst (
	.datain(Add0_a22),
	.dataout(Add0_a25_CIN_driver));

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb Add0_a25(
// Equation(s):
// Add0_a25_sumout = SUM(( pip_acc_a0_a_a6_a_aq ) + ( in_data_a1_a_a6_a_ainput_o ) + ( Add0_a22 ))
// Add0_a26 = CARRY(( pip_acc_a0_a_a6_a_aq ) + ( in_data_a1_a_a6_a_ainput_o ) + ( Add0_a22 ))

	.dataa(gnd),
	.datab(Add0_a25_DATAB_driver),
	.datac(Add0_a25_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add0_a25_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a25_sumout),
	.cout(Add0_a26),
	.shareout());
// synopsys translate_off
defparam Add0_a25.extended_lut = "off";
defparam Add0_a25.lut_mask = 64'h0000CCCC00000F0F;
defparam Add0_a25.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a6_a_D_routing_wire_inst (
	.datain(Add0_a25_sumout),
	.dataout(pip_acc_a1_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a6_a_ENA_driver));

// Location: FF_X30_Y3_N50
dffeas pip_acc_a1_a_a6_a(
	.clk(pip_acc_a1_a_a6_a_CLK_driver),
	.d(pip_acc_a1_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a25_DATAC_routing_wire_inst (
	.datain(!in_data_a2_a_a6_a_ainput_o),
	.dataout(Add1_a25_DATAC_driver));

cyclonev_routing_wire Add1_a25_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a6_a_aq),
	.dataout(Add1_a25_DATAD_driver));

cyclonev_routing_wire Add1_a25_CIN_routing_wire_inst (
	.datain(Add1_a22),
	.dataout(Add1_a25_CIN_driver));

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb Add1_a25(
// Equation(s):
// Add1_a25_sumout = SUM(( pip_acc_a1_a_a6_a_aq ) + ( in_data_a2_a_a6_a_ainput_o ) + ( Add1_a22 ))
// Add1_a26 = CARRY(( pip_acc_a1_a_a6_a_aq ) + ( in_data_a2_a_a6_a_ainput_o ) + ( Add1_a22 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add1_a25_DATAC_driver),
	.datad(Add1_a25_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add1_a25_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a25_sumout),
	.cout(Add1_a26),
	.shareout());
// synopsys translate_off
defparam Add1_a25.extended_lut = "off";
defparam Add1_a25.lut_mask = 64'h0000F0F0000000FF;
defparam Add1_a25.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a6_a_D_routing_wire_inst (
	.datain(Add1_a25_sumout),
	.dataout(pip_acc_a2_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a6_a_ENA_driver));

// Location: FF_X29_Y3_N19
dffeas pip_acc_a2_a_a6_a(
	.clk(pip_acc_a2_a_a6_a_CLK_driver),
	.d(pip_acc_a2_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a25_DATAA_routing_wire_inst (
	.datain(!in_data_a3_a_a6_a_ainput_o),
	.dataout(Add2_a25_DATAA_driver));

cyclonev_routing_wire Add2_a25_DATAD_routing_wire_inst (
	.datain(!pip_acc_a2_a_a6_a_aq),
	.dataout(Add2_a25_DATAD_driver));

cyclonev_routing_wire Add2_a25_CIN_routing_wire_inst (
	.datain(Add2_a22),
	.dataout(Add2_a25_CIN_driver));

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb Add2_a25(
// Equation(s):
// Add2_a25_sumout = SUM(( pip_acc_a2_a_a6_a_aq ) + ( in_data_a3_a_a6_a_ainput_o ) + ( Add2_a22 ))
// Add2_a26 = CARRY(( pip_acc_a2_a_a6_a_aq ) + ( in_data_a3_a_a6_a_ainput_o ) + ( Add2_a22 ))

	.dataa(Add2_a25_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add2_a25_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add2_a25_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a25_sumout),
	.cout(Add2_a26),
	.shareout());
// synopsys translate_off
defparam Add2_a25.extended_lut = "off";
defparam Add2_a25.lut_mask = 64'h0000AAAA000000FF;
defparam Add2_a25.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a6_a_D_routing_wire_inst (
	.datain(Add2_a25_sumout),
	.dataout(pip_acc_a3_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a6_a_ENA_driver));

// Location: FF_X29_Y4_N19
dffeas pip_acc_a3_a_a6_a(
	.clk(pip_acc_a3_a_a6_a_CLK_driver),
	.d(pip_acc_a3_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a4_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_4_6),
	.dataout(in_data_a4_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf in_data_a4_a_a6_a_ainput(
	.i(in_data_a4_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a4_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a4_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a4_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire Add3_a25_DATAB_routing_wire_inst (
	.datain(!pip_acc_a3_a_a6_a_aq),
	.dataout(Add3_a25_DATAB_driver));

cyclonev_routing_wire Add3_a25_DATAF_routing_wire_inst (
	.datain(!in_data_a4_a_a6_a_ainput_o),
	.dataout(Add3_a25_DATAF_driver));

cyclonev_routing_wire Add3_a25_CIN_routing_wire_inst (
	.datain(Add3_a22),
	.dataout(Add3_a25_CIN_driver));

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb Add3_a25(
// Equation(s):
// Add3_a25_sumout = SUM(( pip_acc_a3_a_a6_a_aq ) + ( in_data_a4_a_a6_a_ainput_o ) + ( Add3_a22 ))
// Add3_a26 = CARRY(( pip_acc_a3_a_a6_a_aq ) + ( in_data_a4_a_a6_a_ainput_o ) + ( Add3_a22 ))

	.dataa(gnd),
	.datab(Add3_a25_DATAB_driver),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add3_a25_DATAF_driver),
	.datag(gnd),
	.cin(Add3_a25_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a25_sumout),
	.cout(Add3_a26),
	.shareout());
// synopsys translate_off
defparam Add3_a25.extended_lut = "off";
defparam Add3_a25.lut_mask = 64'h0000FF0000003333;
defparam Add3_a25.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a6_a_D_routing_wire_inst (
	.datain(Add3_a25_sumout),
	.dataout(pip_acc_a4_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a6_a_ENA_driver));

// Location: FF_X30_Y4_N20
dffeas pip_acc_a4_a_a6_a(
	.clk(pip_acc_a4_a_a6_a_CLK_driver),
	.d(pip_acc_a4_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a25_DATAB_routing_wire_inst (
	.datain(!in_data_a5_a_a6_a_ainput_o),
	.dataout(Add4_a25_DATAB_driver));

cyclonev_routing_wire Add4_a25_DATAD_routing_wire_inst (
	.datain(!pip_acc_a4_a_a6_a_aq),
	.dataout(Add4_a25_DATAD_driver));

cyclonev_routing_wire Add4_a25_CIN_routing_wire_inst (
	.datain(Add4_a22),
	.dataout(Add4_a25_CIN_driver));

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb Add4_a25(
// Equation(s):
// Add4_a25_sumout = SUM(( pip_acc_a4_a_a6_a_aq ) + ( in_data_a5_a_a6_a_ainput_o ) + ( Add4_a22 ))
// Add4_a26 = CARRY(( pip_acc_a4_a_a6_a_aq ) + ( in_data_a5_a_a6_a_ainput_o ) + ( Add4_a22 ))

	.dataa(gnd),
	.datab(Add4_a25_DATAB_driver),
	.datac(gnd),
	.datad(Add4_a25_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a25_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a25_sumout),
	.cout(Add4_a26),
	.shareout());
// synopsys translate_off
defparam Add4_a25.extended_lut = "off";
defparam Add4_a25.lut_mask = 64'h0000CCCC000000FF;
defparam Add4_a25.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a6_a_D_routing_wire_inst (
	.datain(Add4_a25_sumout),
	.dataout(pip_acc_a5_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a6_a_ENA_driver));

// Location: FF_X29_Y2_N20
dffeas pip_acc_a5_a_a6_a(
	.clk(pip_acc_a5_a_a6_a_CLK_driver),
	.d(pip_acc_a5_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a6_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_6_6),
	.dataout(in_data_a6_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf in_data_a6_a_a6_a_ainput(
	.i(in_data_a6_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a6_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a6_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a6_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire Add5_a25_DATAB_routing_wire_inst (
	.datain(!pip_acc_a5_a_a6_a_aq),
	.dataout(Add5_a25_DATAB_driver));

cyclonev_routing_wire Add5_a25_DATAF_routing_wire_inst (
	.datain(!in_data_a6_a_a6_a_ainput_o),
	.dataout(Add5_a25_DATAF_driver));

cyclonev_routing_wire Add5_a25_CIN_routing_wire_inst (
	.datain(Add5_a22),
	.dataout(Add5_a25_CIN_driver));

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb Add5_a25(
// Equation(s):
// Add5_a25_sumout = SUM(( pip_acc_a5_a_a6_a_aq ) + ( in_data_a6_a_a6_a_ainput_o ) + ( Add5_a22 ))
// Add5_a26 = CARRY(( pip_acc_a5_a_a6_a_aq ) + ( in_data_a6_a_a6_a_ainput_o ) + ( Add5_a22 ))

	.dataa(gnd),
	.datab(Add5_a25_DATAB_driver),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add5_a25_DATAF_driver),
	.datag(gnd),
	.cin(Add5_a25_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a25_sumout),
	.cout(Add5_a26),
	.shareout());
// synopsys translate_off
defparam Add5_a25.extended_lut = "off";
defparam Add5_a25.lut_mask = 64'h0000FF0000003333;
defparam Add5_a25.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a6_a_D_routing_wire_inst (
	.datain(Add5_a25_sumout),
	.dataout(pip_acc_a6_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a6_a_ENA_driver));

// Location: FF_X28_Y2_N20
dffeas pip_acc_a6_a_a6_a(
	.clk(pip_acc_a6_a_a6_a_CLK_driver),
	.d(pip_acc_a6_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a7_a_a6_a_ainput_I_routing_wire_inst (
	.datain(in_data_7_6),
	.dataout(in_data_a7_a_a6_a_ainput_I_driver));

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf in_data_a7_a_a6_a_ainput(
	.i(in_data_a7_a_a6_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a7_a_a6_a_ainput_o));
// synopsys translate_off
defparam in_data_a7_a_a6_a_ainput.bus_hold = "false";
defparam in_data_a7_a_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire Add6_a25_DATAB_routing_wire_inst (
	.datain(!pip_acc_a6_a_a6_a_aq),
	.dataout(Add6_a25_DATAB_driver));

cyclonev_routing_wire Add6_a25_DATAC_routing_wire_inst (
	.datain(!in_data_a7_a_a6_a_ainput_o),
	.dataout(Add6_a25_DATAC_driver));

cyclonev_routing_wire Add6_a25_CIN_routing_wire_inst (
	.datain(Add6_a22),
	.dataout(Add6_a25_CIN_driver));

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb Add6_a25(
// Equation(s):
// Add6_a25_sumout = SUM(( pip_acc_a6_a_a6_a_aq ) + ( in_data_a7_a_a6_a_ainput_o ) + ( Add6_a22 ))
// Add6_a26 = CARRY(( pip_acc_a6_a_a6_a_aq ) + ( in_data_a7_a_a6_a_ainput_o ) + ( Add6_a22 ))

	.dataa(gnd),
	.datab(Add6_a25_DATAB_driver),
	.datac(Add6_a25_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a25_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a25_sumout),
	.cout(Add6_a26),
	.shareout());
// synopsys translate_off
defparam Add6_a25.extended_lut = "off";
defparam Add6_a25.lut_mask = 64'h0000F0F000003333;
defparam Add6_a25.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a6_a_D_routing_wire_inst (
	.datain(Add6_a25_sumout),
	.dataout(pip_acc_a7_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a6_a_ENA_driver));

// Location: FF_X27_Y2_N20
dffeas pip_acc_a7_a_a6_a(
	.clk(pip_acc_a7_a_a6_a_CLK_driver),
	.d(pip_acc_a7_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a25_DATAB_routing_wire_inst (
	.datain(!in_data_a8_a_a6_a_ainput_o),
	.dataout(Add7_a25_DATAB_driver));

cyclonev_routing_wire Add7_a25_DATAC_routing_wire_inst (
	.datain(!pip_acc_a7_a_a6_a_aq),
	.dataout(Add7_a25_DATAC_driver));

cyclonev_routing_wire Add7_a25_CIN_routing_wire_inst (
	.datain(Add7_a22),
	.dataout(Add7_a25_CIN_driver));

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb Add7_a25(
// Equation(s):
// Add7_a25_sumout = SUM(( pip_acc_a7_a_a6_a_aq ) + ( in_data_a8_a_a6_a_ainput_o ) + ( Add7_a22 ))
// Add7_a26 = CARRY(( pip_acc_a7_a_a6_a_aq ) + ( in_data_a8_a_a6_a_ainput_o ) + ( Add7_a22 ))

	.dataa(gnd),
	.datab(Add7_a25_DATAB_driver),
	.datac(Add7_a25_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a25_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a25_sumout),
	.cout(Add7_a26),
	.shareout());
// synopsys translate_off
defparam Add7_a25.extended_lut = "off";
defparam Add7_a25.lut_mask = 64'h0000CCCC00000F0F;
defparam Add7_a25.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a6_a_D_routing_wire_inst (
	.datain(Add7_a25_sumout),
	.dataout(pip_acc_a8_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a6_a_ENA_driver));

// Location: FF_X25_Y2_N19
dffeas pip_acc_a8_a_a6_a(
	.clk(pip_acc_a8_a_a6_a_CLK_driver),
	.d(pip_acc_a8_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a25_DATAB_routing_wire_inst (
	.datain(!in_data_a9_a_a6_a_ainput_o),
	.dataout(Add8_a25_DATAB_driver));

cyclonev_routing_wire Add8_a25_DATAD_routing_wire_inst (
	.datain(!pip_acc_a8_a_a6_a_aq),
	.dataout(Add8_a25_DATAD_driver));

cyclonev_routing_wire Add8_a25_CIN_routing_wire_inst (
	.datain(Add8_a22),
	.dataout(Add8_a25_CIN_driver));

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb Add8_a25(
// Equation(s):
// Add8_a25_sumout = SUM(( pip_acc_a8_a_a6_a_aq ) + ( in_data_a9_a_a6_a_ainput_o ) + ( Add8_a22 ))
// Add8_a26 = CARRY(( pip_acc_a8_a_a6_a_aq ) + ( in_data_a9_a_a6_a_ainput_o ) + ( Add8_a22 ))

	.dataa(gnd),
	.datab(Add8_a25_DATAB_driver),
	.datac(gnd),
	.datad(Add8_a25_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a25_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a25_sumout),
	.cout(Add8_a26),
	.shareout());
// synopsys translate_off
defparam Add8_a25.extended_lut = "off";
defparam Add8_a25.lut_mask = 64'h0000CCCC000000FF;
defparam Add8_a25.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a6_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a6_a_D_routing_wire_inst (
	.datain(Add8_a25_sumout),
	.dataout(pip_acc_a9_a_a6_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a6_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a6_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a6_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a6_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a6_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a6_a_ENA_driver));

// Location: FF_X24_Y2_N20
dffeas pip_acc_a9_a_a6_a(
	.clk(pip_acc_a9_a_a6_a_CLK_driver),
	.d(pip_acc_a9_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a6_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a6_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a6_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a6_a_areg0feeder_DATAA_routing_wire_inst (
	.datain(!pip_acc_a9_a_a6_a_aq),
	.dataout(out_data_a6_a_areg0feeder_DATAA_driver));

// Location: LABCELL_X24_Y2_N45
cyclonev_lcell_comb out_data_a6_a_areg0feeder(
// Equation(s):
// out_data_a6_a_areg0feeder_combout = pip_acc_a9_a_a6_a_aq

	.dataa(out_data_a6_a_areg0feeder_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(out_data_a6_a_areg0feeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam out_data_a6_a_areg0feeder.extended_lut = "off";
defparam out_data_a6_a_areg0feeder.lut_mask = 64'h5555555555555555;
defparam out_data_a6_a_areg0feeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire out_data_a6_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a6_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a6_a_areg0_D_routing_wire_inst (
	.datain(out_data_a6_a_areg0feeder_combout),
	.dataout(out_data_a6_a_areg0_D_driver));

cyclonev_routing_wire out_data_a6_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a6_a_areg0_ENA_driver));

// Location: FF_X24_Y2_N46
dffeas out_data_a6_a_areg0(
	.clk(out_data_a6_a_areg0_CLK_driver),
	.d(out_data_a6_a_areg0_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(out_data_a6_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a6_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a6_a_areg0.is_wysiwyg = "true";
defparam out_data_a6_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a9_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_9_7),
	.dataout(in_data_a9_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf in_data_a9_a_a7_a_ainput(
	.i(in_data_a9_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a9_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a9_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a9_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a8_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_8_7),
	.dataout(in_data_a8_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf in_data_a8_a_a7_a_ainput(
	.i(in_data_a8_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a8_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a8_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a8_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a7_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_7_7),
	.dataout(in_data_a7_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf in_data_a7_a_a7_a_ainput(
	.i(in_data_a7_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a7_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a7_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a7_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a6_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_6_7),
	.dataout(in_data_a6_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf in_data_a6_a_a7_a_ainput(
	.i(in_data_a6_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a6_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a6_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a6_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a5_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_5_7),
	.dataout(in_data_a5_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf in_data_a5_a_a7_a_ainput(
	.i(in_data_a5_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a5_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a5_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a5_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a4_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_4_7),
	.dataout(in_data_a4_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf in_data_a4_a_a7_a_ainput(
	.i(in_data_a4_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a4_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a4_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a4_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a2_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_2_7),
	.dataout(in_data_a2_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf in_data_a2_a_a7_a_ainput(
	.i(in_data_a2_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a2_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a2_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a2_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a1_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_1_7),
	.dataout(in_data_a1_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf in_data_a1_a_a7_a_ainput(
	.i(in_data_a1_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a1_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a1_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a1_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire in_data_a0_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_0_7),
	.dataout(in_data_a0_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf in_data_a0_a_a7_a_ainput(
	.i(in_data_a0_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a0_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a0_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a0_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a0_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a0_a_a7_a_ASDATA_routing_wire_inst (
	.datain(in_data_a0_a_a7_a_ainput_o),
	.dataout(pip_acc_a0_a_a7_a_ASDATA_driver));

cyclonev_routing_wire pip_acc_a0_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a0_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a0_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a0_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a0_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a0_a_a7_a_ENA_driver));

// Location: FF_X30_Y3_N11
dffeas pip_acc_a0_a_a7_a(
	.clk(pip_acc_a0_a_a7_a_CLK_driver),
	.d(gnd),
	.asdata(pip_acc_a0_a_a7_a_ASDATA_driver),
	.clrn(pip_acc_a0_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a0_a_a7_a_SCLR_driver),
	.sload(vcc),
	.ena(pip_acc_a0_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a0_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a0_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a0_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add0_a29_DATAA_routing_wire_inst (
	.datain(!in_data_a1_a_a7_a_ainput_o),
	.dataout(Add0_a29_DATAA_driver));

cyclonev_routing_wire Add0_a29_DATAC_routing_wire_inst (
	.datain(!pip_acc_a0_a_a7_a_aq),
	.dataout(Add0_a29_DATAC_driver));

cyclonev_routing_wire Add0_a29_CIN_routing_wire_inst (
	.datain(Add0_a26),
	.dataout(Add0_a29_CIN_driver));

// Location: LABCELL_X30_Y3_N51
cyclonev_lcell_comb Add0_a29(
// Equation(s):
// Add0_a29_sumout = SUM(( pip_acc_a0_a_a7_a_aq ) + ( in_data_a1_a_a7_a_ainput_o ) + ( Add0_a26 ))
// Add0_a30 = CARRY(( pip_acc_a0_a_a7_a_aq ) + ( in_data_a1_a_a7_a_ainput_o ) + ( Add0_a26 ))

	.dataa(Add0_a29_DATAA_driver),
	.datab(gnd),
	.datac(Add0_a29_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add0_a29_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a29_sumout),
	.cout(Add0_a30),
	.shareout());
// synopsys translate_off
defparam Add0_a29.extended_lut = "off";
defparam Add0_a29.lut_mask = 64'h0000AAAA00000F0F;
defparam Add0_a29.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a7_a_D_routing_wire_inst (
	.datain(Add0_a29_sumout),
	.dataout(pip_acc_a1_a_a7_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a7_a_ENA_driver));

// Location: FF_X30_Y3_N52
dffeas pip_acc_a1_a_a7_a(
	.clk(pip_acc_a1_a_a7_a_CLK_driver),
	.d(pip_acc_a1_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a29_DATAA_routing_wire_inst (
	.datain(!in_data_a2_a_a7_a_ainput_o),
	.dataout(Add1_a29_DATAA_driver));

cyclonev_routing_wire Add1_a29_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a7_a_aq),
	.dataout(Add1_a29_DATAD_driver));

cyclonev_routing_wire Add1_a29_CIN_routing_wire_inst (
	.datain(Add1_a26),
	.dataout(Add1_a29_CIN_driver));

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb Add1_a29(
// Equation(s):
// Add1_a29_sumout = SUM(( pip_acc_a1_a_a7_a_aq ) + ( in_data_a2_a_a7_a_ainput_o ) + ( Add1_a26 ))
// Add1_a30 = CARRY(( pip_acc_a1_a_a7_a_aq ) + ( in_data_a2_a_a7_a_ainput_o ) + ( Add1_a26 ))

	.dataa(Add1_a29_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add1_a29_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add1_a29_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a29_sumout),
	.cout(Add1_a30),
	.shareout());
// synopsys translate_off
defparam Add1_a29.extended_lut = "off";
defparam Add1_a29.lut_mask = 64'h0000AAAA000000FF;
defparam Add1_a29.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a7_a_D_routing_wire_inst (
	.datain(Add1_a29_sumout),
	.dataout(pip_acc_a2_a_a7_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a7_a_ENA_driver));

// Location: FF_X29_Y3_N22
dffeas pip_acc_a2_a_a7_a(
	.clk(pip_acc_a2_a_a7_a_CLK_driver),
	.d(pip_acc_a2_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire in_data_a3_a_a7_a_ainput_I_routing_wire_inst (
	.datain(in_data_3_7),
	.dataout(in_data_a3_a_a7_a_ainput_I_driver));

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf in_data_a3_a_a7_a_ainput(
	.i(in_data_a3_a_a7_a_ainput_I_driver),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(in_data_a3_a_a7_a_ainput_o));
// synopsys translate_off
defparam in_data_a3_a_a7_a_ainput.bus_hold = "false";
defparam in_data_a3_a_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cyclonev_routing_wire Add2_a29_DATAD_routing_wire_inst (
	.datain(!pip_acc_a2_a_a7_a_aq),
	.dataout(Add2_a29_DATAD_driver));

cyclonev_routing_wire Add2_a29_DATAF_routing_wire_inst (
	.datain(!in_data_a3_a_a7_a_ainput_o),
	.dataout(Add2_a29_DATAF_driver));

cyclonev_routing_wire Add2_a29_CIN_routing_wire_inst (
	.datain(Add2_a26),
	.dataout(Add2_a29_CIN_driver));

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb Add2_a29(
// Equation(s):
// Add2_a29_sumout = SUM(( pip_acc_a2_a_a7_a_aq ) + ( in_data_a3_a_a7_a_ainput_o ) + ( Add2_a26 ))
// Add2_a30 = CARRY(( pip_acc_a2_a_a7_a_aq ) + ( in_data_a3_a_a7_a_ainput_o ) + ( Add2_a26 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Add2_a29_DATAD_driver),
	.datae(gnd),
	.dataf(Add2_a29_DATAF_driver),
	.datag(gnd),
	.cin(Add2_a29_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a29_sumout),
	.cout(Add2_a30),
	.shareout());
// synopsys translate_off
defparam Add2_a29.extended_lut = "off";
defparam Add2_a29.lut_mask = 64'h0000FF00000000FF;
defparam Add2_a29.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a7_a_D_routing_wire_inst (
	.datain(Add2_a29_sumout),
	.dataout(pip_acc_a3_a_a7_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a7_a_ENA_driver));

// Location: FF_X29_Y4_N22
dffeas pip_acc_a3_a_a7_a(
	.clk(pip_acc_a3_a_a7_a_CLK_driver),
	.d(pip_acc_a3_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a29_DATAA_routing_wire_inst (
	.datain(!in_data_a4_a_a7_a_ainput_o),
	.dataout(Add3_a29_DATAA_driver));

cyclonev_routing_wire Add3_a29_DATAD_routing_wire_inst (
	.datain(!pip_acc_a3_a_a7_a_aq),
	.dataout(Add3_a29_DATAD_driver));

cyclonev_routing_wire Add3_a29_CIN_routing_wire_inst (
	.datain(Add3_a26),
	.dataout(Add3_a29_CIN_driver));

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb Add3_a29(
// Equation(s):
// Add3_a29_sumout = SUM(( pip_acc_a3_a_a7_a_aq ) + ( in_data_a4_a_a7_a_ainput_o ) + ( Add3_a26 ))
// Add3_a30 = CARRY(( pip_acc_a3_a_a7_a_aq ) + ( in_data_a4_a_a7_a_ainput_o ) + ( Add3_a26 ))

	.dataa(Add3_a29_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add3_a29_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add3_a29_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a29_sumout),
	.cout(Add3_a30),
	.shareout());
// synopsys translate_off
defparam Add3_a29.extended_lut = "off";
defparam Add3_a29.lut_mask = 64'h0000AAAA000000FF;
defparam Add3_a29.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a7_a_D_routing_wire_inst (
	.datain(Add3_a29_sumout),
	.dataout(pip_acc_a4_a_a7_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a7_a_ENA_driver));

// Location: FF_X30_Y4_N22
dffeas pip_acc_a4_a_a7_a(
	.clk(pip_acc_a4_a_a7_a_CLK_driver),
	.d(pip_acc_a4_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a29_DATAA_routing_wire_inst (
	.datain(!in_data_a5_a_a7_a_ainput_o),
	.dataout(Add4_a29_DATAA_driver));

cyclonev_routing_wire Add4_a29_DATAC_routing_wire_inst (
	.datain(!pip_acc_a4_a_a7_a_aq),
	.dataout(Add4_a29_DATAC_driver));

cyclonev_routing_wire Add4_a29_CIN_routing_wire_inst (
	.datain(Add4_a26),
	.dataout(Add4_a29_CIN_driver));

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb Add4_a29(
// Equation(s):
// Add4_a29_sumout = SUM(( pip_acc_a4_a_a7_a_aq ) + ( in_data_a5_a_a7_a_ainput_o ) + ( Add4_a26 ))
// Add4_a30 = CARRY(( pip_acc_a4_a_a7_a_aq ) + ( in_data_a5_a_a7_a_ainput_o ) + ( Add4_a26 ))

	.dataa(Add4_a29_DATAA_driver),
	.datab(gnd),
	.datac(Add4_a29_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a29_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a29_sumout),
	.cout(Add4_a30),
	.shareout());
// synopsys translate_off
defparam Add4_a29.extended_lut = "off";
defparam Add4_a29.lut_mask = 64'h0000AAAA00000F0F;
defparam Add4_a29.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a7_a_D_routing_wire_inst (
	.datain(Add4_a29_sumout),
	.dataout(pip_acc_a5_a_a7_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a7_a_ENA_driver));

// Location: FF_X29_Y2_N23
dffeas pip_acc_a5_a_a7_a(
	.clk(pip_acc_a5_a_a7_a_CLK_driver),
	.d(pip_acc_a5_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a29_DATAA_routing_wire_inst (
	.datain(!in_data_a6_a_a7_a_ainput_o),
	.dataout(Add5_a29_DATAA_driver));

cyclonev_routing_wire Add5_a29_DATAD_routing_wire_inst (
	.datain(!pip_acc_a5_a_a7_a_aq),
	.dataout(Add5_a29_DATAD_driver));

cyclonev_routing_wire Add5_a29_CIN_routing_wire_inst (
	.datain(Add5_a26),
	.dataout(Add5_a29_CIN_driver));

// Location: MLABCELL_X28_Y2_N21
cyclonev_lcell_comb Add5_a29(
// Equation(s):
// Add5_a29_sumout = SUM(( pip_acc_a5_a_a7_a_aq ) + ( in_data_a6_a_a7_a_ainput_o ) + ( Add5_a26 ))
// Add5_a30 = CARRY(( pip_acc_a5_a_a7_a_aq ) + ( in_data_a6_a_a7_a_ainput_o ) + ( Add5_a26 ))

	.dataa(Add5_a29_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add5_a29_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add5_a29_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a29_sumout),
	.cout(Add5_a30),
	.shareout());
// synopsys translate_off
defparam Add5_a29.extended_lut = "off";
defparam Add5_a29.lut_mask = 64'h0000AAAA000000FF;
defparam Add5_a29.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a7_a_D_routing_wire_inst (
	.datain(Add5_a29_sumout),
	.dataout(pip_acc_a6_a_a7_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a7_a_ENA_driver));

// Location: FF_X28_Y2_N23
dffeas pip_acc_a6_a_a7_a(
	.clk(pip_acc_a6_a_a7_a_CLK_driver),
	.d(pip_acc_a6_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a29_DATAA_routing_wire_inst (
	.datain(!in_data_a7_a_a7_a_ainput_o),
	.dataout(Add6_a29_DATAA_driver));

cyclonev_routing_wire Add6_a29_DATAD_routing_wire_inst (
	.datain(!pip_acc_a6_a_a7_a_aq),
	.dataout(Add6_a29_DATAD_driver));

cyclonev_routing_wire Add6_a29_CIN_routing_wire_inst (
	.datain(Add6_a26),
	.dataout(Add6_a29_CIN_driver));

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb Add6_a29(
// Equation(s):
// Add6_a29_sumout = SUM(( pip_acc_a6_a_a7_a_aq ) + ( in_data_a7_a_a7_a_ainput_o ) + ( Add6_a26 ))
// Add6_a30 = CARRY(( pip_acc_a6_a_a7_a_aq ) + ( in_data_a7_a_a7_a_ainput_o ) + ( Add6_a26 ))

	.dataa(Add6_a29_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add6_a29_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a29_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a29_sumout),
	.cout(Add6_a30),
	.shareout());
// synopsys translate_off
defparam Add6_a29.extended_lut = "off";
defparam Add6_a29.lut_mask = 64'h0000AAAA000000FF;
defparam Add6_a29.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a7_a_D_routing_wire_inst (
	.datain(Add6_a29_sumout),
	.dataout(pip_acc_a7_a_a7_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a7_a_ENA_driver));

// Location: FF_X27_Y2_N22
dffeas pip_acc_a7_a_a7_a(
	.clk(pip_acc_a7_a_a7_a_CLK_driver),
	.d(pip_acc_a7_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a29_DATAC_routing_wire_inst (
	.datain(!in_data_a8_a_a7_a_ainput_o),
	.dataout(Add7_a29_DATAC_driver));

cyclonev_routing_wire Add7_a29_DATAD_routing_wire_inst (
	.datain(!pip_acc_a7_a_a7_a_aq),
	.dataout(Add7_a29_DATAD_driver));

cyclonev_routing_wire Add7_a29_CIN_routing_wire_inst (
	.datain(Add7_a26),
	.dataout(Add7_a29_CIN_driver));

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb Add7_a29(
// Equation(s):
// Add7_a29_sumout = SUM(( pip_acc_a7_a_a7_a_aq ) + ( in_data_a8_a_a7_a_ainput_o ) + ( Add7_a26 ))
// Add7_a30 = CARRY(( pip_acc_a7_a_a7_a_aq ) + ( in_data_a8_a_a7_a_ainput_o ) + ( Add7_a26 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add7_a29_DATAC_driver),
	.datad(Add7_a29_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a29_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a29_sumout),
	.cout(Add7_a30),
	.shareout());
// synopsys translate_off
defparam Add7_a29.extended_lut = "off";
defparam Add7_a29.lut_mask = 64'h0000F0F0000000FF;
defparam Add7_a29.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a7_a_D_routing_wire_inst (
	.datain(Add7_a29_sumout),
	.dataout(pip_acc_a8_a_a7_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a7_a_ENA_driver));

// Location: FF_X25_Y2_N23
dffeas pip_acc_a8_a_a7_a(
	.clk(pip_acc_a8_a_a7_a_CLK_driver),
	.d(pip_acc_a8_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a29_DATAC_routing_wire_inst (
	.datain(!in_data_a9_a_a7_a_ainput_o),
	.dataout(Add8_a29_DATAC_driver));

cyclonev_routing_wire Add8_a29_DATAD_routing_wire_inst (
	.datain(!pip_acc_a8_a_a7_a_aq),
	.dataout(Add8_a29_DATAD_driver));

cyclonev_routing_wire Add8_a29_CIN_routing_wire_inst (
	.datain(Add8_a26),
	.dataout(Add8_a29_CIN_driver));

// Location: LABCELL_X24_Y2_N21
cyclonev_lcell_comb Add8_a29(
// Equation(s):
// Add8_a29_sumout = SUM(( pip_acc_a8_a_a7_a_aq ) + ( in_data_a9_a_a7_a_ainput_o ) + ( Add8_a26 ))
// Add8_a30 = CARRY(( pip_acc_a8_a_a7_a_aq ) + ( in_data_a9_a_a7_a_ainput_o ) + ( Add8_a26 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add8_a29_DATAC_driver),
	.datad(Add8_a29_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a29_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a29_sumout),
	.cout(Add8_a30),
	.shareout());
// synopsys translate_off
defparam Add8_a29.extended_lut = "off";
defparam Add8_a29.lut_mask = 64'h0000F0F0000000FF;
defparam Add8_a29.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a7_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a7_a_D_routing_wire_inst (
	.datain(Add8_a29_sumout),
	.dataout(pip_acc_a9_a_a7_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a7_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a7_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a7_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a7_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a7_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a7_a_ENA_driver));

// Location: FF_X24_Y2_N22
dffeas pip_acc_a9_a_a7_a(
	.clk(pip_acc_a9_a_a7_a_CLK_driver),
	.d(pip_acc_a9_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a7_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a7_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a7_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a7_a_areg0feeder_DATAF_routing_wire_inst (
	.datain(!pip_acc_a9_a_a7_a_aq),
	.dataout(out_data_a7_a_areg0feeder_DATAF_driver));

// Location: LABCELL_X24_Y2_N51
cyclonev_lcell_comb out_data_a7_a_areg0feeder(
// Equation(s):
// out_data_a7_a_areg0feeder_combout = ( pip_acc_a9_a_a7_a_aq )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(out_data_a7_a_areg0feeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(out_data_a7_a_areg0feeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam out_data_a7_a_areg0feeder.extended_lut = "off";
defparam out_data_a7_a_areg0feeder.lut_mask = 64'h00000000FFFFFFFF;
defparam out_data_a7_a_areg0feeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire out_data_a7_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a7_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a7_a_areg0_D_routing_wire_inst (
	.datain(out_data_a7_a_areg0feeder_combout),
	.dataout(out_data_a7_a_areg0_D_driver));

cyclonev_routing_wire out_data_a7_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a7_a_areg0_ENA_driver));

// Location: FF_X24_Y2_N52
dffeas out_data_a7_a_areg0(
	.clk(out_data_a7_a_areg0_CLK_driver),
	.d(out_data_a7_a_areg0_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(out_data_a7_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a7_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a7_a_areg0.is_wysiwyg = "true";
defparam out_data_a7_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add0_a33_DATAA_routing_wire_inst (
	.datain(!in_data_a1_a_a7_a_ainput_o),
	.dataout(Add0_a33_DATAA_driver));

cyclonev_routing_wire Add0_a33_CIN_routing_wire_inst (
	.datain(Add0_a30),
	.dataout(Add0_a33_CIN_driver));

// Location: LABCELL_X30_Y3_N54
cyclonev_lcell_comb Add0_a33(
// Equation(s):
// Add0_a33_sumout = SUM(( GND ) + ( in_data_a1_a_a7_a_ainput_o ) + ( Add0_a30 ))
// Add0_a34 = CARRY(( GND ) + ( in_data_a1_a_a7_a_ainput_o ) + ( Add0_a30 ))

	.dataa(Add0_a33_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add0_a33_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a33_sumout),
	.cout(Add0_a34),
	.shareout());
// synopsys translate_off
defparam Add0_a33.extended_lut = "off";
defparam Add0_a33.lut_mask = 64'h0000AAAA00000000;
defparam Add0_a33.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a8_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a8_a_D_routing_wire_inst (
	.datain(Add0_a33_sumout),
	.dataout(pip_acc_a1_a_a8_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a8_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a8_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a8_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a8_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a8_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a8_a_ENA_driver));

// Location: FF_X30_Y3_N56
dffeas pip_acc_a1_a_a8_a(
	.clk(pip_acc_a1_a_a8_a_CLK_driver),
	.d(pip_acc_a1_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a8_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a8_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a8_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a33_DATAA_routing_wire_inst (
	.datain(!in_data_a2_a_a7_a_ainput_o),
	.dataout(Add1_a33_DATAA_driver));

cyclonev_routing_wire Add1_a33_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a8_a_aq),
	.dataout(Add1_a33_DATAD_driver));

cyclonev_routing_wire Add1_a33_CIN_routing_wire_inst (
	.datain(Add1_a30),
	.dataout(Add1_a33_CIN_driver));

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb Add1_a33(
// Equation(s):
// Add1_a33_sumout = SUM(( pip_acc_a1_a_a8_a_aq ) + ( in_data_a2_a_a7_a_ainput_o ) + ( Add1_a30 ))
// Add1_a34 = CARRY(( pip_acc_a1_a_a8_a_aq ) + ( in_data_a2_a_a7_a_ainput_o ) + ( Add1_a30 ))

	.dataa(Add1_a33_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add1_a33_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add1_a33_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a33_sumout),
	.cout(Add1_a34),
	.shareout());
// synopsys translate_off
defparam Add1_a33.extended_lut = "off";
defparam Add1_a33.lut_mask = 64'h0000AAAA000000FF;
defparam Add1_a33.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a8_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a8_a_D_routing_wire_inst (
	.datain(Add1_a33_sumout),
	.dataout(pip_acc_a2_a_a8_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a8_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a8_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a8_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a8_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a8_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a8_a_ENA_driver));

// Location: FF_X29_Y3_N26
dffeas pip_acc_a2_a_a8_a(
	.clk(pip_acc_a2_a_a8_a_CLK_driver),
	.d(pip_acc_a2_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a8_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a8_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a8_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a33_DATAA_routing_wire_inst (
	.datain(!in_data_a3_a_a7_a_ainput_o),
	.dataout(Add2_a33_DATAA_driver));

cyclonev_routing_wire Add2_a33_DATAC_routing_wire_inst (
	.datain(!pip_acc_a2_a_a8_a_aq),
	.dataout(Add2_a33_DATAC_driver));

cyclonev_routing_wire Add2_a33_CIN_routing_wire_inst (
	.datain(Add2_a30),
	.dataout(Add2_a33_CIN_driver));

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb Add2_a33(
// Equation(s):
// Add2_a33_sumout = SUM(( pip_acc_a2_a_a8_a_aq ) + ( in_data_a3_a_a7_a_ainput_o ) + ( Add2_a30 ))
// Add2_a34 = CARRY(( pip_acc_a2_a_a8_a_aq ) + ( in_data_a3_a_a7_a_ainput_o ) + ( Add2_a30 ))

	.dataa(Add2_a33_DATAA_driver),
	.datab(gnd),
	.datac(Add2_a33_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add2_a33_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a33_sumout),
	.cout(Add2_a34),
	.shareout());
// synopsys translate_off
defparam Add2_a33.extended_lut = "off";
defparam Add2_a33.lut_mask = 64'h0000AAAA00000F0F;
defparam Add2_a33.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a8_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a8_a_D_routing_wire_inst (
	.datain(Add2_a33_sumout),
	.dataout(pip_acc_a3_a_a8_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a8_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a8_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a8_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a8_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a8_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a8_a_ENA_driver));

// Location: FF_X29_Y4_N25
dffeas pip_acc_a3_a_a8_a(
	.clk(pip_acc_a3_a_a8_a_CLK_driver),
	.d(pip_acc_a3_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a8_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a8_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a8_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a33_DATAA_routing_wire_inst (
	.datain(!in_data_a4_a_a7_a_ainput_o),
	.dataout(Add3_a33_DATAA_driver));

cyclonev_routing_wire Add3_a33_DATAB_routing_wire_inst (
	.datain(!pip_acc_a3_a_a8_a_aq),
	.dataout(Add3_a33_DATAB_driver));

cyclonev_routing_wire Add3_a33_CIN_routing_wire_inst (
	.datain(Add3_a30),
	.dataout(Add3_a33_CIN_driver));

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb Add3_a33(
// Equation(s):
// Add3_a33_sumout = SUM(( pip_acc_a3_a_a8_a_aq ) + ( in_data_a4_a_a7_a_ainput_o ) + ( Add3_a30 ))
// Add3_a34 = CARRY(( pip_acc_a3_a_a8_a_aq ) + ( in_data_a4_a_a7_a_ainput_o ) + ( Add3_a30 ))

	.dataa(Add3_a33_DATAA_driver),
	.datab(Add3_a33_DATAB_driver),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add3_a33_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a33_sumout),
	.cout(Add3_a34),
	.shareout());
// synopsys translate_off
defparam Add3_a33.extended_lut = "off";
defparam Add3_a33.lut_mask = 64'h0000AAAA00003333;
defparam Add3_a33.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a8_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a8_a_D_routing_wire_inst (
	.datain(Add3_a33_sumout),
	.dataout(pip_acc_a4_a_a8_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a8_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a8_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a8_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a8_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a8_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a8_a_ENA_driver));

// Location: FF_X30_Y4_N26
dffeas pip_acc_a4_a_a8_a(
	.clk(pip_acc_a4_a_a8_a_CLK_driver),
	.d(pip_acc_a4_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a8_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a8_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a8_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a33_DATAA_routing_wire_inst (
	.datain(!in_data_a5_a_a7_a_ainput_o),
	.dataout(Add4_a33_DATAA_driver));

cyclonev_routing_wire Add4_a33_DATAD_routing_wire_inst (
	.datain(!pip_acc_a4_a_a8_a_aq),
	.dataout(Add4_a33_DATAD_driver));

cyclonev_routing_wire Add4_a33_CIN_routing_wire_inst (
	.datain(Add4_a30),
	.dataout(Add4_a33_CIN_driver));

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb Add4_a33(
// Equation(s):
// Add4_a33_sumout = SUM(( pip_acc_a4_a_a8_a_aq ) + ( in_data_a5_a_a7_a_ainput_o ) + ( Add4_a30 ))
// Add4_a34 = CARRY(( pip_acc_a4_a_a8_a_aq ) + ( in_data_a5_a_a7_a_ainput_o ) + ( Add4_a30 ))

	.dataa(Add4_a33_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add4_a33_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a33_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a33_sumout),
	.cout(Add4_a34),
	.shareout());
// synopsys translate_off
defparam Add4_a33.extended_lut = "off";
defparam Add4_a33.lut_mask = 64'h0000AAAA000000FF;
defparam Add4_a33.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a8_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a8_a_D_routing_wire_inst (
	.datain(Add4_a33_sumout),
	.dataout(pip_acc_a5_a_a8_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a8_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a8_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a8_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a8_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a8_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a8_a_ENA_driver));

// Location: FF_X29_Y2_N26
dffeas pip_acc_a5_a_a8_a(
	.clk(pip_acc_a5_a_a8_a_CLK_driver),
	.d(pip_acc_a5_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a8_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a8_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a8_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a33_DATAA_routing_wire_inst (
	.datain(!in_data_a6_a_a7_a_ainput_o),
	.dataout(Add5_a33_DATAA_driver));

cyclonev_routing_wire Add5_a33_DATAB_routing_wire_inst (
	.datain(!pip_acc_a5_a_a8_a_aq),
	.dataout(Add5_a33_DATAB_driver));

cyclonev_routing_wire Add5_a33_CIN_routing_wire_inst (
	.datain(Add5_a30),
	.dataout(Add5_a33_CIN_driver));

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb Add5_a33(
// Equation(s):
// Add5_a33_sumout = SUM(( pip_acc_a5_a_a8_a_aq ) + ( in_data_a6_a_a7_a_ainput_o ) + ( Add5_a30 ))
// Add5_a34 = CARRY(( pip_acc_a5_a_a8_a_aq ) + ( in_data_a6_a_a7_a_ainput_o ) + ( Add5_a30 ))

	.dataa(Add5_a33_DATAA_driver),
	.datab(Add5_a33_DATAB_driver),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add5_a33_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a33_sumout),
	.cout(Add5_a34),
	.shareout());
// synopsys translate_off
defparam Add5_a33.extended_lut = "off";
defparam Add5_a33.lut_mask = 64'h0000AAAA00003333;
defparam Add5_a33.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a8_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a8_a_D_routing_wire_inst (
	.datain(Add5_a33_sumout),
	.dataout(pip_acc_a6_a_a8_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a8_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a8_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a8_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a8_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a8_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a8_a_ENA_driver));

// Location: FF_X28_Y2_N26
dffeas pip_acc_a6_a_a8_a(
	.clk(pip_acc_a6_a_a8_a_CLK_driver),
	.d(pip_acc_a6_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a8_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a8_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a8_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a33_DATAA_routing_wire_inst (
	.datain(!in_data_a7_a_a7_a_ainput_o),
	.dataout(Add6_a33_DATAA_driver));

cyclonev_routing_wire Add6_a33_DATAB_routing_wire_inst (
	.datain(!pip_acc_a6_a_a8_a_aq),
	.dataout(Add6_a33_DATAB_driver));

cyclonev_routing_wire Add6_a33_CIN_routing_wire_inst (
	.datain(Add6_a30),
	.dataout(Add6_a33_CIN_driver));

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb Add6_a33(
// Equation(s):
// Add6_a33_sumout = SUM(( pip_acc_a6_a_a8_a_aq ) + ( in_data_a7_a_a7_a_ainput_o ) + ( Add6_a30 ))
// Add6_a34 = CARRY(( pip_acc_a6_a_a8_a_aq ) + ( in_data_a7_a_a7_a_ainput_o ) + ( Add6_a30 ))

	.dataa(Add6_a33_DATAA_driver),
	.datab(Add6_a33_DATAB_driver),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a33_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a33_sumout),
	.cout(Add6_a34),
	.shareout());
// synopsys translate_off
defparam Add6_a33.extended_lut = "off";
defparam Add6_a33.lut_mask = 64'h0000AAAA00003333;
defparam Add6_a33.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a8_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a8_a_D_routing_wire_inst (
	.datain(Add6_a33_sumout),
	.dataout(pip_acc_a7_a_a8_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a8_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a8_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a8_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a8_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a8_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a8_a_ENA_driver));

// Location: FF_X27_Y2_N25
dffeas pip_acc_a7_a_a8_a(
	.clk(pip_acc_a7_a_a8_a_CLK_driver),
	.d(pip_acc_a7_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a8_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a8_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a8_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a33_DATAB_routing_wire_inst (
	.datain(!in_data_a8_a_a7_a_ainput_o),
	.dataout(Add7_a33_DATAB_driver));

cyclonev_routing_wire Add7_a33_DATAC_routing_wire_inst (
	.datain(!pip_acc_a7_a_a8_a_aq),
	.dataout(Add7_a33_DATAC_driver));

cyclonev_routing_wire Add7_a33_CIN_routing_wire_inst (
	.datain(Add7_a30),
	.dataout(Add7_a33_CIN_driver));

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb Add7_a33(
// Equation(s):
// Add7_a33_sumout = SUM(( pip_acc_a7_a_a8_a_aq ) + ( in_data_a8_a_a7_a_ainput_o ) + ( Add7_a30 ))
// Add7_a34 = CARRY(( pip_acc_a7_a_a8_a_aq ) + ( in_data_a8_a_a7_a_ainput_o ) + ( Add7_a30 ))

	.dataa(gnd),
	.datab(Add7_a33_DATAB_driver),
	.datac(Add7_a33_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a33_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a33_sumout),
	.cout(Add7_a34),
	.shareout());
// synopsys translate_off
defparam Add7_a33.extended_lut = "off";
defparam Add7_a33.lut_mask = 64'h0000CCCC00000F0F;
defparam Add7_a33.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a8_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a8_a_D_routing_wire_inst (
	.datain(Add7_a33_sumout),
	.dataout(pip_acc_a8_a_a8_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a8_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a8_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a8_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a8_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a8_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a8_a_ENA_driver));

// Location: FF_X25_Y2_N26
dffeas pip_acc_a8_a_a8_a(
	.clk(pip_acc_a8_a_a8_a_CLK_driver),
	.d(pip_acc_a8_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a8_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a8_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a8_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a33_DATAB_routing_wire_inst (
	.datain(!pip_acc_a8_a_a8_a_aq),
	.dataout(Add8_a33_DATAB_driver));

cyclonev_routing_wire Add8_a33_DATAD_routing_wire_inst (
	.datain(!in_data_a9_a_a7_a_ainput_o),
	.dataout(Add8_a33_DATAD_driver));

cyclonev_routing_wire Add8_a33_CIN_routing_wire_inst (
	.datain(Add8_a30),
	.dataout(Add8_a33_CIN_driver));

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb Add8_a33(
// Equation(s):
// Add8_a33_sumout = SUM(( in_data_a9_a_a7_a_ainput_o ) + ( pip_acc_a8_a_a8_a_aq ) + ( Add8_a30 ))
// Add8_a34 = CARRY(( in_data_a9_a_a7_a_ainput_o ) + ( pip_acc_a8_a_a8_a_aq ) + ( Add8_a30 ))

	.dataa(gnd),
	.datab(Add8_a33_DATAB_driver),
	.datac(gnd),
	.datad(Add8_a33_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a33_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a33_sumout),
	.cout(Add8_a34),
	.shareout());
// synopsys translate_off
defparam Add8_a33.extended_lut = "off";
defparam Add8_a33.lut_mask = 64'h0000CCCC000000FF;
defparam Add8_a33.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a8_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a8_a_D_routing_wire_inst (
	.datain(Add8_a33_sumout),
	.dataout(pip_acc_a9_a_a8_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a8_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a8_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a8_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a8_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a8_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a8_a_ENA_driver));

// Location: FF_X24_Y2_N26
dffeas pip_acc_a9_a_a8_a(
	.clk(pip_acc_a9_a_a8_a_CLK_driver),
	.d(pip_acc_a9_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a8_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a8_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a8_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a8_a_areg0feeder_DATAA_routing_wire_inst (
	.datain(!pip_acc_a9_a_a8_a_aq),
	.dataout(out_data_a8_a_areg0feeder_DATAA_driver));

// Location: LABCELL_X24_Y2_N57
cyclonev_lcell_comb out_data_a8_a_areg0feeder(
// Equation(s):
// out_data_a8_a_areg0feeder_combout = pip_acc_a9_a_a8_a_aq

	.dataa(out_data_a8_a_areg0feeder_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(out_data_a8_a_areg0feeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam out_data_a8_a_areg0feeder.extended_lut = "off";
defparam out_data_a8_a_areg0feeder.lut_mask = 64'h5555555555555555;
defparam out_data_a8_a_areg0feeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire out_data_a8_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a8_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a8_a_areg0_D_routing_wire_inst (
	.datain(out_data_a8_a_areg0feeder_combout),
	.dataout(out_data_a8_a_areg0_D_driver));

cyclonev_routing_wire out_data_a8_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a8_a_areg0_ENA_driver));

// Location: FF_X24_Y2_N58
dffeas out_data_a8_a_areg0(
	.clk(out_data_a8_a_areg0_CLK_driver),
	.d(out_data_a8_a_areg0_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(out_data_a8_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a8_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a8_a_areg0.is_wysiwyg = "true";
defparam out_data_a8_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add0_a37_DATAA_routing_wire_inst (
	.datain(!in_data_a1_a_a7_a_ainput_o),
	.dataout(Add0_a37_DATAA_driver));

cyclonev_routing_wire Add0_a37_CIN_routing_wire_inst (
	.datain(Add0_a34),
	.dataout(Add0_a37_CIN_driver));

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb Add0_a37(
// Equation(s):
// Add0_a37_sumout = SUM(( GND ) + ( in_data_a1_a_a7_a_ainput_o ) + ( Add0_a34 ))

	.dataa(Add0_a37_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add0_a37_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add0_a37_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Add0_a37.extended_lut = "off";
defparam Add0_a37.lut_mask = 64'h0000AAAA00000000;
defparam Add0_a37.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a1_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a1_a_a10_a_CLK_driver));

cyclonev_routing_wire pip_acc_a1_a_a10_a_D_routing_wire_inst (
	.datain(Add0_a37_sumout),
	.dataout(pip_acc_a1_a_a10_a_D_driver));

cyclonev_routing_wire pip_acc_a1_a_a10_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a1_a_a10_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a1_a_a10_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a1_a_a10_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a1_a_a10_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a1_a_a10_a_ENA_driver));

// Location: FF_X30_Y3_N59
dffeas pip_acc_a1_a_a10_a(
	.clk(pip_acc_a1_a_a10_a_CLK_driver),
	.d(pip_acc_a1_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a1_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a1_a_a10_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a1_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a1_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a1_a_a10_a.is_wysiwyg = "true";
defparam pip_acc_a1_a_a10_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a37_DATAA_routing_wire_inst (
	.datain(!in_data_a2_a_a7_a_ainput_o),
	.dataout(Add1_a37_DATAA_driver));

cyclonev_routing_wire Add1_a37_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a10_a_aq),
	.dataout(Add1_a37_DATAD_driver));

cyclonev_routing_wire Add1_a37_CIN_routing_wire_inst (
	.datain(Add1_a34),
	.dataout(Add1_a37_CIN_driver));

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb Add1_a37(
// Equation(s):
// Add1_a37_sumout = SUM(( pip_acc_a1_a_a10_a_aq ) + ( in_data_a2_a_a7_a_ainput_o ) + ( Add1_a34 ))
// Add1_a38 = CARRY(( pip_acc_a1_a_a10_a_aq ) + ( in_data_a2_a_a7_a_ainput_o ) + ( Add1_a34 ))

	.dataa(Add1_a37_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add1_a37_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add1_a37_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a37_sumout),
	.cout(Add1_a38),
	.shareout());
// synopsys translate_off
defparam Add1_a37.extended_lut = "off";
defparam Add1_a37.lut_mask = 64'h0000AAAA000000FF;
defparam Add1_a37.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a9_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a9_a_D_routing_wire_inst (
	.datain(Add1_a37_sumout),
	.dataout(pip_acc_a2_a_a9_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a9_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a9_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a9_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a2_a_a9_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a2_a_a9_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a9_a_ENA_driver));

// Location: FF_X29_Y3_N28
dffeas pip_acc_a2_a_a9_a(
	.clk(pip_acc_a2_a_a9_a_CLK_driver),
	.d(pip_acc_a2_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a2_a_a9_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a2_a_a9_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a9_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a9_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a37_DATAA_routing_wire_inst (
	.datain(!in_data_a3_a_a7_a_ainput_o),
	.dataout(Add2_a37_DATAA_driver));

cyclonev_routing_wire Add2_a37_DATAD_routing_wire_inst (
	.datain(!pip_acc_a2_a_a9_a_aq),
	.dataout(Add2_a37_DATAD_driver));

cyclonev_routing_wire Add2_a37_CIN_routing_wire_inst (
	.datain(Add2_a34),
	.dataout(Add2_a37_CIN_driver));

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb Add2_a37(
// Equation(s):
// Add2_a37_sumout = SUM(( pip_acc_a2_a_a9_a_aq ) + ( in_data_a3_a_a7_a_ainput_o ) + ( Add2_a34 ))
// Add2_a38 = CARRY(( pip_acc_a2_a_a9_a_aq ) + ( in_data_a3_a_a7_a_ainput_o ) + ( Add2_a34 ))

	.dataa(Add2_a37_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add2_a37_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add2_a37_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a37_sumout),
	.cout(Add2_a38),
	.shareout());
// synopsys translate_off
defparam Add2_a37.extended_lut = "off";
defparam Add2_a37.lut_mask = 64'h0000AAAA000000FF;
defparam Add2_a37.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a9_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a9_a_D_routing_wire_inst (
	.datain(Add2_a37_sumout),
	.dataout(pip_acc_a3_a_a9_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a9_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a9_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a9_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a9_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a9_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a9_a_ENA_driver));

// Location: FF_X29_Y4_N28
dffeas pip_acc_a3_a_a9_a(
	.clk(pip_acc_a3_a_a9_a_CLK_driver),
	.d(pip_acc_a3_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a9_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a9_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a9_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a9_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a37_DATAA_routing_wire_inst (
	.datain(!in_data_a4_a_a7_a_ainput_o),
	.dataout(Add3_a37_DATAA_driver));

cyclonev_routing_wire Add3_a37_DATAD_routing_wire_inst (
	.datain(!pip_acc_a3_a_a9_a_aq),
	.dataout(Add3_a37_DATAD_driver));

cyclonev_routing_wire Add3_a37_CIN_routing_wire_inst (
	.datain(Add3_a34),
	.dataout(Add3_a37_CIN_driver));

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb Add3_a37(
// Equation(s):
// Add3_a37_sumout = SUM(( pip_acc_a3_a_a9_a_aq ) + ( in_data_a4_a_a7_a_ainput_o ) + ( Add3_a34 ))
// Add3_a38 = CARRY(( pip_acc_a3_a_a9_a_aq ) + ( in_data_a4_a_a7_a_ainput_o ) + ( Add3_a34 ))

	.dataa(Add3_a37_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add3_a37_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add3_a37_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a37_sumout),
	.cout(Add3_a38),
	.shareout());
// synopsys translate_off
defparam Add3_a37.extended_lut = "off";
defparam Add3_a37.lut_mask = 64'h0000AAAA000000FF;
defparam Add3_a37.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a9_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a9_a_D_routing_wire_inst (
	.datain(Add3_a37_sumout),
	.dataout(pip_acc_a4_a_a9_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a9_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a9_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a9_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a9_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a9_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a9_a_ENA_driver));

// Location: FF_X30_Y4_N28
dffeas pip_acc_a4_a_a9_a(
	.clk(pip_acc_a4_a_a9_a_CLK_driver),
	.d(pip_acc_a4_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a9_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a9_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a9_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a9_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a37_DATAA_routing_wire_inst (
	.datain(!in_data_a5_a_a7_a_ainput_o),
	.dataout(Add4_a37_DATAA_driver));

cyclonev_routing_wire Add4_a37_DATAD_routing_wire_inst (
	.datain(!pip_acc_a4_a_a9_a_aq),
	.dataout(Add4_a37_DATAD_driver));

cyclonev_routing_wire Add4_a37_CIN_routing_wire_inst (
	.datain(Add4_a34),
	.dataout(Add4_a37_CIN_driver));

// Location: LABCELL_X29_Y2_N27
cyclonev_lcell_comb Add4_a37(
// Equation(s):
// Add4_a37_sumout = SUM(( pip_acc_a4_a_a9_a_aq ) + ( in_data_a5_a_a7_a_ainput_o ) + ( Add4_a34 ))
// Add4_a38 = CARRY(( pip_acc_a4_a_a9_a_aq ) + ( in_data_a5_a_a7_a_ainput_o ) + ( Add4_a34 ))

	.dataa(Add4_a37_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add4_a37_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a37_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a37_sumout),
	.cout(Add4_a38),
	.shareout());
// synopsys translate_off
defparam Add4_a37.extended_lut = "off";
defparam Add4_a37.lut_mask = 64'h0000AAAA000000FF;
defparam Add4_a37.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a9_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a9_a_D_routing_wire_inst (
	.datain(Add4_a37_sumout),
	.dataout(pip_acc_a5_a_a9_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a9_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a9_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a9_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a9_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a9_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a9_a_ENA_driver));

// Location: FF_X29_Y2_N29
dffeas pip_acc_a5_a_a9_a(
	.clk(pip_acc_a5_a_a9_a_CLK_driver),
	.d(pip_acc_a5_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a9_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a9_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a9_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a9_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a37_DATAA_routing_wire_inst (
	.datain(!in_data_a6_a_a7_a_ainput_o),
	.dataout(Add5_a37_DATAA_driver));

cyclonev_routing_wire Add5_a37_DATAD_routing_wire_inst (
	.datain(!pip_acc_a5_a_a9_a_aq),
	.dataout(Add5_a37_DATAD_driver));

cyclonev_routing_wire Add5_a37_CIN_routing_wire_inst (
	.datain(Add5_a34),
	.dataout(Add5_a37_CIN_driver));

// Location: MLABCELL_X28_Y2_N27
cyclonev_lcell_comb Add5_a37(
// Equation(s):
// Add5_a37_sumout = SUM(( pip_acc_a5_a_a9_a_aq ) + ( in_data_a6_a_a7_a_ainput_o ) + ( Add5_a34 ))
// Add5_a38 = CARRY(( pip_acc_a5_a_a9_a_aq ) + ( in_data_a6_a_a7_a_ainput_o ) + ( Add5_a34 ))

	.dataa(Add5_a37_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add5_a37_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add5_a37_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a37_sumout),
	.cout(Add5_a38),
	.shareout());
// synopsys translate_off
defparam Add5_a37.extended_lut = "off";
defparam Add5_a37.lut_mask = 64'h0000AAAA000000FF;
defparam Add5_a37.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a9_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a9_a_D_routing_wire_inst (
	.datain(Add5_a37_sumout),
	.dataout(pip_acc_a6_a_a9_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a9_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a9_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a9_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a9_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a9_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a9_a_ENA_driver));

// Location: FF_X28_Y2_N28
dffeas pip_acc_a6_a_a9_a(
	.clk(pip_acc_a6_a_a9_a_CLK_driver),
	.d(pip_acc_a6_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a9_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a9_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a9_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a9_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a37_DATAA_routing_wire_inst (
	.datain(!in_data_a7_a_a7_a_ainput_o),
	.dataout(Add6_a37_DATAA_driver));

cyclonev_routing_wire Add6_a37_DATAC_routing_wire_inst (
	.datain(!pip_acc_a6_a_a9_a_aq),
	.dataout(Add6_a37_DATAC_driver));

cyclonev_routing_wire Add6_a37_CIN_routing_wire_inst (
	.datain(Add6_a34),
	.dataout(Add6_a37_CIN_driver));

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb Add6_a37(
// Equation(s):
// Add6_a37_sumout = SUM(( pip_acc_a6_a_a9_a_aq ) + ( in_data_a7_a_a7_a_ainput_o ) + ( Add6_a34 ))
// Add6_a38 = CARRY(( pip_acc_a6_a_a9_a_aq ) + ( in_data_a7_a_a7_a_ainput_o ) + ( Add6_a34 ))

	.dataa(Add6_a37_DATAA_driver),
	.datab(gnd),
	.datac(Add6_a37_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a37_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a37_sumout),
	.cout(Add6_a38),
	.shareout());
// synopsys translate_off
defparam Add6_a37.extended_lut = "off";
defparam Add6_a37.lut_mask = 64'h0000AAAA00000F0F;
defparam Add6_a37.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a9_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a9_a_D_routing_wire_inst (
	.datain(Add6_a37_sumout),
	.dataout(pip_acc_a7_a_a9_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a9_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a9_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a9_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a9_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a9_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a9_a_ENA_driver));

// Location: FF_X27_Y2_N28
dffeas pip_acc_a7_a_a9_a(
	.clk(pip_acc_a7_a_a9_a_CLK_driver),
	.d(pip_acc_a7_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a9_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a9_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a9_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a9_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a37_DATAB_routing_wire_inst (
	.datain(!in_data_a8_a_a7_a_ainput_o),
	.dataout(Add7_a37_DATAB_driver));

cyclonev_routing_wire Add7_a37_DATAC_routing_wire_inst (
	.datain(!pip_acc_a7_a_a9_a_aq),
	.dataout(Add7_a37_DATAC_driver));

cyclonev_routing_wire Add7_a37_CIN_routing_wire_inst (
	.datain(Add7_a34),
	.dataout(Add7_a37_CIN_driver));

// Location: MLABCELL_X25_Y2_N27
cyclonev_lcell_comb Add7_a37(
// Equation(s):
// Add7_a37_sumout = SUM(( pip_acc_a7_a_a9_a_aq ) + ( in_data_a8_a_a7_a_ainput_o ) + ( Add7_a34 ))
// Add7_a38 = CARRY(( pip_acc_a7_a_a9_a_aq ) + ( in_data_a8_a_a7_a_ainput_o ) + ( Add7_a34 ))

	.dataa(gnd),
	.datab(Add7_a37_DATAB_driver),
	.datac(Add7_a37_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a37_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a37_sumout),
	.cout(Add7_a38),
	.shareout());
// synopsys translate_off
defparam Add7_a37.extended_lut = "off";
defparam Add7_a37.lut_mask = 64'h0000CCCC00000F0F;
defparam Add7_a37.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a9_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a9_a_D_routing_wire_inst (
	.datain(Add7_a37_sumout),
	.dataout(pip_acc_a8_a_a9_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a9_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a9_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a9_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a9_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a9_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a9_a_ENA_driver));

// Location: FF_X25_Y2_N28
dffeas pip_acc_a8_a_a9_a(
	.clk(pip_acc_a8_a_a9_a_CLK_driver),
	.d(pip_acc_a8_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a9_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a9_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a9_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a9_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a37_DATAC_routing_wire_inst (
	.datain(!pip_acc_a8_a_a9_a_aq),
	.dataout(Add8_a37_DATAC_driver));

cyclonev_routing_wire Add8_a37_DATAD_routing_wire_inst (
	.datain(!in_data_a9_a_a7_a_ainput_o),
	.dataout(Add8_a37_DATAD_driver));

cyclonev_routing_wire Add8_a37_CIN_routing_wire_inst (
	.datain(Add8_a34),
	.dataout(Add8_a37_CIN_driver));

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb Add8_a37(
// Equation(s):
// Add8_a37_sumout = SUM(( in_data_a9_a_a7_a_ainput_o ) + ( pip_acc_a8_a_a9_a_aq ) + ( Add8_a34 ))
// Add8_a38 = CARRY(( in_data_a9_a_a7_a_ainput_o ) + ( pip_acc_a8_a_a9_a_aq ) + ( Add8_a34 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add8_a37_DATAC_driver),
	.datad(Add8_a37_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a37_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a37_sumout),
	.cout(Add8_a38),
	.shareout());
// synopsys translate_off
defparam Add8_a37.extended_lut = "off";
defparam Add8_a37.lut_mask = 64'h0000F0F0000000FF;
defparam Add8_a37.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a9_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a9_a_D_routing_wire_inst (
	.datain(Add8_a37_sumout),
	.dataout(pip_acc_a9_a_a9_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a9_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a9_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a9_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a9_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a9_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a9_a_ENA_driver));

// Location: FF_X24_Y2_N29
dffeas pip_acc_a9_a_a9_a(
	.clk(pip_acc_a9_a_a9_a_CLK_driver),
	.d(pip_acc_a9_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a9_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a9_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a9_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a9_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a9_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a9_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a9_a_areg0_ASDATA_routing_wire_inst (
	.datain(pip_acc_a9_a_a9_a_aq),
	.dataout(out_data_a9_a_areg0_ASDATA_driver));

cyclonev_routing_wire out_data_a9_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a9_a_areg0_ENA_driver));

// Location: FF_X24_Y2_N55
dffeas out_data_a9_a_areg0(
	.clk(out_data_a9_a_areg0_CLK_driver),
	.d(gnd),
	.asdata(out_data_a9_a_areg0_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(out_data_a9_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a9_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a9_a_areg0.is_wysiwyg = "true";
defparam out_data_a9_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add1_a41_DATAC_routing_wire_inst (
	.datain(!in_data_a2_a_a7_a_ainput_o),
	.dataout(Add1_a41_DATAC_driver));

cyclonev_routing_wire Add1_a41_DATAD_routing_wire_inst (
	.datain(!pip_acc_a1_a_a10_a_aq),
	.dataout(Add1_a41_DATAD_driver));

cyclonev_routing_wire Add1_a41_CIN_routing_wire_inst (
	.datain(Add1_a38),
	.dataout(Add1_a41_CIN_driver));

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb Add1_a41(
// Equation(s):
// Add1_a41_sumout = SUM(( pip_acc_a1_a_a10_a_aq ) + ( in_data_a2_a_a7_a_ainput_o ) + ( Add1_a38 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add1_a41_DATAC_driver),
	.datad(Add1_a41_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add1_a41_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add1_a41_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Add1_a41.extended_lut = "off";
defparam Add1_a41.lut_mask = 64'h0000F0F0000000FF;
defparam Add1_a41.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a0_DATAC_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a0_DATAC_driver));

cyclonev_routing_wire pip_acc_a0_DATAF_routing_wire_inst (
	.datain(!Add1_a41_sumout),
	.dataout(pip_acc_a0_DATAF_driver));

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb pip_acc_a0(
// Equation(s):
// pip_acc_a0_combout = ( Add1_a41_sumout & ( in_valid_ainput_o ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(pip_acc_a0_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(pip_acc_a0_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(pip_acc_a0_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam pip_acc_a0.extended_lut = "off";
defparam pip_acc_a0.lut_mask = 64'h000000000F0F0F0F;
defparam pip_acc_a0.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a2_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a2_a_a10_a_CLK_driver));

cyclonev_routing_wire pip_acc_a2_a_a10_a_D_routing_wire_inst (
	.datain(pip_acc_a0_combout),
	.dataout(pip_acc_a2_a_a10_a_D_driver));

cyclonev_routing_wire pip_acc_a2_a_a10_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a2_a_a10_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a2_a_a10_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a2_a_a10_a_ENA_driver));

// Location: FF_X29_Y3_N41
dffeas pip_acc_a2_a_a10_a(
	.clk(pip_acc_a2_a_a10_a_CLK_driver),
	.d(pip_acc_a2_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a2_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(pip_acc_a2_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a2_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a2_a_a10_a.is_wysiwyg = "true";
defparam pip_acc_a2_a_a10_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a41_DATAC_routing_wire_inst (
	.datain(!pip_acc_a2_a_a10_a_aq),
	.dataout(Add2_a41_DATAC_driver));

cyclonev_routing_wire Add2_a41_DATAF_routing_wire_inst (
	.datain(!in_data_a3_a_a7_a_ainput_o),
	.dataout(Add2_a41_DATAF_driver));

cyclonev_routing_wire Add2_a41_CIN_routing_wire_inst (
	.datain(Add2_a38),
	.dataout(Add2_a41_CIN_driver));

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb Add2_a41(
// Equation(s):
// Add2_a41_sumout = SUM(( pip_acc_a2_a_a10_a_aq ) + ( in_data_a3_a_a7_a_ainput_o ) + ( Add2_a38 ))
// Add2_a42 = CARRY(( pip_acc_a2_a_a10_a_aq ) + ( in_data_a3_a_a7_a_ainput_o ) + ( Add2_a38 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add2_a41_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add2_a41_DATAF_driver),
	.datag(gnd),
	.cin(Add2_a41_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a41_sumout),
	.cout(Add2_a42),
	.shareout());
// synopsys translate_off
defparam Add2_a41.extended_lut = "off";
defparam Add2_a41.lut_mask = 64'h0000FF0000000F0F;
defparam Add2_a41.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a10_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a10_a_D_routing_wire_inst (
	.datain(Add2_a41_sumout),
	.dataout(pip_acc_a3_a_a10_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a10_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a10_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a10_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a10_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a10_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a10_a_ENA_driver));

// Location: FF_X29_Y4_N31
dffeas pip_acc_a3_a_a10_a(
	.clk(pip_acc_a3_a_a10_a_CLK_driver),
	.d(pip_acc_a3_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a10_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a10_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a10_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a41_DATAA_routing_wire_inst (
	.datain(!in_data_a4_a_a7_a_ainput_o),
	.dataout(Add3_a41_DATAA_driver));

cyclonev_routing_wire Add3_a41_DATAC_routing_wire_inst (
	.datain(!pip_acc_a3_a_a10_a_aq),
	.dataout(Add3_a41_DATAC_driver));

cyclonev_routing_wire Add3_a41_CIN_routing_wire_inst (
	.datain(Add3_a38),
	.dataout(Add3_a41_CIN_driver));

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb Add3_a41(
// Equation(s):
// Add3_a41_sumout = SUM(( pip_acc_a3_a_a10_a_aq ) + ( in_data_a4_a_a7_a_ainput_o ) + ( Add3_a38 ))
// Add3_a42 = CARRY(( pip_acc_a3_a_a10_a_aq ) + ( in_data_a4_a_a7_a_ainput_o ) + ( Add3_a38 ))

	.dataa(Add3_a41_DATAA_driver),
	.datab(gnd),
	.datac(Add3_a41_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add3_a41_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a41_sumout),
	.cout(Add3_a42),
	.shareout());
// synopsys translate_off
defparam Add3_a41.extended_lut = "off";
defparam Add3_a41.lut_mask = 64'h0000AAAA00000F0F;
defparam Add3_a41.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a10_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a10_a_D_routing_wire_inst (
	.datain(Add3_a41_sumout),
	.dataout(pip_acc_a4_a_a10_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a10_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a10_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a10_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a10_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a10_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a10_a_ENA_driver));

// Location: FF_X30_Y4_N32
dffeas pip_acc_a4_a_a10_a(
	.clk(pip_acc_a4_a_a10_a_CLK_driver),
	.d(pip_acc_a4_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a10_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a10_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a10_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a41_DATAA_routing_wire_inst (
	.datain(!in_data_a5_a_a7_a_ainput_o),
	.dataout(Add4_a41_DATAA_driver));

cyclonev_routing_wire Add4_a41_DATAD_routing_wire_inst (
	.datain(!pip_acc_a4_a_a10_a_aq),
	.dataout(Add4_a41_DATAD_driver));

cyclonev_routing_wire Add4_a41_CIN_routing_wire_inst (
	.datain(Add4_a38),
	.dataout(Add4_a41_CIN_driver));

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb Add4_a41(
// Equation(s):
// Add4_a41_sumout = SUM(( pip_acc_a4_a_a10_a_aq ) + ( in_data_a5_a_a7_a_ainput_o ) + ( Add4_a38 ))
// Add4_a42 = CARRY(( pip_acc_a4_a_a10_a_aq ) + ( in_data_a5_a_a7_a_ainput_o ) + ( Add4_a38 ))

	.dataa(Add4_a41_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add4_a41_DATAD_driver),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a41_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a41_sumout),
	.cout(Add4_a42),
	.shareout());
// synopsys translate_off
defparam Add4_a41.extended_lut = "off";
defparam Add4_a41.lut_mask = 64'h0000AAAA000000FF;
defparam Add4_a41.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a10_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a10_a_D_routing_wire_inst (
	.datain(Add4_a41_sumout),
	.dataout(pip_acc_a5_a_a10_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a10_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a10_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a10_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a10_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a10_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a10_a_ENA_driver));

// Location: FF_X29_Y2_N32
dffeas pip_acc_a5_a_a10_a(
	.clk(pip_acc_a5_a_a10_a_CLK_driver),
	.d(pip_acc_a5_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a10_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a10_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a10_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a41_DATAC_routing_wire_inst (
	.datain(!pip_acc_a5_a_a10_a_aq),
	.dataout(Add5_a41_DATAC_driver));

cyclonev_routing_wire Add5_a41_DATAF_routing_wire_inst (
	.datain(!in_data_a6_a_a7_a_ainput_o),
	.dataout(Add5_a41_DATAF_driver));

cyclonev_routing_wire Add5_a41_CIN_routing_wire_inst (
	.datain(Add5_a38),
	.dataout(Add5_a41_CIN_driver));

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb Add5_a41(
// Equation(s):
// Add5_a41_sumout = SUM(( pip_acc_a5_a_a10_a_aq ) + ( in_data_a6_a_a7_a_ainput_o ) + ( Add5_a38 ))
// Add5_a42 = CARRY(( pip_acc_a5_a_a10_a_aq ) + ( in_data_a6_a_a7_a_ainput_o ) + ( Add5_a38 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(Add5_a41_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add5_a41_DATAF_driver),
	.datag(gnd),
	.cin(Add5_a41_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a41_sumout),
	.cout(Add5_a42),
	.shareout());
// synopsys translate_off
defparam Add5_a41.extended_lut = "off";
defparam Add5_a41.lut_mask = 64'h0000FF0000000F0F;
defparam Add5_a41.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a10_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a10_a_D_routing_wire_inst (
	.datain(Add5_a41_sumout),
	.dataout(pip_acc_a6_a_a10_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a10_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a10_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a10_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a10_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a10_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a10_a_ENA_driver));

// Location: FF_X28_Y2_N32
dffeas pip_acc_a6_a_a10_a(
	.clk(pip_acc_a6_a_a10_a_CLK_driver),
	.d(pip_acc_a6_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a10_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a10_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a10_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a41_DATAA_routing_wire_inst (
	.datain(!in_data_a7_a_a7_a_ainput_o),
	.dataout(Add6_a41_DATAA_driver));

cyclonev_routing_wire Add6_a41_DATAC_routing_wire_inst (
	.datain(!pip_acc_a6_a_a10_a_aq),
	.dataout(Add6_a41_DATAC_driver));

cyclonev_routing_wire Add6_a41_CIN_routing_wire_inst (
	.datain(Add6_a38),
	.dataout(Add6_a41_CIN_driver));

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb Add6_a41(
// Equation(s):
// Add6_a41_sumout = SUM(( pip_acc_a6_a_a10_a_aq ) + ( in_data_a7_a_a7_a_ainput_o ) + ( Add6_a38 ))
// Add6_a42 = CARRY(( pip_acc_a6_a_a10_a_aq ) + ( in_data_a7_a_a7_a_ainput_o ) + ( Add6_a38 ))

	.dataa(Add6_a41_DATAA_driver),
	.datab(gnd),
	.datac(Add6_a41_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a41_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a41_sumout),
	.cout(Add6_a42),
	.shareout());
// synopsys translate_off
defparam Add6_a41.extended_lut = "off";
defparam Add6_a41.lut_mask = 64'h0000AAAA00000F0F;
defparam Add6_a41.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a10_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a10_a_D_routing_wire_inst (
	.datain(Add6_a41_sumout),
	.dataout(pip_acc_a7_a_a10_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a10_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a10_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a10_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a10_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a10_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a10_a_ENA_driver));

// Location: FF_X27_Y2_N31
dffeas pip_acc_a7_a_a10_a(
	.clk(pip_acc_a7_a_a10_a_CLK_driver),
	.d(pip_acc_a7_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a10_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a10_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a10_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a41_DATAB_routing_wire_inst (
	.datain(!in_data_a8_a_a7_a_ainput_o),
	.dataout(Add7_a41_DATAB_driver));

cyclonev_routing_wire Add7_a41_DATAC_routing_wire_inst (
	.datain(!pip_acc_a7_a_a10_a_aq),
	.dataout(Add7_a41_DATAC_driver));

cyclonev_routing_wire Add7_a41_CIN_routing_wire_inst (
	.datain(Add7_a38),
	.dataout(Add7_a41_CIN_driver));

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb Add7_a41(
// Equation(s):
// Add7_a41_sumout = SUM(( pip_acc_a7_a_a10_a_aq ) + ( in_data_a8_a_a7_a_ainput_o ) + ( Add7_a38 ))
// Add7_a42 = CARRY(( pip_acc_a7_a_a10_a_aq ) + ( in_data_a8_a_a7_a_ainput_o ) + ( Add7_a38 ))

	.dataa(gnd),
	.datab(Add7_a41_DATAB_driver),
	.datac(Add7_a41_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a41_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a41_sumout),
	.cout(Add7_a42),
	.shareout());
// synopsys translate_off
defparam Add7_a41.extended_lut = "off";
defparam Add7_a41.lut_mask = 64'h0000CCCC00000F0F;
defparam Add7_a41.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a10_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a10_a_D_routing_wire_inst (
	.datain(Add7_a41_sumout),
	.dataout(pip_acc_a8_a_a10_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a10_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a10_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a10_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a10_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a10_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a10_a_ENA_driver));

// Location: FF_X25_Y2_N32
dffeas pip_acc_a8_a_a10_a(
	.clk(pip_acc_a8_a_a10_a_CLK_driver),
	.d(pip_acc_a8_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a10_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a10_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a10_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a41_DATAB_routing_wire_inst (
	.datain(!in_data_a9_a_a7_a_ainput_o),
	.dataout(Add8_a41_DATAB_driver));

cyclonev_routing_wire Add8_a41_DATAC_routing_wire_inst (
	.datain(!pip_acc_a8_a_a10_a_aq),
	.dataout(Add8_a41_DATAC_driver));

cyclonev_routing_wire Add8_a41_CIN_routing_wire_inst (
	.datain(Add8_a38),
	.dataout(Add8_a41_CIN_driver));

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb Add8_a41(
// Equation(s):
// Add8_a41_sumout = SUM(( pip_acc_a8_a_a10_a_aq ) + ( in_data_a9_a_a7_a_ainput_o ) + ( Add8_a38 ))
// Add8_a42 = CARRY(( pip_acc_a8_a_a10_a_aq ) + ( in_data_a9_a_a7_a_ainput_o ) + ( Add8_a38 ))

	.dataa(gnd),
	.datab(Add8_a41_DATAB_driver),
	.datac(Add8_a41_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a41_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a41_sumout),
	.cout(Add8_a42),
	.shareout());
// synopsys translate_off
defparam Add8_a41.extended_lut = "off";
defparam Add8_a41.lut_mask = 64'h0000CCCC00000F0F;
defparam Add8_a41.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a10_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a10_a_D_routing_wire_inst (
	.datain(Add8_a41_sumout),
	.dataout(pip_acc_a9_a_a10_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a10_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a10_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a10_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a10_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a10_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a10_a_ENA_driver));

// Location: FF_X24_Y2_N31
dffeas pip_acc_a9_a_a10_a(
	.clk(pip_acc_a9_a_a10_a_CLK_driver),
	.d(pip_acc_a9_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a10_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a10_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a10_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a10_a_areg0feeder_DATAF_routing_wire_inst (
	.datain(!pip_acc_a9_a_a10_a_aq),
	.dataout(out_data_a10_a_areg0feeder_DATAF_driver));

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb out_data_a10_a_areg0feeder(
// Equation(s):
// out_data_a10_a_areg0feeder_combout = ( pip_acc_a9_a_a10_a_aq )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(out_data_a10_a_areg0feeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(out_data_a10_a_areg0feeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam out_data_a10_a_areg0feeder.extended_lut = "off";
defparam out_data_a10_a_areg0feeder.lut_mask = 64'h00000000FFFFFFFF;
defparam out_data_a10_a_areg0feeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire out_data_a10_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a10_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a10_a_areg0_D_routing_wire_inst (
	.datain(out_data_a10_a_areg0feeder_combout),
	.dataout(out_data_a10_a_areg0_D_driver));

cyclonev_routing_wire out_data_a10_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a10_a_areg0_ENA_driver));

// Location: FF_X25_Y2_N46
dffeas out_data_a10_a_areg0(
	.clk(out_data_a10_a_areg0_CLK_driver),
	.d(out_data_a10_a_areg0_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(out_data_a10_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a10_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a10_a_areg0.is_wysiwyg = "true";
defparam out_data_a10_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add2_a45_DATAA_routing_wire_inst (
	.datain(!pip_acc_a2_a_a10_a_aq),
	.dataout(Add2_a45_DATAA_driver));

cyclonev_routing_wire Add2_a45_DATAF_routing_wire_inst (
	.datain(!in_data_a3_a_a7_a_ainput_o),
	.dataout(Add2_a45_DATAF_driver));

cyclonev_routing_wire Add2_a45_CIN_routing_wire_inst (
	.datain(Add2_a42),
	.dataout(Add2_a45_CIN_driver));

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb Add2_a45(
// Equation(s):
// Add2_a45_sumout = SUM(( pip_acc_a2_a_a10_a_aq ) + ( in_data_a3_a_a7_a_ainput_o ) + ( Add2_a42 ))

	.dataa(Add2_a45_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add2_a45_DATAF_driver),
	.datag(gnd),
	.cin(Add2_a45_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add2_a45_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Add2_a45.extended_lut = "off";
defparam Add2_a45.lut_mask = 64'h0000FF0000005555;
defparam Add2_a45.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a3_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a3_a_a11_a_CLK_driver));

cyclonev_routing_wire pip_acc_a3_a_a11_a_D_routing_wire_inst (
	.datain(Add2_a45_sumout),
	.dataout(pip_acc_a3_a_a11_a_D_driver));

cyclonev_routing_wire pip_acc_a3_a_a11_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a3_a_a11_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a3_a_a11_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a3_a_a11_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a3_a_a11_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a3_a_a11_a_ENA_driver));

// Location: FF_X29_Y4_N34
dffeas pip_acc_a3_a_a11_a(
	.clk(pip_acc_a3_a_a11_a_CLK_driver),
	.d(pip_acc_a3_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a3_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a3_a_a11_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a3_a_a11_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a3_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a3_a_a11_a.is_wysiwyg = "true";
defparam pip_acc_a3_a_a11_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add3_a45_DATAA_routing_wire_inst (
	.datain(!in_data_a4_a_a7_a_ainput_o),
	.dataout(Add3_a45_DATAA_driver));

cyclonev_routing_wire Add3_a45_DATAC_routing_wire_inst (
	.datain(!pip_acc_a3_a_a11_a_aq),
	.dataout(Add3_a45_DATAC_driver));

cyclonev_routing_wire Add3_a45_CIN_routing_wire_inst (
	.datain(Add3_a42),
	.dataout(Add3_a45_CIN_driver));

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb Add3_a45(
// Equation(s):
// Add3_a45_sumout = SUM(( pip_acc_a3_a_a11_a_aq ) + ( in_data_a4_a_a7_a_ainput_o ) + ( Add3_a42 ))

	.dataa(Add3_a45_DATAA_driver),
	.datab(gnd),
	.datac(Add3_a45_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add3_a45_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add3_a45_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Add3_a45.extended_lut = "off";
defparam Add3_a45.lut_mask = 64'h0000AAAA00000F0F;
defparam Add3_a45.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a4_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a4_a_a11_a_CLK_driver));

cyclonev_routing_wire pip_acc_a4_a_a11_a_D_routing_wire_inst (
	.datain(Add3_a45_sumout),
	.dataout(pip_acc_a4_a_a11_a_D_driver));

cyclonev_routing_wire pip_acc_a4_a_a11_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a4_a_a11_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a4_a_a11_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a4_a_a11_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a4_a_a11_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a4_a_a11_a_ENA_driver));

// Location: FF_X30_Y4_N34
dffeas pip_acc_a4_a_a11_a(
	.clk(pip_acc_a4_a_a11_a_CLK_driver),
	.d(pip_acc_a4_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a4_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a4_a_a11_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a4_a_a11_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a4_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a4_a_a11_a.is_wysiwyg = "true";
defparam pip_acc_a4_a_a11_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add4_a45_DATAA_routing_wire_inst (
	.datain(!in_data_a5_a_a7_a_ainput_o),
	.dataout(Add4_a45_DATAA_driver));

cyclonev_routing_wire Add4_a45_DATAC_routing_wire_inst (
	.datain(!pip_acc_a4_a_a11_a_aq),
	.dataout(Add4_a45_DATAC_driver));

cyclonev_routing_wire Add4_a45_CIN_routing_wire_inst (
	.datain(Add4_a42),
	.dataout(Add4_a45_CIN_driver));

// Location: LABCELL_X29_Y2_N33
cyclonev_lcell_comb Add4_a45(
// Equation(s):
// Add4_a45_sumout = SUM(( pip_acc_a4_a_a11_a_aq ) + ( in_data_a5_a_a7_a_ainput_o ) + ( Add4_a42 ))

	.dataa(Add4_a45_DATAA_driver),
	.datab(gnd),
	.datac(Add4_a45_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add4_a45_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add4_a45_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Add4_a45.extended_lut = "off";
defparam Add4_a45.lut_mask = 64'h0000AAAA00000F0F;
defparam Add4_a45.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a5_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a5_a_a11_a_CLK_driver));

cyclonev_routing_wire pip_acc_a5_a_a11_a_D_routing_wire_inst (
	.datain(Add4_a45_sumout),
	.dataout(pip_acc_a5_a_a11_a_D_driver));

cyclonev_routing_wire pip_acc_a5_a_a11_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a5_a_a11_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a5_a_a11_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a5_a_a11_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a5_a_a11_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a5_a_a11_a_ENA_driver));

// Location: FF_X29_Y2_N35
dffeas pip_acc_a5_a_a11_a(
	.clk(pip_acc_a5_a_a11_a_CLK_driver),
	.d(pip_acc_a5_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a5_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a5_a_a11_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a5_a_a11_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a5_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a5_a_a11_a.is_wysiwyg = "true";
defparam pip_acc_a5_a_a11_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add5_a45_DATAA_routing_wire_inst (
	.datain(!pip_acc_a5_a_a11_a_aq),
	.dataout(Add5_a45_DATAA_driver));

cyclonev_routing_wire Add5_a45_DATAF_routing_wire_inst (
	.datain(!in_data_a6_a_a7_a_ainput_o),
	.dataout(Add5_a45_DATAF_driver));

cyclonev_routing_wire Add5_a45_CIN_routing_wire_inst (
	.datain(Add5_a42),
	.dataout(Add5_a45_CIN_driver));

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb Add5_a45(
// Equation(s):
// Add5_a45_sumout = SUM(( pip_acc_a5_a_a11_a_aq ) + ( in_data_a6_a_a7_a_ainput_o ) + ( Add5_a42 ))

	.dataa(Add5_a45_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(Add5_a45_DATAF_driver),
	.datag(gnd),
	.cin(Add5_a45_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add5_a45_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Add5_a45.extended_lut = "off";
defparam Add5_a45.lut_mask = 64'h0000FF0000005555;
defparam Add5_a45.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a6_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a6_a_a11_a_CLK_driver));

cyclonev_routing_wire pip_acc_a6_a_a11_a_D_routing_wire_inst (
	.datain(Add5_a45_sumout),
	.dataout(pip_acc_a6_a_a11_a_D_driver));

cyclonev_routing_wire pip_acc_a6_a_a11_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a6_a_a11_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a6_a_a11_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a6_a_a11_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a6_a_a11_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a6_a_a11_a_ENA_driver));

// Location: FF_X28_Y2_N34
dffeas pip_acc_a6_a_a11_a(
	.clk(pip_acc_a6_a_a11_a_CLK_driver),
	.d(pip_acc_a6_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a6_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a6_a_a11_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a6_a_a11_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a6_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a6_a_a11_a.is_wysiwyg = "true";
defparam pip_acc_a6_a_a11_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add6_a45_DATAA_routing_wire_inst (
	.datain(!in_data_a7_a_a7_a_ainput_o),
	.dataout(Add6_a45_DATAA_driver));

cyclonev_routing_wire Add6_a45_DATAC_routing_wire_inst (
	.datain(!pip_acc_a6_a_a11_a_aq),
	.dataout(Add6_a45_DATAC_driver));

cyclonev_routing_wire Add6_a45_CIN_routing_wire_inst (
	.datain(Add6_a42),
	.dataout(Add6_a45_CIN_driver));

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb Add6_a45(
// Equation(s):
// Add6_a45_sumout = SUM(( pip_acc_a6_a_a11_a_aq ) + ( in_data_a7_a_a7_a_ainput_o ) + ( Add6_a42 ))

	.dataa(Add6_a45_DATAA_driver),
	.datab(gnd),
	.datac(Add6_a45_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add6_a45_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add6_a45_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Add6_a45.extended_lut = "off";
defparam Add6_a45.lut_mask = 64'h0000AAAA00000F0F;
defparam Add6_a45.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a7_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a7_a_a11_a_CLK_driver));

cyclonev_routing_wire pip_acc_a7_a_a11_a_D_routing_wire_inst (
	.datain(Add6_a45_sumout),
	.dataout(pip_acc_a7_a_a11_a_D_driver));

cyclonev_routing_wire pip_acc_a7_a_a11_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a7_a_a11_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a7_a_a11_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a7_a_a11_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a7_a_a11_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a7_a_a11_a_ENA_driver));

// Location: FF_X27_Y2_N34
dffeas pip_acc_a7_a_a11_a(
	.clk(pip_acc_a7_a_a11_a_CLK_driver),
	.d(pip_acc_a7_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a7_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a7_a_a11_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a7_a_a11_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a7_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a7_a_a11_a.is_wysiwyg = "true";
defparam pip_acc_a7_a_a11_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add7_a45_DATAB_routing_wire_inst (
	.datain(!in_data_a8_a_a7_a_ainput_o),
	.dataout(Add7_a45_DATAB_driver));

cyclonev_routing_wire Add7_a45_DATAC_routing_wire_inst (
	.datain(!pip_acc_a7_a_a11_a_aq),
	.dataout(Add7_a45_DATAC_driver));

cyclonev_routing_wire Add7_a45_CIN_routing_wire_inst (
	.datain(Add7_a42),
	.dataout(Add7_a45_CIN_driver));

// Location: MLABCELL_X25_Y2_N33
cyclonev_lcell_comb Add7_a45(
// Equation(s):
// Add7_a45_sumout = SUM(( pip_acc_a7_a_a11_a_aq ) + ( in_data_a8_a_a7_a_ainput_o ) + ( Add7_a42 ))

	.dataa(gnd),
	.datab(Add7_a45_DATAB_driver),
	.datac(Add7_a45_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add7_a45_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add7_a45_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Add7_a45.extended_lut = "off";
defparam Add7_a45.lut_mask = 64'h0000CCCC00000F0F;
defparam Add7_a45.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a8_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a8_a_a11_a_CLK_driver));

cyclonev_routing_wire pip_acc_a8_a_a11_a_D_routing_wire_inst (
	.datain(Add7_a45_sumout),
	.dataout(pip_acc_a8_a_a11_a_D_driver));

cyclonev_routing_wire pip_acc_a8_a_a11_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a8_a_a11_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a8_a_a11_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a8_a_a11_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a8_a_a11_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a8_a_a11_a_ENA_driver));

// Location: FF_X25_Y2_N35
dffeas pip_acc_a8_a_a11_a(
	.clk(pip_acc_a8_a_a11_a_CLK_driver),
	.d(pip_acc_a8_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a8_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a8_a_a11_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a8_a_a11_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a8_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a8_a_a11_a.is_wysiwyg = "true";
defparam pip_acc_a8_a_a11_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire Add8_a45_DATAA_routing_wire_inst (
	.datain(!pip_acc_a8_a_a11_a_aq),
	.dataout(Add8_a45_DATAA_driver));

cyclonev_routing_wire Add8_a45_DATAC_routing_wire_inst (
	.datain(!in_data_a9_a_a7_a_ainput_o),
	.dataout(Add8_a45_DATAC_driver));

cyclonev_routing_wire Add8_a45_CIN_routing_wire_inst (
	.datain(Add8_a42),
	.dataout(Add8_a45_CIN_driver));

// Location: LABCELL_X24_Y2_N33
cyclonev_lcell_comb Add8_a45(
// Equation(s):
// Add8_a45_sumout = SUM(( pip_acc_a8_a_a11_a_aq ) + ( in_data_a9_a_a7_a_ainput_o ) + ( Add8_a42 ))

	.dataa(Add8_a45_DATAA_driver),
	.datab(gnd),
	.datac(Add8_a45_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(Add8_a45_CIN_driver),
	.sharein(gnd),
	.combout(),
	.sumout(Add8_a45_sumout),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Add8_a45.extended_lut = "off";
defparam Add8_a45.lut_mask = 64'h0000F0F000005555;
defparam Add8_a45.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire pip_acc_a9_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(pip_acc_a9_a_a11_a_CLK_driver));

cyclonev_routing_wire pip_acc_a9_a_a11_a_D_routing_wire_inst (
	.datain(Add8_a45_sumout),
	.dataout(pip_acc_a9_a_a11_a_D_driver));

cyclonev_routing_wire pip_acc_a9_a_a11_a_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(pip_acc_a9_a_a11_a_CLRN_driver));

cyclonev_routing_wire pip_acc_a9_a_a11_a_SCLR_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(pip_acc_a9_a_a11_a_SCLR_driver));

cyclonev_routing_wire pip_acc_a9_a_a11_a_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(pip_acc_a9_a_a11_a_ENA_driver));

// Location: FF_X24_Y2_N35
dffeas pip_acc_a9_a_a11_a(
	.clk(pip_acc_a9_a_a11_a_CLK_driver),
	.d(pip_acc_a9_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(pip_acc_a9_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(pip_acc_a9_a_a11_a_SCLR_driver),
	.sload(gnd),
	.ena(pip_acc_a9_a_a11_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pip_acc_a9_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam pip_acc_a9_a_a11_a.is_wysiwyg = "true";
defparam pip_acc_a9_a_a11_a.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_data_a11_a_areg0feeder_DATAC_routing_wire_inst (
	.datain(!pip_acc_a9_a_a11_a_aq),
	.dataout(out_data_a11_a_areg0feeder_DATAC_driver));

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb out_data_a11_a_areg0feeder(
// Equation(s):
// out_data_a11_a_areg0feeder_combout = pip_acc_a9_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(out_data_a11_a_areg0feeder_DATAC_driver),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(out_data_a11_a_areg0feeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam out_data_a11_a_areg0feeder.extended_lut = "off";
defparam out_data_a11_a_areg0feeder.lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam out_data_a11_a_areg0feeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire out_data_a11_a_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_data_a11_a_areg0_CLK_driver));

cyclonev_routing_wire out_data_a11_a_areg0_D_routing_wire_inst (
	.datain(out_data_a11_a_areg0feeder_combout),
	.dataout(out_data_a11_a_areg0_D_driver));

cyclonev_routing_wire out_data_a11_a_areg0_ENA_routing_wire_inst (
	.datain(out_data_a0_a_a0_combout),
	.dataout(out_data_a11_a_areg0_ENA_driver));

// Location: FF_X24_Y2_N49
dffeas out_data_a11_a_areg0(
	.clk(out_data_a11_a_areg0_CLK_driver),
	.d(out_data_a11_a_areg0_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(out_data_a11_a_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_data_a11_a_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_data_a11_a_areg0.is_wysiwyg = "true";
defparam out_data_a11_a_areg0.power_up = "low";
// synopsys translate_on

cyclonev_routing_wire out_valid_areg0feeder_DATAF_routing_wire_inst (
	.datain(!in_valid_ainput_o),
	.dataout(out_valid_areg0feeder_DATAF_driver));

// Location: MLABCELL_X28_Y2_N39
cyclonev_lcell_comb out_valid_areg0feeder(
// Equation(s):
// out_valid_areg0feeder_combout = ( in_valid_ainput_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(out_valid_areg0feeder_DATAF_driver),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(out_valid_areg0feeder_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam out_valid_areg0feeder.extended_lut = "off";
defparam out_valid_areg0feeder.lut_mask = 64'h00000000FFFFFFFF;
defparam out_valid_areg0feeder.shared_arith = "off";
// synopsys translate_on

cyclonev_routing_wire out_valid_areg0_CLK_routing_wire_inst (
	.datain(clk_ainputCLKENA0_outclk),
	.dataout(out_valid_areg0_CLK_driver));

cyclonev_routing_wire out_valid_areg0_D_routing_wire_inst (
	.datain(out_valid_areg0feeder_combout),
	.dataout(out_valid_areg0_D_driver));

cyclonev_routing_wire out_valid_areg0_CLRN_routing_wire_inst (
	.datain(reset_n_ainput_o),
	.dataout(out_valid_areg0_CLRN_driver));

cyclonev_routing_wire out_valid_areg0_ENA_routing_wire_inst (
	.datain(enable_ainput_o),
	.dataout(out_valid_areg0_ENA_driver));

// Location: FF_X28_Y2_N40
dffeas out_valid_areg0(
	.clk(out_valid_areg0_CLK_driver),
	.d(out_valid_areg0_D_driver),
	.asdata(vcc),
	.clrn(out_valid_areg0_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(out_valid_areg0_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_valid_areg0_q),
	.prn(vcc));
// synopsys translate_off
defparam out_valid_areg0.is_wysiwyg = "true";
defparam out_valid_areg0.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y41_N3
cyclonev_lcell_comb a_aQUARTUS_CREATED_GND_aI(
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(a_aQUARTUS_CREATED_GND_aI_combout),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam a_aQUARTUS_CREATED_GND_aI.extended_lut = "off";
defparam a_aQUARTUS_CREATED_GND_aI.lut_mask = 64'h0000000000000000;
defparam a_aQUARTUS_CREATED_GND_aI.shared_arith = "off";
// synopsys translate_on

endmodule
