module abselmux (
    input sel[4],  // 4 bit asel or bsel
    input rdata,  // reading data ra or rb
    output out // output after mux
  ) {

  always {
    
    case(sel){
    4b0000: out=rdata;
    4b0001: out=h1;
    4b0010: out=h2;
    4b0011: out=h3;
    4b0100: out=h4;
    4b0101: out=h5;
    4b0110: out=h6;
    4b0111: out=h7;
    4b1000: out=h8;
    4b1001: out=h80;
    4b1010: out=h0;
    4b1011: out=h3c;
    default: out=0;
      
  }
}
