<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lmic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ASM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ASM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ASM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ASM.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ASM.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ASM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ASM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ASM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ASM_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ASM_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ASM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ASM_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ASM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ASM_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ASM_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ASM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Banco_Comparadores.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Banco_Comparadores.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Banco_Comparadores.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Banco_Comparadores.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Banco_Comparadores.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Banco_Comparadores.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Banco_Comparadores.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Banco_Comparadores.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Banco_Comparadores_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Banco_Comparadores_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Banco_Comparadores_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Contador_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Contador_summary.html"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Datos.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Datos.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Datos.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Datos.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Datos.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Datos.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Datos.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Datos.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Datos_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Datos_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="comparador_fila.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="comparador_fila.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="comparador_fila.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="comparador_fila.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparador_fila.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="comparador_fila.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="comparador_fila.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="comparador_fila.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="comparador_fila.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparador_fila_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparador_fila_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="comparador_fila_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="contador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="contador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="contador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="contador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contador.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="contador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="contador.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="contador.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="contador.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contador_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="contador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mem.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mem_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ram.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ram.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ram_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="registro_fila.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="registro_fila.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="registro_fila.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="registro_fila.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro_fila.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="registro_fila.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="registro_fila.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="registro_fila.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro_fila_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_fila_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1529296997" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1529296997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529693712" xil_pn:in_ck="747998035774904282" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1529693712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ASM.vhd"/>
      <outfile xil_pn:name="Banco_Comparadores.vhd"/>
      <outfile xil_pn:name="CompFila.vhd"/>
      <outfile xil_pn:name="Contador.vhd"/>
      <outfile xil_pn:name="pruebas.vhd"/>
      <outfile xil_pn:name="ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1529693113" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3570614133568763420" xil_pn:start_ts="1529693113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529693113" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="347594019850410540" xil_pn:start_ts="1529693113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529693115" xil_pn:in_ck="3222546217889613939" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8581915109339036358" xil_pn:start_ts="1529693113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/memoria.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memoria.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_1.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_2.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_4.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1529693712" xil_pn:in_ck="-422500553692910715" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1529693712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ASM.vhd"/>
      <outfile xil_pn:name="Banco_Comparadores.vhd"/>
      <outfile xil_pn:name="CompFila.vhd"/>
      <outfile xil_pn:name="Contador.vhd"/>
      <outfile xil_pn:name="ipcore_dir/memoria.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_1.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_2.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_4.vhd"/>
      <outfile xil_pn:name="pruebas.vhd"/>
      <outfile xil_pn:name="ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1529693727" xil_pn:in_ck="-422500553692910715" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4009940283116235929" xil_pn:start_ts="1529693712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ASM_beh.prj"/>
      <outfile xil_pn:name="ASM_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1529693731" xil_pn:in_ck="6694717556554654381" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4627117814878852538" xil_pn:start_ts="1529693727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ASM_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1529315413" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1529315413">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529692063" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7206939037767271948" xil_pn:start_ts="1529692063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529692065" xil_pn:in_ck="3222546217889613939" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8581915109339036358" xil_pn:start_ts="1529692063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/memoria.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memoria.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_1.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_2.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ram_4.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram_4.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529692065" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3570614133568763420" xil_pn:start_ts="1529692065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529692065" xil_pn:in_ck="-5682817072711683330" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="9102341965431189672" xil_pn:start_ts="1529692065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529692065" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7426182270740700560" xil_pn:start_ts="1529692065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529693666" xil_pn:in_ck="-422500553692910715" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1648638351938752409" xil_pn:start_ts="1529693647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ASM.lso"/>
      <outfile xil_pn:name="ASM.ngc"/>
      <outfile xil_pn:name="ASM.ngr"/>
      <outfile xil_pn:name="ASM.prj"/>
      <outfile xil_pn:name="ASM.stx"/>
      <outfile xil_pn:name="ASM.syr"/>
      <outfile xil_pn:name="ASM.xst"/>
      <outfile xil_pn:name="ASM_stx_beh.prj"/>
      <outfile xil_pn:name="ASM_vhdl.prj"/>
      <outfile xil_pn:name="ASM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="contador.ngr"/>
      <outfile xil_pn:name="ram.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
