Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 25 23:49:39 2025
| Host         : LAPTOP-20AG6CL8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              78 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-----------------------+------------------+----------------+
|  CLK_IBUF_BUFG | vol_level             | btn_cnt[24]_i_1_n_0   |                1 |              4 |
|  CLK_IBUF_BUFG |                       |                       |                5 |              7 |
|  CLK_IBUF_BUFG | btn_cnt[24]_i_2_n_0   | btn_cnt[24]_i_1_n_0   |                2 |              8 |
|  CLK_IBUF_BUFG | tc/Time[0]_i_2_n_0    | tc/Time[0]_i_1_n_0    |                4 |             16 |
|  CLK_IBUF_BUFG | btn_cnt[25]_i_2_n_0   | btn_cnt[25]_i_1_n_0   |                8 |             18 |
|  CLK_IBUF_BUFG |                       | d7/CLKDIV/O_CLK       |                8 |             31 |
|  CLK_IBUF_BUFG | tc/counter[0]_i_2_n_0 | tc/counter[0]_i_1_n_0 |                8 |             32 |
|  O_CLK         |                       |                       |               20 |             44 |
+----------------+-----------------------+-----------------------+------------------+----------------+


