

================================================================
== Vivado HLS Report for 'matrix_vector_unit'
================================================================
* Date:           Mon Sep  6 00:45:14 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.977 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    57606|   230406| 0.288 ms | 1.152 ms |  57606|  230406|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    57604|   230404|         6|          1|          1| 57600 ~ 230400 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     10|        -|        -|    -|
|Expression           |        -|      2|        0|      562|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        3|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      126|    -|
|Register             |        0|      -|      681|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|     12|      681|      816|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |ultranet_mac_mulaIfE_U589  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U590  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U591  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U592  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U593  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaIfE_U594  |ultranet_mac_mulaIfE  | i0 + i1 * i2 |
    |ultranet_mac_mulaJfO_U595  |ultranet_mac_mulaJfO  | i0 * i1 + i2 |
    |ultranet_mac_mulaJfO_U597  |ultranet_mac_mulaJfO  | i0 * i1 + i2 |
    |ultranet_mac_mulaKfY_U596  |ultranet_mac_mulaKfY  | i0 * i1 + i2 |
    |ultranet_mac_mulaKfY_U598  |ultranet_mac_mulaKfY  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_8_w_V_0_U  |matrix_vector_unicLz  |        1|  0|   0|    0|   144|   32|     1|         4608|
    |conv_8_w_V_1_U  |matrix_vector_unicMA  |        1|  0|   0|    0|   144|   32|     1|         4608|
    |row_store_V_U   |matrix_vector_unicNA  |        1|  0|   0|    0|     8|   32|     1|          256|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                      |        3|  0|   0|    0|   296|   96|     3|         9472|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1352_18_fu_453_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_22_fu_559_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_23_fu_577_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_26_fu_629_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_30_fu_687_p2           |     *    |      0|  0|  11|           4|           4|
    |mul_ln1352_fu_359_p2              |     *    |      0|  0|  11|           4|           4|
    |mul_ln248_fu_208_p2               |     *    |      2|  0|  20|          32|          17|
    |acc_0_V_fu_792_p2                 |     +    |      0|  0|  32|          32|          32|
    |acc_1_V_fu_801_p2                 |     +    |      0|  0|  32|          32|          32|
    |add_ln700_16_fu_703_p2            |     +    |      0|  0|  10|          10|          10|
    |add_ln700_20_fu_731_p2            |     +    |      0|  0|  11|          11|          11|
    |add_ln700_24_fu_742_p2            |     +    |      0|  0|  10|          10|          10|
    |add_ln700_28_fu_764_p2            |     +    |      0|  0|  11|          11|          11|
    |in_fold_cnt_fu_266_p2             |     +    |      0|  0|  32|           1|          32|
    |out_fold_cnt_fu_286_p2            |     +    |      0|  0|  32|          32|           1|
    |rep_fu_229_p2                     |     +    |      0|  0|  32|          32|           1|
    |tile_fu_320_p2                    |     +    |      0|  0|  32|           1|          32|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter5  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_217                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln248_fu_224_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln254_fu_238_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln263_fu_260_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln284_fu_272_p2              |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln296_fu_292_p2              |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |select_ln263_1_fu_782_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln263_fu_775_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln296_1_fu_331_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln296_fu_298_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0| 562|         400|         268|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                 |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_Val2_1_reg_194   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_p_Val2_1_reg_194   |   9|          2|   32|         64|
    |ap_sig_allocacmp_out_fold_cnt_0_load_1  |   9|          2|   32|         64|
    |in_fold_cnt_1_fu_102                    |   9|          2|   32|         64|
    |out_V_V_blk_n                           |   9|          2|    1|          2|
    |out_fold_cnt_0_fu_106                   |   9|          2|   32|         64|
    |rep_0_reg_183                           |   9|          2|   32|         64|
    |tile_1_fu_98                            |  15|          3|   32|         96|
    |vec_V_V_blk_n                           |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         27|  229|        492|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |acc_0_V_1_fu_90                        |  32|   0|   32|          0|
    |acc_1_V_1_fu_94                        |  32|   0|   32|          0|
    |add_ln700_15_reg_1009                  |   9|   0|    9|          0|
    |add_ln700_18_reg_1034                  |   9|   0|    9|          0|
    |add_ln700_20_reg_1064                  |  11|   0|   11|          0|
    |add_ln700_22_reg_1039                  |   9|   0|    9|          0|
    |add_ln700_23_reg_1044                  |   9|   0|    9|          0|
    |add_ln700_26_reg_1059                  |   9|   0|    9|          0|
    |add_ln700_28_reg_1069                  |  11|   0|   11|          0|
    |add_ln700_reg_1004                     |   9|   0|    9|          0|
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_1_reg_194  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_1_reg_194  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_1_reg_194  |  32|   0|   32|          0|
    |icmp_ln248_reg_951                     |   1|   0|    1|          0|
    |icmp_ln254_reg_960                     |   1|   0|    1|          0|
    |icmp_ln263_reg_974                     |   1|   0|    1|          0|
    |icmp_ln284_reg_980                     |   1|   0|    1|          0|
    |icmp_ln296_reg_984                     |   1|   0|    1|          0|
    |in_fold_cnt_1_fu_102                   |  32|   0|   32|          0|
    |mul_ln248_reg_946                      |  23|   0|   32|          9|
    |out_fold_cnt_0_fu_106                  |  32|   0|   32|          0|
    |p_Result_2_4_i_reg_1019                |   4|   0|    4|          0|
    |p_Result_2_5_i_reg_1029                |   4|   0|    4|          0|
    |p_Result_4_i1_reg_1049                 |   4|   0|    4|          0|
    |p_Result_4_i_reg_1014                  |   4|   0|    4|          0|
    |p_Result_5_i1_reg_1054                 |   4|   0|    4|          0|
    |p_Result_5_i_reg_1024                  |   4|   0|    4|          0|
    |rep_0_reg_183                          |  32|   0|   32|          0|
    |tile_1_fu_98                           |  32|   0|   32|          0|
    |icmp_ln248_reg_951                     |  64|  32|    1|          0|
    |icmp_ln254_reg_960                     |  64|  32|    1|          0|
    |icmp_ln263_reg_974                     |  64|  32|    1|          0|
    |icmp_ln284_reg_980                     |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 681| 128|  438|          9|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------+-----+-----+------------+--------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | matrix_vector_unit | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | matrix_vector_unit | return value |
|ap_start         |  in |    1| ap_ctrl_hs | matrix_vector_unit | return value |
|ap_done          | out |    1| ap_ctrl_hs | matrix_vector_unit | return value |
|ap_idle          | out |    1| ap_ctrl_hs | matrix_vector_unit | return value |
|ap_ready         | out |    1| ap_ctrl_hs | matrix_vector_unit | return value |
|vec_V_V_dout     |  in |   32|   ap_fifo  |       vec_V_V      |    pointer   |
|vec_V_V_empty_n  |  in |    1|   ap_fifo  |       vec_V_V      |    pointer   |
|vec_V_V_read     | out |    1|   ap_fifo  |       vec_V_V      |    pointer   |
|out_V_V_din      | out |   64|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
|reps             |  in |   32|   ap_none  |        reps        |    scalar    |
+-----------------+-----+-----+------------+--------------------+--------------+

