xmverilog: 20.03-s006: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xmverilog	20.03-s006: Started on May 02, 2022 at 18:12:53 CDT
xmverilog
	-f sim_cmd_line.f
		+access+rwc
		-timescale
		1ns/1ns
		-R
		-coverage
		A
		-covoverwrite
		-covfile
		./cov_conf.ccf
		-input
		../uvm/waves.tcl
		-uvmhome
		/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
		+UVM_VERBOSITY=UVM_LOW
	+UVM_TESTNAME=cache_inst_hit_read
Loading snapshot worklib.top:sv .................... Done
xmsim: *W,XCLGNOPTM: The SystemVerilog constraint solver Xceligen options 'seed_only_rand and process_alternate_rng and ignore_worklib_name' are now enabled by default..
SVSEED default: 1
xmsim: *W,RNDNOXCEL: A newer version of the SystemVerilog constraint solver is available. It is recommended to enable it using "xrun/xmsim -xceligen on=1903 ..." .
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create top -all -memories -depth all -tasks -functions -all -database waves -waveform
xmsim: *W,PRFRTNEV: (-FUNCTION) Database must be opened in -EVENT mode to capture calling scope data.
xmsim: *W,PRLDYN: The design contains dynamic objects. The "-all" option excludes dynamic objects to improve performance. To enable probing of dynamic objects the "-all -dynamic" options should be added to the probe command.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_var" of 2097152 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 2097152' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_block_lv2.inst_main_func_lv2.cache_proc_contr" of 2097152 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 2097152' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_wrapper_lv2.inst_cache_controller_lv2.inst_lru_block_lv2.lru_var" of 262144 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 262144' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_0.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_1.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_2.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_dl.inst_cache_block_lv1_dl.inst_main_func_lv1_dl.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_var" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
xmsim: *W,LMTMSG: unpacked array at "top.inst_cache_top.inst_cache_lv1_multicore.inst_cache_lv1_unicore_3.inst_cache_wrapper_lv1_il.inst_cache_block_lv1_il.inst_main_func_lv1_il.cache_proc_contr" of 65536 elements exceeds limit of 16384 - not probed
 Use 'probe -create -unpacked 65536' to adjust limit.
Created probe 1
xcelium> 
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (20.03-s006)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(140) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test cache_inst_hit_read...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                cache_inst_hit_read      -     @2765     
  tb                        env                      -     @2874     
    cpu[0]                  cpu_agent_c              -     @2906     
      driver                cpu_driver_c             -     @4717     
        rsp_port            uvm_analysis_port        -     @4868     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @4819     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4045     
        mon_out             uvm_analysis_port        -     @4100     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4131     
        rsp_export          uvm_analysis_export      -     @4188     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @4738     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @2905     
      driver                cpu_driver_c             -     @5578     
        rsp_port            uvm_analysis_port        -     @5723     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5675     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4924     
        mon_out             uvm_analysis_port        -     @4972     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5002     
        rsp_export          uvm_analysis_export      -     @5058     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5598     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @2935     
      driver                cpu_driver_c             -     @6426     
        rsp_port            uvm_analysis_port        -     @6571     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6523     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5772     
        mon_out             uvm_analysis_port        -     @5820     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5850     
        rsp_export          uvm_analysis_export      -     @5906     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6446     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @2965     
      driver                cpu_driver_c             -     @7274     
        rsp_port            uvm_analysis_port        -     @7419     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7371     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6620     
        mon_out             uvm_analysis_port        -     @6668     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6698     
        rsp_export          uvm_analysis_export      -     @6754     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7294     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @3748     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @3814     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @3865     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @3914     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @3963     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4012     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @3613     
      sbus_out              uvm_analysis_port        -     @3715     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @2995     
      rsp_export            uvm_analysis_export      -     @3084     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @3634     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/cache_inst_hit_read.sv(27) @ 0: uvm_test_top [cache_inst_hit_read] Executing randomised test
SDI/Verilog Transaction Recording Facility Version 20.03-s006
UVM_INFO ../uvm/system_bus_monitor_c.sv(93) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(52) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(52) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(52) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(52) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [ran_seq_read_hit_i] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(32) @ 0: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [ran_seq_read_hit_i] Main Processor=1	SP1=3	SP2=0	SP3=2
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7879                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff0fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    0                                            
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 25: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 25: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 45: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 145: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7813     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff0fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 145: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 145: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 145: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7830     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff0fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 165: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 165: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7710                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff1fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    165                                          
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 325: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 325: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 445: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7762     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff1fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 445: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7815     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff1fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 465: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7690                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    465                                          
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 505: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 505: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 625: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7719     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7858     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff2fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7822                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff3fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    645                                          
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 655: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 655: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 775: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7696     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff3fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7849     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff3fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7726                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff4fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    795                                          
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 945: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 945: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 1045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 1055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 1075: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7769     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff4fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7792     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff4fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7743                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    1095                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 1145: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 1145: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 1165: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7725     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1165: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1165: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;})
                                                                                 |
xmsim: *W,SVRNDF (../test/cache_inst_hit_read.sv,102|81): The randomize method call failed. The unique id of the failed randomize call is 7.
Observed simulation time : 1185 NS + 2
xmsim: *W,RNDREJ: This constraint was not processed due to: array index out of bounds
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;}) (../test/cache_inst_hit_read.sv,102)

The array involved is: bit [31:0] addrarray[7] = {32'h3ff0_fff0, 32'h3ff1_fff0,32'h3ff2_fff0,32'h3ff3_fff0,32'h3ff4_fff0,32'h3ff5_fff0,32'h3ff2_fff0}; (../test/cache_inst_hit_read.sv,90)

The array index expression has the value 7
UVM_WARNING ../test/cache_inst_hit_read.sv(102) @ 1185: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7677                                        
  data                         integral             32    'h0                                          
  address                      integral             32    'h0                                          
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    1185                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 1195: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 1195: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 1215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 1285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 1295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 1315: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1315: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7854     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h0       
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1335: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7626                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff0fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    1335                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 1345: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 1345: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 1365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 1405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 1415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 1435: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 1435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7694     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff0fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1435: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1435: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1435: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7844     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff0fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1455: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1455: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7610                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff1fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    1455                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 1535: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 1535: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 1555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 1595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 1605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 1625: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 1625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7809     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff1fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1625: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7669     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff1fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1645: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1645: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7608                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    1645                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 1755: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 1755: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 1775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 1815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 1825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 1845: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 1845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7769     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1845: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1845: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7636     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff2fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1865: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1865: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7622                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff3fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    1865                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 1975: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 1975: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 1995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 2035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 2045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 2065: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 2065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7696     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff3fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2065: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2065: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2065: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7695     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff3fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2085: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2085: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7762                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff4fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    2085                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 2275: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 2275: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 2305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 2345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 2355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 2375: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 2375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7817     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff4fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2375: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2375: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7845     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff4fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2395: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2395: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7658                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    2395                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 2415: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 2415: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 2435: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 2435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7849     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2435: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2435: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2455: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;})
                                                                                 |
xmsim: *W,SVRNDF (../test/cache_inst_hit_read.sv,102|81): The randomize method call failed. The unique id of the failed randomize call is 14.
Observed simulation time : 2455 NS + 2
xmsim: *W,RNDREJ: This constraint was not processed due to: array index out of bounds
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;}) (../test/cache_inst_hit_read.sv,102)

The array involved is: bit [31:0] addrarray[7] = {32'h3ff0_fff0, 32'h3ff1_fff0,32'h3ff2_fff0,32'h3ff3_fff0,32'h3ff4_fff0,32'h3ff5_fff0,32'h3ff2_fff0}; (../test/cache_inst_hit_read.sv,90)

The array index expression has the value 7
UVM_WARNING ../test/cache_inst_hit_read.sv(102) @ 2455: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2455: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7751                                        
  data                         integral             32    'h0                                          
  address                      integral             32    'h0                                          
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    2455                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 2465: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 2465: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 2485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 2525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 2535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 2555: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 2555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7715     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2555: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2555: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2555: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7632     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h0       
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2575: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2575: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7600                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff0fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    2575                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 2695: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 2695: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 2715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 2755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 2765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 2785: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 2785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7647     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff0fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2785: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2785: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7689     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff0fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2805: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2805: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7585                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff1fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    2805                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 3015: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 3015: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 3035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 3075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 3085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 3105: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 3105: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7682     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff1fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3105: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3105: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3105: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3105: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7844     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff1fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3125: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3125: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7583                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    3125                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 3315: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 3315: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 3335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 3375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 3385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 3405: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 3405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7784     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3405: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3405: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7668     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff2fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3425: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3425: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7597                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff3fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    3425                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 3545: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 3545: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 3565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 3605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 3615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 3635: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 3635: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7696     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff3fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3635: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3635: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3635: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3635: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7651     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff3fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3655: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3655: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7817                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff4fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    3655                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 3835: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 3835: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 3865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 3905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 3915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 3935: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 3935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7725     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff4fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3935: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3935: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7661     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff4fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3955: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3955: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7674                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    3955                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 4165: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 4165: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 4185: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 4185: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7671     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4185: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4185: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4185: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4205: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;})
                                                                                 |
xmsim: *W,SVRNDF (../test/cache_inst_hit_read.sv,102|81): The randomize method call failed. The unique id of the failed randomize call is 21.
Observed simulation time : 4205 NS + 2
xmsim: *W,RNDREJ: This constraint was not processed due to: array index out of bounds
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;}) (../test/cache_inst_hit_read.sv,102)

The array involved is: bit [31:0] addrarray[7] = {32'h3ff0_fff0, 32'h3ff1_fff0,32'h3ff2_fff0,32'h3ff3_fff0,32'h3ff4_fff0,32'h3ff5_fff0,32'h3ff2_fff0}; (../test/cache_inst_hit_read.sv,90)

The array index expression has the value 7
UVM_WARNING ../test/cache_inst_hit_read.sv(102) @ 4205: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4205: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7673                                        
  data                         integral             32    'h0                                          
  address                      integral             32    'h0                                          
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    4205                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 4215: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 4215: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 4235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 4275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 4285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 4305: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 4305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7691     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7822     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h0       
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4325: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4325: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7575                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff0fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    4325                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 4345: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 4345: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 4365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 4405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 4415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 4435: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7809     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff0fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4435: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4435: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4435: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7821     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff0fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4455: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4455: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7561                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff1fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    4455                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 4515: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 4515: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 4535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 4575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 4585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 4605: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7633     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff1fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4605: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7689     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff1fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4625: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4625: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7553                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    4625                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 4635: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 4635: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 4655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 4695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 4705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 4725: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7618     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7815     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff2fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7573                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff3fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    4745                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 4845: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 4845: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 4865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 4905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 4915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 4935: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7696     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff3fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4935: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4935: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7741     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff3fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4955: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4955: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7725                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff4fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    4955                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 5095: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 5095: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 5125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 5165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 5175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 5195: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 5195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7849     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff4fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5195: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5195: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7620     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff4fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5215: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5215: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7723                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    5215                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 5325: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 5325: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 5345: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 5345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7795     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5345: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5345: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5365: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;})
                                                                                 |
xmsim: *W,SVRNDF (../test/cache_inst_hit_read.sv,102|81): The randomize method call failed. The unique id of the failed randomize call is 28.
Observed simulation time : 5365 NS + 2
xmsim: *W,RNDREJ: This constraint was not processed due to: array index out of bounds
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;}) (../test/cache_inst_hit_read.sv,102)

The array involved is: bit [31:0] addrarray[7] = {32'h3ff0_fff0, 32'h3ff1_fff0,32'h3ff2_fff0,32'h3ff3_fff0,32'h3ff4_fff0,32'h3ff5_fff0,32'h3ff2_fff0}; (../test/cache_inst_hit_read.sv,90)

The array index expression has the value 7
UVM_WARNING ../test/cache_inst_hit_read.sv(102) @ 5365: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5365: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7692                                        
  data                         integral             32    'h0                                          
  address                      integral             32    'h0                                          
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    5365                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 5375: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 5375: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 5395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 5435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 5445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 5465: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 5465: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7643     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5465: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5465: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5465: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5465: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7622     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h0       
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5485: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5485: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7537                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff0fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    5485                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 5575: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 5575: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 5605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 5645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 5655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 5675: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 5675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7687     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff0fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5675: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5675: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7721     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff0fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7736                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff1fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    5695                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 5765: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 5765: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 5785: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 5785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7774     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff1fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5785: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 5785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 5785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7697     
  bus_req_type               bus_req_t       32    ICACHE_RD 
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff1fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5805: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5805: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7849                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    5805                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 5815: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 5815: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 5845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 5885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 5895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 5915: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 5915: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5915: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5915: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(419) @ 5915: uvm_test_top.tb.sb [cache_scoreboard_c] Additional activity is observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(421) @ 5915: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7830     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff2fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5935: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5935: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7842                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff3fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    5935                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 6015: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 6015: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 6045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 6085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 6095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 6115: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 6115: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7569     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff3fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6115: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6115: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6115: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7820     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff3fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7821                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff4fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    6135                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 6195: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 6195: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 6225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 6265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 6275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 6295: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 6295: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7743     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff4fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6295: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6295: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6295: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6295: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7745     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h3ff4fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6315: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6315: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7568                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    6315                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 6325: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 6325: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 6345: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7597     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;})
                                                                                 |
xmsim: *W,SVRNDF (../test/cache_inst_hit_read.sv,102|81): The randomize method call failed. The unique id of the failed randomize call is 35.
Observed simulation time : 6365 NS + 2
xmsim: *W,RNDREJ: This constraint was not processed due to: array index out of bounds
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;}) (../test/cache_inst_hit_read.sv,102)

The array involved is: bit [31:0] addrarray[7] = {32'h3ff0_fff0, 32'h3ff1_fff0,32'h3ff2_fff0,32'h3ff3_fff0,32'h3ff4_fff0,32'h3ff5_fff0,32'h3ff2_fff0}; (../test/cache_inst_hit_read.sv,90)

The array index expression has the value 7
UVM_WARNING ../test/cache_inst_hit_read.sv(102) @ 6365: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6365: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7845                                        
  data                         integral             32    'h0                                          
  address                      integral             32    'h0                                          
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    6365                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[0].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 6375: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 6375: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 6395: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 6395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7734     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6395: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 6395: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6415: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7723                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff0fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    6415                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 6545: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 6545: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 6575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 6615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 6625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 6645: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 6645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7597     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff0fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6645: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff0fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6665: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6665: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7578                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff1fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    6665                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 6755: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 6755: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 6775: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 6775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7695     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff1fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 6775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 6775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7672     
  bus_req_type               bus_req_t       32    ICACHE_RD 
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff1fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6795: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6795: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7535                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    6795                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 6975: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 6975: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 7005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 7045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 7055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 7075: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 7075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7809     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(419) @ 7075: uvm_test_top.tb.sb [cache_scoreboard_c] Additional activity is observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(421) @ 7075: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7753     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff2fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7095: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7095: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7743                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff3fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    7095                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 7285: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 7285: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 7315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 7355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 7365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 7385: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 7385: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7635     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff3fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7385: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7385: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7385: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7385: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7563     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff3fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7405: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7405: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7543                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff4fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    7405                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 7555: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 7555: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 7585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 7625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 7635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 7655: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 7655: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7767     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff4fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7655: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7655: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7655: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7655: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7687     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h3ff4fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7675: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7675: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7590                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    7675                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 7755: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 7755: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 7775: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 7775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7792     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 7775: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7795: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;})
                                                                                 |
xmsim: *W,SVRNDF (../test/cache_inst_hit_read.sv,102|81): The randomize method call failed. The unique id of the failed randomize call is 42.
Observed simulation time : 7795 NS + 2
xmsim: *W,RNDREJ: This constraint was not processed due to: array index out of bounds
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;}) (../test/cache_inst_hit_read.sv,102)

The array involved is: bit [31:0] addrarray[7] = {32'h3ff0_fff0, 32'h3ff1_fff0,32'h3ff2_fff0,32'h3ff3_fff0,32'h3ff4_fff0,32'h3ff5_fff0,32'h3ff2_fff0}; (../test/cache_inst_hit_read.sv,90)

The array index expression has the value 7
UVM_WARNING ../test/cache_inst_hit_read.sv(102) @ 7795: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7795: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7604                                        
  data                         integral             32    'h0                                          
  address                      integral             32    'h0                                          
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    7795                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[1].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 7805: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 7805: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 7825: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 7825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7633     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 7825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7845: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7845: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7568                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff0fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    7845                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 7965: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 7965: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 7995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 8035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 8045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 8065: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7792     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff0fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8065: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8065: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8065: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7693     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff0fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8085: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8085: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7544                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff1fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    8085                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 8115: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 8115: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 8135: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7651     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff1fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8135: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 8135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 8135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7731     
  bus_req_type               bus_req_t       32    ICACHE_RD 
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff1fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7672                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    8155                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 8255: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 8255: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 8285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 8325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 8335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 8355: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7661     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(419) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] Additional activity is observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(421) @ 8355: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7653     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff2fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8375: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8375: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7767                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff3fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    8375                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 8465: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 8465: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 8495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 8535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 8545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 8565: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7589     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff3fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8565: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8565: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7721     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff3fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8585: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8585: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7639                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff4fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    8585                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 8625: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 8625: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 8655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 8695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 8705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 8725: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7683     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff4fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7574     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h3ff4fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8745: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8745: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7576                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    8745                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 8865: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 8865: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 8885: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7759     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8885: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 8885: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8905: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;})
                                                                                 |
xmsim: *W,SVRNDF (../test/cache_inst_hit_read.sv,102|81): The randomize method call failed. The unique id of the failed randomize call is 49.
Observed simulation time : 8905 NS + 2
xmsim: *W,RNDREJ: This constraint was not processed due to: array index out of bounds
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;}) (../test/cache_inst_hit_read.sv,102)

The array involved is: bit [31:0] addrarray[7] = {32'h3ff0_fff0, 32'h3ff1_fff0,32'h3ff2_fff0,32'h3ff3_fff0,32'h3ff4_fff0,32'h3ff5_fff0,32'h3ff2_fff0}; (../test/cache_inst_hit_read.sv,90)

The array index expression has the value 7
UVM_WARNING ../test/cache_inst_hit_read.sv(102) @ 8905: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8905: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7603                                        
  data                         integral             32    'h0                                          
  address                      integral             32    'h0                                          
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    8905                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[2].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 8915: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 8915: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 8935: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8935: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 8935: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8955: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8955: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7590                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff0fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    8955                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 9035: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 9035: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 9065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 9105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 9115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 9135: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 9135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7759     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff0fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9135: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9135: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7775     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff0fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9155: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9155: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7763                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff1fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    9155                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 9335: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 9335: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 9355: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 9355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7741     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff1fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 9355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 9355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7875     
  bus_req_type               bus_req_t       32    ICACHE_RD 
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff1fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7731                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    9375                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 9565: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 9565: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 9595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 9635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 9645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 9665: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 9665: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7624     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9665: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9665: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_ERROR ../uvm/cache_scoreboard_c.sv(419) @ 9665: uvm_test_top.tb.sb [cache_scoreboard_c] Additional activity is observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(421) @ 9665: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7854     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff2fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9685: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9685: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7683                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff3fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    9685                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 9845: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 9845: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 9875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 9915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 9925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 9945: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 9945: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff3fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9945: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9945: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9945: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9945: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff3fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9965: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9965: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7778                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff4fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    9965                                         
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 10015: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 10015: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/system_bus_monitor_c.sv(101) @ 10045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(181) @ 10085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read or bus readX successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(219) @ 10095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 10115: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 10115: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7705     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff4fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 10115: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 10115: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10115: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7682     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h3ff4fff0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10135: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10135: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7571                                        
  data                         integral             32    'haaaa5555                                   
  address                      integral             32    'h3ff2fff0                                   
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    10135                                        
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 10255: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 10255: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 10275: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 10275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7816     
  dat           integral          32    'haaaa5555
  address       integral          32    'h3ff2fff0
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 10275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 10275: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 10275: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;})
                                                                                 |
xmsim: *W,SVRNDF (../test/cache_inst_hit_read.sv,102|81): The randomize method call failed. The unique id of the failed randomize call is 56.
Observed simulation time : 10295 NS + 2
xmsim: *W,RNDREJ: This constraint was not processed due to: array index out of bounds
        `uvm_do_on_with(trans, p_sequencer.cpu_seqr[i],{address== addrarray[7] ;}) (../test/cache_inst_hit_read.sv,102)

The array involved is: bit [31:0] addrarray[7] = {32'h3ff0_fff0, 32'h3ff1_fff0,32'h3ff2_fff0,32'h3ff3_fff0,32'h3ff4_fff0,32'h3ff5_fff0,32'h3ff2_fff0}; (../test/cache_inst_hit_read.sv,90)

The array index expression has the value 7
UVM_WARNING ../test/cache_inst_hit_read.sv(102) @ 10295: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------
Name                           Type                 Size  Value                                        
-------------------------------------------------------------------------------------------------------
trans                          constrained_trans_4  -     @7615                                        
  data                         integral             32    'h0                                          
  address                      integral             32    'h0                                          
  request_type                 request_t            1     READ_REQ                                     
  access_cache_type            access_cache_t       1     ICACHE_ACC                                   
  begin_time                   time                 64    10295                                        
  depth                        int                  32    'd2                                          
  parent sequence (name)       string               18    ran_seq_read_hit_i                           
  parent sequence (full name)  string               45    uvm_test_top.tb.vsequencer.ran_seq_read_hit_i
  sequencer                    string               32    uvm_test_top.tb.cpu[3].sequencer             
-------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cpu_monitor_c.sv(60) @ 10305: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] triggered Packet creation
UVM_INFO ../uvm/cpu_monitor_c.sv(74) @ 10305: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] TRIGGERED ICACHE PACKET CREATION
UVM_INFO ../uvm/cpu_monitor_c.sv(93) @ 10325: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] Write to cache packet
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 10325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7715     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h1       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 10325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 10325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 10325: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(39) @ 10345: uvm_test_top.tb.vsequencer@@ran_seq_read_hit_i [ran_seq_read_hit_i] drop_objection
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 10345: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test FAIL
xmsim: *E,ERRSEV (../test/base_test.sv,65): (time 10345 NS).
top.base_test.report_phase
 _____ _    ___ _
|  ___/ \  |_ _| |
| |_ / _ \  | || |
|  _/ ___ \ | || |___
|_|/_/   \_\___|_____|


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  678
UVM_WARNING :    8
UVM_ERROR :    8
UVM_FATAL :    0
** Report counts by id
[RNDFLD]     8
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_inst_hit_read]     1
[cache_scoreboard_c]   269
[cpu_driver_c]   116
[cpu_monitor_c]   172
[ran_seq_read_hit_i]     3
[system_bus_monitor_c]   121
Simulation complete via $finish(1) at time 10345 NS + 50
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_5fccb7ad_7040509c.ucm (reused)
  data               :  ./cov_work/scope/test/icc_5fccb7ad_7040509c.ucd
TOOL:	xmverilog	20.03-s006: Exiting on May 02, 2022 at 18:12:55 CDT  (total: 00:00:02)
