<profile>

<section name = "Vivado HLS Report for 'parallel_v2'" level="0">
<item name = "Date">Thu Jul  4 02:08:59 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">kociembaHls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">68, 1859, 68, 1859, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_getPruning_1_fu_1604">getPruning_1, 10, 10, 10, 10, none</column>
<column name="grp_getPruning_fu_1612">getPruning, 10, 10, 10, 10, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">62, 62, 2, -, -, 31, no</column>
<column name="- Loop 2">19, 19, 3, 1, 1, 18, yes</column>
<column name="- Loop 3">0, 1764, 2 ~ 98, -, -, 0 ~ 18, no</column>
<column name=" + Loop 3.1">62, 62, 2, -, -, 31, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, 0, 0, 1082</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 186, 586</column>
<column name="Memory">0, -, 117, 21</column>
<column name="Multiplexer">-, -, -, 1370</column>
<column name="Register">-, -, 1070, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 1, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_getPruning_fu_1612">getPruning, 0, 0, 93, 293</column>
<column name="grp_getPruning_1_fu_1604">getPruning_1, 0, 0, 93, 293</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="solution_mac_mulaqcK_U64">solution_mac_mulaqcK, i0 * i1 + i2</column>
<column name="solution_mac_mulasc4_U66">solution_mac_mulasc4, i0 + i1 * i2</column>
<column name="solution_mac_mulasc4_U67">solution_mac_mulasc4, i0 + i1 * i2</column>
<column name="solution_mul_mul_rcU_U65">solution_mul_mul_rcU, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="label_0_U">parallel_v2_label_0, 0, 3, 1, 18, 3, 1, 54</column>
<column name="label_1_U">parallel_v2_label_1, 0, 2, 1, 18, 2, 1, 36</column>
<column name="search_new_0_i_U">parallel_v2_searcpcA, 0, 16, 4, 31, 8, 1, 248</column>
<column name="twistMove3_U">parallel_v2_twistmb6, 0, 32, 5, 18, 16, 1, 288</column>
<column name="flipMove3_U">parallel_v2_twistmb6, 0, 32, 5, 18, 16, 1, 288</column>
<column name="FRtoBR_Move3_U">parallel_v2_twistmb6, 0, 32, 5, 18, 16, 1, 288</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_fu_1701_p2">*, 0, 0, 51, 9, 8</column>
<column name="i_16_fu_1668_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_18_fu_1941_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_19_fu_2335_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_20_fu_2398_p2">+, 0, 0, 15, 8, 1</column>
<column name="mv_fu_2135_p2">+, 0, 0, 8, 6, 6</column>
<column name="n_1_fu_1969_p2">+, 0, 0, 15, 8, 2</column>
<column name="n_fu_1980_p2">+, 0, 0, 15, 8, 1</column>
<column name="p_op_fu_2056_p2">+, 0, 0, 39, 32, 2</column>
<column name="sum5_fu_1907_p2">+, 0, 0, 40, 33, 33</column>
<column name="sum_fu_1888_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp4_fu_2129_p2">+, 0, 0, 8, 6, 2</column>
<column name="tmp_127_fu_1678_p2">+, 0, 0, 26, 19, 19</column>
<column name="tmp_132_fu_2010_p2">+, 0, 0, 15, 5, 4</column>
<column name="tmp_134_fu_2025_p2">+, 0, 0, 15, 5, 2</column>
<column name="tmp_136_fu_2040_p2">+, 0, 0, 15, 7, 3</column>
<column name="tmp_156_fu_2359_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_161_fu_2350_p2">+, 0, 0, 26, 19, 19</column>
<column name="tmp_27_fu_1861_p2">+, 0, 0, 28, 21, 21</column>
<column name="tmp_32_fu_1875_p2">+, 0, 0, 28, 21, 21</column>
<column name="neg_mul1_fu_2197_p2">-, 0, 0, 40, 1, 33</column>
<column name="neg_mul_fu_1729_p2">-, 0, 0, 24, 1, 17</column>
<column name="neg_ti1_fu_2226_p2">-, 0, 0, 23, 1, 16</column>
<column name="neg_ti_fu_1762_p2">-, 0, 0, 15, 1, 7</column>
<column name="tmp_119_fu_1652_p2">-, 0, 0, 26, 19, 19</column>
<column name="tmp_135_fu_2034_p2">-, 0, 0, 15, 9, 9</column>
<column name="tmp_141_fu_2123_p2">-, 0, 0, 15, 6, 6</column>
<column name="tmp_160_fu_2323_p2">-, 0, 0, 26, 19, 19</column>
<column name="P2Buffer_V_n1_status">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state41">and, 0, 0, 2, 1, 1</column>
<column name="or_cond2_fu_1812_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_2151_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_1806_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_1935_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="exitcond_i2_fu_2329_p2">icmp, 0, 0, 11, 5, 2</column>
<column name="exitcond_i_fu_1662_p2">icmp, 0, 0, 11, 5, 2</column>
<column name="p_not_fu_2263_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="tmp_122_fu_1783_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_123_fu_1792_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_124_fu_1801_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_129_fu_1986_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_131_fu_1997_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_133_fu_2019_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_137_fu_2051_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_139_fu_2082_p2">icmp, 0, 0, 11, 8, 5</column>
<column name="tmp_142_fu_2146_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="tmp_143_fu_2156_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="tmp_153_fu_2249_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="tmp_154_fu_2293_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="tmp_157_fu_2365_p2">icmp, 0, 0, 18, 32, 13</column>
<column name="tmp_158_fu_2379_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_199_not_fu_2045_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_block_state15_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">or, 0, 0, 2, 1, 1</column>
<column name="brmerge1_fu_2273_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_2268_p2">or, 0, 0, 2, 1, 1</column>
<column name="demorgan_fu_2161_p2">or, 0, 0, 2, 1, 1</column>
<column name="minDistPhase1_fu_2255_p3">select, 0, 0, 4, 1, 4</column>
<column name="minDistPhase1_mux_fu_2278_p3">select, 0, 0, 4, 1, 4</column>
<column name="n_1_n_fu_1974_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_i1_fu_2091_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_s_fu_2371_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_v_fu_1751_p3">select, 0, 0, 9, 1, 9</column>
<column name="search_new_0_slice_fu_2232_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_126_fu_1772_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_138_fu_2061_p3">select, 0, 0, 32, 1, 13</column>
<column name="tmp_147_fu_2219_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_213_s_fu_2388_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="FRtoBR_Move2_blk_n_AR">9, 2, 1, 2</column>
<column name="FRtoBR_Move2_blk_n_R">9, 2, 1, 2</column>
<column name="FRtoBR_Move3_address0">15, 3, 5, 15</column>
<column name="P1Buffer_0_depthPha_address0">15, 3, 13, 39</column>
<column name="P1Buffer_0_flip_address0">15, 3, 13, 39</column>
<column name="P1Buffer_0_i_address0">15, 3, 18, 54</column>
<column name="P1Buffer_0_n_address0">15, 3, 13, 39</column>
<column name="P1Buffer_0_slice_address0">15, 3, 13, 39</column>
<column name="P1Buffer_0_twist_address0">15, 3, 13, 39</column>
<column name="P1Start_fu_838">9, 2, 32, 64</column>
<column name="P2Buffer_V_FRtoBR_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_URFtoDLF_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_URtoDF_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_depthPhas_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_flip_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_0_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_10_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_11_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_12_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_13_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_14_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_15_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_16_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_17_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_18_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_19_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_1_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_20_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_21_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_22_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_23_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_24_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_25_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_26_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_27_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_28_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_29_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_2_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_30_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_3_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_4_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_5_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_6_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_7_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_8_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_i_9_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_n_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_parity_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_slice_blk_n">9, 2, 1, 2</column>
<column name="P2Buffer_V_twist_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">189, 43, 1, 43</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i17_phi_fu_1551_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_i1_2_phi_fu_1595_p6">9, 2, 8, 16</column>
<column name="ap_phi_mux_minDistPhase_phi_fu_1573_p4">9, 2, 4, 8</column>
<column name="ap_sig_ioackin_m_axi_FRtoBR_Move2_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_flipMove2_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_twistMove2_ARREADY">9, 2, 1, 2</column>
<column name="flipMove2_blk_n_AR">9, 2, 1, 2</column>
<column name="flipMove2_blk_n_R">9, 2, 1, 2</column>
<column name="flipMove3_address0">15, 3, 5, 15</column>
<column name="i17_reg_1547">9, 2, 5, 10</column>
<column name="i1_2_reg_1591">9, 2, 8, 16</column>
<column name="i1_reg_1559">9, 2, 8, 16</column>
<column name="i_i1_reg_1580">9, 2, 5, 10</column>
<column name="i_i_reg_1535">9, 2, 5, 10</column>
<column name="m_axi_flipMove2_ARADDR">15, 3, 32, 96</column>
<column name="m_axi_flipMove2_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_flipMove2_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_flipMove2_ARID">9, 2, 1, 2</column>
<column name="m_axi_flipMove2_ARLEN">15, 3, 32, 96</column>
<column name="m_axi_flipMove2_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_flipMove2_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_flipMove2_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_flipMove2_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_flipMove2_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_flipMove2_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_flipMove2_ARVALID">15, 3, 1, 3</column>
<column name="m_axi_flipMove2_RREADY">15, 3, 1, 3</column>
<column name="m_axi_twistMove2_ARADDR">15, 3, 32, 96</column>
<column name="m_axi_twistMove2_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_twistMove2_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_twistMove2_ARID">9, 2, 1, 2</column>
<column name="m_axi_twistMove2_ARLEN">15, 3, 32, 96</column>
<column name="m_axi_twistMove2_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_twistMove2_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_twistMove2_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_twistMove2_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_twistMove2_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_twistMove2_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_twistMove2_ARVALID">15, 3, 1, 3</column>
<column name="m_axi_twistMove2_RREADY">15, 3, 1, 3</column>
<column name="minDistPhase_reg_1570">9, 2, 4, 8</column>
<column name="search_new_0_depthP_1_fu_842">9, 2, 8, 16</column>
<column name="search_new_0_i_address0">97, 20, 5, 100</column>
<column name="search_new_0_i_address1">85, 17, 5, 85</column>
<column name="search_new_0_i_d0">15, 3, 8, 24</column>
<column name="twistMove2_blk_n_AR">9, 2, 1, 2</column>
<column name="twistMove2_blk_n_R">9, 2, 1, 2</column>
<column name="twistMove3_address0">15, 3, 5, 15</column>
<column name="zero_fu_846">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="FRtoBR_Move2_addr_re_reg_2643">16, 0, 16, 0</column>
<column name="FRtoBR_Move2_addr_reg_2618">32, 0, 32, 0</column>
<column name="P1Buffer_0_depthPha_2_reg_3160">13, 0, 13, 0</column>
<column name="P1Buffer_0_flip_add_1_reg_3145">13, 0, 13, 0</column>
<column name="P1Buffer_0_n_addr_1_reg_3165">13, 0, 13, 0</column>
<column name="P1Buffer_0_slice_ad_1_reg_3155">13, 0, 13, 0</column>
<column name="P1Buffer_0_twist_ad_1_reg_3150">13, 0, 13, 0</column>
<column name="P1Start_fu_838">32, 0, 32, 0</column>
<column name="Slice_Flip_Prun2_add_2_reg_2638">16, 0, 16, 0</column>
<column name="Slice_Flip_Prun2_add_reg_2612">32, 0, 32, 0</column>
<column name="Slice_Twist_Prun2_ad_2_reg_2633">16, 0, 16, 0</column>
<column name="Slice_Twist_Prun2_ad_reg_2606">32, 0, 32, 0</column>
<column name="a_1_reg_2530">16, 0, 16, 0</column>
<column name="ap_CS_fsm">42, 0, 42, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_FRtoBR_Move2_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_flipMove2_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_twistMove2_ARREADY">1, 0, 1, 0</column>
<column name="ax_reg_2895">3, 0, 3, 0</column>
<column name="b_reg_2522">16, 0, 16, 0</column>
<column name="brmerge1_reg_2982">1, 0, 1, 0</column>
<column name="c_reg_2538">16, 0, 16, 0</column>
<column name="demorgan_reg_2911">1, 0, 1, 0</column>
<column name="depthPhase1_cast_reg_2516">5, 0, 8, 3</column>
<column name="exitcond_reg_2624">1, 0, 1, 0</column>
<column name="exitcond_reg_2624_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="flipOld">16, 0, 16, 0</column>
<column name="grp_getPruning_1_fu_1604_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_getPruning_fu_1612_ap_start_reg">1, 0, 1, 0</column>
<column name="i17_reg_1547">5, 0, 5, 0</column>
<column name="i17_reg_1547_pp0_iter1_reg">5, 0, 5, 0</column>
<column name="i1_2_reg_1591">8, 0, 8, 0</column>
<column name="i1_reg_1559">8, 0, 8, 0</column>
<column name="i_16_reg_2560">5, 0, 5, 0</column>
<column name="i_18_reg_2628">5, 0, 5, 0</column>
<column name="i_19_reg_3173">5, 0, 5, 0</column>
<column name="i_i1_reg_1580">5, 0, 5, 0</column>
<column name="i_i_reg_1535">5, 0, 5, 0</column>
<column name="i_reg_2575">8, 0, 8, 0</column>
<column name="minDistPhase1_reg_2976">4, 0, 4, 0</column>
<column name="minDistPhase_reg_1570">4, 0, 4, 0</column>
<column name="n_2_reg_2550">8, 0, 8, 0</column>
<column name="n_reg_2669">8, 0, 8, 0</column>
<column name="or_cond2_reg_2602">1, 0, 1, 0</column>
<column name="or_cond_reg_2907">1, 0, 1, 0</column>
<column name="p_i1_reg_2879">8, 0, 8, 0</column>
<column name="p_s_reg_3188">32, 0, 32, 0</column>
<column name="po_reg_2902">2, 0, 2, 0</column>
<column name="search_new_0_depthP_1_fu_842">8, 0, 8, 0</column>
<column name="search_new_0_depthP_reg_2545">8, 0, 8, 0</column>
<column name="search_new_0_flip_reg_2953">16, 0, 16, 0</column>
<column name="search_new_0_i_addr_2_reg_2682">5, 0, 5, 0</column>
<column name="search_new_0_slice_reg_2960">16, 0, 16, 0</column>
<column name="search_new_0_twist_reg_2930">16, 0, 16, 0</column>
<column name="sliceOld">16, 0, 16, 0</column>
<column name="tmp_101_reg_2580">17, 0, 17, 0</column>
<column name="tmp_102_reg_2585">1, 0, 1, 0</column>
<column name="tmp_104_reg_2591">8, 0, 8, 0</column>
<column name="tmp_107_reg_2937">33, 0, 33, 0</column>
<column name="tmp_108_reg_2942">1, 0, 1, 0</column>
<column name="tmp_110_reg_2948">13, 0, 13, 0</column>
<column name="tmp_119_reg_2444">19, 0, 19, 0</column>
<column name="tmp_126_reg_2596">7, 0, 7, 0</column>
<column name="tmp_129_reg_2675">1, 0, 1, 0</column>
<column name="tmp_131_reg_2687">1, 0, 1, 0</column>
<column name="tmp_133_reg_2692">1, 0, 1, 0</column>
<column name="tmp_135_reg_2852">9, 0, 9, 0</column>
<column name="tmp_136_reg_2857">7, 0, 7, 0</column>
<column name="tmp_138_reg_2867">32, 0, 32, 0</column>
<column name="tmp_149_reg_2966">25, 0, 25, 0</column>
<column name="tmp_152_reg_2971">25, 0, 25, 0</column>
<column name="tmp_154_reg_3136">1, 0, 1, 0</column>
<column name="tmp_158_reg_3193">1, 0, 1, 0</column>
<column name="tmp_160_reg_3140">19, 0, 19, 0</column>
<column name="tmp_161_reg_3178">19, 0, 19, 0</column>
<column name="tmp_199_not_reg_2862">1, 0, 1, 0</column>
<column name="tmp_i_0_reg_2991">8, 0, 8, 0</column>
<column name="tmp_i_10_reg_3041">8, 0, 8, 0</column>
<column name="tmp_i_11_reg_3046">8, 0, 8, 0</column>
<column name="tmp_i_12_reg_3051">8, 0, 8, 0</column>
<column name="tmp_i_13_reg_3056">8, 0, 8, 0</column>
<column name="tmp_i_14_reg_3061">8, 0, 8, 0</column>
<column name="tmp_i_15_reg_3066">8, 0, 8, 0</column>
<column name="tmp_i_16_reg_3071">8, 0, 8, 0</column>
<column name="tmp_i_17_reg_3076">8, 0, 8, 0</column>
<column name="tmp_i_18_reg_3081">8, 0, 8, 0</column>
<column name="tmp_i_19_reg_3086">8, 0, 8, 0</column>
<column name="tmp_i_1_reg_2996">8, 0, 8, 0</column>
<column name="tmp_i_20_reg_3091">8, 0, 8, 0</column>
<column name="tmp_i_21_reg_3096">8, 0, 8, 0</column>
<column name="tmp_i_22_reg_3101">8, 0, 8, 0</column>
<column name="tmp_i_23_reg_3106">8, 0, 8, 0</column>
<column name="tmp_i_24_reg_3111">8, 0, 8, 0</column>
<column name="tmp_i_25_reg_3116">8, 0, 8, 0</column>
<column name="tmp_i_26_reg_3121">8, 0, 8, 0</column>
<column name="tmp_i_27_reg_3126">8, 0, 8, 0</column>
<column name="tmp_i_28_reg_3131">8, 0, 8, 0</column>
<column name="tmp_i_2_reg_3001">8, 0, 8, 0</column>
<column name="tmp_i_3_reg_3006">8, 0, 8, 0</column>
<column name="tmp_i_4_reg_3011">8, 0, 8, 0</column>
<column name="tmp_i_5_reg_3016">8, 0, 8, 0</column>
<column name="tmp_i_6_reg_3021">8, 0, 8, 0</column>
<column name="tmp_i_7_reg_3026">8, 0, 8, 0</column>
<column name="tmp_i_8_reg_3031">8, 0, 8, 0</column>
<column name="tmp_i_9_reg_3036">8, 0, 8, 0</column>
<column name="twistOld">16, 0, 16, 0</column>
<column name="zero_fu_846">1, 0, 1, 0</column>
<column name="zero_load_reg_2875">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, parallel_v2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, parallel_v2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, parallel_v2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, parallel_v2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, parallel_v2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, parallel_v2, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, parallel_v2, return value</column>
<column name="P1Buffer_0_flip_address0">out, 13, ap_memory, P1Buffer_0_flip, array</column>
<column name="P1Buffer_0_flip_ce0">out, 1, ap_memory, P1Buffer_0_flip, array</column>
<column name="P1Buffer_0_flip_we0">out, 1, ap_memory, P1Buffer_0_flip, array</column>
<column name="P1Buffer_0_flip_d0">out, 16, ap_memory, P1Buffer_0_flip, array</column>
<column name="P1Buffer_0_flip_q0">in, 16, ap_memory, P1Buffer_0_flip, array</column>
<column name="P1Buffer_0_twist_address0">out, 13, ap_memory, P1Buffer_0_twist, array</column>
<column name="P1Buffer_0_twist_ce0">out, 1, ap_memory, P1Buffer_0_twist, array</column>
<column name="P1Buffer_0_twist_we0">out, 1, ap_memory, P1Buffer_0_twist, array</column>
<column name="P1Buffer_0_twist_d0">out, 16, ap_memory, P1Buffer_0_twist, array</column>
<column name="P1Buffer_0_twist_q0">in, 16, ap_memory, P1Buffer_0_twist, array</column>
<column name="P1Buffer_0_slice_address0">out, 13, ap_memory, P1Buffer_0_slice, array</column>
<column name="P1Buffer_0_slice_ce0">out, 1, ap_memory, P1Buffer_0_slice, array</column>
<column name="P1Buffer_0_slice_we0">out, 1, ap_memory, P1Buffer_0_slice, array</column>
<column name="P1Buffer_0_slice_d0">out, 16, ap_memory, P1Buffer_0_slice, array</column>
<column name="P1Buffer_0_slice_q0">in, 16, ap_memory, P1Buffer_0_slice, array</column>
<column name="P1Buffer_0_depthPha_address0">out, 13, ap_memory, P1Buffer_0_depthPha, array</column>
<column name="P1Buffer_0_depthPha_ce0">out, 1, ap_memory, P1Buffer_0_depthPha, array</column>
<column name="P1Buffer_0_depthPha_we0">out, 1, ap_memory, P1Buffer_0_depthPha, array</column>
<column name="P1Buffer_0_depthPha_d0">out, 8, ap_memory, P1Buffer_0_depthPha, array</column>
<column name="P1Buffer_0_depthPha_q0">in, 8, ap_memory, P1Buffer_0_depthPha, array</column>
<column name="P1Buffer_0_n_address0">out, 13, ap_memory, P1Buffer_0_n, array</column>
<column name="P1Buffer_0_n_ce0">out, 1, ap_memory, P1Buffer_0_n, array</column>
<column name="P1Buffer_0_n_we0">out, 1, ap_memory, P1Buffer_0_n, array</column>
<column name="P1Buffer_0_n_d0">out, 8, ap_memory, P1Buffer_0_n, array</column>
<column name="P1Buffer_0_n_q0">in, 8, ap_memory, P1Buffer_0_n, array</column>
<column name="P1Buffer_0_i_address0">out, 18, ap_memory, P1Buffer_0_i, array</column>
<column name="P1Buffer_0_i_ce0">out, 1, ap_memory, P1Buffer_0_i, array</column>
<column name="P1Buffer_0_i_we0">out, 1, ap_memory, P1Buffer_0_i, array</column>
<column name="P1Buffer_0_i_d0">out, 8, ap_memory, P1Buffer_0_i, array</column>
<column name="P1Buffer_0_i_q0">in, 8, ap_memory, P1Buffer_0_i, array</column>
<column name="P1Start_read">in, 32, ap_none, P1Start_read, scalar</column>
<column name="P1End_read">in, 32, ap_none, P1End_read, scalar</column>
<column name="first_read">in, 1, ap_none, first_read, scalar</column>
<column name="depthPhase1">in, 5, ap_none, depthPhase1, scalar</column>
<column name="m_axi_twistMove2_AWVALID">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWREADY">in, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWADDR">out, 32, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWID">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWLEN">out, 32, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWSIZE">out, 3, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWBURST">out, 2, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWLOCK">out, 2, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWCACHE">out, 4, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWPROT">out, 3, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWQOS">out, 4, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWREGION">out, 4, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_AWUSER">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_WVALID">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_WREADY">in, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_WDATA">out, 16, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_WSTRB">out, 2, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_WLAST">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_WID">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_WUSER">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARVALID">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARREADY">in, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARADDR">out, 32, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARID">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARLEN">out, 32, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARSIZE">out, 3, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARBURST">out, 2, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARLOCK">out, 2, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARCACHE">out, 4, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARPROT">out, 3, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARQOS">out, 4, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARREGION">out, 4, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_ARUSER">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_RVALID">in, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_RREADY">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_RDATA">in, 16, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_RLAST">in, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_RID">in, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_RUSER">in, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_RRESP">in, 2, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_BVALID">in, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_BREADY">out, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_BRESP">in, 2, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_BID">in, 1, m_axi, twistMove2, pointer</column>
<column name="m_axi_twistMove2_BUSER">in, 1, m_axi, twistMove2, pointer</column>
<column name="twistMove2_offset">in, 31, ap_none, twistMove2_offset, scalar</column>
<column name="m_axi_flipMove2_AWVALID">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWREADY">in, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWADDR">out, 32, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWID">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWLEN">out, 32, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWSIZE">out, 3, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWBURST">out, 2, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWLOCK">out, 2, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWCACHE">out, 4, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWPROT">out, 3, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWQOS">out, 4, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWREGION">out, 4, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_AWUSER">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_WVALID">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_WREADY">in, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_WDATA">out, 16, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_WSTRB">out, 2, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_WLAST">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_WID">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_WUSER">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARVALID">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARREADY">in, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARADDR">out, 32, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARID">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARLEN">out, 32, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARSIZE">out, 3, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARBURST">out, 2, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARLOCK">out, 2, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARCACHE">out, 4, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARPROT">out, 3, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARQOS">out, 4, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARREGION">out, 4, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_ARUSER">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_RVALID">in, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_RREADY">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_RDATA">in, 16, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_RLAST">in, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_RID">in, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_RUSER">in, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_RRESP">in, 2, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_BVALID">in, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_BREADY">out, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_BRESP">in, 2, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_BID">in, 1, m_axi, flipMove2, pointer</column>
<column name="m_axi_flipMove2_BUSER">in, 1, m_axi, flipMove2, pointer</column>
<column name="flipMove2_offset">in, 31, ap_none, flipMove2_offset, scalar</column>
<column name="m_axi_FRtoBR_Move2_AWVALID">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWREADY">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWADDR">out, 32, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWID">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWLEN">out, 32, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWSIZE">out, 3, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWBURST">out, 2, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWLOCK">out, 2, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWCACHE">out, 4, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWPROT">out, 3, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWQOS">out, 4, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWREGION">out, 4, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_AWUSER">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_WVALID">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_WREADY">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_WDATA">out, 16, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_WSTRB">out, 2, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_WLAST">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_WID">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_WUSER">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARVALID">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARREADY">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARADDR">out, 32, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARID">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARLEN">out, 32, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARSIZE">out, 3, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARBURST">out, 2, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARLOCK">out, 2, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARCACHE">out, 4, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARPROT">out, 3, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARQOS">out, 4, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARREGION">out, 4, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_ARUSER">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_RVALID">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_RREADY">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_RDATA">in, 16, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_RLAST">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_RID">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_RUSER">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_RRESP">in, 2, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_BVALID">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_BREADY">out, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_BRESP">in, 2, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_BID">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="m_axi_FRtoBR_Move2_BUSER">in, 1, m_axi, FRtoBR_Move2, pointer</column>
<column name="FRtoBR_Move2_offset">in, 31, ap_none, FRtoBR_Move2_offset, scalar</column>
<column name="Slice_Twist_Prun2_offset">in, 31, ap_none, Slice_Twist_Prun2_offset, scalar</column>
<column name="Slice_Flip_Prun2_offset">in, 31, ap_none, Slice_Flip_Prun2_offset, scalar</column>
<column name="P2Buffer_V_flip_din">out, 16, ap_fifo, P2Buffer_V_flip, pointer</column>
<column name="P2Buffer_V_flip_full_n">in, 1, ap_fifo, P2Buffer_V_flip, pointer</column>
<column name="P2Buffer_V_flip_write">out, 1, ap_fifo, P2Buffer_V_flip, pointer</column>
<column name="P2Buffer_V_twist_din">out, 16, ap_fifo, P2Buffer_V_twist, pointer</column>
<column name="P2Buffer_V_twist_full_n">in, 1, ap_fifo, P2Buffer_V_twist, pointer</column>
<column name="P2Buffer_V_twist_write">out, 1, ap_fifo, P2Buffer_V_twist, pointer</column>
<column name="P2Buffer_V_slice_din">out, 16, ap_fifo, P2Buffer_V_slice, pointer</column>
<column name="P2Buffer_V_slice_full_n">in, 1, ap_fifo, P2Buffer_V_slice, pointer</column>
<column name="P2Buffer_V_slice_write">out, 1, ap_fifo, P2Buffer_V_slice, pointer</column>
<column name="P2Buffer_V_parity_din">out, 1, ap_fifo, P2Buffer_V_parity, pointer</column>
<column name="P2Buffer_V_parity_full_n">in, 1, ap_fifo, P2Buffer_V_parity, pointer</column>
<column name="P2Buffer_V_parity_write">out, 1, ap_fifo, P2Buffer_V_parity, pointer</column>
<column name="P2Buffer_V_URFtoDLF_din">out, 16, ap_fifo, P2Buffer_V_URFtoDLF, pointer</column>
<column name="P2Buffer_V_URFtoDLF_full_n">in, 1, ap_fifo, P2Buffer_V_URFtoDLF, pointer</column>
<column name="P2Buffer_V_URFtoDLF_write">out, 1, ap_fifo, P2Buffer_V_URFtoDLF, pointer</column>
<column name="P2Buffer_V_FRtoBR_din">out, 16, ap_fifo, P2Buffer_V_FRtoBR, pointer</column>
<column name="P2Buffer_V_FRtoBR_full_n">in, 1, ap_fifo, P2Buffer_V_FRtoBR, pointer</column>
<column name="P2Buffer_V_FRtoBR_write">out, 1, ap_fifo, P2Buffer_V_FRtoBR, pointer</column>
<column name="P2Buffer_V_URtoDF_din">out, 16, ap_fifo, P2Buffer_V_URtoDF, pointer</column>
<column name="P2Buffer_V_URtoDF_full_n">in, 1, ap_fifo, P2Buffer_V_URtoDF, pointer</column>
<column name="P2Buffer_V_URtoDF_write">out, 1, ap_fifo, P2Buffer_V_URtoDF, pointer</column>
<column name="P2Buffer_V_depthPhas_din">out, 8, ap_fifo, P2Buffer_V_depthPhas, pointer</column>
<column name="P2Buffer_V_depthPhas_full_n">in, 1, ap_fifo, P2Buffer_V_depthPhas, pointer</column>
<column name="P2Buffer_V_depthPhas_write">out, 1, ap_fifo, P2Buffer_V_depthPhas, pointer</column>
<column name="P2Buffer_V_n_din">out, 8, ap_fifo, P2Buffer_V_n, pointer</column>
<column name="P2Buffer_V_n_full_n">in, 1, ap_fifo, P2Buffer_V_n, pointer</column>
<column name="P2Buffer_V_n_write">out, 1, ap_fifo, P2Buffer_V_n, pointer</column>
<column name="P2Buffer_V_i_0_din">out, 8, ap_fifo, P2Buffer_V_i_0, pointer</column>
<column name="P2Buffer_V_i_0_full_n">in, 1, ap_fifo, P2Buffer_V_i_0, pointer</column>
<column name="P2Buffer_V_i_0_write">out, 1, ap_fifo, P2Buffer_V_i_0, pointer</column>
<column name="P2Buffer_V_i_1_din">out, 8, ap_fifo, P2Buffer_V_i_1, pointer</column>
<column name="P2Buffer_V_i_1_full_n">in, 1, ap_fifo, P2Buffer_V_i_1, pointer</column>
<column name="P2Buffer_V_i_1_write">out, 1, ap_fifo, P2Buffer_V_i_1, pointer</column>
<column name="P2Buffer_V_i_2_din">out, 8, ap_fifo, P2Buffer_V_i_2, pointer</column>
<column name="P2Buffer_V_i_2_full_n">in, 1, ap_fifo, P2Buffer_V_i_2, pointer</column>
<column name="P2Buffer_V_i_2_write">out, 1, ap_fifo, P2Buffer_V_i_2, pointer</column>
<column name="P2Buffer_V_i_3_din">out, 8, ap_fifo, P2Buffer_V_i_3, pointer</column>
<column name="P2Buffer_V_i_3_full_n">in, 1, ap_fifo, P2Buffer_V_i_3, pointer</column>
<column name="P2Buffer_V_i_3_write">out, 1, ap_fifo, P2Buffer_V_i_3, pointer</column>
<column name="P2Buffer_V_i_4_din">out, 8, ap_fifo, P2Buffer_V_i_4, pointer</column>
<column name="P2Buffer_V_i_4_full_n">in, 1, ap_fifo, P2Buffer_V_i_4, pointer</column>
<column name="P2Buffer_V_i_4_write">out, 1, ap_fifo, P2Buffer_V_i_4, pointer</column>
<column name="P2Buffer_V_i_5_din">out, 8, ap_fifo, P2Buffer_V_i_5, pointer</column>
<column name="P2Buffer_V_i_5_full_n">in, 1, ap_fifo, P2Buffer_V_i_5, pointer</column>
<column name="P2Buffer_V_i_5_write">out, 1, ap_fifo, P2Buffer_V_i_5, pointer</column>
<column name="P2Buffer_V_i_6_din">out, 8, ap_fifo, P2Buffer_V_i_6, pointer</column>
<column name="P2Buffer_V_i_6_full_n">in, 1, ap_fifo, P2Buffer_V_i_6, pointer</column>
<column name="P2Buffer_V_i_6_write">out, 1, ap_fifo, P2Buffer_V_i_6, pointer</column>
<column name="P2Buffer_V_i_7_din">out, 8, ap_fifo, P2Buffer_V_i_7, pointer</column>
<column name="P2Buffer_V_i_7_full_n">in, 1, ap_fifo, P2Buffer_V_i_7, pointer</column>
<column name="P2Buffer_V_i_7_write">out, 1, ap_fifo, P2Buffer_V_i_7, pointer</column>
<column name="P2Buffer_V_i_8_din">out, 8, ap_fifo, P2Buffer_V_i_8, pointer</column>
<column name="P2Buffer_V_i_8_full_n">in, 1, ap_fifo, P2Buffer_V_i_8, pointer</column>
<column name="P2Buffer_V_i_8_write">out, 1, ap_fifo, P2Buffer_V_i_8, pointer</column>
<column name="P2Buffer_V_i_9_din">out, 8, ap_fifo, P2Buffer_V_i_9, pointer</column>
<column name="P2Buffer_V_i_9_full_n">in, 1, ap_fifo, P2Buffer_V_i_9, pointer</column>
<column name="P2Buffer_V_i_9_write">out, 1, ap_fifo, P2Buffer_V_i_9, pointer</column>
<column name="P2Buffer_V_i_10_din">out, 8, ap_fifo, P2Buffer_V_i_10, pointer</column>
<column name="P2Buffer_V_i_10_full_n">in, 1, ap_fifo, P2Buffer_V_i_10, pointer</column>
<column name="P2Buffer_V_i_10_write">out, 1, ap_fifo, P2Buffer_V_i_10, pointer</column>
<column name="P2Buffer_V_i_11_din">out, 8, ap_fifo, P2Buffer_V_i_11, pointer</column>
<column name="P2Buffer_V_i_11_full_n">in, 1, ap_fifo, P2Buffer_V_i_11, pointer</column>
<column name="P2Buffer_V_i_11_write">out, 1, ap_fifo, P2Buffer_V_i_11, pointer</column>
<column name="P2Buffer_V_i_12_din">out, 8, ap_fifo, P2Buffer_V_i_12, pointer</column>
<column name="P2Buffer_V_i_12_full_n">in, 1, ap_fifo, P2Buffer_V_i_12, pointer</column>
<column name="P2Buffer_V_i_12_write">out, 1, ap_fifo, P2Buffer_V_i_12, pointer</column>
<column name="P2Buffer_V_i_13_din">out, 8, ap_fifo, P2Buffer_V_i_13, pointer</column>
<column name="P2Buffer_V_i_13_full_n">in, 1, ap_fifo, P2Buffer_V_i_13, pointer</column>
<column name="P2Buffer_V_i_13_write">out, 1, ap_fifo, P2Buffer_V_i_13, pointer</column>
<column name="P2Buffer_V_i_14_din">out, 8, ap_fifo, P2Buffer_V_i_14, pointer</column>
<column name="P2Buffer_V_i_14_full_n">in, 1, ap_fifo, P2Buffer_V_i_14, pointer</column>
<column name="P2Buffer_V_i_14_write">out, 1, ap_fifo, P2Buffer_V_i_14, pointer</column>
<column name="P2Buffer_V_i_15_din">out, 8, ap_fifo, P2Buffer_V_i_15, pointer</column>
<column name="P2Buffer_V_i_15_full_n">in, 1, ap_fifo, P2Buffer_V_i_15, pointer</column>
<column name="P2Buffer_V_i_15_write">out, 1, ap_fifo, P2Buffer_V_i_15, pointer</column>
<column name="P2Buffer_V_i_16_din">out, 8, ap_fifo, P2Buffer_V_i_16, pointer</column>
<column name="P2Buffer_V_i_16_full_n">in, 1, ap_fifo, P2Buffer_V_i_16, pointer</column>
<column name="P2Buffer_V_i_16_write">out, 1, ap_fifo, P2Buffer_V_i_16, pointer</column>
<column name="P2Buffer_V_i_17_din">out, 8, ap_fifo, P2Buffer_V_i_17, pointer</column>
<column name="P2Buffer_V_i_17_full_n">in, 1, ap_fifo, P2Buffer_V_i_17, pointer</column>
<column name="P2Buffer_V_i_17_write">out, 1, ap_fifo, P2Buffer_V_i_17, pointer</column>
<column name="P2Buffer_V_i_18_din">out, 8, ap_fifo, P2Buffer_V_i_18, pointer</column>
<column name="P2Buffer_V_i_18_full_n">in, 1, ap_fifo, P2Buffer_V_i_18, pointer</column>
<column name="P2Buffer_V_i_18_write">out, 1, ap_fifo, P2Buffer_V_i_18, pointer</column>
<column name="P2Buffer_V_i_19_din">out, 8, ap_fifo, P2Buffer_V_i_19, pointer</column>
<column name="P2Buffer_V_i_19_full_n">in, 1, ap_fifo, P2Buffer_V_i_19, pointer</column>
<column name="P2Buffer_V_i_19_write">out, 1, ap_fifo, P2Buffer_V_i_19, pointer</column>
<column name="P2Buffer_V_i_20_din">out, 8, ap_fifo, P2Buffer_V_i_20, pointer</column>
<column name="P2Buffer_V_i_20_full_n">in, 1, ap_fifo, P2Buffer_V_i_20, pointer</column>
<column name="P2Buffer_V_i_20_write">out, 1, ap_fifo, P2Buffer_V_i_20, pointer</column>
<column name="P2Buffer_V_i_21_din">out, 8, ap_fifo, P2Buffer_V_i_21, pointer</column>
<column name="P2Buffer_V_i_21_full_n">in, 1, ap_fifo, P2Buffer_V_i_21, pointer</column>
<column name="P2Buffer_V_i_21_write">out, 1, ap_fifo, P2Buffer_V_i_21, pointer</column>
<column name="P2Buffer_V_i_22_din">out, 8, ap_fifo, P2Buffer_V_i_22, pointer</column>
<column name="P2Buffer_V_i_22_full_n">in, 1, ap_fifo, P2Buffer_V_i_22, pointer</column>
<column name="P2Buffer_V_i_22_write">out, 1, ap_fifo, P2Buffer_V_i_22, pointer</column>
<column name="P2Buffer_V_i_23_din">out, 8, ap_fifo, P2Buffer_V_i_23, pointer</column>
<column name="P2Buffer_V_i_23_full_n">in, 1, ap_fifo, P2Buffer_V_i_23, pointer</column>
<column name="P2Buffer_V_i_23_write">out, 1, ap_fifo, P2Buffer_V_i_23, pointer</column>
<column name="P2Buffer_V_i_24_din">out, 8, ap_fifo, P2Buffer_V_i_24, pointer</column>
<column name="P2Buffer_V_i_24_full_n">in, 1, ap_fifo, P2Buffer_V_i_24, pointer</column>
<column name="P2Buffer_V_i_24_write">out, 1, ap_fifo, P2Buffer_V_i_24, pointer</column>
<column name="P2Buffer_V_i_25_din">out, 8, ap_fifo, P2Buffer_V_i_25, pointer</column>
<column name="P2Buffer_V_i_25_full_n">in, 1, ap_fifo, P2Buffer_V_i_25, pointer</column>
<column name="P2Buffer_V_i_25_write">out, 1, ap_fifo, P2Buffer_V_i_25, pointer</column>
<column name="P2Buffer_V_i_26_din">out, 8, ap_fifo, P2Buffer_V_i_26, pointer</column>
<column name="P2Buffer_V_i_26_full_n">in, 1, ap_fifo, P2Buffer_V_i_26, pointer</column>
<column name="P2Buffer_V_i_26_write">out, 1, ap_fifo, P2Buffer_V_i_26, pointer</column>
<column name="P2Buffer_V_i_27_din">out, 8, ap_fifo, P2Buffer_V_i_27, pointer</column>
<column name="P2Buffer_V_i_27_full_n">in, 1, ap_fifo, P2Buffer_V_i_27, pointer</column>
<column name="P2Buffer_V_i_27_write">out, 1, ap_fifo, P2Buffer_V_i_27, pointer</column>
<column name="P2Buffer_V_i_28_din">out, 8, ap_fifo, P2Buffer_V_i_28, pointer</column>
<column name="P2Buffer_V_i_28_full_n">in, 1, ap_fifo, P2Buffer_V_i_28, pointer</column>
<column name="P2Buffer_V_i_28_write">out, 1, ap_fifo, P2Buffer_V_i_28, pointer</column>
<column name="P2Buffer_V_i_29_din">out, 8, ap_fifo, P2Buffer_V_i_29, pointer</column>
<column name="P2Buffer_V_i_29_full_n">in, 1, ap_fifo, P2Buffer_V_i_29, pointer</column>
<column name="P2Buffer_V_i_29_write">out, 1, ap_fifo, P2Buffer_V_i_29, pointer</column>
<column name="P2Buffer_V_i_30_din">out, 8, ap_fifo, P2Buffer_V_i_30, pointer</column>
<column name="P2Buffer_V_i_30_full_n">in, 1, ap_fifo, P2Buffer_V_i_30, pointer</column>
<column name="P2Buffer_V_i_30_write">out, 1, ap_fifo, P2Buffer_V_i_30, pointer</column>
</table>
</item>
</section>
</profile>
