Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jan 29 06:16:52 2016
| Host         : athena running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_control_sets -verbose -file zed_channel_control_sets_placed.rpt
| Design       : zed_channel
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    21 |
| Minimum Number of register sites lost to control set restrictions |    27 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           26 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             121 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                                    Enable Signal                                   |                                    Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+
|  CLK_40_IBUF_BUFG       |                                                                                    | hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/align_deser_data_inst/SR[0]              |                4 |              4 |
|  CLK_40_IBUF_BUFG       | hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send[3]_i_2_n_0 | hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send[3]_i_1_n_0    |                3 |              4 |
|  CLK_40_IBUF_BUFG       |                                                                                    | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]_0[5] |                5 |              5 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[5]_i_1_n_0           | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                2 |              5 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0          | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0          | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0          | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0           | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0          | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0          | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0          | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0           | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0          | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |                3 |              8 |
|  CLK_40_IBUF_BUFG       | hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt_reg[0][0]     |                3 |              8 |
|  CLK_40_IBUF_BUFG       | hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0      |                                                                                       |                4 |              8 |
|  CLK_40_IBUF_BUFG       | hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt   | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_memb_addr_cnt_reg[0][0]      |                2 |              8 |
|  CLK_40_IBUF_BUFG       | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_mema_addr_cnt_reg[0][0]  | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/SR[0]                            |                2 |              8 |
|  CLK_40_IBUF_BUFG       | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/E[0]                          | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/SR[0]                            |                3 |              8 |
|  CLK_40_IBUF_BUFG       | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_mema_addr_cnt_reg[0]_0[0] | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_mema_addr_cnt_reg[0][0]      |                4 |              8 |
|  s00_axi_aclk_IBUF_BUFG |                                                                                    | hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0              |               17 |             41 |
|  CLK_40_IBUF_BUFG       |                                                                                    |                                                                                       |               55 |            106 |
+-------------------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+----------------+


