Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\shun\Desktop\CANDY_GW\quartus_prime\candy_gw_qsys.qsys --block-symbol-file --output-directory=C:\Users\shun\Desktop\CANDY_GW\quartus_prime\candy_gw_qsys --family="MAX 10" --part=10M16SAU169C8G
Progress: Loading quartus_prime/candy_gw_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding avalon_i2s_0 [avalon_i2s 0.1]
Progress: Parameterizing module avalon_i2s_0
Progress: Adding avalon_pwm_0 [avalon_pwm 1.0]
Progress: Parameterizing module avalon_pwm_0
Progress: Adding avalon_wb [avalon_wb 1.0]
Progress: Parameterizing module avalon_wb
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding dma_rx [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_rx
Progress: Adding dma_tx [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_tx
Progress: Adding fifo_rx [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_rx
Progress: Adding fifo_tx [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_tx
Progress: Adding intel_generic_serial_flash_interface_top_0 [intel_generic_serial_flash_interface_top 18.1]
Progress: Parameterizing module intel_generic_serial_flash_interface_top_0
Progress: Adding jtaguart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtaguart_0
Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 18.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_3
Progress: Adding pio_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_4
Progress: Adding pio_5 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_5
Progress: Adding pio_6 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_6
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Adding vic_0 [altera_vic 18.1]
Progress: Parameterizing module vic_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: candy_gw_qsys.dma_rx: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: candy_gw_qsys.dma_tx: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: candy_gw_qsys.jtaguart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: candy_gw_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: candy_gw_qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_gw_qsys.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_gw_qsys.pio_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_gw_qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: candy_gw_qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\shun\Desktop\CANDY_GW\quartus_prime\candy_gw_qsys.qsys --synthesis=VHDL --output-directory=C:\Users\shun\Desktop\CANDY_GW\quartus_prime\candy_gw_qsys\synthesis --family="MAX 10" --part=10M16SAU169C8G
Progress: Loading quartus_prime/candy_gw_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding avalon_i2s_0 [avalon_i2s 0.1]
Progress: Parameterizing module avalon_i2s_0
Progress: Adding avalon_pwm_0 [avalon_pwm 1.0]
Progress: Parameterizing module avalon_pwm_0
Progress: Adding avalon_wb [avalon_wb 1.0]
Progress: Parameterizing module avalon_wb
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding dma_rx [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_rx
Progress: Adding dma_tx [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_tx
Progress: Adding fifo_rx [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_rx
Progress: Adding fifo_tx [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_tx
Progress: Adding intel_generic_serial_flash_interface_top_0 [intel_generic_serial_flash_interface_top 18.1]
Progress: Parameterizing module intel_generic_serial_flash_interface_top_0
Progress: Adding jtaguart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtaguart_0
Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_flash_0 [altera_onchip_flash 18.1]
Progress: Parameterizing module onchip_flash_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_3
Progress: Adding pio_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_4
Progress: Adding pio_5 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_5
Progress: Adding pio_6 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_6
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Adding vic_0 [altera_vic 18.1]
Progress: Parameterizing module vic_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: candy_gw_qsys.dma_rx: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: candy_gw_qsys.dma_tx: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: candy_gw_qsys.jtaguart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: candy_gw_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: candy_gw_qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_gw_qsys.pio_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_gw_qsys.pio_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: candy_gw_qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: candy_gw_qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: candy_gw_qsys: Generating candy_gw_qsys "candy_gw_qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master avalon_i2s_0.av_mm1 and slave fifo_rx.in because the master has address signal 3 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master avalon_i2s_0.av_mm1 and slave fifo_rx.in because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master avalon_i2s_0.av_mm1 and slave fifo_rx.in because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Interconnect is inserted between master avalon_i2s_0.av_mm2 and slave fifo_tx.out because the master has address signal 3 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master avalon_i2s_0.av_mm2 and slave fifo_tx.out because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master avalon_i2s_0.av_mm2 and slave fifo_tx.out because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src23 and cmd_mux_023.sink0
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_023.src0 and rsp_mux.sink23
Info: Interconnect is inserted between master dma_rx.read_master and slave fifo_rx.out because the master has address signal 5 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_rx.read_master and slave fifo_rx.out because the master has chipselect signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_rx.read_master and slave fifo_rx.out because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_rx.read_master and slave fifo_rx.out because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_tx.write_master and slave fifo_tx.in because the master has address signal 5 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_tx.write_master and slave fifo_tx.in because the master has chipselect signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_tx.write_master and slave fifo_tx.in because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_tx.write_master and slave fifo_tx.in because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: altpll_0: "candy_gw_qsys" instantiated altpll "altpll_0"
Info: avalon_i2s_0: "candy_gw_qsys" instantiated avalon_i2s "avalon_i2s_0"
Info: avalon_pwm_0: "candy_gw_qsys" instantiated avalon_pwm "avalon_pwm_0"
Info: avalon_wb: "candy_gw_qsys" instantiated avalon_wb "avalon_wb"
Info: dma_rx: softresetEnable = 1
Info: dma_rx: Starting RTL generation for module 'candy_gw_qsys_dma_rx'
Info: dma_rx:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=candy_gw_qsys_dma_rx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0007_dma_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0007_dma_rx_gen//candy_gw_qsys_dma_rx_component_configuration.pl  --do_build_sim=0  ]
Info: dma_rx: # 2020.06.26 06:53:55 (*)   candy_gw_qsys_dma_rx: allowing these transactions: word, hw, byte_access
Info: dma_rx: Done RTL generation for module 'candy_gw_qsys_dma_rx'
Info: dma_rx: "candy_gw_qsys" instantiated altera_avalon_dma "dma_rx"
Info: dma_tx: softresetEnable = 1
Info: dma_tx: Starting RTL generation for module 'candy_gw_qsys_dma_tx'
Info: dma_tx:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=candy_gw_qsys_dma_tx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0008_dma_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0008_dma_tx_gen//candy_gw_qsys_dma_tx_component_configuration.pl  --do_build_sim=0  ]
Info: dma_tx: # 2020.06.26 06:53:56 (*)   candy_gw_qsys_dma_tx: allowing these transactions: word, hw, byte_access
Info: dma_tx: Done RTL generation for module 'candy_gw_qsys_dma_tx'
Info: dma_tx: "candy_gw_qsys" instantiated altera_avalon_dma "dma_tx"
Info: fifo_rx: Starting RTL generation for module 'candy_gw_qsys_fifo_rx'
Info: fifo_rx:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=candy_gw_qsys_fifo_rx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0009_fifo_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0009_fifo_rx_gen//candy_gw_qsys_fifo_rx_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_rx: Done RTL generation for module 'candy_gw_qsys_fifo_rx'
Info: fifo_rx: "candy_gw_qsys" instantiated altera_avalon_fifo "fifo_rx"
Info: fifo_tx: Starting RTL generation for module 'candy_gw_qsys_fifo_tx'
Info: fifo_tx:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=candy_gw_qsys_fifo_tx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0010_fifo_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0010_fifo_tx_gen//candy_gw_qsys_fifo_tx_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_tx: Done RTL generation for module 'candy_gw_qsys_fifo_tx'
Info: fifo_tx: "candy_gw_qsys" instantiated altera_avalon_fifo "fifo_tx"
Info: intel_generic_serial_flash_interface_top_0: "candy_gw_qsys" instantiated intel_generic_serial_flash_interface_top "intel_generic_serial_flash_interface_top_0"
Info: jtaguart_0: Starting RTL generation for module 'candy_gw_qsys_jtaguart_0'
Info: jtaguart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=candy_gw_qsys_jtaguart_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0011_jtaguart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0011_jtaguart_0_gen//candy_gw_qsys_jtaguart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtaguart_0: Done RTL generation for module 'candy_gw_qsys_jtaguart_0'
Info: jtaguart_0: "candy_gw_qsys" instantiated altera_avalon_jtag_uart "jtaguart_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'candy_gw_qsys_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=candy_gw_qsys_new_sdram_controller_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0012_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0012_new_sdram_controller_0_gen//candy_gw_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'candy_gw_qsys_new_sdram_controller_0'
Info: new_sdram_controller_0: "candy_gw_qsys" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_0: "candy_gw_qsys" instantiated altera_nios2_gen2 "nios2_0"
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "candy_gw_qsys" instantiated altera_onchip_flash "onchip_flash_0"
Info: pio_1: Starting RTL generation for module 'candy_gw_qsys_pio_1'
Info: pio_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_1 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0014_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0014_pio_1_gen//candy_gw_qsys_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'candy_gw_qsys_pio_1'
Info: pio_1: "candy_gw_qsys" instantiated altera_avalon_pio "pio_1"
Info: pio_3: Starting RTL generation for module 'candy_gw_qsys_pio_3'
Info: pio_3:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_3 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0015_pio_3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0015_pio_3_gen//candy_gw_qsys_pio_3_component_configuration.pl  --do_build_sim=0  ]
Info: pio_3: Done RTL generation for module 'candy_gw_qsys_pio_3'
Info: pio_3: "candy_gw_qsys" instantiated altera_avalon_pio "pio_3"
Info: pio_4: Starting RTL generation for module 'candy_gw_qsys_pio_4'
Info: pio_4:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_4 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0016_pio_4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0016_pio_4_gen//candy_gw_qsys_pio_4_component_configuration.pl  --do_build_sim=0  ]
Info: pio_4: Done RTL generation for module 'candy_gw_qsys_pio_4'
Info: pio_4: "candy_gw_qsys" instantiated altera_avalon_pio "pio_4"
Info: pio_6: Starting RTL generation for module 'candy_gw_qsys_pio_6'
Info: pio_6:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_6 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0017_pio_6_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0017_pio_6_gen//candy_gw_qsys_pio_6_component_configuration.pl  --do_build_sim=0  ]
Info: pio_6: Done RTL generation for module 'candy_gw_qsys_pio_6'
Info: pio_6: "candy_gw_qsys" instantiated altera_avalon_pio "pio_6"
Info: sys_clk_timer: Starting RTL generation for module 'candy_gw_qsys_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=candy_gw_qsys_sys_clk_timer --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0018_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0018_sys_clk_timer_gen//candy_gw_qsys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'candy_gw_qsys_sys_clk_timer'
Info: sys_clk_timer: "candy_gw_qsys" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "candy_gw_qsys" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_0: Starting RTL generation for module 'candy_gw_qsys_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=candy_gw_qsys_timer_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0020_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0020_timer_0_gen//candy_gw_qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'candy_gw_qsys_timer_0'
Info: timer_0: "candy_gw_qsys" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'candy_gw_qsys_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=candy_gw_qsys_uart_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0021_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0021_uart_0_gen//candy_gw_qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'candy_gw_qsys_uart_0'
Info: uart_0: "candy_gw_qsys" instantiated altera_avalon_uart "uart_0"
Info: vic_0: "candy_gw_qsys" instantiated altera_vic "vic_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "candy_gw_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "candy_gw_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "candy_gw_qsys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "candy_gw_qsys" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: mm_interconnect_4: "candy_gw_qsys" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: irq_mapper: "candy_gw_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "candy_gw_qsys" instantiated altera_reset_controller "rst_controller"
Info: csr_controller: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_csr "csr_controller"
Info: avst_fifo: "Generating: avst_fifo"
Info: xip_controller: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_xip "xip_controller"
Info: xip_addr_adaption: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_addr "xip_addr_adaption"
Info: merlin_demultiplexer_0: "intel_generic_serial_flash_interface_top_0" instantiated altera_merlin_demultiplexer "merlin_demultiplexer_0"
Info: multiplexer: "intel_generic_serial_flash_interface_top_0" instantiated altera_merlin_multiplexer "multiplexer"
Info: serial_flash_inf_cmd_gen_inst: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_cmd "serial_flash_inf_cmd_gen_inst"
Info: qspi_inf_mux: "Generating: qspi_inf_mux"
Info: inf_sc_fifo_ser_data: "Generating: inf_sc_fifo_ser_data"
Info: qspi_inf_inst: "intel_generic_serial_flash_interface_top_0" instantiated intel_generic_serial_flash_interface_if_ctrl "qspi_inf_inst"
Info: cpu: Starting RTL generation for module 'candy_gw_qsys_nios2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=candy_gw_qsys_nios2_0_cpu --dir=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0031_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_5894197257633241830.dir/0031_cpu_gen//candy_gw_qsys_nios2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.06.26 06:54:31 (*) Starting Nios II generation
Info: cpu: # 2020.06.26 06:54:31 (*)   Checking for plaintext license.
Info: cpu: # 2020.06.26 06:54:32 (*)   Plaintext license not found.
Info: cpu: # 2020.06.26 06:54:32 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.06.26 06:54:33 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.06.26 06:54:33 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.06.26 06:54:33 (*)   Creating all objects for CPU
Info: cpu: # 2020.06.26 06:54:33 (*)     Testbench
Info: cpu: # 2020.06.26 06:54:33 (*)     Instruction decoding
Info: cpu: # 2020.06.26 06:54:33 (*)       Instruction fields
Info: cpu: # 2020.06.26 06:54:33 (*)       Instruction decodes
Info: cpu: # 2020.06.26 06:54:33 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.06.26 06:54:33 (*)       Instruction controls
Info: cpu: # 2020.06.26 06:54:33 (*)     Pipeline frontend
Info: cpu: # 2020.06.26 06:54:33 (*)     Pipeline backend
Info: cpu: # 2020.06.26 06:54:35 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.06.26 06:54:37 (*)   Creating encrypted RTL
Info: cpu: # 2020.06.26 06:54:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'candy_gw_qsys_nios2_0_cpu'
Info: cpu: "nios2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: vic_csr: "vic_0" instantiated altera_vic_csr "vic_csr"
Info: vic_priority: "vic_0" instantiated altera_vic_priority "vic_priority"
Info: vic_vector: "vic_0" instantiated altera_vic_vector "vic_vector"
Info: avalon_i2s_0_av_mm1_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "avalon_i2s_0_av_mm1_translator"
Info: fifo_rx_in_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "fifo_rx_in_translator"
Info: avalon_i2s_0_av_mm1_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "avalon_i2s_0_av_mm1_agent"
Info: fifo_rx_in_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "fifo_rx_in_agent"
Info: fifo_rx_in_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "fifo_rx_in_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_2" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_2" instantiated altera_merlin_router "router_005"
Info: router_016: "mm_interconnect_2" instantiated altera_merlin_router "router_016"
Info: nios2_0_data_master_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "nios2_0_data_master_limiter"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter: "mm_interconnect_2" instantiated altera_merlin_burst_adapter "intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_012: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_012"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_011: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_011"
Info: rsp_demux_012: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_012"
Info: rsp_demux_023: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_023"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter_012: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_012"
Info: avst_fifo: "xip_controller" instantiated intel_generic_serial_flash_interface_xip "avst_fifo"
Info: qspi_inf_mux: "qspi_inf_inst" instantiated intel_generic_serial_flash_interface_if_ctrl "qspi_inf_mux"
Info: inf_sc_fifo_ser_data: "qspi_inf_inst" instantiated intel_generic_serial_flash_interface_if_ctrl "inf_sc_fifo_ser_data"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_012" instantiated error_adapter "error_adapter_0"
Info: qspi_inf_mux: "qspi_inf_mux" instantiated altera_merlin_multiplexer "qspi_inf_mux"
Info: Reusing file C:/Users/shun/Desktop/CANDY_GW/quartus_prime/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: candy_gw_qsys: Done "candy_gw_qsys" with 85 modules, 126 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
