-makelib ies/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies/xpm \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/processing_system7_bfm_v2_0_5 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/cnn_conv_d54x54_k3x3.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/cnn_conv_d54x54_k3x3_CTRL_s_axi.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/cnn_conv_d54x54_kbkb.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/cnn_conv_d54x54_kcud.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/2948/hdl/verilog/fixed_point_mul.v" \
  "../../../bd/design_1/ip/design_1_cnn_conv_d54x54_k3x3_0_0/sim/design_1_cnn_conv_d54x54_k3x3_0_0.v" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies/proc_sys_reset_v5_0_10 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f7db/hdl/verilog/cnn_pool_d52x52_p2x2.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f7db/hdl/verilog/cnn_pool_d52x52_p2x2_CTRL_s_axi.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f7db/hdl/verilog/cnn_pool_d52x52_pbkb.v" \
  "../../../bd/design_1/ip/design_1_cnn_pool_d52x52_p2x2_0_0/sim/design_1_cnn_pool_d52x52_p2x2_0_0.v" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_11 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/564d/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib ies/axi_data_fifo_v2_1_10 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_crossbar_v2_1_12 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/cnn_conv_d26x26_k3x3.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/cnn_conv_d26x26_k3x3_CTRL_s_axi.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/cnn_conv_d26x26_kbkb.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/cnn_conv_d26x26_kcud.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/7b5d/hdl/verilog/fixed_point_mul.v" \
  "../../../bd/design_1/ip/design_1_cnn_conv_d26x26_k3x3_0_0/sim/design_1_cnn_conv_d26x26_k3x3_0_0.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f1f9/hdl/verilog/cnn_pool_d24x24_p2x2.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f1f9/hdl/verilog/cnn_pool_d24x24_p2x2_CTRL_s_axi.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/f1f9/hdl/verilog/cnn_pool_d24x24_pbkb.v" \
  "../../../bd/design_1/ip/design_1_cnn_pool_d24x24_p2x2_0_0/sim/design_1_cnn_pool_d24x24_p2x2_0_0.v" \
-endlib
-makelib ies/lib_pkg_v1_0_2 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/832a/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies/lib_fifo_v1_0_7 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies/lib_srl_fifo_v1_0_2 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies/axi_datamover_v5_1_13 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
-endlib
-makelib ies/axi_sg_v4_1_5 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd" \
-endlib
-makelib ies/axi_dma_v7_1_12 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_CTRL_s_axi.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mbkb.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mcud.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/fixed_point_mul.v" \
  "../../../bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/sim/design_1_cnn_fc_i144_o50_0_0.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_CTRL_s_axi.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mubkb.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/cnn_fc_i50_o10_mucud.v" \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/e149/hdl/verilog/fixed_point_mul.v" \
  "../../../bd/design_1/ip/design_1_cnn_fc_i50_o10_0_0/sim/design_1_cnn_fc_i50_o10_0_0.v" \
  "../../../bd/design_1/hdl/design_1.v" \
-endlib
-makelib ies/axi_protocol_converter_v2_1_11 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
  "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
-endlib
-makelib ies/axi_clock_converter_v2_1_10 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/blk_mem_gen_v8_3_5 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib ies/axi_dwidth_converter_v2_1_11 \
  "../../../../cnn_step_a.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
  "../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

