
*** Running vivado
    with args -log c_shift_ram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source c_shift_ram_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Oct 26 21:08:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source c_shift_ram_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: c_shift_ram_0
Command: synth_design -top c_shift_ram_0 -part xc7z010iclg225-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 114095
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1902.844 ; gain = 418.797 ; free physical = 313 ; free virtual = 4132
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_0' [/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/c_shift_ram_0/synth/c_shift_ram_0.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 143 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_18' declared at '/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/c_shift_ram_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2634' bound to instance 'U0' of component 'c_shift_ram_v12_0_18' [/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/c_shift_ram_0/synth/c_shift_ram_0.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_0' (0#1) [/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/c_shift_ram_0/synth/c_shift_ram_0.vhd:68]
WARNING: [Synth 8-7129] Port a[3] in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port aset in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ainit in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.781 ; gain = 558.734 ; free physical = 201 ; free virtual = 4022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.781 ; gain = 558.734 ; free physical = 201 ; free virtual = 4022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.781 ; gain = 558.734 ; free physical = 201 ; free virtual = 4022
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2042.781 ; gain = 0.000 ; free physical = 201 ; free virtual = 4023
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/c_shift_ram_0/c_shift_ram_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alhua/VivadoProject/RMSnorm/RMSnorm.gen/sources_1/ip/c_shift_ram_0/c_shift_ram_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/alhua/VivadoProject/RMSnorm/RMSnorm.runs/c_shift_ram_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alhua/VivadoProject/RMSnorm/RMSnorm.runs/c_shift_ram_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2168.258 ; gain = 0.000 ; free physical = 191 ; free virtual = 4010
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2168.258 ; gain = 0.000 ; free physical = 191 ; free virtual = 4010
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2168.258 ; gain = 684.211 ; free physical = 185 ; free virtual = 4020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.262 ; gain = 692.215 ; free physical = 185 ; free virtual = 4020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/alhua/VivadoProject/RMSnorm/RMSnorm.runs/c_shift_ram_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.262 ; gain = 692.215 ; free physical = 185 ; free virtual = 4020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2176.262 ; gain = 692.215 ; free physical = 183 ; free virtual = 4020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port a[3] in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port aset in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ainit in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_shift_ram_v12_0_18_legacy is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2176.262 ; gain = 692.215 ; free physical = 205 ; free virtual = 4025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2176.262 ; gain = 692.215 ; free physical = 154 ; free virtual = 3991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2220.762 ; gain = 736.715 ; free physical = 178 ; free virtual = 3955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2228.418 ; gain = 744.371 ; free physical = 165 ; free virtual = 3942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[127] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[126] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[125] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[124] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[123] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[122] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[121] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[120] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[119] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[118] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[117] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[116] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[115] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[114] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[113] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[112] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[111] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[110] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[109] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[108] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[107] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[106] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[105] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[104] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[103] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[102] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[101] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[100] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[99] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[98] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[97] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[96] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[95] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[94] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[93] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[92] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[91] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[90] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[89] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[88] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[87] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[86] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[85] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[84] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[83] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[82] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[81] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[80] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[79] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[78] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[77] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[76] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[75] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[74] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[73] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[72] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[71] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[70] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[69] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[68] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[67] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[66] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[65] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[64] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[63] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[62] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[61] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[60] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[59] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[58] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[57] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[56] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[55] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[54] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[53] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[52] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[51] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[50] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[49] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[48] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[47] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[46] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[45] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[44] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[43] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[42] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[41] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[40] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[39] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[38] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[37] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin f1.many_clbs.link[1]_inferred:in0[28] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2343.230 ; gain = 859.184 ; free physical = 193 ; free virtual = 3890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2343.230 ; gain = 859.184 ; free physical = 193 ; free virtual = 3890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2343.230 ; gain = 859.184 ; free physical = 193 ; free virtual = 3890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2343.230 ; gain = 859.184 ; free physical = 193 ; free virtual = 3890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2343.230 ; gain = 859.184 ; free physical = 193 ; free virtual = 3890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2343.230 ; gain = 859.184 ; free physical = 193 ; free virtual = 3890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |   128|
|2     |SRL16E  |   128|
|3     |SRLC32E |   512|
|4     |FDRE    |   384|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2343.230 ; gain = 859.184 ; free physical = 193 ; free virtual = 3890
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2343.230 ; gain = 733.707 ; free physical = 193 ; free virtual = 3890
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2343.238 ; gain = 859.184 ; free physical = 193 ; free virtual = 3890
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.238 ; gain = 0.000 ; free physical = 356 ; free virtual = 4053
WARNING: [Netlist 29-101] Netlist 'c_shift_ram_0' is not ideal for floorplanning, since the cellview 'c_shift_ram_v12_0_18_legacy' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.238 ; gain = 0.000 ; free physical = 350 ; free virtual = 4047
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f4b3c946
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2343.238 ; gain = 867.195 ; free physical = 344 ; free virtual = 4045
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1628.786; main = 1606.536; forked = 264.810
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3101.059; main = 2343.234; forked = 924.793
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.242 ; gain = 0.000 ; free physical = 344 ; free virtual = 4045
INFO: [Common 17-1381] The checkpoint '/home/alhua/VivadoProject/RMSnorm/RMSnorm.runs/c_shift_ram_0_synth_1/c_shift_ram_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP c_shift_ram_0, cache-ID = 3e8bc1bae8d0bc38
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.270 ; gain = 0.000 ; free physical = 306 ; free virtual = 4010
INFO: [Common 17-1381] The checkpoint '/home/alhua/VivadoProject/RMSnorm/RMSnorm.runs/c_shift_ram_0_synth_1/c_shift_ram_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file c_shift_ram_0_utilization_synth.rpt -pb c_shift_ram_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 26 21:09:04 2025...
